Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Thu Jan  4 21:48:35 2024
| Host              : matthew-xilinx running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cpm_pcie_exerciser_wrapper_timing_summary_routed.rpt -pb cpm_pcie_exerciser_wrapper_timing_summary_routed.pb -rpx cpm_pcie_exerciser_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cpm_pcie_exerciser_wrapper
| Device            : xcvp1202-vsva2785
| Speed File        : -2MHP  ENGINEERING-SAMPLE 1.19 2023-02-03
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
AVAL-344   Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           
LUTAR-1    Warning   LUT drives async reset alert                4           
TIMING-9   Warning   Unknown CDC Logic                           1           
TIMING-10  Warning   Missing property on synchronizer            1           
TIMING-20  Warning   Non-clocked latch                           4           
LATCH-1    Advisory  Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 56 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                52569        0.017        0.000                      0                52464        0.000        0.000                       0                 29540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                       ------------         ----------      --------------
GT_REFCLK1                                                                  {0.000 5.000}        10.000          100.000         
  ch0_rxoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch0_rxoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch0_txoutclk                                                              {0.000 0.500}        1.000           1000.000        
    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {0.000 2.000}        4.000           250.000         
      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0      {0.000 2.000}        4.000           250.000         
  ch0_txoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch1_rxoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch1_rxoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch1_txoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch1_txoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch2_rxoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch2_rxoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch2_txoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch2_txoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch3_rxoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch3_rxoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
  ch3_txoutclk                                                              {0.000 0.500}        1.000           1000.000        
  ch3_txoutclk_1                                                            {0.000 0.500}        1.000           1000.000        
dpll1_dco_clk                                                               {0.000 1.600}        3.200           312.500         
dpll_ref_clk                                                                {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                                                                                                                                                                                                                    4.513        0.000                       0                     8  
    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT        1.037        0.000                      0                   64        0.335        0.000                      0                   64                                                                          
      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0            0.017        0.000                      0                48830        0.017        0.000                      0                48725        0.000        0.000                       0                 29267  
dpll1_dco_clk                                                                     1.051        0.000                      0                   35        0.104        0.000                      0                   35        1.220        0.000                       0                    23  
dpll_ref_clk                                                                      2.944        0.000                      0                  460        0.090        0.000                      0                  460        1.200        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT        0.711        0.000                      0                 1564        0.018        0.000                      0                 1564  
exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0              0.007        0.000                      0                 2127        0.034        0.000                      0                 2127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       dpll1_dco_clk                                                           dpll1_dco_clk                                                                 2.521        0.000                      0                   19        0.221        0.000                      0                   19  
**async_default**                                                       dpll_ref_clk                                                            dpll_ref_clk                                                                  5.411        0.000                      0                  236        0.159        0.000                      0                  236  
**async_default**                                                       exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0              1.829        0.000                      0                   12        0.213        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                              
----------                                                              ----------                                                              --------                                                              
(none)                                                                  dpll_ref_clk                                                            dpll1_dco_clk                                                           
(none)                                                                  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  dpll1_dco_clk                                                           
(none)                                                                  dpll1_dco_clk                                                           dpll_ref_clk                                                            
(none)                                                                  dpll_ref_clk                                                            dpll_ref_clk                                                            
(none)                                                                  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  dpll_ref_clk                                                            
(none)                                                                                                                                          exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0        
(none)                                                                  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0        
(none)                                                                  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                        From Clock                                                        To Clock                                                        
----------                                                        ----------                                                        --------                                                        
(none)                                                            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0                                                                    
(none)                                                                                                                              exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { exerciser_i/versal_cips_0/inst/cpm_0/inst/IBUFDS_GTE5_PCIeA1_inst/I }

Check Type        Corner  Lib Pin                          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[72]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.804ns (38.578%)  route 1.280ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[35])
                                                      0.804     2.373 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[35]
                         net (fo=5, routed)           1.280     3.653    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[72]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[72]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[72])
                                                     -0.696     4.690    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.690    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[86]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.816ns (41.458%)  route 1.152ns (58.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[49])
                                                      0.816     2.385 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[49]
                         net (fo=4, routed)           1.152     3.537    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[86]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[86]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[86])
                                                     -0.662     4.724    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.724    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[77]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.814ns (42.208%)  route 1.115ns (57.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[40])
                                                      0.814     2.383 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[40]
                         net (fo=4, routed)           1.115     3.498    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[77]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[77]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[77])
                                                     -0.682     4.704    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.704    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[38]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.772ns (41.309%)  route 1.097ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[1])
                                                      0.772     2.341 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[1]
                         net (fo=4, routed)           1.097     3.438    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[38]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[38]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[38])
                                                     -0.683     4.703    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[92]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.801ns (43.046%)  route 1.060ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[55])
                                                      0.801     2.370 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[55]
                         net (fo=4, routed)           1.060     3.430    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[92]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[92]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[92])
                                                     -0.668     4.718    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[75]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.793ns (43.371%)  route 1.035ns (56.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[38])
                                                      0.793     2.362 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[38]
                         net (fo=4, routed)           1.035     3.397    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[75]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[75]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[75])
                                                     -0.689     4.697    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.697    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[76]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.801ns (45.544%)  route 0.958ns (54.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[39])
                                                      0.801     2.370 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[39]
                         net (fo=4, routed)           0.958     3.328    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[76]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[76]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[76])
                                                     -0.677     4.709    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.709    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[96]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.790ns (44.969%)  route 0.967ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[59])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[59]
                         net (fo=4, routed)           0.967     3.326    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[96]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[96]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[96])
                                                     -0.666     4.720    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.720    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[84]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.798ns (46.368%)  route 0.923ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[47])
                                                      0.798     2.367 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[47]
                         net (fo=4, routed)           0.923     3.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[84]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[84]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[84])
                                                     -0.667     4.719    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.719    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[93]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.812ns (47.284%)  route 0.905ns (52.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.088ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.176ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[56])
                                                      0.812     2.381 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[56]
                         net (fo=4, routed)           0.905     3.286    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[93]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[93]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.181     5.474    
                         clock uncertainty           -0.088     5.386    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[93])
                                                     -0.666     4.720    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.720    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[99]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.202ns (42.505%)  route 0.273ns (57.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[62])
                                                      0.202     1.076 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[62]
                         net (fo=4, routed)           0.273     1.349    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[99]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[99]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[99])
                                                      0.012     1.014    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[90]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.205ns (42.546%)  route 0.277ns (57.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[53])
                                                      0.205     1.079 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[53]
                         net (fo=4, routed)           0.277     1.356    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[90]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[90]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[90])
                                                      0.004     1.006    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[91]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.204ns (40.149%)  route 0.304ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[54])
                                                      0.204     1.078 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[54]
                         net (fo=4, routed)           0.304     1.382    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[91]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[91]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[91])
                                                      0.007     1.009    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[82]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.213ns (41.490%)  route 0.300ns (58.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[45])
                                                      0.213     1.087 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[45]
                         net (fo=4, routed)           0.300     1.387    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[82]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[82]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[82])
                                                      0.010     1.012    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[56]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.211ns (41.346%)  route 0.299ns (58.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[19])
                                                      0.211     1.085 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[19]
                         net (fo=5, routed)           0.299     1.384    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[56]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[56]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[56])
                                                      0.006     1.008    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[58]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.206ns (40.258%)  route 0.306ns (59.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[21])
                                                      0.206     1.080 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[21]
                         net (fo=4, routed)           0.306     1.386    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[58]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[58]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[58])
                                                      0.007     1.009    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[49]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.206ns (39.719%)  route 0.313ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[12])
                                                      0.206     1.080 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[12]
                         net (fo=4, routed)           0.313     1.393    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[49]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[49]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[49])
                                                      0.005     1.007    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[53]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.194ns (37.368%)  route 0.325ns (62.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[16])
                                                      0.194     1.068 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[16]
                         net (fo=5, routed)           0.325     1.393    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[53]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[53]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[53])
                                                      0.003     1.005    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[74]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.202ns (38.153%)  route 0.327ns (61.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[37])
                                                      0.202     1.076 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[37]
                         net (fo=4, routed)           0.327     1.403    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[74]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[74]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[74])
                                                      0.011     1.013    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[43]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.211ns (40.256%)  route 0.313ns (59.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[6])
                                                      0.211     1.085 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[6]
                         net (fo=4, routed)           0.313     1.398    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_cc_tuser[43]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCCTUSER[43]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.187     1.002    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCCTUSER[43])
                                                      0.005     1.007    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.391    






---------------------------------------------------------------------------------------------------
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Setup :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[69]/R
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.283ns (8.723%)  route 2.961ns (91.277%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 4.939 - 4.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.247ns, distribution 1.780ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.225ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       2.027     2.273    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/aclk
    SLICE_X142Y213       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y213       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.354 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/Q
                         net (fo=37, routed)          0.650     3.004    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg_0
    SLICE_X123Y214       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.031     3.035 f  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/m0_axis_tvalid_INST_0/O
                         net (fo=2, routed)           0.687     3.722    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_TVALID
    SLICE_X103Y231       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.031     3.753 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/mu_shift_done_i_2/O
                         net (fo=3, routed)           0.180     3.933    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/wr_en_reg
    SLICE_X103Y233       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.031     3.964 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_3/O
                         net (fo=11, routed)          0.240     4.203    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/core_wr_en
    SLICE_X103Y237       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     4.253 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[127]_i_4/O
                         net (fo=5, routed)           0.424     4.677    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[127]_i_4_n_0
    SLICE_X104Y237       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     4.707 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_3/O
                         net (fo=2, routed)           0.213     4.920    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_3_n_0
    SLICE_X104Y237       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.029     4.949 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_1/O
                         net (fo=32, routed)          0.568     5.517    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_1_n_0
    SLICE_X103Y240       FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[69]/R
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.501     4.939    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X103Y240       FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[69]/C
                         clock pessimism              0.795     5.734    
                         clock uncertainty           -0.124     5.611    
    SLICE_X103Y240       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.076     5.535    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[69]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 2.460ns (66.221%)  route 1.255ns (33.779%))
  Logic Levels:           63  (LOOKAHEAD8=59 LUT1=1 LUT2=1 LUTCY2=1 SRL16E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 4.981 - 4.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.247ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.225ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.702     1.948    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X72Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y254        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.080     2.028 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[93]/Q
                         net (fo=6, routed)           0.256     2.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[61]
    SLICE_X74Y255        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.090     2.375 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__878/O
                         net (fo=5, routed)           0.214     2.589    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.L2_FULL[2].u_allx/L1[14].l1_cfglut/I2
    SLICE_X77Y255        SRL16E (Prop_A5LUT_SLICEM_A2_Q)
                                                      0.085     2.674 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.L2_FULL[2].u_allx/L1[14].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.549     3.223    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LUT6CY_2/I3
    SLICE_X64Y254        LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.088     3.311 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     3.345    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/GE_net_218
    SLICE_X64Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.134     3.479 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.481    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X64Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.514 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.516    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X64Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.549 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.551    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X64Y257        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.584 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.586    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X64Y258        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.619 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.621    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X64Y259        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.654 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.656    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X64Y260        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.689 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.691    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X64Y261        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.724 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.726    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X64Y262        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.759 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.761    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X64Y263        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.794 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.796    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X64Y264        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.829 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.831    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X64Y265        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.864 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.866    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X64Y266        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.899 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X64Y267        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.934 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.936    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X64Y268        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.969 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.971    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X64Y269        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.004 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.006    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X64Y270        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.039 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.041    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X64Y271        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.074 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.076    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X64Y272        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.109 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.111    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X64Y273        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.144 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X64Y274        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.179 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.181    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X64Y275        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.214 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.216    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X64Y276        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.249 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.251    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X64Y277        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.284 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.286    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X64Y278        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.319 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.321    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X64Y279        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.354 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.356    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X64Y280        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.389 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.391    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X64Y281        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.424 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.426    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X64Y282        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.459 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.461    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X64Y283        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.494 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.008     4.502    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X64Y284        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.535 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.537    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X64Y285        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.570 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.572    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X64Y286        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.605 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.607    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X64Y287        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.640 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.642    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X64Y288        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.675 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.677    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X64Y289        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.710 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.712    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X64Y290        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.745 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.747    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X64Y291        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.780 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.782    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X64Y292        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.815 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.817    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X64Y293        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.850 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.852    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X64Y294        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.885 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.887    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X64Y295        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.920 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.922    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X64Y296        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.955 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.957    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X64Y297        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.990 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.992    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X64Y298        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.025 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.027    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X64Y299        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.060 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.062    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X64Y300        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.095 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.097    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X64Y301        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.130 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.132    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X64Y302        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.165 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.167    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X64Y303        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.200 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.202    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X64Y304        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.235 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.237    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X64Y305        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.270 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.272    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X64Y306        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.305 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.307    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X64Y307        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.340 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.342    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X64Y308        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.375 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.377    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X64Y309        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.410 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.412    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X64Y310        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.445 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.447    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X64Y311        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.480 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.482    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X64Y312        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     5.526 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.011     5.537    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X64Y312        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.058     5.595 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.068     5.663    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X64Y312        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.543     4.981    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/clk
    SLICE_X64Y312        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/C
                         clock pessimism              0.823     5.804    
                         clock uncertainty           -0.124     5.680    
    SLICE_X64Y312        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.010     5.690    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg
  -------------------------------------------------------------------
                         required time                          5.690    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/WEAL[0]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.081ns (2.615%)  route 3.016ns (97.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.773ns = ( 4.773 - 4.000 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.247ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.225ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.715     1.961    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X74Y208        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.081     2.042 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/Q
                         net (fo=380, routed)         3.016     5.058    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/wea[0]
    RAMB36_X2Y79         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/WEAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.335     4.773    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clka
    RAMB36_X2Y79         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLKL
                         clock pessimism              0.823     5.596    
                         clock uncertainty           -0.124     5.472    
    RAMB36_X2Y79         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_WEAL[0])
                                                     -0.369     5.103    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          5.103    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/WEAU[3]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.081ns (2.608%)  route 3.025ns (97.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 4.777 - 4.000 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.247ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.225ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.715     1.961    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X74Y208        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.081     2.042 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/Q
                         net (fo=380, routed)         3.025     5.067    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/wea[0]
    RAMB36_X2Y78         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/WEAU[3]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.339     4.777    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clka
    RAMB36_X2Y78         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKARDCLKU
                         clock pessimism              0.823     5.600    
                         clock uncertainty           -0.124     5.476    
    RAMB36_X2Y78         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_WEAU[3])
                                                     -0.361     5.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/WEAL[0]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.081ns (2.600%)  route 3.034ns (97.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 4.805 - 4.000 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.247ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.225ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.715     1.961    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X74Y208        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.081     2.042 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/Q
                         net (fo=380, routed)         3.034     5.076    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/wea[0]
    RAMB36_X1Y83         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/WEAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.367     4.805    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clka
    RAMB36_X1Y83         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLKL
                         clock pessimism              0.823     5.628    
                         clock uncertainty           -0.124     5.504    
    RAMB36_X1Y83         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_WEAL[0])
                                                     -0.369     5.135    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/WEAL[2]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.081ns (2.519%)  route 3.135ns (97.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 4.956 - 4.000 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.783ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.247ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.225ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.715     1.961    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X74Y208        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.081     2.042 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/we_write_i_reg/Q
                         net (fo=380, routed)         3.135     5.176    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/wea[0]
    RAMB36_X0Y82         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/WEAL[2]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.518     4.956    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clka
    RAMB36_X0Y82         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKARDCLKL
                         clock pessimism              0.783     5.739    
                         clock uncertainty           -0.124     5.616    
    RAMB36_X0Y82         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_WEAL[2])
                                                     -0.379     5.237    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                          5.237    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[192]/R
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.308ns (9.642%)  route 2.886ns (90.358%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.934ns = ( 4.934 - 4.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.247ns, distribution 1.780ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.225ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       2.027     2.273    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/aclk
    SLICE_X142Y213       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y213       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.354 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/Q
                         net (fo=37, routed)          0.650     3.004    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg_0
    SLICE_X123Y214       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.031     3.035 f  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/m0_axis_tvalid_INST_0/O
                         net (fo=2, routed)           0.687     3.722    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_TVALID
    SLICE_X103Y231       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.031     3.753 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/mu_shift_done_i_2/O
                         net (fo=3, routed)           0.180     3.933    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/wr_en_reg
    SLICE_X103Y233       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.031     3.964 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_3/O
                         net (fo=11, routed)          0.248     4.211    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/core_wr_en
    SLICE_X103Y237       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.029     4.240 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_5/O
                         net (fo=5, routed)           0.427     4.667    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_5_n_0
    SLICE_X104Y237       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.077     4.744 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_3/O
                         net (fo=2, routed)           0.203     4.947    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_3_n_0
    SLICE_X104Y237       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.028     4.975 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1/O
                         net (fo=32, routed)          0.492     5.467    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1_n_0
    SLICE_X98Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[192]/R
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.496     4.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X98Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[192]/C
                         clock pessimism              0.795     5.728    
                         clock uncertainty           -0.124     5.605    
    SLICE_X98Y239        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     5.531    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[192]
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[195]/R
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.308ns (9.642%)  route 2.886ns (90.358%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.934ns = ( 4.934 - 4.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.247ns, distribution 1.780ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.225ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       2.027     2.273    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/aclk
    SLICE_X142Y213       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y213       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.354 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/Q
                         net (fo=37, routed)          0.650     3.004    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg_0
    SLICE_X123Y214       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.031     3.035 f  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/m0_axis_tvalid_INST_0/O
                         net (fo=2, routed)           0.687     3.722    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_TVALID
    SLICE_X103Y231       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.031     3.753 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/mu_shift_done_i_2/O
                         net (fo=3, routed)           0.180     3.933    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/wr_en_reg
    SLICE_X103Y233       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.031     3.964 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_3/O
                         net (fo=11, routed)          0.248     4.211    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/core_wr_en
    SLICE_X103Y237       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.029     4.240 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_5/O
                         net (fo=5, routed)           0.427     4.667    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_5_n_0
    SLICE_X104Y237       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.077     4.744 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_3/O
                         net (fo=2, routed)           0.203     4.947    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_3_n_0
    SLICE_X104Y237       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.028     4.975 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1/O
                         net (fo=32, routed)          0.492     5.467    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1_n_0
    SLICE_X98Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[195]/R
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.496     4.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X98Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[195]/C
                         clock pessimism              0.795     5.728    
                         clock uncertainty           -0.124     5.605    
    SLICE_X98Y239        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     5.531    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[195]
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[197]/R
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.308ns (9.642%)  route 2.886ns (90.358%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.934ns = ( 4.934 - 4.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.247ns, distribution 1.780ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.225ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       2.027     2.273    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/aclk
    SLICE_X142Y213       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y213       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.354 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg/Q
                         net (fo=37, routed)          0.650     3.004    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/core_tready_timeout_lat_reg_0
    SLICE_X123Y214       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.031     3.035 f  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/m0_axis_tvalid_INST_0/O
                         net (fo=2, routed)           0.687     3.722    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_TVALID
    SLICE_X103Y231       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.031     3.753 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/mu_shift_done_i_2/O
                         net (fo=3, routed)           0.180     3.933    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/wr_en_reg
    SLICE_X103Y233       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.031     3.964 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_3/O
                         net (fo=11, routed)          0.248     4.211    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/core_wr_en
    SLICE_X103Y237       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.029     4.240 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_5/O
                         net (fo=5, routed)           0.427     4.667    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_5_n_0
    SLICE_X104Y237       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.077     4.744 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_3/O
                         net (fo=2, routed)           0.203     4.947    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_3_n_0
    SLICE_X104Y237       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.028     4.975 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1/O
                         net (fo=32, routed)          0.492     5.467    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1_n_0
    SLICE_X98Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[197]/R
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.496     4.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X98Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[197]/C
                         clock pessimism              0.795     5.728    
                         clock uncertainty           -0.124     5.605    
    SLICE_X98Y239        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     5.531    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[197]
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRARDADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.081ns (2.536%)  route 3.112ns (97.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 4.763 - 4.000 ) 
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.823ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.247ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.225ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.688     1.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X78Y209        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y209        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.015 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[4]/Q
                         net (fo=95, routed)          3.112     5.127    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/addra[4]
    RAMB36_X2Y76         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRARDADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.325     4.763    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clka
    RAMB36_X2Y76         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKARDCLKU
                         clock pessimism              0.823     5.586    
                         clock uncertainty           -0.124     5.462    
    RAMB36_X2Y76         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_ADDRARDADDRU[6])
                                                     -0.271     5.191    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[550]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.321%)  route 0.174ns (77.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.040ns (routing 0.161ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.183ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.040     0.558    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X32Y284        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[550]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y284        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     0.608 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[550]/Q
                         net (fo=1, routed)           0.174     0.782    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/dina[38]
    RAMB36_X0Y72         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.257     1.531    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/clka
    RAMB36_X0Y72         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLKL
                         clock pessimism             -0.752     0.780    
    RAMB36_X0Y72         RAMB36E5_INT (Hold_RAMB36_CLKARDCLKL_DINADIN[2])
                                                     -0.015     0.765    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][198]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.050ns (16.835%)  route 0.247ns (83.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Net Delay (Source):      1.006ns (routing 0.161ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.183ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.006     0.524    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X84Y287        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y287        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     0.574 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][198]/Q
                         net (fo=1, routed)           0.247     0.821    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][198]
    SLICE_X80Y281        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.259     1.533    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X80Y281        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[198]/C
                         clock pessimism             -0.773     0.760    
    SLICE_X80Y281        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     0.795    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[198]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[545]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[546]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.049ns (14.627%)  route 0.286ns (85.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.035ns (routing 0.161ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.183ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.035     0.553    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X33Y287        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[545]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y287        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     0.602 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[545]/Q
                         net (fo=2, routed)           0.286     0.888    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/mem_data_i[546]
    SLICE_X27Y292        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[546]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.303     1.577    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X27Y292        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[546]/C
                         clock pessimism             -0.752     0.825    
    SLICE_X27Y292        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.035     0.860    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[546]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][193]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.049ns (15.756%)  route 0.262ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Net Delay (Source):      0.997ns (routing 0.161ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.183ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       0.997     0.515    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X85Y289        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y289        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.564 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][193]/Q
                         net (fo=1, routed)           0.262     0.826    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][193]
    SLICE_X80Y282        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.258     1.532    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X80Y282        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[193]/C
                         clock pessimism             -0.773     0.759    
    SLICE_X80Y282        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     0.794    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[193]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[836]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DINADIN[0]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.050ns (20.325%)  route 0.196ns (79.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.051ns (routing 0.161ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.183ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.051     0.569    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X28Y302        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[836]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y302        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     0.619 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[836]/Q
                         net (fo=1, routed)           0.196     0.815    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/dina[324]
    RAMB36_X0Y77         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.283     1.557    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/clka
    RAMB36_X0Y77         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKARDCLKL
                         clock pessimism             -0.752     0.806    
    RAMB36_X0Y77         RAMB36E5_INT (Hold_RAMB36_CLKARDCLKL_DINADIN[0])
                                                     -0.024     0.782    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][75]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.mem_shift_probe2_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.049ns (14.454%)  route 0.290ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.054ns (routing 0.161ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.183ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.054     0.572    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X32Y306        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y306        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     0.621 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][75]/Q
                         net (fo=1, routed)           0.290     0.911    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][75]
    SLICE_X27Y309        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.mem_shift_probe2_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.318     1.592    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X27Y309        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.mem_shift_probe2_reg[75]/C
                         clock pessimism             -0.752     0.840    
    SLICE_X27Y309        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.035     0.875    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.mem_shift_probe2_reg[75]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[516]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E5_INT clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.044ns (routing 0.161ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.183ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.044     0.562    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X28Y290        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[516]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y290        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     0.611 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[516]/Q
                         net (fo=1, routed)           0.197     0.808    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/dina[4]
    RAMB36_X0Y74         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.268     1.542    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/clka
    RAMB36_X0Y74         RAMB36E5_INT                                 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLKL
                         clock pessimism             -0.752     0.791    
    RAMB36_X0Y74         RAMB36E5_INT (Hold_RAMB36_CLKARDCLKL_DINADIN[4])
                                                     -0.021     0.770    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[1].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[0][778]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][778]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.050ns (14.970%)  route 0.284ns (85.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.052ns (routing 0.161ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.183ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.052     0.570    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X34Y297        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[0][778]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y297        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     0.620 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[0][778]/Q
                         net (fo=1, routed)           0.284     0.904    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[0][778]
    SLICE_X26Y299        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][778]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.307     1.581    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X26Y299        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][778]/C
                         clock pessimism             -0.752     0.829    
    SLICE_X26Y299        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     0.864    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][778]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][143]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.050ns (18.868%)  route 0.215ns (81.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Net Delay (Source):      1.056ns (routing 0.161ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.183ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.056     0.574    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X62Y285        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y285        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     0.624 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][143]/Q
                         net (fo=1, routed)           0.215     0.839    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.shift_probe1_reg[1][143]
    SLICE_X64Y283        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.264     1.538    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X64Y283        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[143]/C
                         clock pessimism             -0.773     0.765    
    SLICE_X64Y283        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     0.800    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE1.mem_shift_probe1_reg[143]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[0][66]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][66]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.049ns (14.286%)  route 0.294ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Net Delay (Source):      1.049ns (routing 0.161ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.183ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.049     0.567    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X32Y299        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[0][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y299        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     0.616 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[0][66]/Q
                         net (fo=1, routed)           0.294     0.910    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[0][66]
    SLICE_X27Y304        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][66]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.312     1.586    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/clk
    SLICE_X27Y304        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][66]/C
                         clock pessimism             -0.752     0.835    
    SLICE_X27Y304        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.035     0.870    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mem/inst/FF_MEM_PROBE2.shift_probe2_reg[1][66]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     CPM5/PLCPM5PCIE1USERCLKFB  n/a            4.000         4.000       0.000      CPM5_X0Y0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5PCIE1USERCLKFB
Min Period        n/a     NOC_NSU512/CLK             n/a            2.000         4.000       2.000      NOC_NSU512_X1Y4  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL    n/a            1.176         4.000       2.824      RAMB36_X1Y57     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU    n/a            1.176         4.000       2.824      RAMB36_X1Y57     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL    n/a            1.176         4.000       2.824      RAMB36_X1Y57     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU    n/a            1.176         4.000       2.824      RAMB36_X1Y57     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL    n/a            1.176         4.000       2.824      RAMB36_X1Y58     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU    n/a            1.176         4.000       2.824      RAMB36_X1Y58     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL    n/a            1.176         4.000       2.824      RAMB36_X1Y58     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU    n/a            1.176         4.000       2.824      RAMB36_X1Y58     pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_trace_mem/BRAM.XPM_1.sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKU
Low Pulse Width   Slow    CPM5/PLCPM5PCIE1USERCLKFB  n/a            2.000         2.000       0.000      CPM5_X0Y0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5PCIE1USERCLKFB
Low Pulse Width   Fast    CPM5/PLCPM5PCIE1USERCLKFB  n/a            2.000         2.000       0.000      CPM5_X0Y0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5PCIE1USERCLKFB
Low Pulse Width   Slow    NOC_NSU512/CLK             n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK             n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X89Y230    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X89Y230    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X83Y228    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X83Y228    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK                n/a            0.523         2.000       1.477      SLICE_X77Y234    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK                n/a            0.523         2.000       1.477      SLICE_X77Y234    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    CPM5/PLCPM5PCIE1USERCLKFB  n/a            2.000         2.000       0.000      CPM5_X0Y0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5PCIE1USERCLKFB
High Pulse Width  Fast    CPM5/PLCPM5PCIE1USERCLKFB  n/a            2.000         2.000       0.000      CPM5_X0Y0        exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5PCIE1USERCLKFB
High Pulse Width  Slow    NOC_NSU512/CLK             n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK             n/a            1.000         2.000       1.000      NOC_NSU512_X1Y4  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X89Y230    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X89Y230    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X83Y228    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK                 n/a            0.523         2.000       1.477      SLICE_X83Y228    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK                n/a            0.523         2.000       1.477      SLICE_X77Y234    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK                n/a            0.523         2.000       1.477      SLICE_X77Y234    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dpll1_dco_clk
  To Clock:  dpll1_dco_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.571ns (28.028%)  route 1.466ns (71.972%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.779 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.225ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.293     2.970    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.132     3.102 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2/O
                         net (fo=2, routed)           0.280     3.382    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2_n_0
    SLICE_X55Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.052     3.434 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3/O
                         net (fo=4, routed)           0.222     3.656    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3_n_0
    SLICE_X54Y220        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.746 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[12]_i_1/O
                         net (fo=1, routed)           0.063     3.809    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_2
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.522     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism              0.164     4.943    
                         clock uncertainty           -0.094     4.849    
    SLICE_X54Y220        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.011     4.860    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.577ns (28.491%)  route 1.448ns (71.509%))
  Logic Levels:           5  (LUT2=2 LUT5=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.779 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.225ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.293     2.970    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.132     3.102 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2/O
                         net (fo=2, routed)           0.280     3.382    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2_n_0
    SLICE_X55Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.052     3.434 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3/O
                         net (fo=4, routed)           0.222     3.656    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3_n_0
    SLICE_X54Y220        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.096     3.752 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[13]_i_1/O
                         net (fo=1, routed)           0.045     3.797    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/p_0_in__0[13]
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.522     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism              0.164     4.943    
                         clock uncertainty           -0.094     4.849    
    SLICE_X54Y220        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.010     4.859    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.511ns (26.413%)  route 1.424ns (73.587%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.779 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.225ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.293     2.970    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.132     3.102 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2/O
                         net (fo=2, routed)           0.280     3.382    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2_n_0
    SLICE_X55Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.052     3.434 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3/O
                         net (fo=4, routed)           0.171     3.606    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3_n_0
    SLICE_X54Y220        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.030     3.636 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_1/O
                         net (fo=1, routed)           0.071     3.707    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_0
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.522     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism              0.164     4.943    
                         clock uncertainty           -0.094     4.849    
    SLICE_X54Y220        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.011     4.860    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -3.707    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.542ns (29.211%)  route 1.313ns (70.789%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.293     2.970    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.132     3.102 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2/O
                         net (fo=2, routed)           0.280     3.382    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2_n_0
    SLICE_X55Y220        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.052     3.434 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3/O
                         net (fo=4, routed)           0.084     3.518    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3_n_0
    SLICE_X55Y220        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.061     3.579 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[11]_i_1/O
                         net (fo=1, routed)           0.048     3.627    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_3
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.009     4.847    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.508ns (29.004%)  route 1.243ns (70.996%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.293     2.970    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.132     3.102 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2/O
                         net (fo=2, routed)           0.271     3.373    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_2_n_0
    SLICE_X55Y220        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.079     3.452 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_1/O
                         net (fo=1, routed)           0.071     3.523    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_4
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.009     4.847    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.429ns (31.053%)  route 0.952ns (68.947%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.293     2.970    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     3.102 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[8]_i_1/O
                         net (fo=1, routed)           0.051     3.153    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_6
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.010     4.848    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.420ns (30.490%)  route 0.957ns (69.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.295     2.972    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     3.095 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_1/O
                         net (fo=1, routed)           0.054     3.149    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_5
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.009     4.847    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.421ns (31.743%)  route 0.905ns (68.257%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.240     2.918    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.124     3.042 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[6]_i_1/O
                         net (fo=1, routed)           0.056     3.098    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_8
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.009     4.847    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.428ns (32.369%)  route 0.894ns (67.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.667ns (routing 0.247ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.667     1.772    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.852 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/Q
                         net (fo=6, routed)           0.409     2.261    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[3]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.132     2.393 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.593    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.085     2.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2/O
                         net (fo=5, routed)           0.240     2.918    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_2_n_0
    SLICE_X55Y220        LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.131     3.049 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[7]_i_1/O
                         net (fo=1, routed)           0.045     3.094    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_7
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.009     4.847    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.847    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.148%)  route 0.668ns (68.852%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.396     2.246    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[0]
    SLICE_X55Y219        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.145     2.391 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.200     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_2_n_0
    SLICE_X55Y219        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.077     2.668 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_1/O
                         net (fo=1, routed)           0.072     2.740    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_9
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.010     4.850    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.850    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                  2.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.083ns (routing 0.161ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.126    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     1.175 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.111     1.286    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg[0]
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.222     1.304    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism             -0.157     1.147    
    SLICE_X55Y219        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.182    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.050ns (29.762%)  route 0.118ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.118     1.307    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg[0]
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
                         clock pessimism             -0.158     1.160    
    SLICE_X52Y218        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.195    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.085ns (40.245%)  route 0.126ns (59.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/Q
                         net (fo=7, routed)           0.102     1.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[11]
    SLICE_X54Y220        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.312 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[12]_i_1/O
                         net (fo=1, routed)           0.024     1.336    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_2
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.230     1.312    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism             -0.144     1.168    
    SLICE_X54Y220        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.203    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.090ns (42.016%)  route 0.124ns (57.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/Q
                         net (fo=7, routed)           0.102     1.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[11]
    SLICE_X54Y220        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.041     1.317 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[13]_i_1/O
                         net (fo=1, routed)           0.022     1.339    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/p_0_in__0[13]
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.230     1.312    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism             -0.144     1.168    
    SLICE_X54Y220        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.203    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.075ns (35.002%)  route 0.139ns (64.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/Q
                         net (fo=7, routed)           0.110     1.284    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[11]
    SLICE_X54Y220        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.026     1.310 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_1/O
                         net (fo=1, routed)           0.029     1.339    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_0
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.230     1.312    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism             -0.144     1.168    
    SLICE_X54Y220        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.203    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.057ns (29.518%)  route 0.136ns (70.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.083ns (routing 0.161ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.126    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/Q
                         net (fo=8, routed)           0.112     1.286    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[1]
    SLICE_X55Y219        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.009     1.295 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[4]_i_1/O
                         net (fo=1, routed)           0.024     1.319    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_10
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.222     1.304    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/C
                         clock pessimism             -0.157     1.147    
    SLICE_X55Y219        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.182    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.050ns (24.390%)  route 0.155ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.155     1.344    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg[1]
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                         clock pessimism             -0.158     1.160    
    SLICE_X52Y218        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.195    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.074ns (35.607%)  route 0.134ns (64.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/Q
                         net (fo=8, routed)           0.109     1.283    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[6]
    SLICE_X55Y220        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.025     1.308 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_1/O
                         net (fo=1, routed)           0.025     1.333    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_5
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism             -0.159     1.146    
    SLICE_X55Y220        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     1.181    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.093ns (42.799%)  route 0.124ns (57.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/Q
                         net (fo=7, routed)           0.102     1.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[7]
    SLICE_X55Y220        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.044     1.320 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[7]_i_1/O
                         net (fo=1, routed)           0.022     1.342    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_7
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.159     1.146    
    SLICE_X55Y220        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.035     1.181    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll1_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.091ns (41.777%)  route 0.127ns (58.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/Q
                         net (fo=8, routed)           0.100     1.274    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/Q[6]
    SLICE_X55Y220        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.042     1.316 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_cnt[8]_i_1/O
                         net (fo=1, routed)           0.027     1.343    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en_n_6
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism             -0.159     1.146    
    SLICE_X55Y220        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.181    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll1_dco_clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_PS/I  n/a            0.934         3.200       2.266      BUFG_PS_X0Y34  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X55Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X55Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/C
Min Period        n/a     FDCE/C     n/a            0.550         3.200       2.650      SLICE_X55Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
Low Pulse Width   Slow    BUFG_PS/I  n/a            0.380         1.600       1.220      BUFG_PS_X0Y34  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
Low Pulse Width   Fast    BUFG_PS/I  n/a            0.380         1.600       1.220      BUFG_PS_X0Y34  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
Low Pulse Width   Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
High Pulse Width  Slow    BUFG_PS/I  n/a            0.380         1.600       1.220      BUFG_PS_X0Y34  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
High Pulse Width  Fast    BUFG_PS/I  n/a            0.380         1.600       1.220      BUFG_PS_X0Y34  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
High Pulse Width  Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X55Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         1.600       1.325      SLICE_X54Y220  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  dpll_ref_clk
  To Clock:  dpll_ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.718ns (21.711%)  route 2.589ns (78.289%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 8.111 - 6.400 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.365ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.325ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.814     1.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X69Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y217        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.080     1.999 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/Q
                         net (fo=36, routed)          0.662     2.661    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[7]
    SLICE_X66Y219        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     2.757 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24/O
                         net (fo=6, routed)           0.392     3.149    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24_n_0
    SLICE_X59Y218        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.146     3.295 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_14/O
                         net (fo=18, routed)          0.656     3.951    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_14_n_0
    SLICE_X55Y221        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.129     4.080 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_15/O
                         net (fo=3, routed)           0.292     4.372    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_15_n_0
    SLICE_X54Y219        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.130     4.502 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[14]_i_2/O
                         net (fo=1, routed)           0.336     4.838    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[14]_i_2_n_0
    SLICE_X54Y219        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.137     4.975 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[14]_i_1/O
                         net (fo=1, routed)           0.251     5.226    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[14]_i_1_n_0
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.654     8.111    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]/C
                         clock pessimism              0.148     8.259    
                         clock uncertainty           -0.098     8.160    
    SLICE_X53Y219        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.010     8.170    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.498ns (15.783%)  route 2.657ns (84.217%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.107 - 6.400 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.365ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.325ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.814     1.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X69Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y217        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.080     1.999 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/Q
                         net (fo=36, routed)          0.662     2.661    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[7]
    SLICE_X66Y219        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     2.757 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24/O
                         net (fo=6, routed)           0.610     3.367    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24_n_0
    SLICE_X63Y217        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     3.427 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_38/O
                         net (fo=1, routed)           0.274     3.701    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_38_n_0
    SLICE_X61Y217        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.059     3.760 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_19/O
                         net (fo=2, routed)           0.275     4.035    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_19_n_0
    SLICE_X62Y217        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.082     4.117 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_6/O
                         net (fo=4, routed)           0.440     4.557    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_6_n_0
    SLICE_X64Y218        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.121     4.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_1/O
                         net (fo=8, routed)           0.397     5.075    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_1_n_0
    SLICE_X63Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.650     8.107    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X63Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[0]/C
                         clock pessimism              0.148     8.255    
                         clock uncertainty           -0.098     8.157    
    SLICE_X63Y216        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.053     8.104    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
                            (rising edge-triggered cell CPM5 clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.558ns (48.144%)  route 1.678ns (51.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.119 - 6.400 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.365ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.325ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.725     1.830    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll_drp_dclk
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFDPLL1PLTSTDCLK_IFDPLL1PLTSTDRDY)
                                                      1.232     3.062 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDRDY
                         net (fo=13, routed)          0.699     3.761    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/drdy
    SLICE_X64Y219        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.127     3.888 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6/O
                         net (fo=1, routed)           0.262     4.150    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6_n_0
    SLICE_X64Y219        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.076     4.226 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3/O
                         net (fo=4, routed)           0.166     4.392    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3_n_0
    SLICE_X64Y219        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.515 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.551     5.066    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X54Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.662     8.119    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[10]/C
                         clock pessimism              0.148     8.267    
                         clock uncertainty           -0.098     8.169    
    SLICE_X54Y221        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.053     8.116    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[10]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
                            (rising edge-triggered cell CPM5 clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.558ns (48.144%)  route 1.678ns (51.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.119 - 6.400 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.365ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.325ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.725     1.830    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll_drp_dclk
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFDPLL1PLTSTDCLK_IFDPLL1PLTSTDRDY)
                                                      1.232     3.062 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDRDY
                         net (fo=13, routed)          0.699     3.761    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/drdy
    SLICE_X64Y219        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.127     3.888 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6/O
                         net (fo=1, routed)           0.262     4.150    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6_n_0
    SLICE_X64Y219        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.076     4.226 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3/O
                         net (fo=4, routed)           0.166     4.392    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3_n_0
    SLICE_X64Y219        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.515 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.551     5.066    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X54Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.662     8.119    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[12]/C
                         clock pessimism              0.148     8.267    
                         clock uncertainty           -0.098     8.169    
    SLICE_X54Y221        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.053     8.116    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[12]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
                            (rising edge-triggered cell CPM5 clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.558ns (48.144%)  route 1.678ns (51.856%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 8.119 - 6.400 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.365ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.325ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.725     1.830    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll_drp_dclk
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFDPLL1PLTSTDCLK_IFDPLL1PLTSTDRDY)
                                                      1.232     3.062 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDRDY
                         net (fo=13, routed)          0.699     3.761    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/drdy
    SLICE_X64Y219        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.127     3.888 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6/O
                         net (fo=1, routed)           0.262     4.150    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6_n_0
    SLICE_X64Y219        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.076     4.226 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3/O
                         net (fo=4, routed)           0.166     4.392    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3_n_0
    SLICE_X64Y219        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.515 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.551     5.066    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X54Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.662     8.119    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[15]/C
                         clock pessimism              0.148     8.267    
                         clock uncertainty           -0.098     8.169    
    SLICE_X54Y221        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.053     8.116    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[15]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
                            (rising edge-triggered cell CPM5 clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.558ns (48.175%)  route 1.676ns (51.825%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 8.118 - 6.400 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.365ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.325ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.725     1.830    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll_drp_dclk
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFDPLL1PLTSTDCLK_IFDPLL1PLTSTDRDY)
                                                      1.232     3.062 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDRDY
                         net (fo=13, routed)          0.699     3.761    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/drdy
    SLICE_X64Y219        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.127     3.888 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6/O
                         net (fo=1, routed)           0.262     4.150    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6_n_0
    SLICE_X64Y219        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.076     4.226 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3/O
                         net (fo=4, routed)           0.166     4.392    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3_n_0
    SLICE_X64Y219        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.515 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.549     5.064    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.661     8.118    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[11]/C
                         clock pessimism              0.148     8.266    
                         clock uncertainty           -0.098     8.168    
    SLICE_X52Y221        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.053     8.115    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[11]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
                            (rising edge-triggered cell CPM5 clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.558ns (48.175%)  route 1.676ns (51.825%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 8.118 - 6.400 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.365ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.325ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.725     1.830    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll_drp_dclk
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFDPLL1PLTSTDCLK_IFDPLL1PLTSTDRDY)
                                                      1.232     3.062 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDRDY
                         net (fo=13, routed)          0.699     3.761    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/drdy
    SLICE_X64Y219        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.127     3.888 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6/O
                         net (fo=1, routed)           0.262     4.150    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_6_n_0
    SLICE_X64Y219        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.076     4.226 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3/O
                         net (fo=4, routed)           0.166     4.392    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_3_n_0
    SLICE_X64Y219        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.515 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1/O
                         net (fo=7, routed)           0.549     5.064    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44[15]_i_1_n_0
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.661     8.118    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[14]/C
                         clock pessimism              0.148     8.266    
                         clock uncertainty           -0.098     8.168    
    SLICE_X52Y221        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.053     8.115    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_44_reg[14]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_reg/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.498ns (15.928%)  route 2.629ns (84.072%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 8.112 - 6.400 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.365ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.325ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.814     1.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X69Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y217        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.080     1.999 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/Q
                         net (fo=36, routed)          0.662     2.661    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[7]
    SLICE_X66Y219        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     2.757 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24/O
                         net (fo=6, routed)           0.610     3.367    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24_n_0
    SLICE_X63Y217        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     3.427 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_38/O
                         net (fo=1, routed)           0.274     3.701    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_38_n_0
    SLICE_X61Y217        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.059     3.760 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_19/O
                         net (fo=2, routed)           0.275     4.035    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_19_n_0
    SLICE_X62Y217        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.082     4.117 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_6/O
                         net (fo=4, routed)           0.440     4.557    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_6_n_0
    SLICE_X64Y218        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.121     4.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_1/O
                         net (fo=8, routed)           0.368     5.046    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_1_n_0
    SLICE_X61Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.655     8.112    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_reg/C
                         clock pessimism              0.148     8.260    
                         clock uncertainty           -0.098     8.162    
    SLICE_X61Y218        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.053     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
                            (rising edge-triggered cell CPM5 clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.710ns (52.191%)  route 1.566ns (47.809%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 8.111 - 6.400 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.365ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.325ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.725     1.830    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll_drp_dclk
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFDPLL1PLTSTDCLK_IFDPLL1PLTSTDRDY)
                                                      1.232     3.062 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDRDY
                         net (fo=13, routed)          0.572     3.634    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/drdy
    SLICE_X64Y219        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.125     3.759 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_9/O
                         net (fo=2, routed)           0.345     4.104    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_9_n_0
    SLICE_X66Y218        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.133     4.237 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[11]_i_12/O
                         net (fo=3, routed)           0.227     4.463    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[11]_i_12_n_0
    SLICE_X64Y219        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.559 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[8]_i_6/O
                         net (fo=1, routed)           0.364     4.923    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[8]_i_6_n_0
    SLICE_X53Y219        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.124     5.047 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[8]_i_1/O
                         net (fo=1, routed)           0.059     5.106    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[8]_i_1_n_0
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.654     8.111    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]/C
                         clock pessimism              0.148     8.259    
                         clock uncertainty           -0.098     8.160    
    SLICE_X53Y219        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.010     8.170    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.498ns (15.949%)  route 2.624ns (84.051%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 8.112 - 6.400 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.365ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.325ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.814     1.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X69Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y217        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.080     1.999 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[7]/Q
                         net (fo=36, routed)          0.662     2.661    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[7]
    SLICE_X66Y219        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     2.757 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24/O
                         net (fo=6, routed)           0.610     3.367    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_24_n_0
    SLICE_X63Y217        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     3.427 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_38/O
                         net (fo=1, routed)           0.274     3.701    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_38_n_0
    SLICE_X61Y217        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.059     3.760 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_19/O
                         net (fo=2, routed)           0.275     4.035    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_19_n_0
    SLICE_X62Y217        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.082     4.117 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_6/O
                         net (fo=4, routed)           0.440     4.557    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_6_n_0
    SLICE_X64Y218        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.121     4.678 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_1/O
                         net (fo=8, routed)           0.364     5.042    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[5]_i_1_n_0
    SLICE_X61Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.655     8.112    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[1]/C
                         clock pessimism              0.148     8.260    
                         clock uncertainty           -0.098     8.162    
    SLICE_X61Y218        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.053     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  3.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.050ns (24.155%)  route 0.157ns (75.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.188ns (routing 0.233ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.271ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.188     1.231    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y219        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.281 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.157     1.438    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg[1]
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.360     1.442    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                         clock pessimism             -0.129     1.313    
    SLICE_X56Y218        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.035     1.348    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.085ns (40.076%)  route 0.127ns (59.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.182ns (routing 0.233ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.271ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.182     1.225    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X66Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y217        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.275 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[0]/Q
                         net (fo=49, routed)          0.098     1.373    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[0]
    SLICE_X68Y217        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.408 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[1]_i_1/O
                         net (fo=1, routed)           0.029     1.437    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt[1]_i_1_n_0
    SLICE_X68Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.337     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X68Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[1]/C
                         clock pessimism             -0.129     1.290    
    SLICE_X68Y217        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.325    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.050ns (29.762%)  route 0.118ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.188ns (routing 0.233ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.188     1.231    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y219        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.281 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.118     1.399    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg[0]
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C
                         clock pessimism             -0.180     1.252    
    SLICE_X52Y219        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.287    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.080ns (36.438%)  route 0.140ns (63.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.185ns (routing 0.233ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.271ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.185     1.228    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X59Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y216        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.277 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]/Q
                         net (fo=13, routed)          0.117     1.394    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]
    SLICE_X61Y216        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.031     1.425 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary[9]_i_1/O
                         net (fo=1, routed)           0.023     1.448    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary4[9]
    SLICE_X61Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.340     1.422    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[9]/C
                         clock pessimism             -0.129     1.293    
    SLICE_X61Y216        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.035     1.328    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.074ns (33.102%)  route 0.150ns (66.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.185ns (routing 0.233ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.271ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.185     1.228    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X59Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y216        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.277 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]/Q
                         net (fo=13, routed)          0.117     1.394    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[6]
    SLICE_X61Y216        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.025     1.419 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary[8]_i_1/O
                         net (fo=1, routed)           0.033     1.452    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary4[8]
    SLICE_X61Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.340     1.422    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y216        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[8]/C
                         clock pessimism             -0.129     1.293    
    SLICE_X61Y216        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.035     1.328    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/boundary_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.085ns (38.972%)  route 0.133ns (61.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.184ns (routing 0.233ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.271ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.184     1.227    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y217        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     1.277 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[0]/Q
                         net (fo=7, routed)           0.104     1.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg_n_0_[0]
    SLICE_X62Y217        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     1.416 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt[3]_i_2/O
                         net (fo=1, routed)           0.029     1.445    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt[3]_i_2_n_0
    SLICE_X62Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.348     1.430    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X62Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[3]/C
                         clock pessimism             -0.161     1.269    
    SLICE_X62Y217        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.304    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/session_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.073ns (32.447%)  route 0.152ns (67.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.178ns (routing 0.233ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.271ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.178     1.221    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y217        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.269 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/state_reg[0]/Q
                         net (fo=20, routed)          0.128     1.397    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/state[0]
    SLICE_X61Y218        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.025     1.422 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[3]_i_1/O
                         net (fo=1, routed)           0.024     1.446    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr[3]_i_1_n_0
    SLICE_X61Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.344     1.426    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[3]/C
                         clock pessimism             -0.159     1.267    
    SLICE_X61Y218        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.301    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/daddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.086ns (42.574%)  route 0.116ns (57.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.181ns (routing 0.233ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.271ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.181     1.224    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y221        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     1.273 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[15]/Q
                         net (fo=1, routed)           0.092     1.365    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg_n_0_[15]
    SLICE_X55Y221        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     1.402 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_2/O
                         net (fo=1, routed)           0.024     1.426    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di[15]_i_2_n_0
    SLICE_X55Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.343     1.425    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[15]/C
                         clock pessimism             -0.180     1.245    
    SLICE_X55Y221        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.279    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.080ns (39.194%)  route 0.124ns (60.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.189ns (routing 0.233ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.271ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.189     1.232    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.281 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]/Q
                         net (fo=2, routed)           0.102     1.383    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[7]
    SLICE_X58Y215        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     1.414 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[7]_i_1/O
                         net (fo=1, routed)           0.022     1.436    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[7]_i_1_n_0
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.354     1.436    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]/C
                         clock pessimism             -0.183     1.253    
    SLICE_X58Y215        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.035     1.288    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_d_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_o_reg/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             dpll_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.087ns (42.233%)  route 0.119ns (57.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.187ns (routing 0.233ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.187     1.230    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y221        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.280 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_d_reg/Q
                         net (fo=1, routed)           0.095     1.375    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_int_d
    SLICE_X52Y221        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.037     1.412 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_o_i_1/O
                         net (fo=1, routed)           0.024     1.436    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_o_i_1_n_0
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X52Y221        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_o_reg/C
                         clock pessimism             -0.181     1.251    
    SLICE_X52Y221        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     1.285    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll_ref_clk
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     CPM5/IFDPLL0PLTSTDCLK  n/a            4.000         6.400       2.400      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL0PLTSTDCLK
Min Period        n/a     CPM5/IFDPLL1PLTSTDCLK  n/a            4.000         6.400       2.400      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
Min Period        n/a     BUFG_PS/I              n/a            0.934         6.400       5.466      BUFG_PS_X0Y28  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X56Y217  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Base_code_reg[4]/C
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X57Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[0]/C
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X56Y216  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[10]/C
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X56Y216  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[11]/C
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X57Y216  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[12]/C
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X57Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[1]/C
Min Period        n/a     FDCE/C                 n/a            0.550         6.400       5.850      SLICE_X60Y217  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[2]/C
Low Pulse Width   Slow    CPM5/IFDPLL0PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL0PLTSTDCLK
Low Pulse Width   Fast    CPM5/IFDPLL0PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL0PLTSTDCLK
Low Pulse Width   Slow    CPM5/IFDPLL1PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
Low Pulse Width   Fast    CPM5/IFDPLL1PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
Low Pulse Width   Slow    BUFG_PS/I              n/a            0.380         3.200       2.820      BUFG_PS_X0Y28  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
Low Pulse Width   Fast    BUFG_PS/I              n/a            0.380         3.200       2.820      BUFG_PS_X0Y28  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
Low Pulse Width   Slow    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X56Y217  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Base_code_reg[4]/C
Low Pulse Width   Fast    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X56Y217  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Base_code_reg[4]/C
Low Pulse Width   Slow    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X57Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[0]/C
Low Pulse Width   Fast    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X57Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[0]/C
High Pulse Width  Slow    CPM5/IFDPLL0PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL0PLTSTDCLK
High Pulse Width  Fast    CPM5/IFDPLL0PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL0PLTSTDCLK
High Pulse Width  Slow    CPM5/IFDPLL1PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
High Pulse Width  Fast    CPM5/IFDPLL1PLTSTDCLK  n/a            2.000         3.200       1.200      CPM5_X0Y0      exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFDPLL1PLTSTDCLK
High Pulse Width  Slow    BUFG_PS/I              n/a            0.380         3.200       2.820      BUFG_PS_X0Y28  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
High Pulse Width  Fast    BUFG_PS/I              n/a            0.380         3.200       2.820      BUFG_PS_X0Y28  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
High Pulse Width  Slow    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X56Y217  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Base_code_reg[4]/C
High Pulse Width  Fast    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X56Y217  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Base_code_reg[4]/C
High Pulse Width  Slow    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X57Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[0]/C
High Pulse Width  Fast    FDCE/C                 n/a            0.275         3.200       2.925      SLICE_X57Y219  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/DCO_code_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1009]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[817]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.163ns (7.404%)  route 2.038ns (92.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.247ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.719     1.965    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X54Y275        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1009]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y275        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.046 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1009]/Q
                         net (fo=32, routed)          0.782     2.828    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[145]
    SLICE_X48Y284        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.082     2.910 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__205/O
                         net (fo=5, routed)           1.256     4.166    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[817]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[817]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[817])
                                                     -0.682     4.877    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.877    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1011]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[979]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.208ns (9.502%)  route 1.981ns (90.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.247ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.716     1.962    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X70Y282        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1011]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y282        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.082     2.044 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1011]/Q
                         net (fo=32, routed)          0.776     2.821    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[147]
    SLICE_X52Y279        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.126     2.947 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__43/O
                         net (fo=5, routed)           1.205     4.152    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[979]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[979]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[979])
                                                     -0.681     4.878    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.878    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1007]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[1007]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.157ns (7.194%)  route 2.025ns (92.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.247ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.713     1.959    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X70Y276        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1007]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y276        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.080     2.039 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1007]/Q
                         net (fo=32, routed)          0.748     2.787    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[143]
    SLICE_X56Y282        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.077     2.864 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__15/O
                         net (fo=5, routed)           1.277     4.142    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[1007]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[1007]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[1007])
                                                     -0.676     4.883    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1019]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[667]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.172ns (7.831%)  route 2.024ns (92.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.247ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.708     1.954    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X72Y272        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1019]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1019]/Q
                         net (fo=32, routed)          0.742     2.777    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[155]
    SLICE_X60Y284        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.091     2.868 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__355/O
                         net (fo=5, routed)           1.282     4.150    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[667]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[667]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[667])
                                                     -0.645     4.914    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.914    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1017]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[537]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.216ns (9.878%)  route 1.971ns (90.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.247ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.700     1.946    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X73Y269        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1017]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y269        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.080     2.026 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1017]/Q
                         net (fo=32, routed)          0.711     2.737    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[153]
    SLICE_X56Y284        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.136     2.873 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__485/O
                         net (fo=5, routed)           1.260     4.133    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[537]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[537]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[537])
                                                     -0.659     4.900    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.900    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1021]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[797]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.163ns (7.541%)  route 1.999ns (92.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.247ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.713     1.959    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X70Y276        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1021]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y276        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.081     2.040 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1021]/Q
                         net (fo=32, routed)          0.720     2.760    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[157]
    SLICE_X52Y285        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.082     2.842 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__225/O
                         net (fo=5, routed)           1.279     4.121    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[797]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[797]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[797])
                                                     -0.668     4.891    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1019]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[795]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.224ns (10.504%)  route 1.909ns (89.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.247ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.708     1.954    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X72Y272        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1019]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.035 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1019]/Q
                         net (fo=32, routed)          0.888     2.923    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[155]
    SLICE_X48Y284        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.143     3.066 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__227/O
                         net (fo=5, routed)           1.021     4.087    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[795]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[795]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[795])
                                                     -0.691     4.868    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1020]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[828]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.204ns (9.460%)  route 1.952ns (90.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.247ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.699     1.945    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X75Y271        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1020]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y271        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.081     2.026 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1020]/Q
                         net (fo=32, routed)          0.738     2.765    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[156]
    SLICE_X56Y286        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.123     2.888 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__194/O
                         net (fo=5, routed)           1.214     4.102    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[828]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[828]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[828])
                                                     -0.660     4.899    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.899    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1018]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[538]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.159ns (7.410%)  route 1.987ns (92.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.247ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.699     1.945    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X76Y271        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1018]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y271        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.026 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1018]/Q
                         net (fo=32, routed)          0.913     2.938    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[154]
    SLICE_X49Y284        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.078     3.016 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__484/O
                         net (fo=5, routed)           1.074     4.090    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[538]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[538]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[538])
                                                     -0.650     4.909    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1018]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[730]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.204ns (9.654%)  route 1.909ns (90.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.699ns (routing 0.247ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.699     1.945    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X76Y271        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1018]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y271        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.081     2.026 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[1018]/Q
                         net (fo=32, routed)          0.799     2.825    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[154]
    SLICE_X56Y284        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.123     2.948 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__292/O
                         net (fo=5, routed)           1.110     4.058    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[730]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[730]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism              0.418     5.711    
                         clock uncertainty           -0.152     5.559    
    CPM5_X0Y0            CPM5 (Setup_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[730])
                                                     -0.681     4.878    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                          4.878    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  0.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[104]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.049ns (13.104%)  route 0.325ns (86.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.161ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.104     0.622    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X72Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y254        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     0.671 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[104]/Q
                         net (fo=5, routed)           0.325     0.996    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[104]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[104]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[104])
                                                      0.009     0.978    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[29]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.049ns (12.347%)  route 0.348ns (87.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.161ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.098     0.616    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X72Y251        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y251        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     0.665 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[29]/Q
                         net (fo=5, routed)           0.348     1.013    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[29]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[29])
                                                      0.004     0.973    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[37]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.050ns (11.840%)  route 0.372ns (88.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.161ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.104     0.622    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X74Y258        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y258        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     0.672 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[101]/Q
                         net (fo=6, routed)           0.372     1.045    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[37]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[37]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[37])
                                                      0.006     0.975    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[22]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.050ns (11.670%)  route 0.378ns (88.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.161ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.095     0.613    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X76Y250        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y250        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     0.663 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[22]/Q
                         net (fo=5, routed)           0.378     1.041    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[22]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[22])
                                                      0.002     0.971    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_parity_err_o_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGERRCORIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.089ns (18.977%)  route 0.380ns (81.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.161ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.066     0.584    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X65Y235        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_parity_err_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y235        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.633 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_parity_err_o_reg/Q
                         net (fo=1, routed)           0.102     0.735    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/cpld_parity_err
    SLICE_X65Y235        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.040     0.775 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/exerciser_i_i_1/O
                         net (fo=1, routed)           0.278     1.053    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_err_cor_in
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGERRCORIN
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGERRCORIN)
                                                      0.012     0.981    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[23]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.049ns (11.310%)  route 0.384ns (88.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.161ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.097     0.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X76Y252        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y252        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     0.664 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[23]/Q
                         net (fo=5, routed)           0.384     1.048    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[23]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[23])
                                                      0.006     0.975    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[71]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.050ns (11.382%)  route 0.389ns (88.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.098ns (routing 0.161ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.098     0.616    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X72Y251        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y251        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     0.666 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[71]/Q
                         net (fo=5, routed)           0.389     1.056    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[71]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[71]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[71])
                                                      0.005     0.974    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[55]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.050ns (11.352%)  route 0.390ns (88.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.161ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.097     0.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X76Y252        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y252        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     0.665 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[119]/Q
                         net (fo=7, routed)           0.390     1.055    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[55]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[55])
                                                     -0.002     0.967    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[117]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.059ns (13.189%)  route 0.388ns (86.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.161ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.103     0.621    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/user_clk
    SLICE_X68Y252        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y252        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     0.670 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_reg_reg[117]/Q
                         net (fo=7, routed)           0.118     0.788    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata[53]
    SLICE_X68Y253        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.010     0.798 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/s_axis_rq_tdata_inst__865/O
                         net (fo=5, routed)           0.270     1.068    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_s_axis_rq_tdata[117]
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISRQTDATA[117]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISRQTDATA[117])
                                                      0.008     0.977    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/m_axis_cq_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1PCIEAXISCQREADY[26]
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.050ns (10.148%)  route 0.443ns (89.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.161ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.087     0.605    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/user_clk
    SLICE_X56Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/m_axis_cq_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y239        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     0.655 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/m_axis_cq_tready_reg/Q
                         net (fo=62, routed)          0.443     1.098    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_m_axis_cq_tready
    CPM5_X0Y0            CPM5                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1PCIEAXISCQREADY[26]
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                         clock pessimism             -0.372     0.817    
                         clock uncertainty            0.152     0.969    
    CPM5_X0Y0            CPM5 (Hold_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1PCIEAXISCQREADY[26])
                                                      0.036     1.005    exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.653ns (42.824%)  route 2.207ns (57.176%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 5.161 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.723ns (routing 0.225ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.145 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2_n_3
    SLICE_X54Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.179 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.180    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2_n_3
    SLICE_X54Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.055     5.235 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[30]_i_2/COUTB
                         net (fo=2, routed)           0.011     5.246    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[28]_i_1/I4
    SLICE_X54Y256        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     5.299 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[28]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     5.319    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[29]_i_1/I4
    SLICE_X54Y256        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     5.384 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[29]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.045     5.429    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[29]
    SLICE_X54Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.723     5.161    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[29]/C
                         clock pessimism              0.418     5.579    
                         clock uncertainty           -0.152     5.427    
    SLICE_X54Y256        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.009     5.436    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[29]
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.647ns (42.735%)  route 2.207ns (57.265%))
  Logic Levels:           14  (LOOKAHEAD8=4 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 5.161 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.723ns (routing 0.225ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.145 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2_n_3
    SLICE_X54Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.179 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.180    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2_n_3
    SLICE_X54Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     5.224 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[30]_i_2/COUTD
                         net (fo=2, routed)           0.011     5.235    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[30]_i_1/I4
    SLICE_X54Y256        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     5.293 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[30]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     5.314    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[31]_i_1/I4
    SLICE_X54Y256        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     5.379 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[31]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.044     5.423    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[31]
    SLICE_X54Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.723     5.161    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[31]/C
                         clock pessimism              0.418     5.579    
                         clock uncertainty           -0.152     5.427    
    SLICE_X54Y256        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.010     5.437    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[31]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.587ns (41.851%)  route 2.205ns (58.149%))
  Logic Levels:           12  (LOOKAHEAD8=2 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 5.115 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.225ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.055     5.167 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTB
                         net (fo=2, routed)           0.011     5.178    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]_i_1/I4
    SLICE_X54Y254        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     5.231 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     5.251    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[13]_i_1/I4
    SLICE_X54Y254        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     5.316 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[13]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.045     5.361    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[13]
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.677     5.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[13]/C
                         clock pessimism              0.418     5.533    
                         clock uncertainty           -0.152     5.382    
    SLICE_X54Y254        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.009     5.391    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.620ns (42.342%)  route 2.206ns (57.658%))
  Logic Levels:           13  (LOOKAHEAD8=3 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.225ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.145 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2_n_3
    SLICE_X54Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.055     5.201 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2/COUTB
                         net (fo=2, routed)           0.011     5.212    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[20]_i_1/I4
    SLICE_X54Y255        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     5.265 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[20]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     5.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[21]_i_1/I4
    SLICE_X54Y255        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     5.350 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[21]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.045     5.395    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[21]
    SLICE_X54Y255        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.713     5.151    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y255        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[21]/C
                         clock pessimism              0.418     5.569    
                         clock uncertainty           -0.152     5.417    
    SLICE_X54Y255        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.009     5.426    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[21]
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.588ns (41.911%)  route 2.201ns (58.089%))
  Logic Levels:           12  (LOOKAHEAD8=2 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 5.115 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.225ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.056     5.168 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTF
                         net (fo=2, routed)           0.009     5.177    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[16]_i_1/I4
    SLICE_X54Y254        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     5.231 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[16]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     5.248    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[17]_i_1/I4
    SLICE_X54Y254        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     5.312 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[17]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.046     5.358    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[17]
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.677     5.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[17]/C
                         clock pessimism              0.418     5.533    
                         clock uncertainty           -0.152     5.382    
    SLICE_X54Y254        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.010     5.392    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[17]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.621ns (42.401%)  route 2.202ns (57.599%))
  Logic Levels:           13  (LOOKAHEAD8=3 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.225ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.145 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2_n_3
    SLICE_X54Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.056     5.202 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2/COUTF
                         net (fo=2, routed)           0.009     5.211    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[24]_i_1/I4
    SLICE_X54Y255        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     5.265 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[24]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     5.282    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[25]_i_1/I4
    SLICE_X54Y255        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     5.346 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[25]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.046     5.392    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[25]
    SLICE_X54Y255        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.713     5.151    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y255        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[25]/C
                         clock pessimism              0.418     5.569    
                         clock uncertainty           -0.152     5.417    
    SLICE_X54Y255        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.010     5.427    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[25]
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.581ns (41.759%)  route 2.205ns (58.241%))
  Logic Levels:           12  (LOOKAHEAD8=2 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 5.115 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.225ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     5.156 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTD
                         net (fo=2, routed)           0.011     5.167    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[14]_i_1/I4
    SLICE_X54Y254        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     5.225 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[14]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     5.246    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[15]_i_1/I4
    SLICE_X54Y254        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     5.311 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[15]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.044     5.355    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[15]
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.677     5.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[15]/C
                         clock pessimism              0.418     5.533    
                         clock uncertainty           -0.152     5.382    
    SLICE_X54Y254        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.010     5.392    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[15]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.614ns (42.252%)  route 2.206ns (57.748%))
  Logic Levels:           13  (LOOKAHEAD8=3 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.225ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.145 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2_n_3
    SLICE_X54Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     5.190 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2/COUTD
                         net (fo=2, routed)           0.011     5.201    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[22]_i_1/I4
    SLICE_X54Y255        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     5.259 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[22]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     5.280    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[23]_i_1/I4
    SLICE_X54Y255        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     5.345 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[23]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.044     5.389    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[23]
    SLICE_X54Y255        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.713     5.151    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y255        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[23]/C
                         clock pessimism              0.418     5.569    
                         clock uncertainty           -0.152     5.417    
    SLICE_X54Y255        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.010     5.427    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[23]
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.549ns (41.948%)  route 2.144ns (58.052%))
  Logic Levels:           10  (LOOKAHEAD8=1 LUT2=1 LUT3=3 LUT6=2 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 5.048 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.610ns (routing 0.225ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.191     3.132    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X49Y266        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     3.163 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_8/O
                         net (fo=15, routed)          0.340     3.504    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[0]
    SLICE_X48Y256        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.125     3.629 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[3]_i_8/O
                         net (fo=3, routed)           0.319     3.948    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[3]_i_8_n_0
    SLICE_X50Y259        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.088     4.036 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[3]_i_6/O
                         net (fo=2, routed)           0.245     4.281    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[3]_i_6_n_0
    SLICE_X53Y256        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     4.331 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[3]_i_3/O
                         net (fo=3, routed)           0.180     4.511    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[3]_i_3_n_0
    SLICE_X53Y254        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.031     4.542 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[4]_i_2/O
                         net (fo=2, routed)           0.232     4.774    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1/I0
    SLICE_X54Y253        LUTCY2 (Prop_C6LUT_SLICEL_I0_GE)
                                                      0.132     4.906 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     4.940    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1_n_0
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTF)
                                                      0.132     5.072 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTF
                         net (fo=2, routed)           0.009     5.081    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]_i_1/I4
    SLICE_X54Y253        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     5.135 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     5.152    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     5.216 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.046     5.262    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[9]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.610     5.048    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]/C
                         clock pessimism              0.418     5.466    
                         clock uncertainty           -0.152     5.314    
    SLICE_X54Y253        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.010     5.324    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.596ns (42.044%)  route 2.200ns (57.956%))
  Logic Levels:           13  (LOOKAHEAD8=3 LUT2=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 5.161 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.723ns (routing 0.225ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTUSER[128])
                                                      0.790     2.359 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTUSER[128]
                         net (fo=4, routed)           0.531     2.890    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tuser[128]
    SLICE_X48Y267        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.942 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29/O
                         net (fo=4, routed)           0.344     3.285    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_29_n_0
    SLICE_X51Y264        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.029     3.314 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21/O
                         net (fo=1, routed)           0.017     3.331    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_21_n_0
    SLICE_X51Y264        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.391 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header_inferred_i_4/O
                         net (fo=24, routed)          0.417     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/dqw_is_header[4]
    SLICE_X50Y256        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.028     3.837 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16/O
                         net (fo=2, routed)           0.158     3.994    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_16_n_0
    SLICE_X51Y256        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.091     4.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22/O
                         net (fo=2, routed)           0.207     4.293    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_22_n_0
    SLICE_X52Y255        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.125     4.418 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12/O
                         net (fo=2, routed)           0.167     4.585    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[10]_i_12_n_0
    SLICE_X50Y255        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.030     4.615 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o[9]_i_3/O
                         net (fo=2, routed)           0.286     4.901    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I3
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.077     4.978 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     4.979    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1_n_3
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.132     5.111 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     5.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.145 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.146    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2_n_3
    SLICE_X54Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.179 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_2/COUTH
                         net (fo=3, routed)           0.001     5.180    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_1/I4
    SLICE_X54Y256        LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.230 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[26]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.024     5.254    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[27]_i_1/I4
    SLICE_X54Y256        LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.066     5.320 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[27]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.045     5.365    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[27]
    SLICE_X54Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.723     5.161    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[27]/C
                         clock pessimism              0.418     5.579    
                         clock uncertainty           -0.152     5.427    
    SLICE_X54Y256        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.010     5.437    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[27]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[957]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.213ns (41.574%)  route 0.299ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.183ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[957])
                                                      0.213     1.087 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[957]
                         net (fo=3, routed)           0.299     1.386    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[957]
    SLICE_X50Y265        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[957]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.264     1.538    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X50Y265        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[957]/C
                         clock pessimism             -0.372     1.166    
                         clock uncertainty            0.152     1.318    
    SLICE_X50Y265        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.353    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[957]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[839]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.207ns (40.625%)  route 0.303ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.183ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[839])
                                                      0.207     1.081 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[839]
                         net (fo=4, routed)           0.303     1.384    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[839]
    SLICE_X70Y261        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[839]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.257     1.531    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X70Y261        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[839]/C
                         clock pessimism             -0.372     1.159    
                         clock uncertainty            0.152     1.311    
    SLICE_X70Y261        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.346    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[839]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[584]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.195ns (38.555%)  route 0.311ns (61.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.240ns (routing 0.183ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[584])
                                                      0.195     1.069 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[584]
                         net (fo=3, routed)           0.311     1.380    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[584]
    SLICE_X62Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[584]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.240     1.514    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X62Y256        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[584]/C
                         clock pessimism             -0.372     1.142    
                         clock uncertainty            0.152     1.294    
    SLICE_X62Y256        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.329    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[584]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[784]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.212ns (40.490%)  route 0.312ns (59.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.183ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[784])
                                                      0.212     1.086 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[784]
                         net (fo=3, routed)           0.312     1.398    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[784]
    SLICE_X50Y263        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[784]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.258     1.532    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X50Y263        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[784]/C
                         clock pessimism             -0.372     1.160    
                         clock uncertainty            0.152     1.312    
    SLICE_X50Y263        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.347    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[784]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.201ns (38.723%)  route 0.318ns (61.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.253ns (routing 0.183ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[511])
                                                      0.201     1.075 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[511]
                         net (fo=3, routed)           0.318     1.393    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[511]
    SLICE_X58Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.253     1.527    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X58Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[511]/C
                         clock pessimism             -0.372     1.155    
                         clock uncertainty            0.152     1.307    
    SLICE_X58Y253        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.342    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[511]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[1021]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.197ns (37.218%)  route 0.332ns (62.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.183ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[1021])
                                                      0.197     1.071 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[1021]
                         net (fo=3, routed)           0.332     1.403    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[1021]
    SLICE_X48Y265        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[1021]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.264     1.538    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X48Y265        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[1021]/C
                         clock pessimism             -0.372     1.166    
                         clock uncertainty            0.152     1.318    
    SLICE_X48Y265        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     1.352    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[1021]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.207ns (40.554%)  route 0.303ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.183ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[122])
                                                      0.207     1.081 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[122]
                         net (fo=5, routed)           0.303     1.384    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[122]
    SLICE_X50Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.243     1.517    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X50Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[122]/C
                         clock pessimism             -0.372     1.145    
                         clock uncertainty            0.152     1.297    
    SLICE_X50Y245        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.332    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.199ns (37.529%)  route 0.331ns (62.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.259ns (routing 0.183ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[392])
                                                      0.199     1.073 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[392]
                         net (fo=3, routed)           0.331     1.404    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[392]
    SLICE_X54Y252        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.259     1.533    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y252        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[392]/C
                         clock pessimism             -0.372     1.161    
                         clock uncertainty            0.152     1.313    
    SLICE_X54Y252        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.348    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[392]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.207ns (39.205%)  route 0.321ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.183ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[292])
                                                      0.207     1.081 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[292]
                         net (fo=6, routed)           0.321     1.402    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata[292]
    SLICE_X54Y251        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.252     1.526    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y251        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[292]/C
                         clock pessimism             -0.372     1.154    
                         clock uncertainty            0.152     1.306    
    SLICE_X54Y251        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.341    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/m_axis_rc_tdata_d1_reg[292]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/req_des_qword1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.194ns (38.249%)  route 0.313ns (61.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1AXISCQTDATA[74])
                                                      0.194     1.068 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1AXISCQTDATA[74]
                         net (fo=5, routed)           0.313     1.381    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/m_axis_cq_tdata[74]
    SLICE_X52Y238        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/req_des_qword1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.230     1.504    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/user_clk
    SLICE_X52Y238        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/req_des_qword1_reg[10]/C
                         clock pessimism             -0.372     1.132    
                         clock uncertainty            0.152     1.284    
    SLICE_X52Y238        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.035     1.319    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CQ_512/req_des_qword1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll1_dco_clk
  To Clock:  dpll1_dco_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_d_reg/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.040%)  route 0.385ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 4.770 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.385     2.258    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_d_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     4.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_d_reg/C
                         clock pessimism              0.164     4.934    
                         clock uncertainty           -0.094     4.840    
    SLICE_X55Y219        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.061     4.779    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_d_reg
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll1_dco_clk rise@3.200ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.759%)  route 0.366ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 4.768 - 3.200 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.189ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.247ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.225ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.689     1.794    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.873 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.366     2.239    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      3.200     3.200 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     3.200 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.257 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.511     4.768    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
                         clock pessimism              0.164     4.932    
                         clock uncertainty           -0.094     4.838    
    SLICE_X55Y220        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.061     4.777    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.777    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                  2.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.050ns (19.307%)  route 0.209ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.209     1.398    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X54Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.230     1.312    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism             -0.142     1.170    
    SLICE_X54Y220        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.177    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.050ns (19.307%)  route 0.209ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.209     1.398    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X54Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.230     1.312    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism             -0.142     1.170    
    SLICE_X54Y220        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     1.177    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.050ns (19.307%)  route 0.209ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.183ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.209     1.398    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X54Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.230     1.312    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism             -0.142     1.170    
    SLICE_X54Y220        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.177    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll1_dco_clk rise@0.000ns - dpll1_dco_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.050ns (18.799%)  route 0.216ns (81.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.096ns (routing 0.161ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.096     1.139    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.216     1.405    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/clear
    SLICE_X55Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.223     1.305    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism             -0.142     1.163    
    SLICE_X55Y220        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.006     1.169    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll_ref_clk
  To Clock:  dpll_ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[0]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.080ns (10.854%)  route 0.657ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.657     2.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[0]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X53Y218        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[0]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[1]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.080ns (10.854%)  route 0.657ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.657     2.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[1]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X53Y218        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[1]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[2]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.080ns (10.854%)  route 0.657ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.657     2.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[2]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X53Y218        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[2]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[3]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.080ns (10.854%)  route 0.657ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.657     2.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[3]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X53Y218        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[3]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[5]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.080ns (10.854%)  route 0.657ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.657     2.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[5]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X53Y218        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[6]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.080ns (10.854%)  route 0.657ns (89.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.657     2.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[6]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X53Y218        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[6]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_58_reg[7]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.080ns (10.870%)  route 0.656ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.656     2.697    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X55Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_58_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_58_reg[7]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X55Y218        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_58_reg[7]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[0]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.080ns (10.870%)  route 0.656ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.656     2.697    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X55Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[0]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X55Y218        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[0]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[13]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.080ns (10.870%)  route 0.656ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.656     2.697    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X55Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[13]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X55Y218        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[13]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (dpll_ref_clk rise@6.400ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.080ns (10.870%)  route 0.656ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 8.120 - 6.400 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.365ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.856     1.961    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.080     2.041 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.656     2.697    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X55Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      6.400     6.400 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     6.400 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     6.457 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     8.120    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]/C
                         clock pessimism              0.148     8.268    
                         clock uncertainty           -0.098     8.170    
    SLICE_X55Y218        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.061     8.109    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[14]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.299%)  route 0.181ns (78.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.181     1.468    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X54Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[14]/C
                         clock pessimism             -0.129     1.303    
    SLICE_X54Y219        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     1.310    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[10]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.299%)  route 0.181ns (78.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.181     1.468    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X54Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[10]/C
                         clock pessimism             -0.129     1.303    
    SLICE_X54Y219        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.310    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[11]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.299%)  route 0.181ns (78.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.181     1.468    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X54Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[11]/C
                         clock pessimism             -0.129     1.303    
    SLICE_X54Y219        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.007     1.310    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[12]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.299%)  route 0.181ns (78.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.181     1.468    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X54Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[12]/C
                         clock pessimism             -0.129     1.303    
    SLICE_X54Y219        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.310    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[0]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.581%)  route 0.189ns (79.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.271ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.189     1.476    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.341     1.423    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[0]/C
                         clock pessimism             -0.129     1.294    
    SLICE_X53Y219        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.006     1.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[2]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.581%)  route 0.189ns (79.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.271ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.189     1.476    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.341     1.423    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[2]/C
                         clock pessimism             -0.129     1.294    
    SLICE_X53Y219        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     1.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_38_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.581%)  route 0.189ns (79.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.271ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.189     1.476    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.341     1.423    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]/C
                         clock pessimism             -0.129     1.294    
    SLICE_X53Y219        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     1.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.581%)  route 0.189ns (79.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.271ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.189     1.476    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X53Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.341     1.423    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X53Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]/C
                         clock pessimism             -0.129     1.294    
    SLICE_X53Y219        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.006     1.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/di_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[4]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.049ns (20.283%)  route 0.193ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.271ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.193     1.480    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X52Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.342     1.424    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X52Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[4]/C
                         clock pessimism             -0.129     1.295    
    SLICE_X52Y220        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     1.302    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[9]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll_ref_clk rise@0.000ns - dpll_ref_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.049ns (20.283%)  route 0.193ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.195ns (routing 0.233ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.271ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.195     1.238    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.287 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=237, routed)         0.193     1.480    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/rst_sync
    SLICE_X52Y220        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.342     1.424    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X52Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[9]/C
                         clock pessimism             -0.129     1.295    
    SLICE_X52Y220        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.007     1.302    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/apb_rdata_adr_34_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Setup :            0  Failing Endpoints,  Worst Slack        1.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_reg/CLR
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.933ns (52.927%)  route 0.830ns (47.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.955ns = ( 4.955 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.225ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[0])
                                                      0.800     2.369 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[0]
                         net (fo=2, routed)           0.411     2.780    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[0]
    SLICE_X49Y232        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     2.913 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.419     3.332    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_i_1_n_0
    SLICE_X50Y231        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.517     4.955    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X50Y231        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_reg/C
                         clock pessimism              0.418     5.373    
                         clock uncertainty           -0.152     5.221    
    SLICE_X50Y231        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.060     5.161    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_reg
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.910ns (52.486%)  route 0.824ns (47.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 4.942 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.225ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.506     3.303    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X62Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.504     4.942    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X62Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg/C
                         clock pessimism              0.418     5.360    
                         clock uncertainty           -0.152     5.208    
    SLICE_X62Y238        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.060     5.148    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg
  -------------------------------------------------------------------
                         required time                          5.148    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.910ns (52.486%)  route 0.824ns (47.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 4.942 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.225ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.506     3.303    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X62Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.504     4.942    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X62Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica/C
                         clock pessimism              0.418     5.360    
                         clock uncertainty           -0.152     5.208    
    SLICE_X62Y238        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.060     5.148    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica
  -------------------------------------------------------------------
                         required time                          5.148    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_1/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.910ns (52.486%)  route 0.824ns (47.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 4.942 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.225ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.506     3.303    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X62Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.504     4.942    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X62Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_1/C
                         clock pessimism              0.418     5.360    
                         clock uncertainty           -0.152     5.208    
    SLICE_X62Y238        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.060     5.148    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_1
  -------------------------------------------------------------------
                         required time                          5.148    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 4.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     4.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2/C
                         clock pessimism              0.418     5.359    
                         clock uncertainty           -0.152     5.207    
    SLICE_X53Y238        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.061     5.146    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 4.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     4.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3/C
                         clock pessimism              0.418     5.359    
                         clock uncertainty           -0.152     5.207    
    SLICE_X53Y238        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.061     5.146    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 4.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     4.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4/C
                         clock pessimism              0.418     5.359    
                         clock uncertainty           -0.152     5.207    
    SLICE_X53Y238        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.061     5.146    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 4.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     4.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5/C
                         clock pessimism              0.418     5.359    
                         clock uncertainty           -0.152     5.207    
    SLICE_X53Y238        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.061     5.146    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 4.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     4.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6/C
                         clock pessimism              0.418     5.359    
                         clock uncertainty           -0.152     5.207    
    SLICE_X53Y238        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.061     5.146    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@4.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns = ( 4.941 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      4.000     4.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     4.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     4.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     4.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     5.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391     2.902 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266     3.168 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213     3.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     3.438 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     4.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7/C
                         clock pessimism              0.418     5.359    
                         clock uncertainty           -0.152     5.207    
    SLICE_X53Y238        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.061     5.146    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_5
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_8/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_8/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_8
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_9/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_9/C
                         clock pessimism             -0.372     1.124    
                         clock uncertainty            0.152     1.275    
    SLICE_X53Y238        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.006     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica_9
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.207ns (29.821%)  route 0.487ns (70.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.183ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.294     1.568    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X62Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X62Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg/C
                         clock pessimism             -0.372     1.123    
                         clock uncertainty            0.152     1.274    
    SLICE_X62Y238        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.007     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise@0.000ns - exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.207ns (29.821%)  route 0.487ns (70.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.183ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.294     1.568    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1_n_0
    SLICE_X62Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/CLK
    SLICE_X62Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica/C
                         clock pessimism             -0.372     1.123    
                         clock uncertainty            0.152     1.274    
    SLICE_X62Y238        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.007     1.281    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_reg_replica
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.287    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dpll_ref_clk
  To Clock:  dpll1_dco_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.279ns (19.827%)  route 1.128ns (80.173%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.365ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.225ns, distribution 1.307ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.847     1.952    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.033 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/Q
                         net (fo=2, routed)           0.230     2.263    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[4]
    SLICE_X58Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.091     2.354 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2_n_0
    SLICE_X57Y215        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.030     2.621 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0/O
                         net (fo=1, routed)           0.234     2.855    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_jump_fail
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     2.932 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.427     3.359    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.532     1.589    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.279ns (19.827%)  route 1.128ns (80.173%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.365ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.225ns, distribution 1.307ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.847     1.952    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.033 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/Q
                         net (fo=2, routed)           0.230     2.263    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[4]
    SLICE_X58Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.091     2.354 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2_n_0
    SLICE_X57Y215        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.030     2.621 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0/O
                         net (fo=1, routed)           0.234     2.855    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_jump_fail
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     2.932 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.427     3.359    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.532     1.589    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.279ns (19.827%)  route 1.128ns (80.173%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.365ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.225ns, distribution 1.307ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.847     1.952    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.033 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/Q
                         net (fo=2, routed)           0.230     2.263    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[4]
    SLICE_X58Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.091     2.354 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2_n_0
    SLICE_X57Y215        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.030     2.621 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0/O
                         net (fo=1, routed)           0.234     2.855    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_jump_fail
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     2.932 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.427     3.359    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.532     1.589    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_ref_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.478ns  (logic 0.079ns (16.527%)  route 0.399ns (83.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.365ns, distribution 1.460ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.225ns, distribution 1.288ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.825     1.930    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_ref_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y217        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.079     2.009 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_ref_reg/Q
                         net (fo=1, routed)           0.399     2.408    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]_0[0]
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.513     1.570    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.090ns (15.399%)  route 0.494ns (84.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.233ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.190     1.233    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.283 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/Q
                         net (fo=2, routed)           0.239     1.522    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_cal_done
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.040     1.562 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.255     1.818    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.090ns (15.399%)  route 0.494ns (84.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.233ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.190     1.233    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.283 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/Q
                         net (fo=2, routed)           0.239     1.522    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_cal_done
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.040     1.562 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.255     1.818    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.090ns (15.399%)  route 0.494ns (84.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.233ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.190     1.233    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.283 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/Q
                         net (fo=2, routed)           0.239     1.522    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_cal_done
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.040     1.562 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.255     1.818    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_ref_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.178ns (routing 0.233ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.178     1.221    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X61Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_ref_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y217        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.270 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_en_ref_reg/Q
                         net (fo=1, routed)           0.239     1.509    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]_0[0]
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.222     1.304    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  To Clock:  dpll1_dco_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.908ns  (logic 0.950ns (49.795%)  route 0.958ns (50.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.121ns
  Clock Net Delay (Destination): 1.532ns (routing 0.225ns, distribution 1.307ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.531     2.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.131     3.050 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.427     3.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.532     1.589    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.908ns  (logic 0.950ns (49.795%)  route 0.958ns (50.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.121ns
  Clock Net Delay (Destination): 1.532ns (routing 0.225ns, distribution 1.307ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.531     2.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.131     3.050 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.427     3.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.532     1.589    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.908ns  (logic 0.950ns (49.795%)  route 0.958ns (50.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.121ns
  Clock Net Delay (Destination): 1.532ns (routing 0.225ns, distribution 1.307ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.531     2.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.131     3.050 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.427     3.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.532     1.589    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.279ns (32.383%)  route 0.583ns (67.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.121ns
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.218     1.092 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.327     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     1.480 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.255     1.736    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.279ns (32.383%)  route 0.583ns (67.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.121ns
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.218     1.092 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.327     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     1.480 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.255     1.736    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
                            (removal check against rising-edge clock dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.279ns (32.383%)  route 0.583ns (67.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.258ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.121ns
  Clock Net Delay (Destination): 1.236ns (routing 0.183ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.218     1.092 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.327     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     1.480 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.255     1.736    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/out
    SLICE_X52Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.236     1.318    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X52Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dpll1_dco_clk
  To Clock:  dpll_ref_clk

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.243ns  (logic 0.559ns (24.927%)  route 1.684ns (75.073%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.325ns, distribution 1.338ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.189     3.302    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.139     3.441 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[13][4]_i_1/O
                         net (fo=5, routed)           0.572     4.013    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[13][4]_i_1_n_0
    SLICE_X55Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.663     1.720    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][1]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.510ns (23.587%)  route 1.652ns (76.413%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.325ns, distribution 1.341ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.295     3.408    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.090     3.498 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1/O
                         net (fo=5, routed)           0.434     3.933    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1_n_0
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.666     1.723    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][2]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.510ns (23.587%)  route 1.652ns (76.413%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.325ns, distribution 1.341ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.295     3.408    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.090     3.498 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1/O
                         net (fo=5, routed)           0.434     3.933    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1_n_0
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.666     1.723    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][2]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][3]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.510ns (23.587%)  route 1.652ns (76.413%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.325ns, distribution 1.341ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.295     3.408    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.090     3.498 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1/O
                         net (fo=5, routed)           0.434     3.933    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1_n_0
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.666     1.723    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][3]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][4]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.510ns (23.587%)  route 1.652ns (76.413%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.325ns, distribution 1.341ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.295     3.408    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.090     3.498 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1/O
                         net (fo=5, routed)           0.434     3.933    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[12][4]_i_1_n_0
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.666     1.723    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[12][4]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][3]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.146ns  (logic 0.559ns (26.054%)  route 1.587ns (73.946%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.325ns, distribution 1.330ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.189     3.302    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.139     3.441 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[13][4]_i_1/O
                         net (fo=5, routed)           0.475     3.916    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[13][4]_i_1_n_0
    SLICE_X55Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.655     1.712    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][3]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][4]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.146ns  (logic 0.559ns (26.054%)  route 1.587ns (73.946%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=1 LUT6=1 LUTCY1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.325ns, distribution 1.330ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.189     3.302    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X56Y216        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.139     3.441 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[13][4]_i_1/O
                         net (fo=5, routed)           0.475     3.916    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[13][4]_i_1_n_0
    SLICE_X55Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.655     1.712    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X55Y217        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[13][4]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][0]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.093ns  (logic 0.551ns (26.320%)  route 1.542ns (73.680%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT6=2 LUTCY1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.325ns, distribution 1.349ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.186     3.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X58Y218        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.131     3.431 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[9][4]_i_1/O
                         net (fo=5, routed)           0.433     3.864    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[9][4]_i_1_n_0
    SLICE_X54Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.674     1.731    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][2]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.093ns  (logic 0.551ns (26.320%)  route 1.542ns (73.680%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT6=2 LUTCY1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.325ns, distribution 1.349ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.186     3.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X58Y218        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.131     3.431 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[9][4]_i_1/O
                         net (fo=5, routed)           0.433     3.864    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[9][4]_i_1_n_0
    SLICE_X54Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.674     1.731    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][2]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][3]/CE
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.093ns  (logic 0.551ns (26.320%)  route 1.542ns (73.680%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT6=2 LUTCY1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.247ns, distribution 1.418ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.325ns, distribution 1.349ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.665     1.770    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.850 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[8]/Q
                         net (fo=6, routed)           0.544     2.395    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/I3
    SLICE_X56Y220        LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.080     2.475 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     2.477    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_8_n_3
    SLICE_X56Y220        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.135     2.612 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2/COUTH
                         net (fo=11, routed)          0.376     2.988    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/bound_s_reg[1]_i_2_n_3
    SLICE_X59Y216        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.125     3.113 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3/O
                         net (fo=11, routed)          0.186     3.300    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[14][4]_i_3_n_0
    SLICE_X58Y218        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.131     3.431 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[9][4]_i_1/O
                         net (fo=5, routed)           0.433     3.864    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump[9][4]_i_1_n_0
    SLICE_X54Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.674     1.731    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X54Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_reg[9][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.574%)  route 0.117ns (70.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]/Q
                         net (fo=7, routed)           0.117     1.291    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[7]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[7]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.494%)  route 0.117ns (70.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]/Q
                         net (fo=8, routed)           0.117     1.291    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[6]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[6]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.657%)  route 0.122ns (71.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]/Q
                         net (fo=5, routed)           0.122     1.296    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[10]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[10]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.746%)  route 0.154ns (76.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.161ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.126    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.174 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]/Q
                         net (fo=8, routed)           0.154     1.328    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[1]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.580%)  route 0.159ns (76.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.161ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.126    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     1.175 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.159     1.334    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[4]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.050ns (23.681%)  route 0.161ns (76.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.088ns (routing 0.161ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.088     1.131    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y220        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.181 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]/Q
                         net (fo=4, routed)           0.161     1.342    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[14]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[14]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.050ns (21.116%)  route 0.187ns (78.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     1.175 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]/Q
                         net (fo=5, routed)           0.187     1.362    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[9]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[9]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.050ns (20.036%)  route 0.200ns (79.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.088ns (routing 0.161ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.088     1.131    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X54Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y220        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     1.181 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]/Q
                         net (fo=6, routed)           0.200     1.381    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[12]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[12]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.050ns (19.389%)  route 0.208ns (80.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.082     1.125    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y220        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     1.175 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]/Q
                         net (fo=9, routed)           0.208     1.383    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[0]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll1_dco_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.272ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.161ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.271ns, distribution 1.058ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll1_dco_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y34        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/I
    BUFG_PS_X0Y34        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll1_dco_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=22, routed)          1.083     1.126    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_dclk
    SLICE_X55Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.175 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]/Q
                         net (fo=7, routed)           0.216     1.391    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/dco_cnt_reg[2]
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.329     1.411    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X57Y220        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/base_cnt_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dpll_ref_clk
  To Clock:  dpll_ref_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.279ns (20.729%)  route 1.067ns (79.271%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.365ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.325ns, distribution 1.347ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.847     1.952    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.033 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/Q
                         net (fo=2, routed)           0.230     2.263    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[4]
    SLICE_X58Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.091     2.354 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2_n_0
    SLICE_X57Y215        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.030     2.621 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0/O
                         net (fo=1, routed)           0.234     2.855    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_jump_fail
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     2.932 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.366     3.298    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X56Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.672     1.729    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.279ns (21.831%)  route 0.999ns (78.169%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.365ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.325ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.847     1.952    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.033 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/Q
                         net (fo=2, routed)           0.230     2.263    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[4]
    SLICE_X58Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.091     2.354 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2_n_0
    SLICE_X57Y215        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.030     2.621 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0/O
                         net (fo=1, routed)           0.234     2.855    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_jump_fail
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     2.932 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.298     3.230    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.664     1.721    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.279ns (21.831%)  route 0.999ns (78.169%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.365ns, distribution 1.482ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.325ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.105 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.847     1.952    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X58Y215        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y215        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.033 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail_reg[4]/Q
                         net (fo=2, routed)           0.230     2.263    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/jump_fail[4]
    SLICE_X58Y215        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.091     2.354 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.591    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0_i_2_n_0
    SLICE_X57Y215        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.030     2.621 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_jump_fail_INST_0/O
                         net (fo=1, routed)           0.234     2.855    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_jump_fail
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     2.932 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.298     3.230    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.664     1.721    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.090ns (18.291%)  route 0.402ns (81.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.233ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.190     1.233    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.283 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/Q
                         net (fo=2, routed)           0.239     1.522    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_cal_done
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.040     1.562 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.163     1.725    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.090ns (18.291%)  route 0.402ns (81.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.233ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.190     1.233    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.283 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/Q
                         net (fo=2, routed)           0.239     1.522    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_cal_done
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.040     1.562 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.163     1.725    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.090ns (16.468%)  route 0.456ns (83.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.098ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.196ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.190ns (routing 0.233ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.271ns, distribution 1.089ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043     0.043 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.190     1.233    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/ref_clk
    SLICE_X60Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y218        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.283 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/sc_cal_done_reg/Q
                         net (fo=2, routed)           0.239     1.522    exerciser_i/versal_cips_0/inst/cpm_0/inst/dpll1_sc_cal_done
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.040     1.562 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.217     1.780    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X56Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.360     1.442    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  To Clock:  dpll_ref_clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.847ns  (logic 0.950ns (51.447%)  route 0.897ns (48.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.118ns
  Clock Net Delay (Destination): 1.672ns (routing 0.325ns, distribution 1.347ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.531     2.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.131     3.050 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.366     3.416    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X56Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.672     1.729    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.779ns  (logic 0.950ns (53.412%)  route 0.829ns (46.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.118ns
  Clock Net Delay (Destination): 1.664ns (routing 0.325ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.531     2.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.131     3.050 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.298     3.348    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.664     1.721    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.779ns  (logic 0.950ns (53.412%)  route 0.829ns (46.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.118ns
  Clock Net Delay (Destination): 1.664ns (routing 0.325ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.531     2.919    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.131     3.050 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.298     3.348    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057     0.057 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.664     1.721    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.279ns (36.274%)  route 0.490ns (63.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.118ns
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.218     1.092 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.327     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     1.480 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.163     1.643    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.279ns (36.274%)  route 0.490ns (63.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.118ns
  Clock Net Delay (Destination): 1.350ns (routing 0.271ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.218     1.092 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.327     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     1.480 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.163     1.643    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X52Y219        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.350     1.432    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X52Y219        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
                            (removal check against rising-edge clock dpll_ref_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.279ns (33.876%)  route 0.545ns (66.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.118ns
  Clock Net Delay (Destination): 1.360ns (routing 0.271ns, distribution 1.089ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.218     1.092 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.327     1.419    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie1_cfg_phy_link_down
    SLICE_X56Y219        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.061     1.480 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst_i_1/O
                         net (fo=7, routed)           0.217     1.698    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/out
    SLICE_X56Y218        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dpll_ref_clk rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y28        BUFG_PS                      0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/I
    BUFG_PS_X0Y28        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.082 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_dpll_ref_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=241, routed)         1.360     1.442    exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X56Y218        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/DPLL1_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.843ns  (logic 0.091ns (3.201%)  route 2.752ns (96.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.502ns (routing 0.225ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  exerciser_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           2.465     2.465    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X104Y229       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.091     2.556 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.287     2.843    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y229       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.502     0.940    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y229       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.041ns (2.400%)  route 1.667ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.217ns (routing 0.183ns, distribution 1.034ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  exerciser_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           1.512     1.512    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X104Y229       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.553 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.155     1.708    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y229       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.217     1.491    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y229       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.730ns  (logic 0.946ns (54.688%)  route 0.784ns (45.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.506ns (routing 0.225ns, distribution 1.281ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[0])
                                                      0.800     2.369 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[0]
                         net (fo=2, routed)           0.418     2.787    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[0]
    SLICE_X49Y232        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.146     2.933 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.366     3.299    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/src_arst
    SLICE_X49Y231        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.506     0.944    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/dest_clk
    SLICE_X49Y231        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.730ns  (logic 0.946ns (54.688%)  route 0.784ns (45.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.506ns (routing 0.225ns, distribution 1.281ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[0])
                                                      0.800     2.369 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[0]
                         net (fo=2, routed)           0.418     2.787    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[0]
    SLICE_X49Y232        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.146     2.933 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.366     3.299    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/src_arst
    SLICE_X49Y231        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.506     0.944    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/dest_clk
    SLICE_X49Y231        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/src_arst
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     0.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/dest_clk
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.910ns (56.140%)  route 0.711ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.225ns, distribution 1.278ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKDOWN)
                                                      0.819     2.388 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKDOWN
                         net (fo=2, routed)           0.318     2.706    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/pcie1_cfg_phy_link_down
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.091     2.797 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.393     3.190    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/src_arst
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.503     0.941    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/dest_clk
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/src_arst
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/dest_clk
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.207ns (33.342%)  route 0.414ns (66.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.193     1.265    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y238        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.009     1.274 f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_i_1/O
                         net (fo=13, routed)          0.221     1.495    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/src_arst
    SLICE_X53Y238        FDPE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/dest_clk
    SLICE_X53Y238        FDPE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.235ns (33.608%)  route 0.464ns (66.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.253     1.325    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y232        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.037     1.362 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.211     1.573    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/src_arst
    SLICE_X49Y231        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/dest_clk
    SLICE_X49Y231        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
                            (rising edge-triggered cell CPM5 clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.235ns (33.608%)  route 0.464ns (66.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.304ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.222ns (routing 0.183ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
  -------------------------------------------------------------------    -------------------
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_IFCPM5PLMPIO1CFGPHYLINKSTATUS[1])
                                                      0.198     1.072 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
                         net (fo=3, routed)           0.253     1.325    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/IFCPM5PLMPIO1CFGPHYLINKSTATUS[1]
    SLICE_X49Y232        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.037     1.362 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.211     1.573    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/src_arst
    SLICE_X49Y231        FDCE                                         f  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.222     1.496    exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/dest_clk
    SLICE_X49Y231        FDCE                                         r  exerciser_i/versal_cips_0/inst/cpm_0/inst/pcie_1_wrapper_i/user_lnk_up_cdc/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Max Delay           152 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 2.897ns (74.877%)  route 0.972ns (25.123%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.247ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.225ns, distribution 1.318ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.658     1.904    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/cfg_clk
    SLICE_X75Y264        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y264        SRLC32E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.373     2.277 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.720     2.997    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X64Y248        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.088     3.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     3.124    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/GE_net_168
    SLICE_X64Y248        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.255     3.379 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.381    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X64Y249        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.414 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.416    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X64Y250        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.449 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.451    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X64Y251        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.484 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.486    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X64Y252        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.519 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.521    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X64Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.554 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.556    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X64Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.589 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.591    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X64Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.624 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.626    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X64Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.659 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.661    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X64Y257        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.694 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.696    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X64Y258        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.729 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.731    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X64Y259        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.764 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.766    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X64Y260        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.799 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.801    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X64Y261        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.834 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.836    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X64Y262        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.869 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.871    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X64Y263        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.904 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.906    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X64Y264        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.939 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.941    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X64Y265        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.974 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.976    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X64Y266        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.009 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.011    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X64Y267        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.044 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.046    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X64Y268        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.079 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.081    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X64Y269        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.114 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.116    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X64Y270        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.149 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.151    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X64Y271        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.184 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.186    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X64Y272        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.219 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.221    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X64Y273        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.254 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.256    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X64Y274        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.289 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.291    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X64Y275        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.324 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.326    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X64Y276        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.359 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.361    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X64Y277        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.394 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.396    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X64Y278        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.429 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.431    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X64Y279        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.464 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.466    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X64Y280        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.499 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.501    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X64Y281        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.534 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.536    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X64Y282        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.569 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.571    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X64Y283        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.604 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.008     4.612    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X64Y284        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.645 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.647    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X64Y285        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.680 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.682    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X64Y286        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.715 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.717    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X64Y287        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.750 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.752    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X64Y288        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.785 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.787    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X64Y289        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.820 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.822    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X64Y290        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.855 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.857    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X64Y291        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.890 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.892    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X64Y292        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.925 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.927    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X64Y293        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.960 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.962    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X64Y294        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     4.995 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.997    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X64Y295        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.030 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.032    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X64Y296        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.065 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.067    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X64Y297        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.100 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.102    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X64Y298        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.135 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.137    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X64Y299        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.170 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.172    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X64Y300        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.205 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.207    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X64Y301        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.240 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.242    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X64Y302        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.275 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.277    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X64Y303        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.312    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X64Y304        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.345 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.347    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X64Y305        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.380 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.382    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X64Y306        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.415 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.417    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X64Y307        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.450 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.452    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X64Y308        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.485 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.487    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X64Y309        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.520 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.522    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X64Y310        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.555 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.557    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X64Y311        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     5.590 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.592    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X64Y312        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     5.636 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.011     5.647    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X64Y312        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.058     5.705 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.068     5.773    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X64Y312        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.543     0.981    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/clk
    SLICE_X64Y312        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 0.080ns (2.557%)  route 3.048ns (97.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.669ns (routing 0.247ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.225ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.669     1.915    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X103Y221       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y221       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.080     1.995 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1692, routed)        3.048     5.043    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X85Y238        FDCE                                         f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.469     0.907    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X85Y238        FDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 0.080ns (2.557%)  route 3.048ns (97.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.669ns (routing 0.247ns, distribution 1.422ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.225ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.669     1.915    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X103Y221       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y221       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.080     1.995 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1692, routed)        3.048     5.043    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X85Y238        FDCE                                         f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.469     0.907    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X85Y238        FDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.716ns  (logic 1.670ns (61.488%)  route 1.046ns (38.513%))
  Logic Levels:           31  (LOOKAHEAD8=29 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.247ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.225ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.539     1.785    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/cfg_clk
    SLICE_X45Y291        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y291        SRLC32E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.373     2.158 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.322     2.480    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X44Y291        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.088     2.568 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     2.607    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/GE_net_120
    SLICE_X44Y291        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.255     2.862 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.864    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X44Y292        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.897 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.899    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X44Y293        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.932 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X44Y294        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.967 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.969    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X44Y295        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.002 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.004    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X44Y296        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.037 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.039    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X44Y297        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.072 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.074    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X44Y298        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.107 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.109    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X44Y299        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.142 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.144    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X44Y300        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.177 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.179    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X44Y301        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.212 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.214    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X44Y302        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.247 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.249    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X44Y303        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.282 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.284    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X44Y304        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.317 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.319    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X44Y305        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.352 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.354    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X44Y306        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.387 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.389    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X44Y307        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.422 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.424    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X44Y308        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.457 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.459    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X44Y309        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.492 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.494    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X44Y310        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.527 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.529    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X44Y311        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.562 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.564    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X44Y312        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.597 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.599    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X44Y313        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.632 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.634    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X44Y314        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.667 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.669    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X44Y315        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.702 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.704    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X44Y316        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.737 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.739    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X44Y317        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.774    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X44Y318        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.807 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.809    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X44Y319        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.842 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=1, routed)           0.577     4.419    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X66Y305        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.030     4.449 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     4.501    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X66Y305        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.479     0.917    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/clk
    SLICE_X66Y305        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.078ns  (logic 0.837ns (40.279%)  route 1.241ns (59.721%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.614ns (routing 0.247ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.225ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.614     1.860    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/cfg_clk
    SLICE_X81Y242        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        SRLC32E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.373     2.233 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.517     2.750    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X66Y243        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.088     2.838 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     2.877    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/GE_net_8
    SLICE_X66Y243        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.255     3.132 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     3.133    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X66Y244        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     3.177 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.627     3.804    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X84Y246        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.077     3.881 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     3.938    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X84Y246        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.502     0.940    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/clk
    SLICE_X84Y246        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.653ns (35.451%)  route 1.189ns (64.549%))
  Logic Levels:           5  (LOOKAHEAD8=3 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.247ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.225ns, distribution 1.277ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.621     1.867    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/CLK
    SLICE_X79Y244        SRL16E                                       r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y244        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     2.230 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.664     2.894    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_6/I3
    SLICE_X82Y243        LUTCY2 (Prop_G6LUT_SLICEL_I3_GE)
                                                      0.090     2.984 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.030     3.014    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/GE_net_22
    SLICE_X82Y243        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEG_COUTH)
                                                      0.073     3.087 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     3.088    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X82Y244        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.121 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     3.122    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X82Y245        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     3.166 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.441     3.607    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/all_carry_4
    SLICE_X84Y246        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.050     3.657 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     3.709    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X84Y246        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.502     0.940    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/clk
    SLICE_X84Y246        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu11_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.807ns  (logic 0.918ns (50.802%)  route 0.889ns (49.198%))
  Logic Levels:           5  (LOOKAHEAD8=3 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.247ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.225ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.632     1.878    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/cfg_clk
    SLICE_X73Y225        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y225        SRLC32E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.373     2.251 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.425     2.676    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X68Y224        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.088     2.764 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     2.803    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_16
    SLICE_X68Y224        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.255     3.058 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.060    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X68Y225        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     3.093 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     3.095    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X68Y226        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     3.139 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.364     3.503    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_4
    SLICE_X70Y223        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.125     3.628 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     3.685    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X70Y223        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.521     0.959    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X70Y223        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.792ns (44.345%)  route 0.994ns (55.655%))
  Logic Levels:           5  (LOOKAHEAD8=3 LUT2=1 LUTCY1=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.626ns (routing 0.247ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.225ns, distribution 1.269ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.626     1.872    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/CLK
    SLICE_X63Y226        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     2.259 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.L2_FULL[0].u_allx/L1[2].l1_cfglut/S1/Q
                         net (fo=2, routed)           0.482     2.741    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_6/I2
    SLICE_X58Y225        LUTCY1 (Prop_G5LUT_SLICEL_I2_PROP)
                                                      0.078     2.819 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_6/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.820    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/PROP_net_22
    SLICE_X58Y225        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.126     2.946 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     2.947    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X58Y226        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.980 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     2.981    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X58Y227        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     3.025 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.458     3.483    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/all_carry_4
    SLICE_X69Y232        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.124     3.607 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.051     3.658    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X69Y232        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.494     0.932    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/clk
    SLICE_X69Y232        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu9_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.L2_FULL[0].u_allx/L1[1].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.719ns (40.553%)  route 1.054ns (59.447%))
  Logic Levels:           5  (LOOKAHEAD8=3 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.247ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.225ns, distribution 1.289ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.615     1.861    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.L2_FULL[0].u_allx/L1[1].l1_cfglut/CLK
    SLICE_X89Y264        SRL16E                                       r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.L2_FULL[0].u_allx/L1[1].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y264        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     2.224 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.L2_FULL[0].u_allx/L1[1].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.509     2.733    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_5/I3
    SLICE_X82Y263        LUTCY2 (Prop_F6LUT_SLICEL_I3_GE)
                                                      0.125     2.858 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_5/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     2.872    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/GE_net_21
    SLICE_X82Y263        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTH)
                                                      0.076     2.948 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     2.949    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X82Y264        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.982 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     2.983    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X82Y265        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     3.027 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.477     3.504    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/all_carry_4
    SLICE_X84Y262        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.078     3.582 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     3.634    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X84Y262        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.514     0.952    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/clk
    SLICE_X84Y262        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu3_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.883ns (49.579%)  route 0.898ns (50.421%))
  Logic Levels:           5  (LOOKAHEAD8=3 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.607ns (routing 0.247ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.225ns, distribution 1.266ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.607     1.853    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/cfg_clk
    SLICE_X83Y235        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        SRLC32E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.373     2.226 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.280     2.506    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X78Y235        LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.088     2.594 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     2.633    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/GE_net_16
    SLICE_X78Y235        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.255     2.888 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.006     2.894    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X78Y236        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.927 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     2.928    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X78Y237        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     2.972 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.518     3.490    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/all_carry_4
    SLICE_X71Y236        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.090     3.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.054     3.634    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X71Y236        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.491     0.929    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/clk
    SLICE_X71Y236        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu13_0/inst/ALLX.u_allx_carry/co_temp_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.124ns (80.519%)  route 0.030ns (19.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.044ns (routing 0.161ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.183ns, distribution 1.033ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.044     0.562    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
    SLICE_X73Y234        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y234        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.124     0.686 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.030     0.716    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/drive_o6
    SLICE_X73Y234        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.216     1.490    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/clk
    SLICE_X73Y234        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.124ns (80.519%)  route 0.030ns (19.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.161ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.183ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.051     0.569    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
    SLICE_X87Y250        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y250        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.124     0.693 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.030     0.723    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/drive_o6
    SLICE_X87Y250        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.227     1.501    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/clk
    SLICE_X87Y250        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.124ns (80.519%)  route 0.030ns (19.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.058ns (routing 0.161ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.183ns, distribution 1.048ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.058     0.576    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
    SLICE_X75Y223        SRLC32E                                      r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.124     0.700 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.030     0.730    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/drive_o6
    SLICE_X75Y223        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.231     1.505    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/clk
    SLICE_X75Y223        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.161ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.183ns, distribution 1.021ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.061     0.579    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X99Y238        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y238        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     0.628 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.123     0.751    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[9]
    SLICE_X99Y238        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.204     1.478    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X99Y238        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.050ns (29.940%)  route 0.117ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.066ns (routing 0.161ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.183ns, distribution 1.023ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.066     0.584    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X97Y242        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y242        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     0.634 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.117     0.751    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[36]
    SLICE_X97Y242        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.206     1.480    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X97Y242        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[36]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.161ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.183ns, distribution 1.038ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.074     0.592    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X98Y240        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y240        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     0.641 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.112     0.753    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[101]
    SLICE_X98Y240        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.221     1.495    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X98Y240        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[101]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.161ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.183ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.070     0.588    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X85Y221        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y221        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     0.637 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           0.117     0.754    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[109]
    SLICE_X85Y221        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.213     1.487    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X85Y221        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/aer_set/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.161ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.183ns, distribution 1.031ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.068     0.586    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X99Y240        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y240        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.634 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.120     0.754    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[41]
    SLICE_X99Y240        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.214     1.488    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X99Y240        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[41]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.050ns (29.053%)  route 0.122ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.161ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.183ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.064     0.582    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X88Y239        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y239        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     0.632 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/Q
                         net (fo=8, routed)           0.122     0.755    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X89Y237        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.199     1.473    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X89Y237        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.124ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.247ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.161ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.183ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.071     0.589    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_clk
    SLICE_X105Y227       FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y227       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.638 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.119     0.757    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/p_0_in[0]
    SLICE_X105Y227       FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.209     1.483    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X105Y227       FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.409ns  (logic 0.380ns (15.776%)  route 2.029ns (84.224%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.657ns (routing 0.247ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.657     1.903    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X68Y235        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y235        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.080     1.983 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/Q
                         net (fo=6, routed)           0.874     2.857    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[31]
    SLICE_X80Y233        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     2.907 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_3/O
                         net (fo=5, routed)           0.231     3.137    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_3_n_0
    SLICE_X74Y232        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.123     3.260 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_5/O
                         net (fo=3, routed)           0.321     3.581    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_5_n_0
    SLICE_X72Y236        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.127     3.708 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg_i_1/O
                         net (fo=1, routed)           0.603     4.311    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.327ns  (logic 0.374ns (16.074%)  route 1.953ns (83.926%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.657ns (routing 0.247ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.657     1.903    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X68Y235        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y235        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.080     1.983 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/Q
                         net (fo=6, routed)           0.874     2.857    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[31]
    SLICE_X80Y233        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     2.907 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_3/O
                         net (fo=5, routed)           0.231     3.137    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_3_n_0
    SLICE_X74Y232        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.123     3.260 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_5/O
                         net (fo=3, routed)           0.321     3.581    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_5_n_0
    SLICE_X72Y236        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.121     3.702 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.527     4.229    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.386ns (16.794%)  route 1.912ns (83.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.657ns (routing 0.247ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.657     1.903    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X68Y235        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y235        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.080     1.983 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[31]/Q
                         net (fo=6, routed)           0.874     2.857    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[31]
    SLICE_X80Y233        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     2.907 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_3/O
                         net (fo=5, routed)           0.231     3.137    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_3_n_0
    SLICE_X74Y232        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.123     3.260 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_5/O
                         net (fo=3, routed)           0.331     3.591    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_5_n_0
    SLICE_X72Y236        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.133     3.724 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.477     4.201    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.691ns  (logic 0.265ns (15.673%)  route 1.426ns (84.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.657ns (routing 0.247ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.363     0.363    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.541     0.904 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.665     1.569 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.016    -0.447 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.292    -0.155 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.296     0.141    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.105     0.246 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.657     1.903    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X71Y231        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y231        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.081     1.984 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[0]/Q
                         net (fo=12, routed)          0.810     2.794    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[0]
    SLICE_X72Y236        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.131     2.925 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_2/O
                         net (fo=35, routed)          0.549     3.474    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_2_n_0
    SLICE_X71Y234        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     3.527 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.067     3.594    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.103ns (37.020%)  route 0.175ns (62.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.082ns (routing 0.161ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.082     0.600    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X70Y231        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y231        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     0.650 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[24]/Q
                         net (fo=12, routed)          0.145     0.795    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[24]
    SLICE_X71Y234        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     0.848 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.030     0.878    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.059ns (8.293%)  route 0.652ns (91.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.076ns (routing 0.161ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.076     0.594    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X71Y231        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y231        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     0.643 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[1]/Q
                         net (fo=12, routed)          0.372     1.015    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[1]
    SLICE_X72Y236        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.010     1.025 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.280     1.305    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.127ns (15.862%)  route 0.674ns (84.138%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.079ns (routing 0.161ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.079     0.597    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X80Y232        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     0.646 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[6]/Q
                         net (fo=6, routed)           0.118     0.764    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[6]
    SLICE_X76Y232        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.039     0.803 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_4/O
                         net (fo=7, routed)           0.238     1.041    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_4_n_0
    SLICE_X72Y236        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     1.080 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.318     1.398    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.132ns (15.739%)  route 0.707ns (84.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Source):      1.079ns (routing 0.161ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.199     0.199    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.297     0.496 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.378     0.874 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.703    -0.829 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.186    -0.643 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.118    -0.525    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.043    -0.482 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.079     0.597    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/user_clk
    SLICE_X80Y232        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     0.646 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg_reg[6]/Q
                         net (fo=6, routed)           0.118     0.764    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/aer_err_cor_reg[6]
    SLICE_X76Y232        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.039     0.803 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_4/O
                         net (fo=7, routed)           0.238     1.041    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/completion_state_reg[2]_i_4_n_0
    SLICE_X72Y236        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.044     1.085 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg_i_1/O
                         net (fo=1, routed)           0.351     1.436    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg_i_1_n_0
    SLICE_X71Y234        LDCE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 2.315ns (90.359%)  route 0.247ns (9.641%))
  Logic Levels:           66  (LOOKAHEAD8=65 LUT2=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.543ns (routing 0.225ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y248        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     0.034    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/GE_net_170
    SLICE_X64Y248        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.134     0.168 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.170    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X64Y249        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.203 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.205    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X64Y250        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.238 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.240    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X64Y251        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.273 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.275    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X64Y252        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.308 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.310    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X64Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.343 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.345    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X64Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.378 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.380    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X64Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.413 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.415    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X64Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.448 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.450    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X64Y257        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.483 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.485    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X64Y258        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.518 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.520    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X64Y259        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.553 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.555    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X64Y260        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.588 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.590    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X64Y261        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.623 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.625    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X64Y262        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.658 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.660    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X64Y263        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.693 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.695    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X64Y264        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.728 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.730    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X64Y265        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.763 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.765    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X64Y266        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.798 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.800    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X64Y267        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.833 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.835    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X64Y268        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.868 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.870    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X64Y269        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.903 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.905    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X64Y270        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.938 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.940    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X64Y271        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.973 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.975    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X64Y272        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.008 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.010    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X64Y273        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.043 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.045    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X64Y274        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.078 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.080    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X64Y275        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.113 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X64Y276        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.148 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.150    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X64Y277        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.183 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.185    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X64Y278        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.218 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.220    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X64Y279        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.253 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.255    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X64Y280        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.288 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.290    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X64Y281        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.323 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.325    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X64Y282        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.358 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.360    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X64Y283        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.393 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.008     1.401    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X64Y284        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.434 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.436    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X64Y285        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.469 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.471    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X64Y286        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.504 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.506    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X64Y287        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.539 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.541    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X64Y288        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.574 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.576    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X64Y289        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.609 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.611    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X64Y290        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.644 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.646    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X64Y291        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.679 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.681    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X64Y292        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.714 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.716    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X64Y293        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.749 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.751    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X64Y294        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.784 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.786    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X64Y295        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.819 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.821    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X64Y296        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.854 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.856    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X64Y297        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.889 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.891    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X64Y298        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.924 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.926    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X64Y299        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.959 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.961    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X64Y300        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.994 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.996    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X64Y301        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.029 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.031    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X64Y302        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.064 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.066    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X64Y303        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.099 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.101    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X64Y304        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.134 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.136    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X64Y305        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.169 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.171    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X64Y306        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.204 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.206    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X64Y307        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.239 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.241    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X64Y308        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.274 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.276    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X64Y309        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.309 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.311    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X64Y310        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.344 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.346    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X64Y311        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     2.379 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     2.381    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X64Y312        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.044     2.425 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.011     2.436    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X64Y312        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.058     2.494 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.068     2.562    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X64Y312        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.543     0.981    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/clk
    SLICE_X64Y312        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu1_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/G
                            (positive level-sensitive latch)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 0.610ns (31.002%)  route 1.358ns (68.998%))
  Logic Levels:           5  (LDCE=1 LOOKAHEAD8=1 LUT2=1 LUTCY2=1 SRL16E=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.498ns (routing 0.225ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y234        LDCE                         0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/G
    SLICE_X71Y234        LDCE (EnToQ_BFF2_SLICEM_G_Q)
                                                      0.131     0.131 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/posioned_completion_reg/Q
                         net (fo=5, routed)           0.599     0.730    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/I0
    SLICE_X75Y235        SRL16E (Prop_A5LUT_SLICEM_A0_Q)
                                                      0.132     0.862 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.L2_NFULL.u_allx/last.l1_last_cfglut/S2/Q
                         net (fo=2, routed)           0.225     1.087    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_4/I3
    SLICE_X77Y235        LUTCY2 (Prop_E6LUT_SLICEM_I3_GE)
                                                      0.123     1.210 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.042     1.252    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/GE_net_4
    SLICE_X77Y235        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEE_COUTH)
                                                      0.088     1.340 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=1, routed)           0.434     1.774    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X70Y235        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.136     1.910 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     1.968    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X70Y235        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.498     0.936    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/clk
    SLICE_X70Y235        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu12_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.807ns  (logic 1.088ns (60.210%)  route 0.719ns (39.790%))
  Logic Levels:           30  (LOOKAHEAD8=29 LUT2=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.479ns (routing 0.225ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y291        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     0.034    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/GE_net_122
    SLICE_X44Y291        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.134     0.168 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.170    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X44Y292        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.203 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.205    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X44Y293        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.238 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.240    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X44Y294        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.273 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.275    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X44Y295        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.308 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.310    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X44Y296        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.343 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.345    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X44Y297        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.378 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.380    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X44Y298        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.413 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.415    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X44Y299        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.448 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.450    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X44Y300        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.483 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.485    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X44Y301        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.518 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.520    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X44Y302        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.553 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.555    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X44Y303        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.588 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.590    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X44Y304        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.623 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.625    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X44Y305        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.658 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.660    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X44Y306        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.693 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.695    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X44Y307        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.728 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.730    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X44Y308        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.763 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.765    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X44Y309        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.798 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.800    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X44Y310        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.833 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.835    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X44Y311        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.868 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.870    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X44Y312        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.903 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.905    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X44Y313        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.938 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.940    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X44Y314        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     0.973 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     0.975    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X44Y315        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.008 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.010    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X44Y316        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.043 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.045    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X44Y317        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.078 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.080    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X44Y318        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.113 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X44Y319        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.033     1.148 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=1, routed)           0.577     1.725    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X66Y305        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.030     1.755 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     1.807    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X66Y305        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.479     0.917    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/clk
    SLICE_X66Y305        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RQ_1024/EP_RQ_RW_1024/rq_states/inst/axis_mu2_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.310ns (76.251%)  route 0.408ns (23.749%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.494ns (routing 0.225ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[4])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[4]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<4>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[4]_V_DATA[4])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<4>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[4]_Y[4])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[4]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<4>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[4]_ALU_OUT[4])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[4]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<4>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[4]_P[4])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[4]
                         net (fo=1, routed)           0.408     1.718    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_121
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.494     0.932    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[4]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[2]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.681ns  (logic 1.310ns (77.930%)  route 0.371ns (22.070%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.496ns (routing 0.225ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[2]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<2>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[2]_V[18])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[18]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<18>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[18]_V_DATA[18])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<18>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[18]_Y[18])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[18]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<18>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[18]_ALU_OUT[18])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[18]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<18>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[18]_P[18])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[18]
                         net (fo=1, routed)           0.371     1.681    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_107
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.496     0.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[18]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[2]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.680ns  (logic 1.310ns (77.976%)  route 0.370ns (22.024%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.496ns (routing 0.225ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[2]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<2>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[2]_V[20])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[20]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<20>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[20]_V_DATA[20])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<20>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[20]_Y[20])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[20]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<20>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[20]_ALU_OUT[20])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[20]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<20>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[20]_P[20])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[20]
                         net (fo=1, routed)           0.370     1.680    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_105
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.496     0.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[20]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[2]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.678ns  (logic 1.310ns (78.069%)  route 0.368ns (21.931%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.496ns (routing 0.225ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[2]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<2>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[2]_V[17])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[17]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<17>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[17]_V_DATA[17])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<17>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[17]_Y[17])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[17]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<17>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[17]_ALU_OUT[17])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[17]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<17>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[17]_P[17])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[17]
                         net (fo=1, routed)           0.368     1.678    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_108
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.496     0.934    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[17]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[1]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.676ns  (logic 1.310ns (78.162%)  route 0.366ns (21.838%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.494ns (routing 0.225ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[1]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<1>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[1]_V[8])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[8]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<8>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[8]_V_DATA[8])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<8>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[8]_Y[8])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[8]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<8>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[8]_ALU_OUT[8])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[8]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<8>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[8]_P[8])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[8]
                         net (fo=1, routed)           0.366     1.676    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_117
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.494     0.932    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[8]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.667ns  (logic 1.310ns (78.584%)  route 0.357ns (21.416%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.494ns (routing 0.225ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=1, routed)           0.357     1.667    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_120
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.494     0.932    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[5]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.665ns  (logic 1.310ns (78.679%)  route 0.355ns (21.321%))
  Logic Levels:           5  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.494ns (routing 0.225ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X0Y122           DSP_PREADD_DATA58            0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X0Y122           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[6])
                                                      0.580     0.580 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[6]
                         net (fo=1, routed)           0.000     0.580    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_MULTIPLIER58.V<6>
    DSP_X0Y122           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[6]_V_DATA[6])
                                                      0.120     0.700 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     0.700    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<6>
    DSP_X0Y122           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[6]_Y[6])
                                                      0.072     0.772 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[6]
                         net (fo=1, routed)           0.000     0.772    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUMUX.Y<6>
    DSP_X0Y122           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[6]_ALU_OUT[6])
                                                      0.343     1.115 f  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[6]
                         net (fo=2, routed)           0.000     1.115    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<6>
    DSP_X0Y122           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[6]_P[6])
                                                      0.195     1.310 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[6]
                         net (fo=1, routed)           0.355     1.665    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg0_n_119
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.276     0.276    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.447     0.723 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.570     1.293 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -2.391    -1.098 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.266    -0.832 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.213    -0.619    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.057    -0.562 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.494     0.932    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X86Y244        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/expect_cpld_data_size_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg_i_6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.059ns  (logic 0.031ns (52.542%)  route 0.028ns (47.458%))
  Logic Levels:           1  (LOOKAHEAD8=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.219ns (routing 0.183ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg_i_6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg_i_6_n_0
    SLICE_X84Y245        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTD)
                                                      0.031     0.034 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg_i_1/COUTD
                         net (fo=1, routed)           0.025     0.059    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg0
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.219     1.493    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/clk
    SLICE_X84Y245        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_MEM/EP_MEM/cpld_done_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.073ns  (logic 0.046ns (63.014%)  route 0.027ns (36.986%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.341ns (routing 0.183ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1_n_2
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.021 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.024    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.052 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.073    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[4]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.341     1.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.069ns (71.134%)  route 0.028ns (28.866%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.341ns (routing 0.183ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1_n_2
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.043 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTD
                         net (fo=2, routed)           0.003     0.046    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.029     0.075 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.097    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[6]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.341     1.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.667%)  route 0.036ns (33.333%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.341ns (routing 0.183ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1_n_2
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.021 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.024    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1/I4
    SLICE_X54Y253        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.023     0.047 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[4]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.055    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[5]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     0.086 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[5]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.108    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[5]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.341     1.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[5]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.084ns (75.000%)  route 0.028ns (25.000%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.341ns (routing 0.183ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1_n_2
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.058 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTF
                         net (fo=2, routed)           0.002     0.060    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.029     0.089 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.112    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[8]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.341     1.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.096ns (73.846%)  route 0.034ns (26.154%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.341ns (routing 0.183ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1_n_2
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.043 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTD
                         net (fo=2, routed)           0.003     0.046    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]_i_1/I4
    SLICE_X54Y253        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.025     0.071 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[6]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.077    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[7]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.031     0.108 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[7]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.130    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[7]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.341     1.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[7]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.110ns (76.389%)  route 0.034ns (23.611%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.341ns (routing 0.183ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.003     0.003    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[3]_i_1_n_2
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.058 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTF
                         net (fo=2, routed)           0.002     0.060    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]_i_1/I4
    SLICE_X54Y253        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.024     0.084 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[8]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.090    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/I4
    SLICE_X54Y253        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.031     0.121 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.144    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[9]
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.341     1.615    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y253        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[9]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[2]_i_1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.142ns (82.558%)  route 0.030ns (17.442%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.391ns (routing 0.183ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[2]_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.007     0.007    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[2]_i_1_n_0
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.112     0.119 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     0.120    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_1/I4
    SLICE_X54Y254        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.030     0.150 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.172    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[10]
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.391     1.665    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_7/LUTCY2_INST/GE
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUT2=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.212ns (routing 0.183ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y236        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.002     0.002    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_7
    SLICE_X67Y236        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEH_COUTH)
                                                      0.030     0.032 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=1, routed)           0.115     0.147    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X69Y236        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.009     0.156 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.024     0.180    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X69Y236        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.212     1.486    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X69Y236        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_CC_512/axi_cc_states/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[2]_i_1/LUTCY2_INST/GE
                            (internal pin)
  Destination:            pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.159ns (83.246%)  route 0.032ns (16.754%))
  Logic Levels:           3  (LOOKAHEAD8=2 LUTCY1=1)
  Clock Uncertainty:      0.571ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.649ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.247ns
  Clock Net Delay (Destination): 1.391ns (routing 0.183ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        LUTCY2                       0.000     0.000 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[2]_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.007     0.007    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[2]_i_1_n_0
    SLICE_X54Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.112     0.119 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6/COUTH
                         net (fo=3, routed)           0.001     0.120    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[10]_i_6_n_3
    SLICE_X54Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.019     0.139 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[18]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.142    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]_i_1/I4
    SLICE_X54Y254        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.170 r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.191    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_wire[12]
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0 rise edge)
                                                      0.000     0.000 r  
    GTYP_QUAD_X0Y4       GTYP_QUAD                    0.000     0.000 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=1, routed)           0.290     0.290    exerciser_i/versal_cips_0/inst/cpm_0/inst/ifbufgtq2clkbufgt[1]
    CPM5_X0Y0            CPM5 (Prop_CPM5_IFBUFGTQ2CLKBUFGT[1]_CPM5DPLL1INT_DIVOUT)
                                                      0.393     0.683 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_DIVOUT_CPM5DPLL1INT_CLKIN)
                                                      0.506     1.189 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_CLKIN
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5DPLL1INT_CLKIN_CPM5RCLK1INT0)
                                                     -1.374    -0.185 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0
    CPM5_X0Y0            CPM5 (Prop_CPM5_CPM5RCLK1INT0_CPM5RCLK1[11])
                                                      0.210     0.025 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1[11]
                         net (fo=1, routed)           0.167     0.192    exerciser_i/versal_cips_0/inst/cpm_0/inst/cpm5rclk1[11]
    BUFG_PS_X0Y35        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.082     0.274 r  exerciser_i/versal_cips_0/inst/cpm_0/inst/bufgps_pcie_1/O
    X1Y3 (CLOCK_ROOT)    net (fo=29270, routed)       1.391     1.665    pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/user_clk
    SLICE_X54Y254        FDRE                                         r  pcie_app_versal_i/EXERCISER_AXIST_1024/EXERCISER_AXIST_EP_1024/EP_RC_1024/cpld_data_size_o_reg[12]/C





