// Seed: 96974895
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    output supply1 id_3
    , id_15,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13
);
  wire id_16;
  assign id_10 = id_6;
  wire id_17;
  module_0(
      id_6, id_11, id_6, id_5, id_1
  );
endmodule
