/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  reg [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [14:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_2z[5] ? celloutsig_1_0z[3] : in_data[128]);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? in_data[6] : in_data[24]);
  assign celloutsig_1_9z = !(celloutsig_1_7z[3] ? celloutsig_1_0z[0] : celloutsig_1_6z);
  assign celloutsig_1_17z = !(celloutsig_1_12z[0] ? celloutsig_1_7z[1] : celloutsig_1_9z);
  assign celloutsig_0_12z = !(celloutsig_0_1z ? celloutsig_0_2z[2] : celloutsig_0_5z[0]);
  assign celloutsig_0_22z = !(celloutsig_0_2z[1] ? celloutsig_0_17z[2] : celloutsig_0_11z[7]);
  assign celloutsig_1_1z = !(in_data[152] ? celloutsig_1_0z[0] : in_data[102]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[3] ^ celloutsig_1_5z[2]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] ^ celloutsig_0_0z[5]);
  assign celloutsig_0_15z = ~(celloutsig_0_1z ^ celloutsig_0_3z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_1z ^ celloutsig_0_14z[2]);
  assign celloutsig_1_14z = { celloutsig_1_12z[1], celloutsig_1_9z, celloutsig_1_6z } % { 1'h1, celloutsig_1_5z[4:3] };
  assign celloutsig_0_17z = { celloutsig_0_10z[1:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_0_28z = { celloutsig_0_18z[12:8], celloutsig_0_17z } % { 1'h1, celloutsig_0_24z[10:5], celloutsig_0_22z };
  assign celloutsig_0_3z = ~ in_data[92:86];
  assign celloutsig_1_5z = ~ { celloutsig_1_2z[9:6], celloutsig_1_0z };
  assign celloutsig_0_7z = ~ in_data[68:63];
  assign celloutsig_0_14z = ~ celloutsig_0_5z[4:0];
  assign celloutsig_0_29z = ~ { celloutsig_0_6z[2], celloutsig_0_10z };
  assign celloutsig_1_2z = { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } | in_data[157:148];
  assign celloutsig_1_7z = { celloutsig_1_4z[5:3], celloutsig_1_6z } | celloutsig_1_5z[7:4];
  assign celloutsig_1_8z = { celloutsig_1_2z[7:3], celloutsig_1_7z, celloutsig_1_1z } | in_data[147:138];
  assign celloutsig_1_19z = { in_data[113:108], celloutsig_1_17z } | { celloutsig_1_8z[1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_10z = in_data[18:16] | celloutsig_0_3z[2:0];
  assign celloutsig_0_11z = celloutsig_0_6z[7:0] | in_data[52:45];
  assign celloutsig_0_2z = in_data[41:35] | { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_0_23z = { in_data[11:6], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_21z } | { celloutsig_0_18z[12:5], celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[58:53] >> in_data[46:41];
  assign celloutsig_1_12z = in_data[179:177] >> in_data[167:165];
  assign celloutsig_1_18z = celloutsig_1_14z >> celloutsig_1_7z[3:1];
  assign celloutsig_0_6z = { in_data[95:94], celloutsig_0_3z } >> { celloutsig_0_2z[4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_7z[5:2] >> celloutsig_0_3z[4:1];
  assign celloutsig_0_16z = celloutsig_0_3z[6:3] >> celloutsig_0_8z;
  assign celloutsig_0_24z = { celloutsig_0_23z[8:5], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_22z } >> { celloutsig_0_3z[3:0], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[121:118] >> in_data[125:122];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 15'h0000;
    else if (clkin_data[64]) celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_5z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_5z = { in_data[86:80], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_18z = 13'h0000;
    else if (clkin_data[32]) celloutsig_0_18z = { celloutsig_0_14z[4:1], celloutsig_0_6z };
  assign { out_data[130:128], out_data[102:96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
