
SMS_peripheral1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f0c0  10008000  10008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  100170c0  100170c0  000170c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002ea4  1001716c  1001716c  0001716c  2**2
                  ALLOC
  3 .stack        00000800  1001a010  1001a010  0001716c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001716c  2**0
                  CONTENTS, READONLY
  5 .comment      000000b4  00000000  00000000  00017194  2**0
                  CONTENTS, READONLY
  6 .debug_info   000504fb  00000000  00000000  00017248  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005980  00000000  00000000  00067743  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b736  00000000  00000000  0006d0c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d88  00000000  00000000  000787f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000e00  00000000  00000000  00079581  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00028e64  00000000  00000000  0007a381  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018cf9  00000000  00000000  000a31e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0014725d  00000000  00000000  000bbede  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fac  00000000  00000000  0020313c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10008000 <app_entry>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void app_entry(void)
{
10008000:	b510      	push	{r4, lr}

    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
10008002:	4b18      	ldr	r3, [pc, #96]	; (10008064 <app_entry+0x64>)
10008004:	4a18      	ldr	r2, [pc, #96]	; (10008068 <app_entry+0x68>)
10008006:	429a      	cmp	r2, r3
10008008:	d003      	beq.n	10008012 <app_entry+0x12>
        for (; pDest < &_erelocate;) {
1000800a:	4b18      	ldr	r3, [pc, #96]	; (1000806c <app_entry+0x6c>)
1000800c:	4a15      	ldr	r2, [pc, #84]	; (10008064 <app_entry+0x64>)
1000800e:	429a      	cmp	r2, r3
10008010:	d304      	bcc.n	1000801c <app_entry+0x1c>
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008012:	4b17      	ldr	r3, [pc, #92]	; (10008070 <app_entry+0x70>)
10008014:	4a17      	ldr	r2, [pc, #92]	; (10008074 <app_entry+0x74>)
10008016:	429a      	cmp	r2, r3
10008018:	d310      	bcc.n	1000803c <app_entry+0x3c>
1000801a:	e01e      	b.n	1000805a <app_entry+0x5a>
1000801c:	4b16      	ldr	r3, [pc, #88]	; (10008078 <app_entry+0x78>)
1000801e:	4a13      	ldr	r2, [pc, #76]	; (1000806c <app_entry+0x6c>)
10008020:	3203      	adds	r2, #3
10008022:	1ad2      	subs	r2, r2, r3
10008024:	0892      	lsrs	r2, r2, #2
10008026:	3201      	adds	r2, #1
10008028:	0092      	lsls	r2, r2, #2
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
1000802a:	2300      	movs	r3, #0
            *pDest++ = *pSrc++;
1000802c:	480d      	ldr	r0, [pc, #52]	; (10008064 <app_entry+0x64>)
1000802e:	490e      	ldr	r1, [pc, #56]	; (10008068 <app_entry+0x68>)
10008030:	58cc      	ldr	r4, [r1, r3]
10008032:	50c4      	str	r4, [r0, r3]
10008034:	3304      	adds	r3, #4
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
10008036:	4293      	cmp	r3, r2
10008038:	d1fa      	bne.n	10008030 <app_entry+0x30>
1000803a:	e7ea      	b.n	10008012 <app_entry+0x12>
1000803c:	4b0f      	ldr	r3, [pc, #60]	; (1000807c <app_entry+0x7c>)
1000803e:	490c      	ldr	r1, [pc, #48]	; (10008070 <app_entry+0x70>)
10008040:	3103      	adds	r1, #3
10008042:	1ac9      	subs	r1, r1, r3
10008044:	0889      	lsrs	r1, r1, #2
10008046:	3101      	adds	r1, #1
10008048:	0089      	lsls	r1, r1, #2
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
1000804a:	2300      	movs	r3, #0
        *pDest++ = 0;
1000804c:	4c09      	ldr	r4, [pc, #36]	; (10008074 <app_entry+0x74>)
1000804e:	2000      	movs	r0, #0
10008050:	191a      	adds	r2, r3, r4
10008052:	6010      	str	r0, [r2, #0]
10008054:	3304      	adds	r3, #4
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008056:	428b      	cmp	r3, r1
10008058:	d1fa      	bne.n	10008050 <app_entry+0x50>
        *pDest++ = 0;
    }

    /* Initialize the C library */
    __libc_init_array();
1000805a:	4b09      	ldr	r3, [pc, #36]	; (10008080 <app_entry+0x80>)
1000805c:	4798      	blx	r3

    /* Branch to main function */
    main();
1000805e:	4b09      	ldr	r3, [pc, #36]	; (10008084 <app_entry+0x84>)
10008060:	4798      	blx	r3

    /* return to BLE OS*/
    return;
}
10008062:	bd10      	pop	{r4, pc}
10008064:	100170c0 	.word	0x100170c0
10008068:	100170c0 	.word	0x100170c0
1000806c:	1001716c 	.word	0x1001716c
10008070:	1001a010 	.word	0x1001a010
10008074:	1001716c 	.word	0x1001716c
10008078:	100170c4 	.word	0x100170c4
1000807c:	10017170 	.word	0x10017170
10008080:	10014939 	.word	0x10014939
10008084:	1000f1a5 	.word	0x1000f1a5

10008088 <__do_global_dtors_aux>:
10008088:	b510      	push	{r4, lr}
1000808a:	4c06      	ldr	r4, [pc, #24]	; (100080a4 <__do_global_dtors_aux+0x1c>)
1000808c:	7823      	ldrb	r3, [r4, #0]
1000808e:	2b00      	cmp	r3, #0
10008090:	d107      	bne.n	100080a2 <__do_global_dtors_aux+0x1a>
10008092:	4b05      	ldr	r3, [pc, #20]	; (100080a8 <__do_global_dtors_aux+0x20>)
10008094:	2b00      	cmp	r3, #0
10008096:	d002      	beq.n	1000809e <__do_global_dtors_aux+0x16>
10008098:	4804      	ldr	r0, [pc, #16]	; (100080ac <__do_global_dtors_aux+0x24>)
1000809a:	e000      	b.n	1000809e <__do_global_dtors_aux+0x16>
1000809c:	bf00      	nop
1000809e:	2301      	movs	r3, #1
100080a0:	7023      	strb	r3, [r4, #0]
100080a2:	bd10      	pop	{r4, pc}
100080a4:	1001716c 	.word	0x1001716c
100080a8:	00000000 	.word	0x00000000
100080ac:	100170c0 	.word	0x100170c0

100080b0 <frame_dummy>:
100080b0:	4b08      	ldr	r3, [pc, #32]	; (100080d4 <frame_dummy+0x24>)
100080b2:	b510      	push	{r4, lr}
100080b4:	2b00      	cmp	r3, #0
100080b6:	d003      	beq.n	100080c0 <frame_dummy+0x10>
100080b8:	4907      	ldr	r1, [pc, #28]	; (100080d8 <frame_dummy+0x28>)
100080ba:	4808      	ldr	r0, [pc, #32]	; (100080dc <frame_dummy+0x2c>)
100080bc:	e000      	b.n	100080c0 <frame_dummy+0x10>
100080be:	bf00      	nop
100080c0:	4807      	ldr	r0, [pc, #28]	; (100080e0 <frame_dummy+0x30>)
100080c2:	6803      	ldr	r3, [r0, #0]
100080c4:	2b00      	cmp	r3, #0
100080c6:	d100      	bne.n	100080ca <frame_dummy+0x1a>
100080c8:	bd10      	pop	{r4, pc}
100080ca:	4b06      	ldr	r3, [pc, #24]	; (100080e4 <frame_dummy+0x34>)
100080cc:	2b00      	cmp	r3, #0
100080ce:	d0fb      	beq.n	100080c8 <frame_dummy+0x18>
100080d0:	4798      	blx	r3
100080d2:	e7f9      	b.n	100080c8 <frame_dummy+0x18>
100080d4:	00000000 	.word	0x00000000
100080d8:	10017170 	.word	0x10017170
100080dc:	100170c0 	.word	0x100170c0
100080e0:	100170c0 	.word	0x100170c0
100080e4:	00000000 	.word	0x00000000

100080e8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
100080e8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_clock_get_value();
100080ea:	4b09      	ldr	r3, [pc, #36]	; (10008110 <delay_init+0x28>)
100080ec:	4798      	blx	r3
100080ee:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
100080f0:	4c08      	ldr	r4, [pc, #32]	; (10008114 <delay_init+0x2c>)
100080f2:	21fa      	movs	r1, #250	; 0xfa
100080f4:	0089      	lsls	r1, r1, #2
100080f6:	47a0      	blx	r4
100080f8:	4b07      	ldr	r3, [pc, #28]	; (10008118 <delay_init+0x30>)
100080fa:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
100080fc:	4907      	ldr	r1, [pc, #28]	; (1000811c <delay_init+0x34>)
100080fe:	0028      	movs	r0, r5
10008100:	47a0      	blx	r4
10008102:	4b07      	ldr	r3, [pc, #28]	; (10008120 <delay_init+0x38>)
10008104:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
10008106:	2205      	movs	r2, #5
10008108:	4b06      	ldr	r3, [pc, #24]	; (10008124 <delay_init+0x3c>)
1000810a:	601a      	str	r2, [r3, #0]
}
1000810c:	bd70      	pop	{r4, r5, r6, pc}
1000810e:	46c0      	nop			; (mov r8, r8)
10008110:	1000c3b5 	.word	0x1000c3b5
10008114:	100128c5 	.word	0x100128c5
10008118:	100170c4 	.word	0x100170c4
1000811c:	000f4240 	.word	0x000f4240
10008120:	100170c0 	.word	0x100170c0
10008124:	e000e010 	.word	0xe000e010

10008128 <delay_cycles_ms>:
 * \brief Delay loop to delay at least n number of milliseconds
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
10008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000812a:	0005      	movs	r5, r0
	while (n--) {
		printf(".");
1000812c:	4f0b      	ldr	r7, [pc, #44]	; (1000815c <delay_cycles_ms+0x34>)
		/* Divide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
1000812e:	4e0c      	ldr	r6, [pc, #48]	; (10008160 <delay_cycles_ms+0x38>)
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
        SysTick->LOAD = n;
10008130:	4c0c      	ldr	r4, [pc, #48]	; (10008164 <delay_cycles_ms+0x3c>)
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
	while (n--) {
10008132:	e00d      	b.n	10008150 <delay_cycles_ms+0x28>
		printf(".");
10008134:	202e      	movs	r0, #46	; 0x2e
10008136:	47b8      	blx	r7
		/* Divide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
10008138:	6833      	ldr	r3, [r6, #0]
 *
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
1000813a:	2b00      	cmp	r3, #0
1000813c:	d007      	beq.n	1000814e <delay_cycles_ms+0x26>
        SysTick->LOAD = n;
1000813e:	6063      	str	r3, [r4, #4]
        SysTick->VAL = 0;
10008140:	2300      	movs	r3, #0
10008142:	60a3      	str	r3, [r4, #8]
        while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
10008144:	2280      	movs	r2, #128	; 0x80
10008146:	0252      	lsls	r2, r2, #9
10008148:	6823      	ldr	r3, [r4, #0]
1000814a:	4213      	tst	r3, r2
1000814c:	d0fc      	beq.n	10008148 <delay_cycles_ms+0x20>
1000814e:	3d01      	subs	r5, #1
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
	while (n--) {
10008150:	2d00      	cmp	r5, #0
10008152:	d1ef      	bne.n	10008134 <delay_cycles_ms+0xc>
		printf(".");
		/* Divide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
	printf("\n\r");
10008154:	4804      	ldr	r0, [pc, #16]	; (10008168 <delay_cycles_ms+0x40>)
10008156:	4b05      	ldr	r3, [pc, #20]	; (1000816c <delay_cycles_ms+0x44>)
10008158:	4798      	blx	r3
}
1000815a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000815c:	10014b45 	.word	0x10014b45
10008160:	100170c4 	.word	0x100170c4
10008164:	e000e010 	.word	0xe000e010
10008168:	10015b70 	.word	0x10015b70
1000816c:	10014b11 	.word	0x10014b11

10008170 <aon_sleep_timer_get_config_defaults>:
 * \param[out]  config  Pointer to a AON Sleep Timer module configuration structure to set
 */
void aon_sleep_timer_get_config_defaults(struct aon_sleep_timer_config *config)
{
	/* Default configuration values */
	config->wakeup = AON_SLEEP_TIMER_WAKEUP_ARM;
10008170:	2301      	movs	r3, #1
10008172:	7003      	strb	r3, [r0, #0]
	config->mode = AON_SLEEP_TIMER_SINGLE_MODE;
10008174:	7043      	strb	r3, [r0, #1]
	config->counter = 32000;
10008176:	23fa      	movs	r3, #250	; 0xfa
10008178:	01db      	lsls	r3, r3, #7
1000817a:	6043      	str	r3, [r0, #4]
}
1000817c:	4770      	bx	lr
1000817e:	46c0      	nop			; (mov r8, r8)

10008180 <aon_sleep_timer_disable>:
 */
void aon_sleep_timer_disable(void)
{
	uint32_t regval;

	AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = 0;
10008180:	4b06      	ldr	r3, [pc, #24]	; (1000819c <aon_sleep_timer_disable+0x1c>)
10008182:	2200      	movs	r2, #0
10008184:	605a      	str	r2, [r3, #4]
	regval = AON_SLEEP_TIMER0->CONTROL.reg;
10008186:	681a      	ldr	r2, [r3, #0]
	regval &= ~AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
	regval &= ~AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
10008188:	2103      	movs	r1, #3
1000818a:	438a      	bics	r2, r1
	AON_SLEEP_TIMER0->CONTROL.reg = regval;
1000818c:	601a      	str	r2, [r3, #0]

	while (AON_SLEEP_TIMER0->CONTROL.reg & (1 << 14)) {
1000818e:	0019      	movs	r1, r3
10008190:	2280      	movs	r2, #128	; 0x80
10008192:	01d2      	lsls	r2, r2, #7
10008194:	680b      	ldr	r3, [r1, #0]
10008196:	4213      	tst	r3, r2
10008198:	d1fc      	bne.n	10008194 <aon_sleep_timer_disable+0x14>
	}
}
1000819a:	4770      	bx	lr
1000819c:	4000d000 	.word	0x4000d000

100081a0 <aon_sleep_timer_clear_interrup>:
 * This flag will be cleared automatically once the IRQ
 * has been seen on the sleep clock.
 */
void aon_sleep_timer_clear_interrup(void)
{
	AON_SLEEP_TIMER0->CONTROL.reg |= AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR;
100081a0:	4a02      	ldr	r2, [pc, #8]	; (100081ac <aon_sleep_timer_clear_interrup+0xc>)
100081a2:	6811      	ldr	r1, [r2, #0]
100081a4:	2310      	movs	r3, #16
100081a6:	430b      	orrs	r3, r1
100081a8:	6013      	str	r3, [r2, #0]
}
100081aa:	4770      	bx	lr
100081ac:	4000d000 	.word	0x4000d000

100081b0 <aon_sleep_timer_isr_handler>:
 *
 * Timer ISR handler.
 *
 */
static void aon_sleep_timer_isr_handler(void)
{
100081b0:	b510      	push	{r4, lr}
	aon_sleep_timer_clear_interrup();
100081b2:	4b04      	ldr	r3, [pc, #16]	; (100081c4 <aon_sleep_timer_isr_handler+0x14>)
100081b4:	4798      	blx	r3

	if (aon_sleep_timer_callback) {
100081b6:	4b04      	ldr	r3, [pc, #16]	; (100081c8 <aon_sleep_timer_isr_handler+0x18>)
100081b8:	681b      	ldr	r3, [r3, #0]
100081ba:	2b00      	cmp	r3, #0
100081bc:	d000      	beq.n	100081c0 <aon_sleep_timer_isr_handler+0x10>
		aon_sleep_timer_callback();
100081be:	4798      	blx	r3
	}
}
100081c0:	bd10      	pop	{r4, pc}
100081c2:	46c0      	nop			; (mov r8, r8)
100081c4:	100081a1 	.word	0x100081a1
100081c8:	10017188 	.word	0x10017188

100081cc <aon_sleep_timer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void aon_sleep_timer_register_callback(aon_sleep_timer_callback_t fun)
{
	aon_sleep_timer_callback = fun;
100081cc:	4b01      	ldr	r3, [pc, #4]	; (100081d4 <aon_sleep_timer_register_callback+0x8>)
100081ce:	6018      	str	r0, [r3, #0]
}
100081d0:	4770      	bx	lr
100081d2:	46c0      	nop			; (mov r8, r8)
100081d4:	10017188 	.word	0x10017188

100081d8 <aon_sleep_timer_unregister_callback>:
 * Unregisters and disable a callback function implemented by the user.
 *
 */
void aon_sleep_timer_unregister_callback(void)
{
	aon_sleep_timer_callback = NULL;
100081d8:	2200      	movs	r2, #0
100081da:	4b01      	ldr	r3, [pc, #4]	; (100081e0 <aon_sleep_timer_unregister_callback+0x8>)
100081dc:	601a      	str	r2, [r3, #0]
}
100081de:	4770      	bx	lr
100081e0:	10017188 	.word	0x10017188

100081e4 <aon_sleep_timer_init>:
 *
 * \param[in]     config       Pointer to the AON Sleep Timer configuration options struct
 *
 */
void aon_sleep_timer_init(const struct aon_sleep_timer_config *config)
{
100081e4:	b5f0      	push	{r4, r5, r6, r7, lr}
100081e6:	b083      	sub	sp, #12
	uint32_t aon_st_ctrl = 0;

	AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg = AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_RESETVALUE;
100081e8:	2200      	movs	r2, #0
100081ea:	4b2b      	ldr	r3, [pc, #172]	; (10008298 <aon_sleep_timer_init+0xb4>)
100081ec:	731a      	strb	r2, [r3, #12]
	if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM_BLE) {
100081ee:	7803      	ldrb	r3, [r0, #0]
100081f0:	2b02      	cmp	r3, #2
100081f2:	d105      	bne.n	10008200 <aon_sleep_timer_init+0x1c>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
100081f4:	4a28      	ldr	r2, [pc, #160]	; (10008298 <aon_sleep_timer_init+0xb4>)
100081f6:	7b11      	ldrb	r1, [r2, #12]
100081f8:	3301      	adds	r3, #1
100081fa:	430b      	orrs	r3, r1
100081fc:	7313      	strb	r3, [r2, #12]
100081fe:	e005      	b.n	1000820c <aon_sleep_timer_init+0x28>
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE |
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE;
	} else if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM) {
10008200:	2b01      	cmp	r3, #1
10008202:	d103      	bne.n	1000820c <aon_sleep_timer_init+0x28>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
10008204:	4a24      	ldr	r2, [pc, #144]	; (10008298 <aon_sleep_timer_init+0xb4>)
10008206:	7b11      	ldrb	r1, [r2, #12]
10008208:	430b      	orrs	r3, r1
1000820a:	7313      	strb	r3, [r2, #12]
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
1000820c:	4b23      	ldr	r3, [pc, #140]	; (1000829c <aon_sleep_timer_init+0xb8>)
1000820e:	681a      	ldr	r2, [r3, #0]
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008210:	0053      	lsls	r3, r2, #1
10008212:	d01f      	beq.n	10008254 <aon_sleep_timer_init+0x70>
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008214:	4d21      	ldr	r5, [pc, #132]	; (1000829c <aon_sleep_timer_init+0xb8>)
10008216:	2700      	movs	r7, #0

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
10008218:	262c      	movs	r6, #44	; 0x2c
1000821a:	36ff      	adds	r6, #255	; 0xff
1000821c:	2180      	movs	r1, #128	; 0x80
1000821e:	01c9      	lsls	r1, r1, #7
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008220:	602f      	str	r7, [r5, #0]

static aon_sleep_timer_callback_t aon_sleep_timer_callback = NULL;

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;
10008222:	9701      	str	r7, [sp, #4]

	for (i = 0; i < cycles*100; i++) {
10008224:	9701      	str	r7, [sp, #4]
10008226:	9b01      	ldr	r3, [sp, #4]
10008228:	42b3      	cmp	r3, r6
1000822a:	d806      	bhi.n	1000823a <aon_sleep_timer_init+0x56>
		asm volatile ("nop");
1000822c:	46c0      	nop			; (mov r8, r8)

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
1000822e:	9b01      	ldr	r3, [sp, #4]
10008230:	3301      	adds	r3, #1
10008232:	9301      	str	r3, [sp, #4]
10008234:	9b01      	ldr	r3, [sp, #4]
10008236:	42b3      	cmp	r3, r6
10008238:	d9f8      	bls.n	1000822c <aon_sleep_timer_init+0x48>
1000823a:	7844      	ldrb	r4, [r0, #1]
1000823c:	000b      	movs	r3, r1
1000823e:	2c00      	cmp	r4, #0
10008240:	d103      	bne.n	1000824a <aon_sleep_timer_init+0x66>
10008242:	2380      	movs	r3, #128	; 0x80
10008244:	009b      	lsls	r3, r3, #2
10008246:	e000      	b.n	1000824a <aon_sleep_timer_init+0x66>
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
10008248:	682a      	ldr	r2, [r5, #0]

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
1000824a:	4213      	tst	r3, r2
1000824c:	d1fc      	bne.n	10008248 <aon_sleep_timer_init+0x64>
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
1000824e:	682a      	ldr	r2, [r5, #0]
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008250:	0053      	lsls	r3, r2, #1
10008252:	d1e5      	bne.n	10008220 <aon_sleep_timer_init+0x3c>
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	}

	if (config->mode == AON_SLEEP_TIMER_RELOAD_MODE) {
10008254:	7843      	ldrb	r3, [r0, #1]
10008256:	2b00      	cmp	r3, #0
10008258:	d105      	bne.n	10008266 <aon_sleep_timer_init+0x82>
		/* Reload counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
1000825a:	4b10      	ldr	r3, [pc, #64]	; (1000829c <aon_sleep_timer_init+0xb8>)
1000825c:	6842      	ldr	r2, [r0, #4]
1000825e:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
10008260:	2201      	movs	r2, #1
10008262:	601a      	str	r2, [r3, #0]
10008264:	e004      	b.n	10008270 <aon_sleep_timer_init+0x8c>
	} else {
		/* Single counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
10008266:	4b0d      	ldr	r3, [pc, #52]	; (1000829c <aon_sleep_timer_init+0xb8>)
10008268:	6842      	ldr	r2, [r0, #4]
1000826a:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
1000826c:	2202      	movs	r2, #2
1000826e:	601a      	str	r2, [r3, #0]
	}

	if (config->mode == AON_SLEEP_TIMER_SINGLE_MODE) {
10008270:	7843      	ldrb	r3, [r0, #1]
10008272:	2b01      	cmp	r3, #1
10008274:	d109      	bne.n	1000828a <aon_sleep_timer_init+0xa6>
		while ((AON_SLEEP_TIMER0->CONTROL.reg &
10008276:	4909      	ldr	r1, [pc, #36]	; (1000829c <aon_sleep_timer_init+0xb8>)
10008278:	22e0      	movs	r2, #224	; 0xe0
1000827a:	01d2      	lsls	r2, r2, #7
1000827c:	680b      	ldr	r3, [r1, #0]
1000827e:	4013      	ands	r3, r2
10008280:	4293      	cmp	r3, r2
10008282:	d1fb      	bne.n	1000827c <aon_sleep_timer_init+0x98>
				AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk)
				!= AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk) {
		}
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008284:	2200      	movs	r2, #0
10008286:	4b05      	ldr	r3, [pc, #20]	; (1000829c <aon_sleep_timer_init+0xb8>)
10008288:	601a      	str	r2, [r3, #0]
	}

	system_register_isr(RAM_ISR_TABLE_AON_SLEEP_TIMER_INDEX, (uint32_t)aon_sleep_timer_isr_handler);
1000828a:	4905      	ldr	r1, [pc, #20]	; (100082a0 <aon_sleep_timer_init+0xbc>)
1000828c:	202b      	movs	r0, #43	; 0x2b
1000828e:	4b05      	ldr	r3, [pc, #20]	; (100082a4 <aon_sleep_timer_init+0xc0>)
10008290:	4798      	blx	r3
}
10008292:	b003      	add	sp, #12
10008294:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008296:	46c0      	nop			; (mov r8, r8)
10008298:	4000e000 	.word	0x4000e000
1000829c:	4000d000 	.word	0x4000d000
100082a0:	100081b1 	.word	0x100081b1
100082a4:	1000cef1 	.word	0x1000cef1

100082a8 <_i2c_master_read_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100082a8:	b5f0      	push	{r4, r5, r6, r7, lr}
100082aa:	464f      	mov	r7, r9
100082ac:	4646      	mov	r6, r8
100082ae:	b4c0      	push	{r6, r7}
100082b0:	4681      	mov	r9, r0
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;
100082b2:	884d      	ldrh	r5, [r1, #2]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
100082b4:	2317      	movs	r3, #23
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;

	if (length == 0) {
100082b6:	2d00      	cmp	r5, #0
100082b8:	d02f      	beq.n	1000831a <_i2c_master_read_packet+0x72>
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
100082ba:	6802      	ldr	r2, [r0, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
100082bc:	2428      	movs	r4, #40	; 0x28
100082be:	5d13      	ldrb	r3, [r2, r4]
100082c0:	07db      	lsls	r3, r3, #31
100082c2:	d4fc      	bmi.n	100082be <_i2c_master_read_packet+0x16>
	}

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
100082c4:	2301      	movs	r3, #1
100082c6:	2434      	movs	r4, #52	; 0x34
100082c8:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition). */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
100082ca:	3c14      	subs	r4, #20
100082cc:	5513      	strb	r3, [r2, r4]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
100082ce:	880b      	ldrh	r3, [r1, #0]
100082d0:	005b      	lsls	r3, r3, #1
100082d2:	2402      	movs	r4, #2
100082d4:	34ff      	adds	r4, #255	; 0xff
100082d6:	4323      	orrs	r3, r4
100082d8:	b29b      	uxth	r3, r3
100082da:	8013      	strh	r3, [r2, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
100082dc:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082de:	2301      	movs	r3, #1
100082e0:	4698      	mov	r8, r3
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
100082e2:	7b13      	ldrb	r3, [r2, #12]
100082e4:	b2db      	uxtb	r3, r3
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082e6:	4640      	mov	r0, r8
100082e8:	4218      	tst	r0, r3
100082ea:	d006      	beq.n	100082fa <_i2c_master_read_packet+0x52>
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
100082ec:	1c67      	adds	r7, r4, #1
100082ee:	7910      	ldrb	r0, [r2, #4]
100082f0:	4684      	mov	ip, r0
100082f2:	6848      	ldr	r0, [r1, #4]
100082f4:	4666      	mov	r6, ip
100082f6:	5506      	strb	r6, [r0, r4]
100082f8:	b2bc      	uxth	r4, r7
	} while (counter < length); 
100082fa:	42ac      	cmp	r4, r5
100082fc:	d3f1      	bcc.n	100082e2 <_i2c_master_read_packet+0x3a>

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082fe:	06db      	lsls	r3, r3, #27
10008300:	d403      	bmi.n	1000830a <_i2c_master_read_packet+0x62>
10008302:	2110      	movs	r1, #16
		status = i2c_module->TRANSMIT_STATUS.reg;
10008304:	7a13      	ldrb	r3, [r2, #8]
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008306:	420b      	tst	r3, r1
10008308:	d0fc      	beq.n	10008304 <_i2c_master_read_packet+0x5c>
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
1000830a:	464b      	mov	r3, r9
1000830c:	7959      	ldrb	r1, [r3, #5]
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
	}

	return STATUS_OK;
1000830e:	2300      	movs	r3, #0
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
10008310:	2900      	cmp	r1, #0
10008312:	d102      	bne.n	1000831a <_i2c_master_read_packet+0x72>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
10008314:	3320      	adds	r3, #32
10008316:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
10008318:	2300      	movs	r3, #0
}
1000831a:	0018      	movs	r0, r3
1000831c:	bc0c      	pop	{r2, r3}
1000831e:	4690      	mov	r8, r2
10008320:	4699      	mov	r9, r3
10008322:	bdf0      	pop	{r4, r5, r6, r7, pc}

10008324 <_i2c_master_write_packet>:
 * \retval STATUS_OK                    The packet was write successfully
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008324:	b5f0      	push	{r4, r5, r6, r7, lr}
10008326:	b083      	sub	sp, #12
10008328:	4684      	mov	ip, r0
1000832a:	0008      	movs	r0, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2c *const i2c_module = (module->hw);
1000832c:	4663      	mov	r3, ip
1000832e:	681c      	ldr	r4, [r3, #0]
	volatile uint16_t counter = 0;
10008330:	2200      	movs	r2, #0
10008332:	466b      	mov	r3, sp
10008334:	80da      	strh	r2, [r3, #6]
	uint32_t status  = 0;

	uint16_t length = packet->data_length;
10008336:	8849      	ldrh	r1, [r1, #2]
10008338:	3228      	adds	r2, #40	; 0x28
1000833a:	5ca3      	ldrb	r3, [r4, r2]
1000833c:	07db      	lsls	r3, r3, #31
1000833e:	d4fc      	bmi.n	1000833a <_i2c_master_write_packet+0x16>

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
10008340:	2301      	movs	r3, #1
10008342:	2234      	movs	r2, #52	; 0x34
10008344:	54a3      	strb	r3, [r4, r2]

	/* Enable I2C on bus (start condition) */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
10008346:	3a14      	subs	r2, #20
10008348:	54a3      	strb	r3, [r4, r2]

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
1000834a:	8803      	ldrh	r3, [r0, #0]
1000834c:	005b      	lsls	r3, r3, #1
1000834e:	32e0      	adds	r2, #224	; 0xe0
10008350:	4313      	orrs	r3, r2
10008352:	b29b      	uxth	r3, r3
10008354:	8023      	strh	r3, [r4, #0]
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008356:	2701      	movs	r7, #1
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
10008358:	466b      	mov	r3, sp
1000835a:	1d9d      	adds	r5, r3, #6

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
1000835c:	7a23      	ldrb	r3, [r4, #8]
1000835e:	b2db      	uxtb	r3, r3
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008360:	421f      	tst	r7, r3
10008362:	d007      	beq.n	10008374 <_i2c_master_write_packet+0x50>
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
10008364:	882a      	ldrh	r2, [r5, #0]
10008366:	b292      	uxth	r2, r2
10008368:	1c56      	adds	r6, r2, #1
1000836a:	b2b6      	uxth	r6, r6
1000836c:	802e      	strh	r6, [r5, #0]
1000836e:	6846      	ldr	r6, [r0, #4]
10008370:	5cb2      	ldrb	r2, [r6, r2]
10008372:	8022      	strh	r2, [r4, #0]
		}
	} while (counter < length); 
10008374:	882a      	ldrh	r2, [r5, #0]
10008376:	b292      	uxth	r2, r2
10008378:	4291      	cmp	r1, r2
1000837a:	d8ef      	bhi.n	1000835c <_i2c_master_write_packet+0x38>

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
1000837c:	06db      	lsls	r3, r3, #27
1000837e:	d403      	bmi.n	10008388 <_i2c_master_write_packet+0x64>
10008380:	2210      	movs	r2, #16
			status = i2c_module->TRANSMIT_STATUS.reg;
10008382:	7a23      	ldrb	r3, [r4, #8]
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
		}
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008384:	4213      	tst	r3, r2
10008386:	d0fc      	beq.n	10008382 <_i2c_master_write_packet+0x5e>
			status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition */
	if (!module->no_stop) {
10008388:	4663      	mov	r3, ip
1000838a:	795b      	ldrb	r3, [r3, #5]
1000838c:	2b00      	cmp	r3, #0
1000838e:	d102      	bne.n	10008396 <_i2c_master_write_packet+0x72>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
10008390:	2200      	movs	r2, #0
10008392:	3320      	adds	r3, #32
10008394:	54e2      	strb	r2, [r4, r3]
	}

	return STATUS_OK;
}
10008396:	2000      	movs	r0, #0
10008398:	b003      	add	sp, #12
1000839a:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000839c <i2c_master_get_config_defaults>:
		struct i2c_master_config *const config)
{
	/* Sanity check */
	Assert(config);
	
	config->clock_source    = I2C_CLK_INPUT_3;
1000839c:	2303      	movs	r3, #3
1000839e:	7003      	strb	r3, [r0, #0]
	config->clock_divider   = 0x10;
100083a0:	330d      	adds	r3, #13
100083a2:	8043      	strh	r3, [r0, #2]
	config->pin_number_pad0 = PIN_LP_GPIO_8;
100083a4:	3b08      	subs	r3, #8
100083a6:	6043      	str	r3, [r0, #4]
	config->pin_number_pad1 = PIN_LP_GPIO_9;
100083a8:	3301      	adds	r3, #1
100083aa:	60c3      	str	r3, [r0, #12]
	config->pinmux_sel_pad0 = MUX_LP_GPIO_8_I2C0_SDA;
100083ac:	3b07      	subs	r3, #7
100083ae:	6083      	str	r3, [r0, #8]
	config->pinmux_sel_pad1 = MUX_LP_GPIO_9_I2C0_SCL;
100083b0:	6103      	str	r3, [r0, #16]
}
100083b2:	4770      	bx	lr

100083b4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		I2c *const hw,
		const struct i2c_master_config *const config)
{
100083b4:	b570      	push	{r4, r5, r6, lr}
100083b6:	0004      	movs	r4, r0
100083b8:	0015      	movs	r5, r2
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	module->hw = hw;
100083ba:	6001      	str	r1, [r0, #0]

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
100083bc:	2800      	cmp	r0, #0
100083be:	d026      	beq.n	1000840e <i2c_master_init+0x5a>
100083c0:	2a00      	cmp	r2, #0
100083c2:	d026      	beq.n	10008412 <i2c_master_init+0x5e>
100083c4:	2228      	movs	r2, #40	; 0x28
100083c6:	5c8b      	ldrb	r3, [r1, r2]
100083c8:	07db      	lsls	r3, r3, #31
100083ca:	d4fc      	bmi.n	100083c6 <i2c_master_init+0x12>
 *
 */
static inline void i2c_disable(I2c *const i2c_module)
{
	i2c_wait_for_idle(i2c_module);
	i2c_module->I2C_MODULE_ENABLE.reg = 0;
100083cc:	2300      	movs	r3, #0
100083ce:	750b      	strb	r3, [r1, #20]
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
100083d0:	6823      	ldr	r3, [r4, #0]
100083d2:	4a11      	ldr	r2, [pc, #68]	; (10008418 <i2c_master_init+0x64>)
100083d4:	4293      	cmp	r3, r2
100083d6:	d103      	bne.n	100083e0 <i2c_master_init+0x2c>
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
100083d8:	2003      	movs	r0, #3
100083da:	4b10      	ldr	r3, [pc, #64]	; (1000841c <i2c_master_init+0x68>)
100083dc:	4798      	blx	r3
100083de:	e006      	b.n	100083ee <i2c_master_init+0x3a>
	} else if (module->hw == I2C1) {
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
	} else {
		return STATUS_ERR_INVALID_ARG;
100083e0:	2017      	movs	r0, #23
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
	} else if (module->hw == I2C1) {
100083e2:	4a0f      	ldr	r2, [pc, #60]	; (10008420 <i2c_master_init+0x6c>)
100083e4:	4293      	cmp	r3, r2
100083e6:	d115      	bne.n	10008414 <i2c_master_init+0x60>
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
100083e8:	3002      	adds	r0, #2
100083ea:	4b0c      	ldr	r3, [pc, #48]	; (1000841c <i2c_master_init+0x68>)
100083ec:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	I2c *const i2c_module = (module->hw);
100083ee:	6824      	ldr	r4, [r4, #0]

	/* Set the pinmux for this i2c module. */
	gpio_pinmux_cofiguration(config->pin_number_pad0, (uint16_t)(config->pinmux_sel_pad0));
100083f0:	8929      	ldrh	r1, [r5, #8]
100083f2:	7928      	ldrb	r0, [r5, #4]
100083f4:	4e0b      	ldr	r6, [pc, #44]	; (10008424 <i2c_master_init+0x70>)
100083f6:	47b0      	blx	r6
	gpio_pinmux_cofiguration(config->pin_number_pad1, (uint16_t)(config->pinmux_sel_pad1));
100083f8:	8a29      	ldrh	r1, [r5, #16]
100083fa:	7b28      	ldrb	r0, [r5, #12]
100083fc:	47b0      	blx	r6
	/* Set clock. */
	i2c_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
100083fe:	782b      	ldrb	r3, [r5, #0]
10008400:	7423      	strb	r3, [r4, #16]
	i2c_module->I2C_CLK_DIVIDER.reg = I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(config->clock_divider);
10008402:	886b      	ldrh	r3, [r5, #2]
10008404:	8323      	strh	r3, [r4, #24]
	/* Enable master mode. */
	i2c_module->I2C_MASTER_MODE.reg = I2C_MASTER_MODE_MASTER_ENABLE_1;
10008406:	2301      	movs	r3, #1
10008408:	7723      	strb	r3, [r4, #28]
#endif

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
1000840a:	2000      	movs	r0, #0
1000840c:	e002      	b.n	10008414 <i2c_master_init+0x60>
	
	module->hw = hw;

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
		return STATUS_ERR_INVALID_ARG;
1000840e:	2017      	movs	r0, #23
10008410:	e000      	b.n	10008414 <i2c_master_init+0x60>
10008412:	2017      	movs	r0, #23

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
}
10008414:	bd70      	pop	{r4, r5, r6, pc}
10008416:	46c0      	nop			; (mov r8, r8)
10008418:	40003000 	.word	0x40003000
1000841c:	1000ca89 	.word	0x1000ca89
10008420:	40003400 	.word	0x40003400
10008424:	1000c011 	.word	0x1000c011

10008428 <i2c_master_read_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008428:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
1000842a:	2800      	cmp	r0, #0
1000842c:	d008      	beq.n	10008440 <i2c_master_read_packet_wait+0x18>
		return STATUS_ERR_INVALID_ARG;
1000842e:	2317      	movs	r3, #23
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
10008430:	2900      	cmp	r1, #0
10008432:	d006      	beq.n	10008442 <i2c_master_read_packet_wait+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008434:	2300      	movs	r3, #0
10008436:	7143      	strb	r3, [r0, #5]

	return _i2c_master_read_packet(module, packet);
10008438:	4b03      	ldr	r3, [pc, #12]	; (10008448 <i2c_master_read_packet_wait+0x20>)
1000843a:	4798      	blx	r3
1000843c:	0003      	movs	r3, r0
1000843e:	e000      	b.n	10008442 <i2c_master_read_packet_wait+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;
10008440:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_read_packet(module, packet);
}
10008442:	0018      	movs	r0, r3
10008444:	bd10      	pop	{r4, pc}
10008446:	46c0      	nop			; (mov r8, r8)
10008448:	100082a9 	.word	0x100082a9

1000844c <i2c_master_write_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
1000844c:	b510      	push	{r4, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
1000844e:	2800      	cmp	r0, #0
10008450:	d008      	beq.n	10008464 <i2c_master_write_packet_wait+0x18>
		return STATUS_ERR_INVALID_ARG;
10008452:	2317      	movs	r3, #23
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
10008454:	2900      	cmp	r1, #0
10008456:	d006      	beq.n	10008466 <i2c_master_write_packet_wait+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008458:	2300      	movs	r3, #0
1000845a:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
1000845c:	4b03      	ldr	r3, [pc, #12]	; (1000846c <i2c_master_write_packet_wait+0x20>)
1000845e:	4798      	blx	r3
10008460:	0003      	movs	r3, r0
10008462:	e000      	b.n	10008466 <i2c_master_write_packet_wait+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008464:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_write_packet(module, packet);
}
10008466:	0018      	movs	r0, r3
10008468:	bd10      	pop	{r4, pc}
1000846a:	46c0      	nop			; (mov r8, r8)
1000846c:	10008325 	.word	0x10008325

10008470 <i2c_master_write_packet_wait_no_stop>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008470:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
10008472:	2800      	cmp	r0, #0
10008474:	d008      	beq.n	10008488 <i2c_master_write_packet_wait_no_stop+0x18>
		return STATUS_ERR_INVALID_ARG;
10008476:	2317      	movs	r3, #23
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
10008478:	2900      	cmp	r1, #0
1000847a:	d006      	beq.n	1000848a <i2c_master_write_packet_wait_no_stop+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = true;
1000847c:	3b16      	subs	r3, #22
1000847e:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008480:	4b03      	ldr	r3, [pc, #12]	; (10008490 <i2c_master_write_packet_wait_no_stop+0x20>)
10008482:	4798      	blx	r3
10008484:	0003      	movs	r3, r0
10008486:	e000      	b.n	1000848a <i2c_master_write_packet_wait_no_stop+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008488:	2317      	movs	r3, #23
#endif

	module->no_stop = true;

	return _i2c_master_write_packet(module, packet);
}
1000848a:	0018      	movs	r0, r3
1000848c:	bd10      	pop	{r4, pc}
1000848e:	46c0      	nop			; (mov r8, r8)
10008490:	10008325 	.word	0x10008325

10008494 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
10008494:	b510      	push	{r4, lr}
10008496:	b082      	sub	sp, #8
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
10008498:	2324      	movs	r3, #36	; 0x24
1000849a:	4a25      	ldr	r2, [pc, #148]	; (10008530 <set_int_enable+0x9c>)
1000849c:	5cd3      	ldrb	r3, [r2, r3]
1000849e:	2b00      	cmp	r3, #0
100084a0:	d019      	beq.n	100084d6 <set_int_enable+0x42>
        if (enable)
100084a2:	2800      	cmp	r0, #0
100084a4:	d003      	beq.n	100084ae <set_int_enable+0x1a>
            tmp = BIT_DMP_INT_EN;
100084a6:	2202      	movs	r2, #2
100084a8:	466b      	mov	r3, sp
100084aa:	71da      	strb	r2, [r3, #7]
100084ac:	e002      	b.n	100084b4 <set_int_enable+0x20>
        else
            tmp = 0x00;
100084ae:	2200      	movs	r2, #0
100084b0:	466b      	mov	r3, sp
100084b2:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
100084b4:	4b1e      	ldr	r3, [pc, #120]	; (10008530 <set_int_enable+0x9c>)
100084b6:	681a      	ldr	r2, [r3, #0]
100084b8:	7c51      	ldrb	r1, [r2, #17]
100084ba:	685b      	ldr	r3, [r3, #4]
100084bc:	7818      	ldrb	r0, [r3, #0]
100084be:	466b      	mov	r3, sp
100084c0:	3307      	adds	r3, #7
100084c2:	2201      	movs	r2, #1
100084c4:	4c1b      	ldr	r4, [pc, #108]	; (10008534 <set_int_enable+0xa0>)
100084c6:	47a0      	blx	r4
100084c8:	2800      	cmp	r0, #0
100084ca:	d127      	bne.n	1000851c <set_int_enable+0x88>
            return -1;
        st.chip_cfg.int_enable = tmp;
100084cc:	466b      	mov	r3, sp
100084ce:	79da      	ldrb	r2, [r3, #7]
100084d0:	4b17      	ldr	r3, [pc, #92]	; (10008530 <set_int_enable+0x9c>)
100084d2:	745a      	strb	r2, [r3, #17]
100084d4:	e02a      	b.n	1000852c <set_int_enable+0x98>
    } else {
        if (!st.chip_cfg.sensors)
100084d6:	4b16      	ldr	r3, [pc, #88]	; (10008530 <set_int_enable+0x9c>)
100084d8:	7a9b      	ldrb	r3, [r3, #10]
100084da:	2b00      	cmp	r3, #0
100084dc:	d021      	beq.n	10008522 <set_int_enable+0x8e>
            return -1;
        if (enable && st.chip_cfg.int_enable)
100084de:	2800      	cmp	r0, #0
100084e0:	d008      	beq.n	100084f4 <set_int_enable+0x60>
100084e2:	4b13      	ldr	r3, [pc, #76]	; (10008530 <set_int_enable+0x9c>)
100084e4:	7c5b      	ldrb	r3, [r3, #17]
            return 0;
100084e6:	2000      	movs	r0, #0
            return -1;
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
        if (enable && st.chip_cfg.int_enable)
100084e8:	2b00      	cmp	r3, #0
100084ea:	d11f      	bne.n	1000852c <set_int_enable+0x98>
            return 0;
        if (enable)
            tmp = BIT_DATA_RDY_EN;
100084ec:	2201      	movs	r2, #1
100084ee:	466b      	mov	r3, sp
100084f0:	71da      	strb	r2, [r3, #7]
100084f2:	e002      	b.n	100084fa <set_int_enable+0x66>
        else
            tmp = 0x00;
100084f4:	2200      	movs	r2, #0
100084f6:	466b      	mov	r3, sp
100084f8:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
100084fa:	4b0d      	ldr	r3, [pc, #52]	; (10008530 <set_int_enable+0x9c>)
100084fc:	681a      	ldr	r2, [r3, #0]
100084fe:	7c51      	ldrb	r1, [r2, #17]
10008500:	685b      	ldr	r3, [r3, #4]
10008502:	7818      	ldrb	r0, [r3, #0]
10008504:	466b      	mov	r3, sp
10008506:	3307      	adds	r3, #7
10008508:	2201      	movs	r2, #1
1000850a:	4c0a      	ldr	r4, [pc, #40]	; (10008534 <set_int_enable+0xa0>)
1000850c:	47a0      	blx	r4
1000850e:	2800      	cmp	r0, #0
10008510:	d10a      	bne.n	10008528 <set_int_enable+0x94>
            return -1;
        st.chip_cfg.int_enable = tmp;
10008512:	466b      	mov	r3, sp
10008514:	79da      	ldrb	r2, [r3, #7]
10008516:	4b06      	ldr	r3, [pc, #24]	; (10008530 <set_int_enable+0x9c>)
10008518:	745a      	strb	r2, [r3, #17]
1000851a:	e007      	b.n	1000852c <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DMP_INT_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
1000851c:	2001      	movs	r0, #1
1000851e:	4240      	negs	r0, r0
10008520:	e004      	b.n	1000852c <set_int_enable+0x98>
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
10008522:	2001      	movs	r0, #1
10008524:	4240      	negs	r0, r0
10008526:	e001      	b.n	1000852c <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DATA_RDY_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
10008528:	2001      	movs	r0, #1
1000852a:	4240      	negs	r0, r0
        st.chip_cfg.int_enable = tmp;
    }
    return 0;
}
1000852c:	b002      	add	sp, #8
1000852e:	bd10      	pop	{r4, pc}
10008530:	100170c8 	.word	0x100170c8
10008534:	1000a871 	.word	0x1000a871

10008538 <mpu_get_temperature>:
 *  @param[out] data        Data in q16 format.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_temperature(long *data, unsigned long *timestamp)
{
10008538:	b5f0      	push	{r4, r5, r6, r7, lr}
1000853a:	b085      	sub	sp, #20
1000853c:	0007      	movs	r7, r0
1000853e:	000e      	movs	r6, r1
    unsigned char tmp[2];
    short raw;

    if (!(st.chip_cfg.sensors))
10008540:	4b21      	ldr	r3, [pc, #132]	; (100085c8 <mpu_get_temperature+0x90>)
10008542:	7a9b      	ldrb	r3, [r3, #10]
10008544:	2b00      	cmp	r3, #0
10008546:	d035      	beq.n	100085b4 <mpu_get_temperature+0x7c>
        return -1;

    if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))
10008548:	4b1f      	ldr	r3, [pc, #124]	; (100085c8 <mpu_get_temperature+0x90>)
1000854a:	681a      	ldr	r2, [r3, #0]
1000854c:	7c11      	ldrb	r1, [r2, #16]
1000854e:	685b      	ldr	r3, [r3, #4]
10008550:	7818      	ldrb	r0, [r3, #0]
10008552:	ab03      	add	r3, sp, #12
10008554:	2202      	movs	r2, #2
10008556:	4c1d      	ldr	r4, [pc, #116]	; (100085cc <mpu_get_temperature+0x94>)
10008558:	47a0      	blx	r4
1000855a:	9001      	str	r0, [sp, #4]
1000855c:	2800      	cmp	r0, #0
1000855e:	d12d      	bne.n	100085bc <mpu_get_temperature+0x84>
        return -1;
    raw = (tmp[0] << 8) | tmp[1];
10008560:	ab03      	add	r3, sp, #12
10008562:	781c      	ldrb	r4, [r3, #0]
10008564:	0224      	lsls	r4, r4, #8
10008566:	785b      	ldrb	r3, [r3, #1]
10008568:	431c      	orrs	r4, r3
1000856a:	b224      	sxth	r4, r4
    if (timestamp)
1000856c:	2e00      	cmp	r6, #0
1000856e:	d002      	beq.n	10008576 <mpu_get_temperature+0x3e>
        get_ms(timestamp);
10008570:	0030      	movs	r0, r6
10008572:	4b17      	ldr	r3, [pc, #92]	; (100085d0 <mpu_get_temperature+0x98>)
10008574:	4798      	blx	r3

    data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp_sens)) * 65536L);
10008576:	4b14      	ldr	r3, [pc, #80]	; (100085c8 <mpu_get_temperature+0x90>)
10008578:	685d      	ldr	r5, [r3, #4]
1000857a:	4e16      	ldr	r6, [pc, #88]	; (100085d4 <mpu_get_temperature+0x9c>)
1000857c:	0020      	movs	r0, r4
1000857e:	47b0      	blx	r6
10008580:	1c04      	adds	r4, r0, #0
10008582:	2308      	movs	r3, #8
10008584:	5ee8      	ldrsh	r0, [r5, r3]
10008586:	47b0      	blx	r6
10008588:	1c01      	adds	r1, r0, #0
1000858a:	1c20      	adds	r0, r4, #0
1000858c:	4b12      	ldr	r3, [pc, #72]	; (100085d8 <mpu_get_temperature+0xa0>)
1000858e:	4798      	blx	r3
10008590:	1c04      	adds	r4, r0, #0
10008592:	88e8      	ldrh	r0, [r5, #6]
10008594:	47b0      	blx	r6
10008596:	1c01      	adds	r1, r0, #0
10008598:	1c20      	adds	r0, r4, #0
1000859a:	4b10      	ldr	r3, [pc, #64]	; (100085dc <mpu_get_temperature+0xa4>)
1000859c:	4798      	blx	r3
1000859e:	4910      	ldr	r1, [pc, #64]	; (100085e0 <mpu_get_temperature+0xa8>)
100085a0:	4b10      	ldr	r3, [pc, #64]	; (100085e4 <mpu_get_temperature+0xac>)
100085a2:	4798      	blx	r3
100085a4:	218f      	movs	r1, #143	; 0x8f
100085a6:	05c9      	lsls	r1, r1, #23
100085a8:	4b0f      	ldr	r3, [pc, #60]	; (100085e8 <mpu_get_temperature+0xb0>)
100085aa:	4798      	blx	r3
100085ac:	4b0f      	ldr	r3, [pc, #60]	; (100085ec <mpu_get_temperature+0xb4>)
100085ae:	4798      	blx	r3
100085b0:	6038      	str	r0, [r7, #0]
    return 0;
100085b2:	e006      	b.n	100085c2 <mpu_get_temperature+0x8a>
{
    unsigned char tmp[2];
    short raw;

    if (!(st.chip_cfg.sensors))
        return -1;
100085b4:	2301      	movs	r3, #1
100085b6:	425b      	negs	r3, r3
100085b8:	9301      	str	r3, [sp, #4]
100085ba:	e002      	b.n	100085c2 <mpu_get_temperature+0x8a>

    if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))
        return -1;
100085bc:	2301      	movs	r3, #1
100085be:	425b      	negs	r3, r3
100085c0:	9301      	str	r3, [sp, #4]
    if (timestamp)
        get_ms(timestamp);

    data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp_sens)) * 65536L);
    return 0;
}
100085c2:	9801      	ldr	r0, [sp, #4]
100085c4:	b005      	add	sp, #20
100085c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100085c8:	100170c8 	.word	0x100170c8
100085cc:	1000a8cd 	.word	0x1000a8cd
100085d0:	1000b281 	.word	0x1000b281
100085d4:	1001395d 	.word	0x1001395d
100085d8:	1001360d 	.word	0x1001360d
100085dc:	10013051 	.word	0x10013051
100085e0:	420c0000 	.word	0x420c0000
100085e4:	10012d65 	.word	0x10012d65
100085e8:	100133e5 	.word	0x100133e5
100085ec:	10013919 	.word	0x10013919

100085f0 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
100085f0:	b510      	push	{r4, lr}
100085f2:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
100085f4:	4b79      	ldr	r3, [pc, #484]	; (100087dc <mpu_reset_fifo+0x1ec>)
100085f6:	7a9b      	ldrb	r3, [r3, #10]
100085f8:	2b00      	cmp	r3, #0
100085fa:	d100      	bne.n	100085fe <mpu_reset_fifo+0xe>
100085fc:	e0ce      	b.n	1000879c <mpu_reset_fifo+0x1ac>
        return -1;

    data = 0;
100085fe:	466b      	mov	r3, sp
10008600:	3307      	adds	r3, #7
10008602:	2200      	movs	r2, #0
10008604:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008606:	4a75      	ldr	r2, [pc, #468]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008608:	6811      	ldr	r1, [r2, #0]
1000860a:	7c49      	ldrb	r1, [r1, #17]
1000860c:	6852      	ldr	r2, [r2, #4]
1000860e:	7810      	ldrb	r0, [r2, #0]
10008610:	2201      	movs	r2, #1
10008612:	4c73      	ldr	r4, [pc, #460]	; (100087e0 <mpu_reset_fifo+0x1f0>)
10008614:	47a0      	blx	r4
10008616:	2800      	cmp	r0, #0
10008618:	d000      	beq.n	1000861c <mpu_reset_fifo+0x2c>
1000861a:	e0c2      	b.n	100087a2 <mpu_reset_fifo+0x1b2>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
1000861c:	4b6f      	ldr	r3, [pc, #444]	; (100087dc <mpu_reset_fifo+0x1ec>)
1000861e:	681a      	ldr	r2, [r3, #0]
10008620:	7951      	ldrb	r1, [r2, #5]
10008622:	685b      	ldr	r3, [r3, #4]
10008624:	7818      	ldrb	r0, [r3, #0]
10008626:	466b      	mov	r3, sp
10008628:	3307      	adds	r3, #7
1000862a:	2201      	movs	r2, #1
1000862c:	4c6c      	ldr	r4, [pc, #432]	; (100087e0 <mpu_reset_fifo+0x1f0>)
1000862e:	47a0      	blx	r4
10008630:	2800      	cmp	r0, #0
10008632:	d000      	beq.n	10008636 <mpu_reset_fifo+0x46>
10008634:	e0b8      	b.n	100087a8 <mpu_reset_fifo+0x1b8>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008636:	4b69      	ldr	r3, [pc, #420]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008638:	681a      	ldr	r2, [r3, #0]
1000863a:	7911      	ldrb	r1, [r2, #4]
1000863c:	685b      	ldr	r3, [r3, #4]
1000863e:	7818      	ldrb	r0, [r3, #0]
10008640:	466b      	mov	r3, sp
10008642:	3307      	adds	r3, #7
10008644:	2201      	movs	r2, #1
10008646:	4c66      	ldr	r4, [pc, #408]	; (100087e0 <mpu_reset_fifo+0x1f0>)
10008648:	47a0      	blx	r4
1000864a:	2800      	cmp	r0, #0
1000864c:	d000      	beq.n	10008650 <mpu_reset_fifo+0x60>
1000864e:	e0ae      	b.n	100087ae <mpu_reset_fifo+0x1be>
        return -1;

    if (st.chip_cfg.dmp_on) {
10008650:	2324      	movs	r3, #36	; 0x24
10008652:	4a62      	ldr	r2, [pc, #392]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008654:	5cd3      	ldrb	r3, [r2, r3]
10008656:	2b00      	cmp	r3, #0
10008658:	d04f      	beq.n	100086fa <mpu_reset_fifo+0x10a>
        data = BIT_FIFO_RST | BIT_DMP_RST;
1000865a:	466b      	mov	r3, sp
1000865c:	3307      	adds	r3, #7
1000865e:	220c      	movs	r2, #12
10008660:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008662:	4a5e      	ldr	r2, [pc, #376]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008664:	6811      	ldr	r1, [r2, #0]
10008666:	7909      	ldrb	r1, [r1, #4]
10008668:	6852      	ldr	r2, [r2, #4]
1000866a:	7810      	ldrb	r0, [r2, #0]
1000866c:	2201      	movs	r2, #1
1000866e:	4c5c      	ldr	r4, [pc, #368]	; (100087e0 <mpu_reset_fifo+0x1f0>)
10008670:	47a0      	blx	r4
10008672:	2800      	cmp	r0, #0
10008674:	d000      	beq.n	10008678 <mpu_reset_fifo+0x88>
10008676:	e09d      	b.n	100087b4 <mpu_reset_fifo+0x1c4>
            return -1;
        delay_ms(50);
10008678:	3032      	adds	r0, #50	; 0x32
1000867a:	4b5a      	ldr	r3, [pc, #360]	; (100087e4 <mpu_reset_fifo+0x1f4>)
1000867c:	4798      	blx	r3
        data = BIT_DMP_EN | BIT_FIFO_EN;
1000867e:	22c0      	movs	r2, #192	; 0xc0
10008680:	466b      	mov	r3, sp
10008682:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10008684:	4b55      	ldr	r3, [pc, #340]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008686:	7a9b      	ldrb	r3, [r3, #10]
10008688:	07db      	lsls	r3, r3, #31
1000868a:	d502      	bpl.n	10008692 <mpu_reset_fifo+0xa2>
            data |= BIT_AUX_IF_EN;
1000868c:	3220      	adds	r2, #32
1000868e:	466b      	mov	r3, sp
10008690:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008692:	4b52      	ldr	r3, [pc, #328]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008694:	681a      	ldr	r2, [r3, #0]
10008696:	7911      	ldrb	r1, [r2, #4]
10008698:	685b      	ldr	r3, [r3, #4]
1000869a:	7818      	ldrb	r0, [r3, #0]
1000869c:	466b      	mov	r3, sp
1000869e:	3307      	adds	r3, #7
100086a0:	2201      	movs	r2, #1
100086a2:	4c4f      	ldr	r4, [pc, #316]	; (100087e0 <mpu_reset_fifo+0x1f0>)
100086a4:	47a0      	blx	r4
100086a6:	2800      	cmp	r0, #0
100086a8:	d000      	beq.n	100086ac <mpu_reset_fifo+0xbc>
100086aa:	e086      	b.n	100087ba <mpu_reset_fifo+0x1ca>
            return -1;
        if (st.chip_cfg.int_enable)
100086ac:	4b4b      	ldr	r3, [pc, #300]	; (100087dc <mpu_reset_fifo+0x1ec>)
100086ae:	7c5b      	ldrb	r3, [r3, #17]
100086b0:	2b00      	cmp	r3, #0
100086b2:	d003      	beq.n	100086bc <mpu_reset_fifo+0xcc>
            data = BIT_DMP_INT_EN;
100086b4:	2202      	movs	r2, #2
100086b6:	466b      	mov	r3, sp
100086b8:	71da      	strb	r2, [r3, #7]
100086ba:	e002      	b.n	100086c2 <mpu_reset_fifo+0xd2>
        else
            data = 0;
100086bc:	2200      	movs	r2, #0
100086be:	466b      	mov	r3, sp
100086c0:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
100086c2:	4b46      	ldr	r3, [pc, #280]	; (100087dc <mpu_reset_fifo+0x1ec>)
100086c4:	681a      	ldr	r2, [r3, #0]
100086c6:	7c51      	ldrb	r1, [r2, #17]
100086c8:	685b      	ldr	r3, [r3, #4]
100086ca:	7818      	ldrb	r0, [r3, #0]
100086cc:	466b      	mov	r3, sp
100086ce:	3307      	adds	r3, #7
100086d0:	2201      	movs	r2, #1
100086d2:	4c43      	ldr	r4, [pc, #268]	; (100087e0 <mpu_reset_fifo+0x1f0>)
100086d4:	47a0      	blx	r4
100086d6:	2800      	cmp	r0, #0
100086d8:	d172      	bne.n	100087c0 <mpu_reset_fifo+0x1d0>
            return -1;
        data = 0;
100086da:	466b      	mov	r3, sp
100086dc:	3307      	adds	r3, #7
100086de:	2200      	movs	r2, #0
100086e0:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
100086e2:	4a3e      	ldr	r2, [pc, #248]	; (100087dc <mpu_reset_fifo+0x1ec>)
100086e4:	6811      	ldr	r1, [r2, #0]
100086e6:	7949      	ldrb	r1, [r1, #5]
100086e8:	6852      	ldr	r2, [r2, #4]
100086ea:	7810      	ldrb	r0, [r2, #0]
100086ec:	2201      	movs	r2, #1
100086ee:	4c3c      	ldr	r4, [pc, #240]	; (100087e0 <mpu_reset_fifo+0x1f0>)
100086f0:	47a0      	blx	r4
100086f2:	1e43      	subs	r3, r0, #1
100086f4:	4198      	sbcs	r0, r3
100086f6:	4240      	negs	r0, r0
100086f8:	e06d      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
            return -1;
    } else {
        data = BIT_FIFO_RST;
100086fa:	466b      	mov	r3, sp
100086fc:	3307      	adds	r3, #7
100086fe:	2204      	movs	r2, #4
10008700:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008702:	4a36      	ldr	r2, [pc, #216]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008704:	6811      	ldr	r1, [r2, #0]
10008706:	7909      	ldrb	r1, [r1, #4]
10008708:	6852      	ldr	r2, [r2, #4]
1000870a:	7810      	ldrb	r0, [r2, #0]
1000870c:	2201      	movs	r2, #1
1000870e:	4c34      	ldr	r4, [pc, #208]	; (100087e0 <mpu_reset_fifo+0x1f0>)
10008710:	47a0      	blx	r4
10008712:	2800      	cmp	r0, #0
10008714:	d157      	bne.n	100087c6 <mpu_reset_fifo+0x1d6>
            return -1;
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
10008716:	4b31      	ldr	r3, [pc, #196]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008718:	7c9b      	ldrb	r3, [r3, #18]
1000871a:	2b00      	cmp	r3, #0
1000871c:	d103      	bne.n	10008726 <mpu_reset_fifo+0x136>
1000871e:	4b2f      	ldr	r3, [pc, #188]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008720:	7a9b      	ldrb	r3, [r3, #10]
10008722:	07db      	lsls	r3, r3, #31
10008724:	d403      	bmi.n	1000872e <mpu_reset_fifo+0x13e>
            data = BIT_FIFO_EN;
10008726:	2240      	movs	r2, #64	; 0x40
10008728:	466b      	mov	r3, sp
1000872a:	71da      	strb	r2, [r3, #7]
1000872c:	e002      	b.n	10008734 <mpu_reset_fifo+0x144>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
1000872e:	2260      	movs	r2, #96	; 0x60
10008730:	466b      	mov	r3, sp
10008732:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008734:	4b29      	ldr	r3, [pc, #164]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008736:	681a      	ldr	r2, [r3, #0]
10008738:	7911      	ldrb	r1, [r2, #4]
1000873a:	685b      	ldr	r3, [r3, #4]
1000873c:	7818      	ldrb	r0, [r3, #0]
1000873e:	466b      	mov	r3, sp
10008740:	3307      	adds	r3, #7
10008742:	2201      	movs	r2, #1
10008744:	4c26      	ldr	r4, [pc, #152]	; (100087e0 <mpu_reset_fifo+0x1f0>)
10008746:	47a0      	blx	r4
10008748:	2800      	cmp	r0, #0
1000874a:	d13f      	bne.n	100087cc <mpu_reset_fifo+0x1dc>
            return -1;
        delay_ms(50);
1000874c:	3032      	adds	r0, #50	; 0x32
1000874e:	4b25      	ldr	r3, [pc, #148]	; (100087e4 <mpu_reset_fifo+0x1f4>)
10008750:	4798      	blx	r3
        if (st.chip_cfg.int_enable)
10008752:	4b22      	ldr	r3, [pc, #136]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008754:	7c5b      	ldrb	r3, [r3, #17]
10008756:	2b00      	cmp	r3, #0
10008758:	d003      	beq.n	10008762 <mpu_reset_fifo+0x172>
            data = BIT_DATA_RDY_EN;
1000875a:	2201      	movs	r2, #1
1000875c:	466b      	mov	r3, sp
1000875e:	71da      	strb	r2, [r3, #7]
10008760:	e002      	b.n	10008768 <mpu_reset_fifo+0x178>
        else
            data = 0;
10008762:	2200      	movs	r2, #0
10008764:	466b      	mov	r3, sp
10008766:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
10008768:	4b1c      	ldr	r3, [pc, #112]	; (100087dc <mpu_reset_fifo+0x1ec>)
1000876a:	681a      	ldr	r2, [r3, #0]
1000876c:	7c51      	ldrb	r1, [r2, #17]
1000876e:	685b      	ldr	r3, [r3, #4]
10008770:	7818      	ldrb	r0, [r3, #0]
10008772:	466b      	mov	r3, sp
10008774:	3307      	adds	r3, #7
10008776:	2201      	movs	r2, #1
10008778:	4c19      	ldr	r4, [pc, #100]	; (100087e0 <mpu_reset_fifo+0x1f0>)
1000877a:	47a0      	blx	r4
1000877c:	2800      	cmp	r0, #0
1000877e:	d128      	bne.n	100087d2 <mpu_reset_fifo+0x1e2>
            return -1;
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
10008780:	4a16      	ldr	r2, [pc, #88]	; (100087dc <mpu_reset_fifo+0x1ec>)
10008782:	0013      	movs	r3, r2
10008784:	3310      	adds	r3, #16
10008786:	6811      	ldr	r1, [r2, #0]
10008788:	7949      	ldrb	r1, [r1, #5]
1000878a:	6852      	ldr	r2, [r2, #4]
1000878c:	7810      	ldrb	r0, [r2, #0]
1000878e:	2201      	movs	r2, #1
10008790:	4c13      	ldr	r4, [pc, #76]	; (100087e0 <mpu_reset_fifo+0x1f0>)
10008792:	47a0      	blx	r4
10008794:	1e43      	subs	r3, r0, #1
10008796:	4198      	sbcs	r0, r3
10008798:	4240      	negs	r0, r0
1000879a:	e01c      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
int mpu_reset_fifo(void)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
1000879c:	2001      	movs	r0, #1
1000879e:	4240      	negs	r0, r0
100087a0:	e019      	b.n	100087d6 <mpu_reset_fifo+0x1e6>

    data = 0;
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
        return -1;
100087a2:	2001      	movs	r0, #1
100087a4:	4240      	negs	r0, r0
100087a6:	e016      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
        return -1;
100087a8:	2001      	movs	r0, #1
100087aa:	4240      	negs	r0, r0
100087ac:	e013      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
        return -1;
100087ae:	2001      	movs	r0, #1
100087b0:	4240      	negs	r0, r0
100087b2:	e010      	b.n	100087d6 <mpu_reset_fifo+0x1e6>

    if (st.chip_cfg.dmp_on) {
        data = BIT_FIFO_RST | BIT_DMP_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100087b4:	2001      	movs	r0, #1
100087b6:	4240      	negs	r0, r0
100087b8:	e00d      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
        delay_ms(50);
        data = BIT_DMP_EN | BIT_FIFO_EN;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            data |= BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100087ba:	2001      	movs	r0, #1
100087bc:	4240      	negs	r0, r0
100087be:	e00a      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DMP_INT_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
100087c0:	2001      	movs	r0, #1
100087c2:	4240      	negs	r0, r0
100087c4:	e007      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
            return -1;
    } else {
        data = BIT_FIFO_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100087c6:	2001      	movs	r0, #1
100087c8:	4240      	negs	r0, r0
100087ca:	e004      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
            data = BIT_FIFO_EN;
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100087cc:	2001      	movs	r0, #1
100087ce:	4240      	negs	r0, r0
100087d0:	e001      	b.n	100087d6 <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DATA_RDY_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
100087d2:	2001      	movs	r0, #1
100087d4:	4240      	negs	r0, r0
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
            return -1;
    }
    return 0;
}
100087d6:	b002      	add	sp, #8
100087d8:	bd10      	pop	{r4, pc}
100087da:	46c0      	nop			; (mov r8, r8)
100087dc:	100170c8 	.word	0x100170c8
100087e0:	1000a871 	.word	0x1000a871
100087e4:	10008129 	.word	0x10008129

100087e8 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
100087e8:	b510      	push	{r4, lr}
100087ea:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
100087ec:	4b24      	ldr	r3, [pc, #144]	; (10008880 <mpu_set_gyro_fsr+0x98>)
100087ee:	7a9b      	ldrb	r3, [r3, #10]
100087f0:	2b00      	cmp	r3, #0
100087f2:	d03b      	beq.n	1000886c <mpu_set_gyro_fsr+0x84>
        return -1;

    switch (fsr) {
100087f4:	23fa      	movs	r3, #250	; 0xfa
100087f6:	005b      	lsls	r3, r3, #1
100087f8:	4298      	cmp	r0, r3
100087fa:	d010      	beq.n	1000881e <mpu_set_gyro_fsr+0x36>
100087fc:	d802      	bhi.n	10008804 <mpu_set_gyro_fsr+0x1c>
100087fe:	28fa      	cmp	r0, #250	; 0xfa
10008800:	d009      	beq.n	10008816 <mpu_set_gyro_fsr+0x2e>
10008802:	e036      	b.n	10008872 <mpu_set_gyro_fsr+0x8a>
10008804:	23fa      	movs	r3, #250	; 0xfa
10008806:	009b      	lsls	r3, r3, #2
10008808:	4298      	cmp	r0, r3
1000880a:	d00c      	beq.n	10008826 <mpu_set_gyro_fsr+0x3e>
1000880c:	23fa      	movs	r3, #250	; 0xfa
1000880e:	00db      	lsls	r3, r3, #3
10008810:	4298      	cmp	r0, r3
10008812:	d00c      	beq.n	1000882e <mpu_set_gyro_fsr+0x46>
10008814:	e02d      	b.n	10008872 <mpu_set_gyro_fsr+0x8a>
    case 250:
        data = INV_FSR_250DPS << 3;
10008816:	2200      	movs	r2, #0
10008818:	466b      	mov	r3, sp
1000881a:	71da      	strb	r2, [r3, #7]
        break;
1000881c:	e00a      	b.n	10008834 <mpu_set_gyro_fsr+0x4c>
    case 500:
        data = INV_FSR_500DPS << 3;
1000881e:	2208      	movs	r2, #8
10008820:	466b      	mov	r3, sp
10008822:	71da      	strb	r2, [r3, #7]
        break;
10008824:	e006      	b.n	10008834 <mpu_set_gyro_fsr+0x4c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
10008826:	2210      	movs	r2, #16
10008828:	466b      	mov	r3, sp
1000882a:	71da      	strb	r2, [r3, #7]
        break;
1000882c:	e002      	b.n	10008834 <mpu_set_gyro_fsr+0x4c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
1000882e:	2218      	movs	r2, #24
10008830:	466b      	mov	r3, sp
10008832:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008834:	466b      	mov	r3, sp
10008836:	3307      	adds	r3, #7
10008838:	781b      	ldrb	r3, [r3, #0]
1000883a:	4a11      	ldr	r2, [pc, #68]	; (10008880 <mpu_set_gyro_fsr+0x98>)
1000883c:	7a12      	ldrb	r2, [r2, #8]
1000883e:	08db      	lsrs	r3, r3, #3
        return 0;
10008840:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008842:	429a      	cmp	r2, r3
10008844:	d01a      	beq.n	1000887c <mpu_set_gyro_fsr+0x94>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
10008846:	4b0e      	ldr	r3, [pc, #56]	; (10008880 <mpu_set_gyro_fsr+0x98>)
10008848:	681a      	ldr	r2, [r3, #0]
1000884a:	7991      	ldrb	r1, [r2, #6]
1000884c:	685b      	ldr	r3, [r3, #4]
1000884e:	7818      	ldrb	r0, [r3, #0]
10008850:	466b      	mov	r3, sp
10008852:	3307      	adds	r3, #7
10008854:	2201      	movs	r2, #1
10008856:	4c0b      	ldr	r4, [pc, #44]	; (10008884 <mpu_set_gyro_fsr+0x9c>)
10008858:	47a0      	blx	r4
1000885a:	2800      	cmp	r0, #0
1000885c:	d10c      	bne.n	10008878 <mpu_set_gyro_fsr+0x90>
        return -1;
    st.chip_cfg.gyro_fsr = data >> 3;
1000885e:	466b      	mov	r3, sp
10008860:	3307      	adds	r3, #7
10008862:	781b      	ldrb	r3, [r3, #0]
10008864:	08db      	lsrs	r3, r3, #3
10008866:	4a06      	ldr	r2, [pc, #24]	; (10008880 <mpu_set_gyro_fsr+0x98>)
10008868:	7213      	strb	r3, [r2, #8]
    return 0;
1000886a:	e007      	b.n	1000887c <mpu_set_gyro_fsr+0x94>
int mpu_set_gyro_fsr(unsigned short fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
1000886c:	2001      	movs	r0, #1
1000886e:	4240      	negs	r0, r0
10008870:	e004      	b.n	1000887c <mpu_set_gyro_fsr+0x94>
        break;
    case 2000:
        data = INV_FSR_2000DPS << 3;
        break;
    default:
        return -1;
10008872:	2001      	movs	r0, #1
10008874:	4240      	negs	r0, r0
10008876:	e001      	b.n	1000887c <mpu_set_gyro_fsr+0x94>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
        return -1;
10008878:	2001      	movs	r0, #1
1000887a:	4240      	negs	r0, r0
    st.chip_cfg.gyro_fsr = data >> 3;
    return 0;
}
1000887c:	b002      	add	sp, #8
1000887e:	bd10      	pop	{r4, pc}
10008880:	100170c8 	.word	0x100170c8
10008884:	1000a871 	.word	0x1000a871

10008888 <mpu_get_accel_fsr>:
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
    switch (st.chip_cfg.accel_fsr) {
10008888:	4b11      	ldr	r3, [pc, #68]	; (100088d0 <mpu_get_accel_fsr+0x48>)
1000888a:	7a5b      	ldrb	r3, [r3, #9]
1000888c:	2b01      	cmp	r3, #1
1000888e:	d009      	beq.n	100088a4 <mpu_get_accel_fsr+0x1c>
10008890:	2b00      	cmp	r3, #0
10008892:	d004      	beq.n	1000889e <mpu_get_accel_fsr+0x16>
10008894:	2b02      	cmp	r3, #2
10008896:	d008      	beq.n	100088aa <mpu_get_accel_fsr+0x22>
10008898:	2b03      	cmp	r3, #3
1000889a:	d009      	beq.n	100088b0 <mpu_get_accel_fsr+0x28>
1000889c:	e014      	b.n	100088c8 <mpu_get_accel_fsr+0x40>
    case INV_FSR_2G:
        fsr[0] = 2;
1000889e:	2302      	movs	r3, #2
100088a0:	7003      	strb	r3, [r0, #0]
        break;
100088a2:	e007      	b.n	100088b4 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_4G:
        fsr[0] = 4;
100088a4:	2304      	movs	r3, #4
100088a6:	7003      	strb	r3, [r0, #0]
        break;
100088a8:	e004      	b.n	100088b4 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_8G:
        fsr[0] = 8;
100088aa:	2308      	movs	r3, #8
100088ac:	7003      	strb	r3, [r0, #0]
        break;
100088ae:	e001      	b.n	100088b4 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_16G:
        fsr[0] = 16;
100088b0:	2310      	movs	r3, #16
100088b2:	7003      	strb	r3, [r0, #0]
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
100088b4:	4b06      	ldr	r3, [pc, #24]	; (100088d0 <mpu_get_accel_fsr+0x48>)
100088b6:	7cda      	ldrb	r2, [r3, #19]
        fsr[0] <<= 1;
    return 0;
100088b8:	2300      	movs	r3, #0
        fsr[0] = 16;
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
100088ba:	2a00      	cmp	r2, #0
100088bc:	d006      	beq.n	100088cc <mpu_get_accel_fsr+0x44>
        fsr[0] <<= 1;
100088be:	7803      	ldrb	r3, [r0, #0]
100088c0:	005b      	lsls	r3, r3, #1
100088c2:	7003      	strb	r3, [r0, #0]
    return 0;
100088c4:	2300      	movs	r3, #0
100088c6:	e001      	b.n	100088cc <mpu_get_accel_fsr+0x44>
        break;
    case INV_FSR_16G:
        fsr[0] = 16;
        break;
    default:
        return -1;
100088c8:	2301      	movs	r3, #1
100088ca:	425b      	negs	r3, r3
    }
    if (st.chip_cfg.accel_half)
        fsr[0] <<= 1;
    return 0;
}
100088cc:	0018      	movs	r0, r3
100088ce:	4770      	bx	lr
100088d0:	100170c8 	.word	0x100170c8

100088d4 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
100088d4:	b510      	push	{r4, lr}
100088d6:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
100088d8:	4b21      	ldr	r3, [pc, #132]	; (10008960 <mpu_set_accel_fsr+0x8c>)
100088da:	7a9b      	ldrb	r3, [r3, #10]
100088dc:	2b00      	cmp	r3, #0
100088de:	d035      	beq.n	1000894c <mpu_set_accel_fsr+0x78>
        return -1;

    switch (fsr) {
100088e0:	2804      	cmp	r0, #4
100088e2:	d00c      	beq.n	100088fe <mpu_set_accel_fsr+0x2a>
100088e4:	d802      	bhi.n	100088ec <mpu_set_accel_fsr+0x18>
100088e6:	2802      	cmp	r0, #2
100088e8:	d005      	beq.n	100088f6 <mpu_set_accel_fsr+0x22>
100088ea:	e032      	b.n	10008952 <mpu_set_accel_fsr+0x7e>
100088ec:	2808      	cmp	r0, #8
100088ee:	d00a      	beq.n	10008906 <mpu_set_accel_fsr+0x32>
100088f0:	2810      	cmp	r0, #16
100088f2:	d00c      	beq.n	1000890e <mpu_set_accel_fsr+0x3a>
100088f4:	e02d      	b.n	10008952 <mpu_set_accel_fsr+0x7e>
    case 2:
        data = INV_FSR_2G << 3;
100088f6:	2200      	movs	r2, #0
100088f8:	466b      	mov	r3, sp
100088fa:	71da      	strb	r2, [r3, #7]
        break;
100088fc:	e00a      	b.n	10008914 <mpu_set_accel_fsr+0x40>
    case 4:
        data = INV_FSR_4G << 3;
100088fe:	2208      	movs	r2, #8
10008900:	466b      	mov	r3, sp
10008902:	71da      	strb	r2, [r3, #7]
        break;
10008904:	e006      	b.n	10008914 <mpu_set_accel_fsr+0x40>
    case 8:
        data = INV_FSR_8G << 3;
10008906:	2210      	movs	r2, #16
10008908:	466b      	mov	r3, sp
1000890a:	71da      	strb	r2, [r3, #7]
        break;
1000890c:	e002      	b.n	10008914 <mpu_set_accel_fsr+0x40>
    case 16:
        data = INV_FSR_16G << 3;
1000890e:	2218      	movs	r2, #24
10008910:	466b      	mov	r3, sp
10008912:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008914:	466b      	mov	r3, sp
10008916:	3307      	adds	r3, #7
10008918:	781b      	ldrb	r3, [r3, #0]
1000891a:	4a11      	ldr	r2, [pc, #68]	; (10008960 <mpu_set_accel_fsr+0x8c>)
1000891c:	7a52      	ldrb	r2, [r2, #9]
1000891e:	08db      	lsrs	r3, r3, #3
        return 0;
10008920:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008922:	429a      	cmp	r2, r3
10008924:	d01a      	beq.n	1000895c <mpu_set_accel_fsr+0x88>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
10008926:	4b0e      	ldr	r3, [pc, #56]	; (10008960 <mpu_set_accel_fsr+0x8c>)
10008928:	681a      	ldr	r2, [r3, #0]
1000892a:	79d1      	ldrb	r1, [r2, #7]
1000892c:	685b      	ldr	r3, [r3, #4]
1000892e:	7818      	ldrb	r0, [r3, #0]
10008930:	466b      	mov	r3, sp
10008932:	3307      	adds	r3, #7
10008934:	2201      	movs	r2, #1
10008936:	4c0b      	ldr	r4, [pc, #44]	; (10008964 <mpu_set_accel_fsr+0x90>)
10008938:	47a0      	blx	r4
1000893a:	2800      	cmp	r0, #0
1000893c:	d10c      	bne.n	10008958 <mpu_set_accel_fsr+0x84>
        return -1;
    st.chip_cfg.accel_fsr = data >> 3;
1000893e:	466b      	mov	r3, sp
10008940:	3307      	adds	r3, #7
10008942:	781b      	ldrb	r3, [r3, #0]
10008944:	08db      	lsrs	r3, r3, #3
10008946:	4a06      	ldr	r2, [pc, #24]	; (10008960 <mpu_set_accel_fsr+0x8c>)
10008948:	7253      	strb	r3, [r2, #9]
    return 0;
1000894a:	e007      	b.n	1000895c <mpu_set_accel_fsr+0x88>
int mpu_set_accel_fsr(unsigned char fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
1000894c:	2001      	movs	r0, #1
1000894e:	4240      	negs	r0, r0
10008950:	e004      	b.n	1000895c <mpu_set_accel_fsr+0x88>
        break;
    case 16:
        data = INV_FSR_16G << 3;
        break;
    default:
        return -1;
10008952:	2001      	movs	r0, #1
10008954:	4240      	negs	r0, r0
10008956:	e001      	b.n	1000895c <mpu_set_accel_fsr+0x88>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
        return -1;
10008958:	2001      	movs	r0, #1
1000895a:	4240      	negs	r0, r0
    st.chip_cfg.accel_fsr = data >> 3;
    return 0;
}
1000895c:	b002      	add	sp, #8
1000895e:	bd10      	pop	{r4, pc}
10008960:	100170c8 	.word	0x100170c8
10008964:	1000a871 	.word	0x1000a871

10008968 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
10008968:	b510      	push	{r4, lr}
1000896a:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
1000896c:	4b2b      	ldr	r3, [pc, #172]	; (10008a1c <mpu_set_lpf+0xb4>)
1000896e:	7a9b      	ldrb	r3, [r3, #10]
10008970:	2b00      	cmp	r3, #0
10008972:	d049      	beq.n	10008a08 <mpu_set_lpf+0xa0>
        return -1;

    if (lpf >= 188)
10008974:	28bb      	cmp	r0, #187	; 0xbb
10008976:	d903      	bls.n	10008980 <mpu_set_lpf+0x18>
        data = INV_FILTER_188HZ;
10008978:	2201      	movs	r2, #1
1000897a:	466b      	mov	r3, sp
1000897c:	71da      	strb	r2, [r3, #7]
1000897e:	e01a      	b.n	100089b6 <mpu_set_lpf+0x4e>
    else if (lpf >= 98)
10008980:	2861      	cmp	r0, #97	; 0x61
10008982:	d903      	bls.n	1000898c <mpu_set_lpf+0x24>
        data = INV_FILTER_98HZ;
10008984:	2202      	movs	r2, #2
10008986:	466b      	mov	r3, sp
10008988:	71da      	strb	r2, [r3, #7]
1000898a:	e014      	b.n	100089b6 <mpu_set_lpf+0x4e>
    else if (lpf >= 42)
1000898c:	2829      	cmp	r0, #41	; 0x29
1000898e:	d903      	bls.n	10008998 <mpu_set_lpf+0x30>
        data = INV_FILTER_42HZ;
10008990:	2203      	movs	r2, #3
10008992:	466b      	mov	r3, sp
10008994:	71da      	strb	r2, [r3, #7]
10008996:	e00e      	b.n	100089b6 <mpu_set_lpf+0x4e>
    else if (lpf >= 20)
10008998:	2813      	cmp	r0, #19
1000899a:	d903      	bls.n	100089a4 <mpu_set_lpf+0x3c>
        data = INV_FILTER_20HZ;
1000899c:	2204      	movs	r2, #4
1000899e:	466b      	mov	r3, sp
100089a0:	71da      	strb	r2, [r3, #7]
100089a2:	e008      	b.n	100089b6 <mpu_set_lpf+0x4e>
    else if (lpf >= 10)
100089a4:	2809      	cmp	r0, #9
100089a6:	d903      	bls.n	100089b0 <mpu_set_lpf+0x48>
        data = INV_FILTER_10HZ;
100089a8:	2205      	movs	r2, #5
100089aa:	466b      	mov	r3, sp
100089ac:	71da      	strb	r2, [r3, #7]
100089ae:	e002      	b.n	100089b6 <mpu_set_lpf+0x4e>
    else
        data = INV_FILTER_5HZ;
100089b0:	2206      	movs	r2, #6
100089b2:	466b      	mov	r3, sp
100089b4:	71da      	strb	r2, [r3, #7]

    if (st.chip_cfg.lpf == data)
100089b6:	4b19      	ldr	r3, [pc, #100]	; (10008a1c <mpu_set_lpf+0xb4>)
100089b8:	7ada      	ldrb	r2, [r3, #11]
100089ba:	466b      	mov	r3, sp
100089bc:	3307      	adds	r3, #7
100089be:	781b      	ldrb	r3, [r3, #0]
        return 0;
100089c0:	2000      	movs	r0, #0
    else if (lpf >= 10)
        data = INV_FILTER_10HZ;
    else
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
100089c2:	429a      	cmp	r2, r3
100089c4:	d028      	beq.n	10008a18 <mpu_set_lpf+0xb0>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
100089c6:	4b15      	ldr	r3, [pc, #84]	; (10008a1c <mpu_set_lpf+0xb4>)
100089c8:	681a      	ldr	r2, [r3, #0]
100089ca:	7891      	ldrb	r1, [r2, #2]
100089cc:	685b      	ldr	r3, [r3, #4]
100089ce:	7818      	ldrb	r0, [r3, #0]
100089d0:	466b      	mov	r3, sp
100089d2:	3307      	adds	r3, #7
100089d4:	2201      	movs	r2, #1
100089d6:	4c12      	ldr	r4, [pc, #72]	; (10008a20 <mpu_set_lpf+0xb8>)
100089d8:	47a0      	blx	r4
100089da:	2800      	cmp	r0, #0
100089dc:	d117      	bne.n	10008a0e <mpu_set_lpf+0xa6>
        return -1;
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;
100089de:	466b      	mov	r3, sp
100089e0:	3307      	adds	r3, #7
100089e2:	7819      	ldrb	r1, [r3, #0]
100089e4:	2240      	movs	r2, #64	; 0x40
100089e6:	430a      	orrs	r2, r1
100089e8:	701a      	strb	r2, [r3, #0]

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
100089ea:	4a0c      	ldr	r2, [pc, #48]	; (10008a1c <mpu_set_lpf+0xb4>)
100089ec:	6811      	ldr	r1, [r2, #0]
100089ee:	7a09      	ldrb	r1, [r1, #8]
100089f0:	6852      	ldr	r2, [r2, #4]
100089f2:	7810      	ldrb	r0, [r2, #0]
100089f4:	2201      	movs	r2, #1
100089f6:	4c0a      	ldr	r4, [pc, #40]	; (10008a20 <mpu_set_lpf+0xb8>)
100089f8:	47a0      	blx	r4
100089fa:	2800      	cmp	r0, #0
100089fc:	d10a      	bne.n	10008a14 <mpu_set_lpf+0xac>
            return -1;
#endif
    st.chip_cfg.lpf = data;
100089fe:	466b      	mov	r3, sp
10008a00:	79da      	ldrb	r2, [r3, #7]
10008a02:	4b06      	ldr	r3, [pc, #24]	; (10008a1c <mpu_set_lpf+0xb4>)
10008a04:	72da      	strb	r2, [r3, #11]
    return 0;
10008a06:	e007      	b.n	10008a18 <mpu_set_lpf+0xb0>
int mpu_set_lpf(unsigned short lpf)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008a08:	2001      	movs	r0, #1
10008a0a:	4240      	negs	r0, r0
10008a0c:	e004      	b.n	10008a18 <mpu_set_lpf+0xb0>
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
        return -1;
10008a0e:	2001      	movs	r0, #1
10008a10:	4240      	negs	r0, r0
10008a12:	e001      	b.n	10008a18 <mpu_set_lpf+0xb0>
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
            return -1;
10008a14:	2001      	movs	r0, #1
10008a16:	4240      	negs	r0, r0
#endif
    st.chip_cfg.lpf = data;
    return 0;
}
10008a18:	b002      	add	sp, #8
10008a1a:	bd10      	pop	{r4, pc}
10008a1c:	100170c8 	.word	0x100170c8
10008a20:	1000a871 	.word	0x1000a871

10008a24 <mpu_get_sample_rate>:
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
10008a24:	2324      	movs	r3, #36	; 0x24
10008a26:	4a05      	ldr	r2, [pc, #20]	; (10008a3c <mpu_get_sample_rate+0x18>)
10008a28:	5cd3      	ldrb	r3, [r2, r3]
10008a2a:	2b00      	cmp	r3, #0
10008a2c:	d103      	bne.n	10008a36 <mpu_get_sample_rate+0x12>
        return -1;
    else
        rate[0] = st.chip_cfg.sample_rate;
10008a2e:	89d3      	ldrh	r3, [r2, #14]
10008a30:	8003      	strh	r3, [r0, #0]
    return 0;
10008a32:	2000      	movs	r0, #0
10008a34:	e001      	b.n	10008a3a <mpu_get_sample_rate+0x16>
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
        return -1;
10008a36:	2001      	movs	r0, #1
10008a38:	4240      	negs	r0, r0
    else
        rate[0] = st.chip_cfg.sample_rate;
    return 0;
}
10008a3a:	4770      	bx	lr
10008a3c:	100170c8 	.word	0x100170c8

10008a40 <mpu_set_compass_sample_rate>:
 *  mpu_get_compass_sample_rate to check the actual setting.
 *  @param[in]  rate    Desired compass sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_compass_sample_rate(unsigned short rate)
{
10008a40:	b530      	push	{r4, r5, lr}
10008a42:	b083      	sub	sp, #12
10008a44:	1e01      	subs	r1, r0, #0
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
10008a46:	d020      	beq.n	10008a8a <mpu_set_compass_sample_rate+0x4a>
10008a48:	4b17      	ldr	r3, [pc, #92]	; (10008aa8 <mpu_set_compass_sample_rate+0x68>)
10008a4a:	89d8      	ldrh	r0, [r3, #14]
10008a4c:	4281      	cmp	r1, r0
10008a4e:	d81f      	bhi.n	10008a90 <mpu_set_compass_sample_rate+0x50>
10008a50:	2964      	cmp	r1, #100	; 0x64
10008a52:	d820      	bhi.n	10008a96 <mpu_set_compass_sample_rate+0x56>
        return -1;

    div = st.chip_cfg.sample_rate / rate - 1;
10008a54:	466b      	mov	r3, sp
10008a56:	1ddc      	adds	r4, r3, #7
10008a58:	4b14      	ldr	r3, [pc, #80]	; (10008aac <mpu_set_compass_sample_rate+0x6c>)
10008a5a:	4798      	blx	r3
10008a5c:	3801      	subs	r0, #1
10008a5e:	7020      	strb	r0, [r4, #0]
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
10008a60:	4b11      	ldr	r3, [pc, #68]	; (10008aa8 <mpu_set_compass_sample_rate+0x68>)
10008a62:	2224      	movs	r2, #36	; 0x24
10008a64:	6819      	ldr	r1, [r3, #0]
10008a66:	5c89      	ldrb	r1, [r1, r2]
10008a68:	685b      	ldr	r3, [r3, #4]
10008a6a:	7818      	ldrb	r0, [r3, #0]
10008a6c:	0023      	movs	r3, r4
10008a6e:	3a23      	subs	r2, #35	; 0x23
10008a70:	4c0f      	ldr	r4, [pc, #60]	; (10008ab0 <mpu_set_compass_sample_rate+0x70>)
10008a72:	47a0      	blx	r4
10008a74:	1e04      	subs	r4, r0, #0
10008a76:	d111      	bne.n	10008a9c <mpu_set_compass_sample_rate+0x5c>
        return -1;
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
10008a78:	4d0b      	ldr	r5, [pc, #44]	; (10008aa8 <mpu_set_compass_sample_rate+0x68>)
10008a7a:	89e8      	ldrh	r0, [r5, #14]
10008a7c:	466b      	mov	r3, sp
10008a7e:	79d9      	ldrb	r1, [r3, #7]
10008a80:	3101      	adds	r1, #1
10008a82:	4b0c      	ldr	r3, [pc, #48]	; (10008ab4 <mpu_set_compass_sample_rate+0x74>)
10008a84:	4798      	blx	r3
10008a86:	8528      	strh	r0, [r5, #40]	; 0x28
    return 0;
10008a88:	e00a      	b.n	10008aa0 <mpu_set_compass_sample_rate+0x60>
int mpu_set_compass_sample_rate(unsigned short rate)
{
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
        return -1;
10008a8a:	2401      	movs	r4, #1
10008a8c:	4264      	negs	r4, r4
10008a8e:	e007      	b.n	10008aa0 <mpu_set_compass_sample_rate+0x60>
10008a90:	2401      	movs	r4, #1
10008a92:	4264      	negs	r4, r4
10008a94:	e004      	b.n	10008aa0 <mpu_set_compass_sample_rate+0x60>
10008a96:	2401      	movs	r4, #1
10008a98:	4264      	negs	r4, r4
10008a9a:	e001      	b.n	10008aa0 <mpu_set_compass_sample_rate+0x60>

    div = st.chip_cfg.sample_rate / rate - 1;
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
        return -1;
10008a9c:	2401      	movs	r4, #1
10008a9e:	4264      	negs	r4, r4
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
    return 0;
#else
    return -1;
#endif
}
10008aa0:	0020      	movs	r0, r4
10008aa2:	b003      	add	sp, #12
10008aa4:	bd30      	pop	{r4, r5, pc}
10008aa6:	46c0      	nop			; (mov r8, r8)
10008aa8:	100170c8 	.word	0x100170c8
10008aac:	100128c5 	.word	0x100128c5
10008ab0:	1000a871 	.word	0x1000a871
10008ab4:	100129d9 	.word	0x100129d9

10008ab8 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
10008ab8:	b570      	push	{r4, r5, r6, lr}
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
10008aba:	2324      	movs	r3, #36	; 0x24
10008abc:	4a16      	ldr	r2, [pc, #88]	; (10008b18 <mpu_configure_fifo+0x60>)
10008abe:	5cd3      	ldrb	r3, [r2, r3]
        return 0;
10008ac0:	2400      	movs	r4, #0
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
10008ac2:	2b00      	cmp	r3, #0
10008ac4:	d126      	bne.n	10008b14 <mpu_configure_fifo+0x5c>
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
10008ac6:	7a94      	ldrb	r4, [r2, #10]
10008ac8:	2c00      	cmp	r4, #0
10008aca:	d015      	beq.n	10008af8 <mpu_configure_fifo+0x40>
{
    unsigned char prev;
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
10008acc:	2301      	movs	r3, #1
10008ace:	4398      	bics	r0, r3
    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
        prev = st.chip_cfg.fifo_enable;
10008ad0:	7c15      	ldrb	r5, [r2, #16]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
10008ad2:	4004      	ands	r4, r0
10008ad4:	7414      	strb	r4, [r2, #16]
        if (st.chip_cfg.fifo_enable != sensors)
10008ad6:	1b04      	subs	r4, r0, r4
10008ad8:	1e63      	subs	r3, r4, #1
10008ada:	419c      	sbcs	r4, r3
10008adc:	4264      	negs	r4, r4
             * asleep.
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
10008ade:	2800      	cmp	r0, #0
10008ae0:	d10d      	bne.n	10008afe <mpu_configure_fifo+0x46>
10008ae2:	7d13      	ldrb	r3, [r2, #20]
10008ae4:	2b00      	cmp	r3, #0
10008ae6:	d112      	bne.n	10008b0e <mpu_configure_fifo+0x56>
            set_int_enable(1);
        else
            set_int_enable(0);
10008ae8:	4b0c      	ldr	r3, [pc, #48]	; (10008b1c <mpu_configure_fifo+0x64>)
10008aea:	4798      	blx	r3
10008aec:	e012      	b.n	10008b14 <mpu_configure_fifo+0x5c>
        if (sensors) {
            if (mpu_reset_fifo()) {
                st.chip_cfg.fifo_enable = prev;
10008aee:	4b0a      	ldr	r3, [pc, #40]	; (10008b18 <mpu_configure_fifo+0x60>)
10008af0:	741d      	strb	r5, [r3, #16]
                return -1;
10008af2:	2401      	movs	r4, #1
10008af4:	4264      	negs	r4, r4
10008af6:	e00d      	b.n	10008b14 <mpu_configure_fifo+0x5c>

    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
10008af8:	2401      	movs	r4, #1
10008afa:	4264      	negs	r4, r4
10008afc:	e00a      	b.n	10008b14 <mpu_configure_fifo+0x5c>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
10008afe:	2001      	movs	r0, #1
10008b00:	4b06      	ldr	r3, [pc, #24]	; (10008b1c <mpu_configure_fifo+0x64>)
10008b02:	4798      	blx	r3
        else
            set_int_enable(0);
        if (sensors) {
            if (mpu_reset_fifo()) {
10008b04:	4b06      	ldr	r3, [pc, #24]	; (10008b20 <mpu_configure_fifo+0x68>)
10008b06:	4798      	blx	r3
10008b08:	2800      	cmp	r0, #0
10008b0a:	d003      	beq.n	10008b14 <mpu_configure_fifo+0x5c>
10008b0c:	e7ef      	b.n	10008aee <mpu_configure_fifo+0x36>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
10008b0e:	2001      	movs	r0, #1
10008b10:	4b02      	ldr	r3, [pc, #8]	; (10008b1c <mpu_configure_fifo+0x64>)
10008b12:	4798      	blx	r3
            }
        }
    }

    return result;
}
10008b14:	0020      	movs	r0, r4
10008b16:	bd70      	pop	{r4, r5, r6, pc}
10008b18:	100170c8 	.word	0x100170c8
10008b1c:	10008495 	.word	0x10008495
10008b20:	100085f1 	.word	0x100085f1

10008b24 <mpu_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int mpu_read_fifo(short *gyro, short *accel, unsigned long *timestamp,
        unsigned char *sensors, unsigned char *more)
{
10008b24:	b5f0      	push	{r4, r5, r6, r7, lr}
10008b26:	464f      	mov	r7, r9
10008b28:	b480      	push	{r7}
10008b2a:	b088      	sub	sp, #32
10008b2c:	9001      	str	r0, [sp, #4]
10008b2e:	9103      	str	r1, [sp, #12]
10008b30:	9202      	str	r2, [sp, #8]
10008b32:	001e      	movs	r6, r3
    /* Assumes maximum packet size is gyro (6) + accel (6). */
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_size = 0;
    unsigned short fifo_count, index = 0;

    if (st.chip_cfg.dmp_on)
10008b34:	2324      	movs	r3, #36	; 0x24
10008b36:	4a69      	ldr	r2, [pc, #420]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008b38:	5cd3      	ldrb	r3, [r2, r3]
10008b3a:	2b00      	cmp	r3, #0
10008b3c:	d000      	beq.n	10008b40 <mpu_read_fifo+0x1c>
10008b3e:	e0b6      	b.n	10008cae <mpu_read_fifo+0x18a>
        return -1;

    sensors[0] = 0;
10008b40:	7033      	strb	r3, [r6, #0]
    if (!st.chip_cfg.sensors)
10008b42:	7a93      	ldrb	r3, [r2, #10]
10008b44:	2b00      	cmp	r3, #0
10008b46:	d100      	bne.n	10008b4a <mpu_read_fifo+0x26>
10008b48:	e0b4      	b.n	10008cb4 <mpu_read_fifo+0x190>
        return -1;
    if (!st.chip_cfg.fifo_enable)
10008b4a:	7c13      	ldrb	r3, [r2, #16]
10008b4c:	2b00      	cmp	r3, #0
10008b4e:	d100      	bne.n	10008b52 <mpu_read_fifo+0x2e>
10008b50:	e0b3      	b.n	10008cba <mpu_read_fifo+0x196>
        return -1;

    if (st.chip_cfg.fifo_enable & INV_X_GYRO)
10008b52:	065a      	lsls	r2, r3, #25
        packet_size += 2;
10008b54:	0fd2      	lsrs	r2, r2, #31
10008b56:	0055      	lsls	r5, r2, #1
    if (st.chip_cfg.fifo_enable & INV_Y_GYRO)
10008b58:	069a      	lsls	r2, r3, #26
10008b5a:	d501      	bpl.n	10008b60 <mpu_read_fifo+0x3c>
        packet_size += 2;
10008b5c:	1caa      	adds	r2, r5, #2
10008b5e:	b2d5      	uxtb	r5, r2
    if (st.chip_cfg.fifo_enable & INV_Z_GYRO)
10008b60:	06da      	lsls	r2, r3, #27
10008b62:	d501      	bpl.n	10008b68 <mpu_read_fifo+0x44>
        packet_size += 2;
10008b64:	1caa      	adds	r2, r5, #2
10008b66:	b2d5      	uxtb	r5, r2
    if (st.chip_cfg.fifo_enable & INV_XYZ_ACCEL)
10008b68:	071b      	lsls	r3, r3, #28
10008b6a:	d501      	bpl.n	10008b70 <mpu_read_fifo+0x4c>
        packet_size += 6;
10008b6c:	1dab      	adds	r3, r5, #6
10008b6e:	b2dd      	uxtb	r5, r3

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
10008b70:	4b5a      	ldr	r3, [pc, #360]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008b72:	681a      	ldr	r2, [r3, #0]
10008b74:	7b11      	ldrb	r1, [r2, #12]
10008b76:	685b      	ldr	r3, [r3, #4]
10008b78:	7818      	ldrb	r0, [r3, #0]
10008b7a:	ab05      	add	r3, sp, #20
10008b7c:	2202      	movs	r2, #2
10008b7e:	4c58      	ldr	r4, [pc, #352]	; (10008ce0 <mpu_read_fifo+0x1bc>)
10008b80:	47a0      	blx	r4
10008b82:	1e04      	subs	r4, r0, #0
10008b84:	d000      	beq.n	10008b88 <mpu_read_fifo+0x64>
10008b86:	e09b      	b.n	10008cc0 <mpu_read_fifo+0x19c>
        return -1;
    fifo_count = (data[0] << 8) | data[1];
10008b88:	aa05      	add	r2, sp, #20
10008b8a:	7813      	ldrb	r3, [r2, #0]
10008b8c:	021b      	lsls	r3, r3, #8
10008b8e:	7852      	ldrb	r2, [r2, #1]
10008b90:	431a      	orrs	r2, r3
10008b92:	4691      	mov	r9, r2
    if (fifo_count < packet_size)
10008b94:	b2af      	uxth	r7, r5
10008b96:	42ba      	cmp	r2, r7
10008b98:	d200      	bcs.n	10008b9c <mpu_read_fifo+0x78>
10008b9a:	e099      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
        return 0;
//    log_i("FIFO count: %hd\n", fifo_count);
    if (fifo_count > (st.hw->max_fifo >> 1)) {
10008b9c:	4b4f      	ldr	r3, [pc, #316]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008b9e:	685a      	ldr	r2, [r3, #4]
10008ba0:	8853      	ldrh	r3, [r2, #2]
10008ba2:	085b      	lsrs	r3, r3, #1
10008ba4:	4599      	cmp	r9, r3
10008ba6:	d913      	bls.n	10008bd0 <mpu_read_fifo+0xac>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, data))
10008ba8:	4b4c      	ldr	r3, [pc, #304]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008baa:	681b      	ldr	r3, [r3, #0]
10008bac:	7cd9      	ldrb	r1, [r3, #19]
10008bae:	7810      	ldrb	r0, [r2, #0]
10008bb0:	ab05      	add	r3, sp, #20
10008bb2:	2201      	movs	r2, #1
10008bb4:	4c4a      	ldr	r4, [pc, #296]	; (10008ce0 <mpu_read_fifo+0x1bc>)
10008bb6:	47a0      	blx	r4
10008bb8:	2800      	cmp	r0, #0
10008bba:	d000      	beq.n	10008bbe <mpu_read_fifo+0x9a>
10008bbc:	e083      	b.n	10008cc6 <mpu_read_fifo+0x1a2>
            return -1;
        if (data[0] & BIT_FIFO_OVERFLOW) {
10008bbe:	ab05      	add	r3, sp, #20
10008bc0:	781b      	ldrb	r3, [r3, #0]
10008bc2:	06db      	lsls	r3, r3, #27
10008bc4:	d504      	bpl.n	10008bd0 <mpu_read_fifo+0xac>
            mpu_reset_fifo();
10008bc6:	4b47      	ldr	r3, [pc, #284]	; (10008ce4 <mpu_read_fifo+0x1c0>)
10008bc8:	4798      	blx	r3
            return -2;
10008bca:	2402      	movs	r4, #2
10008bcc:	4264      	negs	r4, r4
10008bce:	e07f      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
        }
    }
    get_ms((unsigned long*)timestamp);
10008bd0:	9802      	ldr	r0, [sp, #8]
10008bd2:	4b45      	ldr	r3, [pc, #276]	; (10008ce8 <mpu_read_fifo+0x1c4>)
10008bd4:	4798      	blx	r3

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))
10008bd6:	4b41      	ldr	r3, [pc, #260]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008bd8:	681a      	ldr	r2, [r3, #0]
10008bda:	7b51      	ldrb	r1, [r2, #13]
10008bdc:	685b      	ldr	r3, [r3, #4]
10008bde:	7818      	ldrb	r0, [r3, #0]
10008be0:	ab05      	add	r3, sp, #20
10008be2:	002a      	movs	r2, r5
10008be4:	4c3e      	ldr	r4, [pc, #248]	; (10008ce0 <mpu_read_fifo+0x1bc>)
10008be6:	47a0      	blx	r4
10008be8:	1e04      	subs	r4, r0, #0
10008bea:	d16f      	bne.n	10008ccc <mpu_read_fifo+0x1a8>
        return -1;
    more[0] = fifo_count / packet_size - 1;
10008bec:	0029      	movs	r1, r5
10008bee:	4648      	mov	r0, r9
10008bf0:	4b3e      	ldr	r3, [pc, #248]	; (10008cec <mpu_read_fifo+0x1c8>)
10008bf2:	4798      	blx	r3
10008bf4:	3801      	subs	r0, #1
10008bf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
10008bf8:	7018      	strb	r0, [r3, #0]
    sensors[0] = 0;
10008bfa:	2300      	movs	r3, #0
10008bfc:	7033      	strb	r3, [r6, #0]

    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_XYZ_ACCEL) {
10008bfe:	2d00      	cmp	r5, #0
10008c00:	d01a      	beq.n	10008c38 <mpu_read_fifo+0x114>
10008c02:	4b36      	ldr	r3, [pc, #216]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008c04:	7c1a      	ldrb	r2, [r3, #16]
        unsigned char *sensors, unsigned char *more)
{
    /* Assumes maximum packet size is gyro (6) + accel (6). */
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_size = 0;
    unsigned short fifo_count, index = 0;
10008c06:	2300      	movs	r3, #0
    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))
        return -1;
    more[0] = fifo_count / packet_size - 1;
    sensors[0] = 0;

    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_XYZ_ACCEL) {
10008c08:	0712      	lsls	r2, r2, #28
10008c0a:	d515      	bpl.n	10008c38 <mpu_read_fifo+0x114>
        accel[0] = (data[index+0] << 8) | data[index+1];
10008c0c:	ab05      	add	r3, sp, #20
10008c0e:	781a      	ldrb	r2, [r3, #0]
10008c10:	0212      	lsls	r2, r2, #8
10008c12:	7859      	ldrb	r1, [r3, #1]
10008c14:	430a      	orrs	r2, r1
10008c16:	9803      	ldr	r0, [sp, #12]
10008c18:	8002      	strh	r2, [r0, #0]
        accel[1] = (data[index+2] << 8) | data[index+3];
10008c1a:	789a      	ldrb	r2, [r3, #2]
10008c1c:	0212      	lsls	r2, r2, #8
10008c1e:	78d9      	ldrb	r1, [r3, #3]
10008c20:	430a      	orrs	r2, r1
10008c22:	8042      	strh	r2, [r0, #2]
        accel[2] = (data[index+4] << 8) | data[index+5];
10008c24:	791a      	ldrb	r2, [r3, #4]
10008c26:	0212      	lsls	r2, r2, #8
10008c28:	795b      	ldrb	r3, [r3, #5]
10008c2a:	4313      	orrs	r3, r2
10008c2c:	8083      	strh	r3, [r0, #4]
        sensors[0] |= INV_XYZ_ACCEL;
10008c2e:	7832      	ldrb	r2, [r6, #0]
10008c30:	2308      	movs	r3, #8
10008c32:	4313      	orrs	r3, r2
10008c34:	7033      	strb	r3, [r6, #0]
        index += 6;
10008c36:	2306      	movs	r3, #6
    }
    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_X_GYRO) {
10008c38:	42bb      	cmp	r3, r7
10008c3a:	d049      	beq.n	10008cd0 <mpu_read_fifo+0x1ac>
10008c3c:	4a27      	ldr	r2, [pc, #156]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008c3e:	7c12      	ldrb	r2, [r2, #16]
10008c40:	0652      	lsls	r2, r2, #25
10008c42:	d50f      	bpl.n	10008c64 <mpu_read_fifo+0x140>
        gyro[0] = (data[index+0] << 8) | data[index+1];
10008c44:	a905      	add	r1, sp, #20
10008c46:	5cca      	ldrb	r2, [r1, r3]
10008c48:	0212      	lsls	r2, r2, #8
10008c4a:	18c9      	adds	r1, r1, r3
10008c4c:	7849      	ldrb	r1, [r1, #1]
10008c4e:	430a      	orrs	r2, r1
10008c50:	9901      	ldr	r1, [sp, #4]
10008c52:	800a      	strh	r2, [r1, #0]
        sensors[0] |= INV_X_GYRO;
10008c54:	7831      	ldrb	r1, [r6, #0]
10008c56:	2240      	movs	r2, #64	; 0x40
10008c58:	430a      	orrs	r2, r1
10008c5a:	7032      	strb	r2, [r6, #0]
        index += 2;
10008c5c:	3302      	adds	r3, #2
10008c5e:	b29b      	uxth	r3, r3
    }
    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_Y_GYRO) {
10008c60:	429f      	cmp	r7, r3
10008c62:	d035      	beq.n	10008cd0 <mpu_read_fifo+0x1ac>
10008c64:	4a1d      	ldr	r2, [pc, #116]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008c66:	7c12      	ldrb	r2, [r2, #16]
10008c68:	0692      	lsls	r2, r2, #26
10008c6a:	d50f      	bpl.n	10008c8c <mpu_read_fifo+0x168>
        gyro[1] = (data[index+0] << 8) | data[index+1];
10008c6c:	a905      	add	r1, sp, #20
10008c6e:	5cca      	ldrb	r2, [r1, r3]
10008c70:	0212      	lsls	r2, r2, #8
10008c72:	18c9      	adds	r1, r1, r3
10008c74:	7849      	ldrb	r1, [r1, #1]
10008c76:	430a      	orrs	r2, r1
10008c78:	9901      	ldr	r1, [sp, #4]
10008c7a:	804a      	strh	r2, [r1, #2]
        sensors[0] |= INV_Y_GYRO;
10008c7c:	7831      	ldrb	r1, [r6, #0]
10008c7e:	2220      	movs	r2, #32
10008c80:	430a      	orrs	r2, r1
10008c82:	7032      	strb	r2, [r6, #0]
        index += 2;
10008c84:	3302      	adds	r3, #2
10008c86:	b29b      	uxth	r3, r3
    }
    if ((index != packet_size) && st.chip_cfg.fifo_enable & INV_Z_GYRO) {
10008c88:	429f      	cmp	r7, r3
10008c8a:	d021      	beq.n	10008cd0 <mpu_read_fifo+0x1ac>
10008c8c:	4a13      	ldr	r2, [pc, #76]	; (10008cdc <mpu_read_fifo+0x1b8>)
10008c8e:	7c12      	ldrb	r2, [r2, #16]
10008c90:	06d2      	lsls	r2, r2, #27
10008c92:	d51d      	bpl.n	10008cd0 <mpu_read_fifo+0x1ac>
        gyro[2] = (data[index+0] << 8) | data[index+1];
10008c94:	a905      	add	r1, sp, #20
10008c96:	5cca      	ldrb	r2, [r1, r3]
10008c98:	0212      	lsls	r2, r2, #8
10008c9a:	18cb      	adds	r3, r1, r3
10008c9c:	785b      	ldrb	r3, [r3, #1]
10008c9e:	4313      	orrs	r3, r2
10008ca0:	9a01      	ldr	r2, [sp, #4]
10008ca2:	8093      	strh	r3, [r2, #4]
        sensors[0] |= INV_Z_GYRO;
10008ca4:	7832      	ldrb	r2, [r6, #0]
10008ca6:	2310      	movs	r3, #16
10008ca8:	4313      	orrs	r3, r2
10008caa:	7033      	strb	r3, [r6, #0]
10008cac:	e010      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_size = 0;
    unsigned short fifo_count, index = 0;

    if (st.chip_cfg.dmp_on)
        return -1;
10008cae:	2401      	movs	r4, #1
10008cb0:	4264      	negs	r4, r4
10008cb2:	e00d      	b.n	10008cd0 <mpu_read_fifo+0x1ac>

    sensors[0] = 0;
    if (!st.chip_cfg.sensors)
        return -1;
10008cb4:	2401      	movs	r4, #1
10008cb6:	4264      	negs	r4, r4
10008cb8:	e00a      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
    if (!st.chip_cfg.fifo_enable)
        return -1;
10008cba:	2401      	movs	r4, #1
10008cbc:	4264      	negs	r4, r4
10008cbe:	e007      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
        packet_size += 2;
    if (st.chip_cfg.fifo_enable & INV_XYZ_ACCEL)
        packet_size += 6;

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
        return -1;
10008cc0:	2401      	movs	r4, #1
10008cc2:	4264      	negs	r4, r4
10008cc4:	e004      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
        return 0;
//    log_i("FIFO count: %hd\n", fifo_count);
    if (fifo_count > (st.hw->max_fifo >> 1)) {
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, data))
            return -1;
10008cc6:	2401      	movs	r4, #1
10008cc8:	4264      	negs	r4, r4
10008cca:	e001      	b.n	10008cd0 <mpu_read_fifo+0x1ac>
        }
    }
    get_ms((unsigned long*)timestamp);

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, packet_size, data))
        return -1;
10008ccc:	2401      	movs	r4, #1
10008cce:	4264      	negs	r4, r4
        sensors[0] |= INV_Z_GYRO;
        index += 2;
    }

    return 0;
}
10008cd0:	0020      	movs	r0, r4
10008cd2:	b008      	add	sp, #32
10008cd4:	bc04      	pop	{r2}
10008cd6:	4691      	mov	r9, r2
10008cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008cda:	46c0      	nop			; (mov r8, r8)
10008cdc:	100170c8 	.word	0x100170c8
10008ce0:	1000a8cd 	.word	0x1000a8cd
10008ce4:	100085f1 	.word	0x100085f1
10008ce8:	1000b281 	.word	0x1000b281
10008cec:	100129d9 	.word	0x100129d9

10008cf0 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
10008cf0:	b530      	push	{r4, r5, lr}
10008cf2:	b083      	sub	sp, #12
10008cf4:	0004      	movs	r4, r0
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
10008cf6:	4b59      	ldr	r3, [pc, #356]	; (10008e5c <mpu_set_bypass+0x16c>)
10008cf8:	7c9b      	ldrb	r3, [r3, #18]
10008cfa:	4283      	cmp	r3, r0
10008cfc:	d100      	bne.n	10008d00 <mpu_set_bypass+0x10>
10008cfe:	e097      	b.n	10008e30 <mpu_set_bypass+0x140>
        return 0;

    if (bypass_on) {
10008d00:	2800      	cmp	r0, #0
10008d02:	d042      	beq.n	10008d8a <mpu_set_bypass+0x9a>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008d04:	4b55      	ldr	r3, [pc, #340]	; (10008e5c <mpu_set_bypass+0x16c>)
10008d06:	681a      	ldr	r2, [r3, #0]
10008d08:	7911      	ldrb	r1, [r2, #4]
10008d0a:	685b      	ldr	r3, [r3, #4]
10008d0c:	7818      	ldrb	r0, [r3, #0]
10008d0e:	466b      	mov	r3, sp
10008d10:	3307      	adds	r3, #7
10008d12:	2201      	movs	r2, #1
10008d14:	4d52      	ldr	r5, [pc, #328]	; (10008e60 <mpu_set_bypass+0x170>)
10008d16:	47a8      	blx	r5
10008d18:	2800      	cmp	r0, #0
10008d1a:	d000      	beq.n	10008d1e <mpu_set_bypass+0x2e>
10008d1c:	e08a      	b.n	10008e34 <mpu_set_bypass+0x144>
            return -1;
        tmp &= ~BIT_AUX_IF_EN;
10008d1e:	466b      	mov	r3, sp
10008d20:	3307      	adds	r3, #7
10008d22:	781a      	ldrb	r2, [r3, #0]
10008d24:	2120      	movs	r1, #32
10008d26:	438a      	bics	r2, r1
10008d28:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008d2a:	4a4c      	ldr	r2, [pc, #304]	; (10008e5c <mpu_set_bypass+0x16c>)
10008d2c:	6811      	ldr	r1, [r2, #0]
10008d2e:	7909      	ldrb	r1, [r1, #4]
10008d30:	6852      	ldr	r2, [r2, #4]
10008d32:	7810      	ldrb	r0, [r2, #0]
10008d34:	2201      	movs	r2, #1
10008d36:	4d4b      	ldr	r5, [pc, #300]	; (10008e64 <mpu_set_bypass+0x174>)
10008d38:	47a8      	blx	r5
10008d3a:	2800      	cmp	r0, #0
10008d3c:	d17d      	bne.n	10008e3a <mpu_set_bypass+0x14a>
            return -1;
        delay_ms(3);
10008d3e:	3003      	adds	r0, #3
10008d40:	4b49      	ldr	r3, [pc, #292]	; (10008e68 <mpu_set_bypass+0x178>)
10008d42:	4798      	blx	r3
        tmp = BIT_BYPASS_EN;
10008d44:	2202      	movs	r2, #2
10008d46:	466b      	mov	r3, sp
10008d48:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.active_low_int)
10008d4a:	2322      	movs	r3, #34	; 0x22
10008d4c:	4a43      	ldr	r2, [pc, #268]	; (10008e5c <mpu_set_bypass+0x16c>)
10008d4e:	5cd3      	ldrb	r3, [r2, r3]
10008d50:	2b00      	cmp	r3, #0
10008d52:	d002      	beq.n	10008d5a <mpu_set_bypass+0x6a>
            tmp |= BIT_ACTL;
10008d54:	2282      	movs	r2, #130	; 0x82
10008d56:	466b      	mov	r3, sp
10008d58:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
10008d5a:	2323      	movs	r3, #35	; 0x23
10008d5c:	4a3f      	ldr	r2, [pc, #252]	; (10008e5c <mpu_set_bypass+0x16c>)
10008d5e:	5cd3      	ldrb	r3, [r2, r3]
10008d60:	2b00      	cmp	r3, #0
10008d62:	d005      	beq.n	10008d70 <mpu_set_bypass+0x80>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008d64:	466b      	mov	r3, sp
10008d66:	1dda      	adds	r2, r3, #7
10008d68:	79d9      	ldrb	r1, [r3, #7]
10008d6a:	2330      	movs	r3, #48	; 0x30
10008d6c:	430b      	orrs	r3, r1
10008d6e:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008d70:	4b3a      	ldr	r3, [pc, #232]	; (10008e5c <mpu_set_bypass+0x16c>)
10008d72:	681a      	ldr	r2, [r3, #0]
10008d74:	7dd1      	ldrb	r1, [r2, #23]
10008d76:	685b      	ldr	r3, [r3, #4]
10008d78:	7818      	ldrb	r0, [r3, #0]
10008d7a:	466b      	mov	r3, sp
10008d7c:	3307      	adds	r3, #7
10008d7e:	2201      	movs	r2, #1
10008d80:	4d38      	ldr	r5, [pc, #224]	; (10008e64 <mpu_set_bypass+0x174>)
10008d82:	47a8      	blx	r5
10008d84:	2800      	cmp	r0, #0
10008d86:	d04f      	beq.n	10008e28 <mpu_set_bypass+0x138>
10008d88:	e05a      	b.n	10008e40 <mpu_set_bypass+0x150>
            return -1;
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008d8a:	4b34      	ldr	r3, [pc, #208]	; (10008e5c <mpu_set_bypass+0x16c>)
10008d8c:	681a      	ldr	r2, [r3, #0]
10008d8e:	7911      	ldrb	r1, [r2, #4]
10008d90:	685b      	ldr	r3, [r3, #4]
10008d92:	7818      	ldrb	r0, [r3, #0]
10008d94:	466b      	mov	r3, sp
10008d96:	3307      	adds	r3, #7
10008d98:	2201      	movs	r2, #1
10008d9a:	4d31      	ldr	r5, [pc, #196]	; (10008e60 <mpu_set_bypass+0x170>)
10008d9c:	47a8      	blx	r5
10008d9e:	2800      	cmp	r0, #0
10008da0:	d151      	bne.n	10008e46 <mpu_set_bypass+0x156>
            return -1;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10008da2:	4b2e      	ldr	r3, [pc, #184]	; (10008e5c <mpu_set_bypass+0x16c>)
10008da4:	7a9b      	ldrb	r3, [r3, #10]
10008da6:	07db      	lsls	r3, r3, #31
10008da8:	d506      	bpl.n	10008db8 <mpu_set_bypass+0xc8>
            tmp |= BIT_AUX_IF_EN;
10008daa:	466b      	mov	r3, sp
10008dac:	1dda      	adds	r2, r3, #7
10008dae:	79d9      	ldrb	r1, [r3, #7]
10008db0:	2320      	movs	r3, #32
10008db2:	430b      	orrs	r3, r1
10008db4:	7013      	strb	r3, [r2, #0]
10008db6:	e005      	b.n	10008dc4 <mpu_set_bypass+0xd4>
        else
            tmp &= ~BIT_AUX_IF_EN;
10008db8:	466b      	mov	r3, sp
10008dba:	1dda      	adds	r2, r3, #7
10008dbc:	79db      	ldrb	r3, [r3, #7]
10008dbe:	2120      	movs	r1, #32
10008dc0:	438b      	bics	r3, r1
10008dc2:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008dc4:	4b25      	ldr	r3, [pc, #148]	; (10008e5c <mpu_set_bypass+0x16c>)
10008dc6:	681a      	ldr	r2, [r3, #0]
10008dc8:	7911      	ldrb	r1, [r2, #4]
10008dca:	685b      	ldr	r3, [r3, #4]
10008dcc:	7818      	ldrb	r0, [r3, #0]
10008dce:	466b      	mov	r3, sp
10008dd0:	3307      	adds	r3, #7
10008dd2:	2201      	movs	r2, #1
10008dd4:	4d23      	ldr	r5, [pc, #140]	; (10008e64 <mpu_set_bypass+0x174>)
10008dd6:	47a8      	blx	r5
10008dd8:	2800      	cmp	r0, #0
10008dda:	d137      	bne.n	10008e4c <mpu_set_bypass+0x15c>
            return -1;
        delay_ms(3);
10008ddc:	3003      	adds	r0, #3
10008dde:	4b22      	ldr	r3, [pc, #136]	; (10008e68 <mpu_set_bypass+0x178>)
10008de0:	4798      	blx	r3
        if (st.chip_cfg.active_low_int)
10008de2:	2322      	movs	r3, #34	; 0x22
10008de4:	4a1d      	ldr	r2, [pc, #116]	; (10008e5c <mpu_set_bypass+0x16c>)
10008de6:	5cd3      	ldrb	r3, [r2, r3]
10008de8:	2b00      	cmp	r3, #0
10008dea:	d003      	beq.n	10008df4 <mpu_set_bypass+0x104>
            tmp = BIT_ACTL;
10008dec:	2280      	movs	r2, #128	; 0x80
10008dee:	466b      	mov	r3, sp
10008df0:	71da      	strb	r2, [r3, #7]
10008df2:	e002      	b.n	10008dfa <mpu_set_bypass+0x10a>
        else
            tmp = 0;
10008df4:	2200      	movs	r2, #0
10008df6:	466b      	mov	r3, sp
10008df8:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
10008dfa:	2323      	movs	r3, #35	; 0x23
10008dfc:	4a17      	ldr	r2, [pc, #92]	; (10008e5c <mpu_set_bypass+0x16c>)
10008dfe:	5cd3      	ldrb	r3, [r2, r3]
10008e00:	2b00      	cmp	r3, #0
10008e02:	d005      	beq.n	10008e10 <mpu_set_bypass+0x120>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008e04:	466b      	mov	r3, sp
10008e06:	1dda      	adds	r2, r3, #7
10008e08:	79d9      	ldrb	r1, [r3, #7]
10008e0a:	2330      	movs	r3, #48	; 0x30
10008e0c:	430b      	orrs	r3, r1
10008e0e:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008e10:	4b12      	ldr	r3, [pc, #72]	; (10008e5c <mpu_set_bypass+0x16c>)
10008e12:	681a      	ldr	r2, [r3, #0]
10008e14:	7dd1      	ldrb	r1, [r2, #23]
10008e16:	685b      	ldr	r3, [r3, #4]
10008e18:	7818      	ldrb	r0, [r3, #0]
10008e1a:	466b      	mov	r3, sp
10008e1c:	3307      	adds	r3, #7
10008e1e:	2201      	movs	r2, #1
10008e20:	4d10      	ldr	r5, [pc, #64]	; (10008e64 <mpu_set_bypass+0x174>)
10008e22:	47a8      	blx	r5
10008e24:	2800      	cmp	r0, #0
10008e26:	d114      	bne.n	10008e52 <mpu_set_bypass+0x162>
            return -1;
    }
    st.chip_cfg.bypass_mode = bypass_on;
10008e28:	4b0c      	ldr	r3, [pc, #48]	; (10008e5c <mpu_set_bypass+0x16c>)
10008e2a:	749c      	strb	r4, [r3, #18]
    return 0;
10008e2c:	2000      	movs	r0, #0
10008e2e:	e012      	b.n	10008e56 <mpu_set_bypass+0x166>
int mpu_set_bypass(unsigned char bypass_on)
{
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
        return 0;
10008e30:	2000      	movs	r0, #0
10008e32:	e010      	b.n	10008e56 <mpu_set_bypass+0x166>

    if (bypass_on) {
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008e34:	2001      	movs	r0, #1
10008e36:	4240      	negs	r0, r0
10008e38:	e00d      	b.n	10008e56 <mpu_set_bypass+0x166>
        tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008e3a:	2001      	movs	r0, #1
10008e3c:	4240      	negs	r0, r0
10008e3e:	e00a      	b.n	10008e56 <mpu_set_bypass+0x166>
        if (st.chip_cfg.active_low_int)
            tmp |= BIT_ACTL;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10008e40:	2001      	movs	r0, #1
10008e42:	4240      	negs	r0, r0
10008e44:	e007      	b.n	10008e56 <mpu_set_bypass+0x166>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008e46:	2001      	movs	r0, #1
10008e48:	4240      	negs	r0, r0
10008e4a:	e004      	b.n	10008e56 <mpu_set_bypass+0x166>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            tmp |= BIT_AUX_IF_EN;
        else
            tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008e4c:	2001      	movs	r0, #1
10008e4e:	4240      	negs	r0, r0
10008e50:	e001      	b.n	10008e56 <mpu_set_bypass+0x166>
        else
            tmp = 0;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10008e52:	2001      	movs	r0, #1
10008e54:	4240      	negs	r0, r0
    }
    st.chip_cfg.bypass_mode = bypass_on;
    return 0;
}
10008e56:	b003      	add	sp, #12
10008e58:	bd30      	pop	{r4, r5, pc}
10008e5a:	46c0      	nop			; (mov r8, r8)
10008e5c:	100170c8 	.word	0x100170c8
10008e60:	1000a8cd 	.word	0x1000a8cd
10008e64:	1000a871 	.word	0x1000a871
10008e68:	10008129 	.word	0x10008129

10008e6c <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
10008e6c:	b530      	push	{r4, r5, lr}
10008e6e:	b083      	sub	sp, #12
10008e70:	0004      	movs	r4, r0
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
10008e72:	2323      	movs	r3, #35	; 0x23
10008e74:	4a1c      	ldr	r2, [pc, #112]	; (10008ee8 <mpu_set_int_latched+0x7c>)
10008e76:	5cd3      	ldrb	r3, [r2, r3]
10008e78:	4283      	cmp	r3, r0
10008e7a:	d02e      	beq.n	10008eda <mpu_set_int_latched+0x6e>
        return 0;

    if (enable)
10008e7c:	2800      	cmp	r0, #0
10008e7e:	d003      	beq.n	10008e88 <mpu_set_int_latched+0x1c>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008e80:	2230      	movs	r2, #48	; 0x30
10008e82:	466b      	mov	r3, sp
10008e84:	71da      	strb	r2, [r3, #7]
10008e86:	e002      	b.n	10008e8e <mpu_set_int_latched+0x22>
    else
        tmp = 0;
10008e88:	2200      	movs	r2, #0
10008e8a:	466b      	mov	r3, sp
10008e8c:	71da      	strb	r2, [r3, #7]
    if (st.chip_cfg.bypass_mode)
10008e8e:	4b16      	ldr	r3, [pc, #88]	; (10008ee8 <mpu_set_int_latched+0x7c>)
10008e90:	7c9b      	ldrb	r3, [r3, #18]
10008e92:	2b00      	cmp	r3, #0
10008e94:	d005      	beq.n	10008ea2 <mpu_set_int_latched+0x36>
        tmp |= BIT_BYPASS_EN;
10008e96:	466b      	mov	r3, sp
10008e98:	1dda      	adds	r2, r3, #7
10008e9a:	79d9      	ldrb	r1, [r3, #7]
10008e9c:	2302      	movs	r3, #2
10008e9e:	430b      	orrs	r3, r1
10008ea0:	7013      	strb	r3, [r2, #0]
    if (st.chip_cfg.active_low_int)
10008ea2:	2322      	movs	r3, #34	; 0x22
10008ea4:	4a10      	ldr	r2, [pc, #64]	; (10008ee8 <mpu_set_int_latched+0x7c>)
10008ea6:	5cd3      	ldrb	r3, [r2, r3]
10008ea8:	2b00      	cmp	r3, #0
10008eaa:	d006      	beq.n	10008eba <mpu_set_int_latched+0x4e>
        tmp |= BIT_ACTL;
10008eac:	466b      	mov	r3, sp
10008eae:	1dda      	adds	r2, r3, #7
10008eb0:	79db      	ldrb	r3, [r3, #7]
10008eb2:	2180      	movs	r1, #128	; 0x80
10008eb4:	4249      	negs	r1, r1
10008eb6:	430b      	orrs	r3, r1
10008eb8:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008eba:	4b0b      	ldr	r3, [pc, #44]	; (10008ee8 <mpu_set_int_latched+0x7c>)
10008ebc:	681a      	ldr	r2, [r3, #0]
10008ebe:	7dd1      	ldrb	r1, [r2, #23]
10008ec0:	685b      	ldr	r3, [r3, #4]
10008ec2:	7818      	ldrb	r0, [r3, #0]
10008ec4:	466b      	mov	r3, sp
10008ec6:	3307      	adds	r3, #7
10008ec8:	2201      	movs	r2, #1
10008eca:	4d08      	ldr	r5, [pc, #32]	; (10008eec <mpu_set_int_latched+0x80>)
10008ecc:	47a8      	blx	r5
10008ece:	2800      	cmp	r0, #0
10008ed0:	d105      	bne.n	10008ede <mpu_set_int_latched+0x72>
        return -1;
    st.chip_cfg.latched_int = enable;
10008ed2:	2323      	movs	r3, #35	; 0x23
10008ed4:	4a04      	ldr	r2, [pc, #16]	; (10008ee8 <mpu_set_int_latched+0x7c>)
10008ed6:	54d4      	strb	r4, [r2, r3]
    return 0;
10008ed8:	e003      	b.n	10008ee2 <mpu_set_int_latched+0x76>
 */
int mpu_set_int_latched(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
        return 0;
10008eda:	2000      	movs	r0, #0
10008edc:	e001      	b.n	10008ee2 <mpu_set_int_latched+0x76>
    if (st.chip_cfg.bypass_mode)
        tmp |= BIT_BYPASS_EN;
    if (st.chip_cfg.active_low_int)
        tmp |= BIT_ACTL;
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
        return -1;
10008ede:	2001      	movs	r0, #1
10008ee0:	4240      	negs	r0, r0
    st.chip_cfg.latched_int = enable;
    return 0;
}
10008ee2:	b003      	add	sp, #12
10008ee4:	bd30      	pop	{r4, r5, pc}
10008ee6:	46c0      	nop			; (mov r8, r8)
10008ee8:	100170c8 	.word	0x100170c8
10008eec:	1000a871 	.word	0x1000a871

10008ef0 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
10008ef0:	b510      	push	{r4, lr}
10008ef2:	b082      	sub	sp, #8
10008ef4:	1e04      	subs	r4, r0, #0
    unsigned char tmp[2];

    if (rate > 40)
10008ef6:	2c28      	cmp	r4, #40	; 0x28
10008ef8:	d878      	bhi.n	10008fec <mpu_lp_accel_mode+0xfc>
        return -1;

    if (!rate) {
10008efa:	2800      	cmp	r0, #0
10008efc:	d115      	bne.n	10008f2a <mpu_lp_accel_mode+0x3a>
        mpu_set_int_latched(0);
10008efe:	2000      	movs	r0, #0
10008f00:	4b44      	ldr	r3, [pc, #272]	; (10009014 <mpu_lp_accel_mode+0x124>)
10008f02:	4798      	blx	r3
        tmp[0] = 0;
10008f04:	ab01      	add	r3, sp, #4
10008f06:	2200      	movs	r2, #0
10008f08:	701a      	strb	r2, [r3, #0]
        tmp[1] = BIT_STBY_XYZG;
10008f0a:	3207      	adds	r2, #7
10008f0c:	705a      	strb	r2, [r3, #1]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
10008f0e:	4a42      	ldr	r2, [pc, #264]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008f10:	6811      	ldr	r1, [r2, #0]
10008f12:	7d49      	ldrb	r1, [r1, #21]
10008f14:	6852      	ldr	r2, [r2, #4]
10008f16:	7810      	ldrb	r0, [r2, #0]
10008f18:	2202      	movs	r2, #2
10008f1a:	4c40      	ldr	r4, [pc, #256]	; (1000901c <mpu_lp_accel_mode+0x12c>)
10008f1c:	47a0      	blx	r4
10008f1e:	1e04      	subs	r4, r0, #0
10008f20:	d167      	bne.n	10008ff2 <mpu_lp_accel_mode+0x102>
            return -1;
        st.chip_cfg.lp_accel_mode = 0;
10008f22:	2200      	movs	r2, #0
10008f24:	4b3c      	ldr	r3, [pc, #240]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008f26:	751a      	strb	r2, [r3, #20]
        return 0;
10008f28:	e071      	b.n	1000900e <mpu_lp_accel_mode+0x11e>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
10008f2a:	2001      	movs	r0, #1
10008f2c:	4b39      	ldr	r3, [pc, #228]	; (10009014 <mpu_lp_accel_mode+0x124>)
10008f2e:	4798      	blx	r3
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
        return -1;
#elif defined MPU6500
    /* Set wake frequency. */
    if (rate == 1)
10008f30:	2c01      	cmp	r4, #1
10008f32:	d103      	bne.n	10008f3c <mpu_lp_accel_mode+0x4c>
        tmp[0] = INV_LPA_1_25HZ;
10008f34:	2202      	movs	r2, #2
10008f36:	ab01      	add	r3, sp, #4
10008f38:	701a      	strb	r2, [r3, #0]
10008f3a:	e01a      	b.n	10008f72 <mpu_lp_accel_mode+0x82>
    else if (rate == 2)
10008f3c:	2c02      	cmp	r4, #2
10008f3e:	d103      	bne.n	10008f48 <mpu_lp_accel_mode+0x58>
        tmp[0] = INV_LPA_2_5HZ;
10008f40:	2203      	movs	r2, #3
10008f42:	ab01      	add	r3, sp, #4
10008f44:	701a      	strb	r2, [r3, #0]
10008f46:	e014      	b.n	10008f72 <mpu_lp_accel_mode+0x82>
    else if (rate <= 5)
10008f48:	2c05      	cmp	r4, #5
10008f4a:	d803      	bhi.n	10008f54 <mpu_lp_accel_mode+0x64>
        tmp[0] = INV_LPA_5HZ;
10008f4c:	2204      	movs	r2, #4
10008f4e:	ab01      	add	r3, sp, #4
10008f50:	701a      	strb	r2, [r3, #0]
10008f52:	e00e      	b.n	10008f72 <mpu_lp_accel_mode+0x82>
    else if (rate <= 10)
10008f54:	2c0a      	cmp	r4, #10
10008f56:	d803      	bhi.n	10008f60 <mpu_lp_accel_mode+0x70>
        tmp[0] = INV_LPA_10HZ;
10008f58:	2205      	movs	r2, #5
10008f5a:	ab01      	add	r3, sp, #4
10008f5c:	701a      	strb	r2, [r3, #0]
10008f5e:	e008      	b.n	10008f72 <mpu_lp_accel_mode+0x82>
    else if (rate <= 20)
10008f60:	2c14      	cmp	r4, #20
10008f62:	d803      	bhi.n	10008f6c <mpu_lp_accel_mode+0x7c>
        tmp[0] = INV_LPA_20HZ;
10008f64:	2206      	movs	r2, #6
10008f66:	ab01      	add	r3, sp, #4
10008f68:	701a      	strb	r2, [r3, #0]
10008f6a:	e002      	b.n	10008f72 <mpu_lp_accel_mode+0x82>
    else if (rate <= 40)
        tmp[0] = INV_LPA_40HZ;
10008f6c:	2207      	movs	r2, #7
10008f6e:	ab01      	add	r3, sp, #4
10008f70:	701a      	strb	r2, [r3, #0]
        tmp[0] = INV_LPA_160HZ;
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
10008f72:	4b29      	ldr	r3, [pc, #164]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008f74:	681a      	ldr	r2, [r3, #0]
10008f76:	7a51      	ldrb	r1, [r2, #9]
10008f78:	685b      	ldr	r3, [r3, #4]
10008f7a:	7818      	ldrb	r0, [r3, #0]
10008f7c:	ab01      	add	r3, sp, #4
10008f7e:	2201      	movs	r2, #1
10008f80:	4c26      	ldr	r4, [pc, #152]	; (1000901c <mpu_lp_accel_mode+0x12c>)
10008f82:	47a0      	blx	r4
10008f84:	2800      	cmp	r0, #0
10008f86:	d137      	bne.n	10008ff8 <mpu_lp_accel_mode+0x108>
        return -1;
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10008f88:	4b23      	ldr	r3, [pc, #140]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008f8a:	681a      	ldr	r2, [r3, #0]
10008f8c:	7a11      	ldrb	r1, [r2, #8]
10008f8e:	685b      	ldr	r3, [r3, #4]
10008f90:	7818      	ldrb	r0, [r3, #0]
10008f92:	ab01      	add	r3, sp, #4
10008f94:	2201      	movs	r2, #1
10008f96:	4c22      	ldr	r4, [pc, #136]	; (10009020 <mpu_lp_accel_mode+0x130>)
10008f98:	47a0      	blx	r4
10008f9a:	2800      	cmp	r0, #0
10008f9c:	d12f      	bne.n	10008ffe <mpu_lp_accel_mode+0x10e>
       	return -1;

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
10008f9e:	ab01      	add	r3, sp, #4
10008fa0:	7819      	ldrb	r1, [r3, #0]
10008fa2:	2208      	movs	r2, #8
10008fa4:	430a      	orrs	r2, r1
10008fa6:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10008fa8:	4a1b      	ldr	r2, [pc, #108]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008faa:	6811      	ldr	r1, [r2, #0]
10008fac:	7a09      	ldrb	r1, [r1, #8]
10008fae:	6852      	ldr	r2, [r2, #4]
10008fb0:	7810      	ldrb	r0, [r2, #0]
10008fb2:	2201      	movs	r2, #1
10008fb4:	4c19      	ldr	r4, [pc, #100]	; (1000901c <mpu_lp_accel_mode+0x12c>)
10008fb6:	47a0      	blx	r4
10008fb8:	2800      	cmp	r0, #0
10008fba:	d123      	bne.n	10009004 <mpu_lp_accel_mode+0x114>
    	return -1;
    tmp[0] = BIT_LPA_CYCLE;
10008fbc:	ab01      	add	r3, sp, #4
10008fbe:	2220      	movs	r2, #32
10008fc0:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
10008fc2:	4a15      	ldr	r2, [pc, #84]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008fc4:	6811      	ldr	r1, [r2, #0]
10008fc6:	7d49      	ldrb	r1, [r1, #21]
10008fc8:	6852      	ldr	r2, [r2, #4]
10008fca:	7810      	ldrb	r0, [r2, #0]
10008fcc:	2201      	movs	r2, #1
10008fce:	4c13      	ldr	r4, [pc, #76]	; (1000901c <mpu_lp_accel_mode+0x12c>)
10008fd0:	47a0      	blx	r4
10008fd2:	1e04      	subs	r4, r0, #0
10008fd4:	d119      	bne.n	1000900a <mpu_lp_accel_mode+0x11a>
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
10008fd6:	4b10      	ldr	r3, [pc, #64]	; (10009018 <mpu_lp_accel_mode+0x128>)
10008fd8:	2208      	movs	r2, #8
10008fda:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
10008fdc:	2200      	movs	r2, #0
10008fde:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
10008fe0:	3201      	adds	r2, #1
10008fe2:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
10008fe4:	2000      	movs	r0, #0
10008fe6:	4b0f      	ldr	r3, [pc, #60]	; (10009024 <mpu_lp_accel_mode+0x134>)
10008fe8:	4798      	blx	r3

    return 0;
10008fea:	e010      	b.n	1000900e <mpu_lp_accel_mode+0x11e>
int mpu_lp_accel_mode(unsigned short rate)
{
    unsigned char tmp[2];

    if (rate > 40)
        return -1;
10008fec:	2401      	movs	r4, #1
10008fee:	4264      	negs	r4, r4
10008ff0:	e00d      	b.n	1000900e <mpu_lp_accel_mode+0x11e>
    if (!rate) {
        mpu_set_int_latched(0);
        tmp[0] = 0;
        tmp[1] = BIT_STBY_XYZG;
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
            return -1;
10008ff2:	2401      	movs	r4, #1
10008ff4:	4264      	negs	r4, r4
10008ff6:	e00a      	b.n	1000900e <mpu_lp_accel_mode+0x11e>
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
        return -1;
10008ff8:	2401      	movs	r4, #1
10008ffa:	4264      	negs	r4, r4
10008ffc:	e007      	b.n	1000900e <mpu_lp_accel_mode+0x11e>
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
       	return -1;
10008ffe:	2401      	movs	r4, #1
10009000:	4264      	negs	r4, r4
10009002:	e004      	b.n	1000900e <mpu_lp_accel_mode+0x11e>

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
    	return -1;
10009004:	2401      	movs	r4, #1
10009006:	4264      	negs	r4, r4
10009008:	e001      	b.n	1000900e <mpu_lp_accel_mode+0x11e>
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
1000900a:	2401      	movs	r4, #1
1000900c:	4264      	negs	r4, r4
    st.chip_cfg.clk_src = 0;
    st.chip_cfg.lp_accel_mode = 1;
    mpu_configure_fifo(0);

    return 0;
}
1000900e:	0020      	movs	r0, r4
10009010:	b002      	add	sp, #8
10009012:	bd10      	pop	{r4, pc}
10009014:	10008e6d 	.word	0x10008e6d
10009018:	100170c8 	.word	0x100170c8
1000901c:	1000a871 	.word	0x1000a871
10009020:	1000a8cd 	.word	0x1000a8cd
10009024:	10008ab9 	.word	0x10008ab9

10009028 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
10009028:	b530      	push	{r4, r5, lr}
1000902a:	b083      	sub	sp, #12
1000902c:	0004      	movs	r4, r0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
1000902e:	4b2c      	ldr	r3, [pc, #176]	; (100090e0 <mpu_set_sample_rate+0xb8>)
10009030:	7a9b      	ldrb	r3, [r3, #10]
10009032:	2b00      	cmp	r3, #0
10009034:	d048      	beq.n	100090c8 <mpu_set_sample_rate+0xa0>
        return -1;

    if (st.chip_cfg.dmp_on)
10009036:	2324      	movs	r3, #36	; 0x24
10009038:	4a29      	ldr	r2, [pc, #164]	; (100090e0 <mpu_set_sample_rate+0xb8>)
1000903a:	5cd3      	ldrb	r3, [r2, r3]
1000903c:	2b00      	cmp	r3, #0
1000903e:	d146      	bne.n	100090ce <mpu_set_sample_rate+0xa6>
        return -1;
    else {
        if (st.chip_cfg.lp_accel_mode) {
10009040:	7d13      	ldrb	r3, [r2, #20]
10009042:	2b00      	cmp	r3, #0
10009044:	d00a      	beq.n	1000905c <mpu_set_sample_rate+0x34>
            if (rate && (rate <= 40)) {
10009046:	1e43      	subs	r3, r0, #1
10009048:	b29b      	uxth	r3, r3
1000904a:	2b27      	cmp	r3, #39	; 0x27
1000904c:	d803      	bhi.n	10009056 <mpu_set_sample_rate+0x2e>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
1000904e:	4b25      	ldr	r3, [pc, #148]	; (100090e4 <mpu_set_sample_rate+0xbc>)
10009050:	4798      	blx	r3
                return 0;
10009052:	2400      	movs	r4, #0
10009054:	e040      	b.n	100090d8 <mpu_set_sample_rate+0xb0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
10009056:	2000      	movs	r0, #0
10009058:	4b22      	ldr	r3, [pc, #136]	; (100090e4 <mpu_set_sample_rate+0xbc>)
1000905a:	4798      	blx	r3
        }
        if (rate < 4)
            rate = 4;
1000905c:	2104      	movs	r1, #4
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
        }
        if (rate < 4)
1000905e:	2c03      	cmp	r4, #3
10009060:	d907      	bls.n	10009072 <mpu_set_sample_rate+0x4a>
10009062:	1c21      	adds	r1, r4, #0
10009064:	23fa      	movs	r3, #250	; 0xfa
10009066:	009b      	lsls	r3, r3, #2
10009068:	429c      	cmp	r4, r3
1000906a:	d901      	bls.n	10009070 <mpu_set_sample_rate+0x48>
1000906c:	4b1e      	ldr	r3, [pc, #120]	; (100090e8 <mpu_set_sample_rate+0xc0>)
1000906e:	8819      	ldrh	r1, [r3, #0]
10009070:	b289      	uxth	r1, r1
            rate = 4;
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
10009072:	466b      	mov	r3, sp
10009074:	1ddc      	adds	r4, r3, #7
10009076:	20fa      	movs	r0, #250	; 0xfa
10009078:	0080      	lsls	r0, r0, #2
1000907a:	4b1c      	ldr	r3, [pc, #112]	; (100090ec <mpu_set_sample_rate+0xc4>)
1000907c:	4798      	blx	r3
1000907e:	3801      	subs	r0, #1
10009080:	7020      	strb	r0, [r4, #0]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
10009082:	4b17      	ldr	r3, [pc, #92]	; (100090e0 <mpu_set_sample_rate+0xb8>)
10009084:	681a      	ldr	r2, [r3, #0]
10009086:	7851      	ldrb	r1, [r2, #1]
10009088:	685b      	ldr	r3, [r3, #4]
1000908a:	7818      	ldrb	r0, [r3, #0]
1000908c:	0023      	movs	r3, r4
1000908e:	2201      	movs	r2, #1
10009090:	4c17      	ldr	r4, [pc, #92]	; (100090f0 <mpu_set_sample_rate+0xc8>)
10009092:	47a0      	blx	r4
10009094:	1e04      	subs	r4, r0, #0
10009096:	d11d      	bne.n	100090d4 <mpu_set_sample_rate+0xac>
            return -1;

        st.chip_cfg.sample_rate = 1000 / (1 + data);
10009098:	4d11      	ldr	r5, [pc, #68]	; (100090e0 <mpu_set_sample_rate+0xb8>)
1000909a:	466b      	mov	r3, sp
1000909c:	79d9      	ldrb	r1, [r3, #7]
1000909e:	3101      	adds	r1, #1
100090a0:	20fa      	movs	r0, #250	; 0xfa
100090a2:	0080      	lsls	r0, r0, #2
100090a4:	4b11      	ldr	r3, [pc, #68]	; (100090ec <mpu_set_sample_rate+0xc4>)
100090a6:	4798      	blx	r3
100090a8:	81e8      	strh	r0, [r5, #14]

#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
100090aa:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
100090ac:	1c18      	adds	r0, r3, #0
100090ae:	b29b      	uxth	r3, r3
100090b0:	2b64      	cmp	r3, #100	; 0x64
100090b2:	d900      	bls.n	100090b6 <mpu_set_sample_rate+0x8e>
100090b4:	2064      	movs	r0, #100	; 0x64
100090b6:	b280      	uxth	r0, r0
100090b8:	4b0e      	ldr	r3, [pc, #56]	; (100090f4 <mpu_set_sample_rate+0xcc>)
100090ba:	4798      	blx	r3
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
100090bc:	4b08      	ldr	r3, [pc, #32]	; (100090e0 <mpu_set_sample_rate+0xb8>)
100090be:	89d8      	ldrh	r0, [r3, #14]
100090c0:	0840      	lsrs	r0, r0, #1
100090c2:	4b0d      	ldr	r3, [pc, #52]	; (100090f8 <mpu_set_sample_rate+0xd0>)
100090c4:	4798      	blx	r3
        return 0;
100090c6:	e007      	b.n	100090d8 <mpu_set_sample_rate+0xb0>
int mpu_set_sample_rate(unsigned short rate)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
100090c8:	2401      	movs	r4, #1
100090ca:	4264      	negs	r4, r4
100090cc:	e004      	b.n	100090d8 <mpu_set_sample_rate+0xb0>

    if (st.chip_cfg.dmp_on)
        return -1;
100090ce:	2401      	movs	r4, #1
100090d0:	4264      	negs	r4, r4
100090d2:	e001      	b.n	100090d8 <mpu_set_sample_rate+0xb0>
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
            return -1;
100090d4:	2401      	movs	r4, #1
100090d6:	4264      	negs	r4, r4

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
        return 0;
    }
}
100090d8:	0020      	movs	r0, r4
100090da:	b003      	add	sp, #12
100090dc:	bd30      	pop	{r4, r5, pc}
100090de:	46c0      	nop			; (mov r8, r8)
100090e0:	100170c8 	.word	0x100170c8
100090e4:	10008ef1 	.word	0x10008ef1
100090e8:	10015b74 	.word	0x10015b74
100090ec:	100129d9 	.word	0x100129d9
100090f0:	1000a871 	.word	0x1000a871
100090f4:	10008a41 	.word	0x10008a41
100090f8:	10008969 	.word	0x10008969

100090fc <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
100090fc:	b530      	push	{r4, r5, lr}
100090fe:	b083      	sub	sp, #12
10009100:	0004      	movs	r4, r0
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
10009102:	2370      	movs	r3, #112	; 0x70
10009104:	4203      	tst	r3, r0
10009106:	d003      	beq.n	10009110 <mpu_set_sensors+0x14>
        data = INV_CLK_PLL;
10009108:	2201      	movs	r2, #1
1000910a:	466b      	mov	r3, sp
1000910c:	71da      	strb	r2, [r3, #7]
1000910e:	e015      	b.n	1000913c <mpu_set_sensors+0x40>
    else if (sensors)
10009110:	2800      	cmp	r0, #0
10009112:	d003      	beq.n	1000911c <mpu_set_sensors+0x20>
        data = 0;
10009114:	2200      	movs	r2, #0
10009116:	466b      	mov	r3, sp
10009118:	71da      	strb	r2, [r3, #7]
1000911a:	e00f      	b.n	1000913c <mpu_set_sensors+0x40>
    else
        data = BIT_SLEEP;
1000911c:	466b      	mov	r3, sp
1000911e:	3307      	adds	r3, #7
10009120:	2240      	movs	r2, #64	; 0x40
10009122:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
10009124:	4a6a      	ldr	r2, [pc, #424]	; (100092d0 <mpu_set_sensors+0x1d4>)
10009126:	6811      	ldr	r1, [r2, #0]
10009128:	7d49      	ldrb	r1, [r1, #21]
1000912a:	6852      	ldr	r2, [r2, #4]
1000912c:	7810      	ldrb	r0, [r2, #0]
1000912e:	2201      	movs	r2, #1
10009130:	4d68      	ldr	r5, [pc, #416]	; (100092d4 <mpu_set_sensors+0x1d8>)
10009132:	47a8      	blx	r5
10009134:	2800      	cmp	r0, #0
10009136:	d100      	bne.n	1000913a <mpu_set_sensors+0x3e>
10009138:	e0b2      	b.n	100092a0 <mpu_set_sensors+0x1a4>
1000913a:	e00b      	b.n	10009154 <mpu_set_sensors+0x58>
1000913c:	4b64      	ldr	r3, [pc, #400]	; (100092d0 <mpu_set_sensors+0x1d4>)
1000913e:	681a      	ldr	r2, [r3, #0]
10009140:	7d51      	ldrb	r1, [r2, #21]
10009142:	685b      	ldr	r3, [r3, #4]
10009144:	7818      	ldrb	r0, [r3, #0]
10009146:	466b      	mov	r3, sp
10009148:	3307      	adds	r3, #7
1000914a:	2201      	movs	r2, #1
1000914c:	4d61      	ldr	r5, [pc, #388]	; (100092d4 <mpu_set_sensors+0x1d8>)
1000914e:	47a8      	blx	r5
10009150:	2800      	cmp	r0, #0
10009152:	d005      	beq.n	10009160 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
10009154:	2200      	movs	r2, #0
10009156:	4b5e      	ldr	r3, [pc, #376]	; (100092d0 <mpu_set_sensors+0x1d4>)
10009158:	729a      	strb	r2, [r3, #10]
        return -1;
1000915a:	2501      	movs	r5, #1
1000915c:	426d      	negs	r5, r5
1000915e:	e0b4      	b.n	100092ca <mpu_set_sensors+0x1ce>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10009160:	466b      	mov	r3, sp
10009162:	1dda      	adds	r2, r3, #7
10009164:	79db      	ldrb	r3, [r3, #7]
10009166:	2140      	movs	r1, #64	; 0x40
10009168:	438b      	bics	r3, r1
1000916a:	4959      	ldr	r1, [pc, #356]	; (100092d0 <mpu_set_sensors+0x1d4>)
1000916c:	730b      	strb	r3, [r1, #12]

    data = 0;
1000916e:	2300      	movs	r3, #0
10009170:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_X_GYRO))
10009172:	0663      	lsls	r3, r4, #25
10009174:	d402      	bmi.n	1000917c <mpu_set_sensors+0x80>
        data |= BIT_STBY_XG;
10009176:	2204      	movs	r2, #4
10009178:	466b      	mov	r3, sp
1000917a:	71da      	strb	r2, [r3, #7]
    if (!(sensors & INV_Y_GYRO))
1000917c:	06a3      	lsls	r3, r4, #26
1000917e:	d405      	bmi.n	1000918c <mpu_set_sensors+0x90>
        data |= BIT_STBY_YG;
10009180:	466b      	mov	r3, sp
10009182:	1dda      	adds	r2, r3, #7
10009184:	79d9      	ldrb	r1, [r3, #7]
10009186:	2302      	movs	r3, #2
10009188:	430b      	orrs	r3, r1
1000918a:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_Z_GYRO))
1000918c:	06e3      	lsls	r3, r4, #27
1000918e:	d405      	bmi.n	1000919c <mpu_set_sensors+0xa0>
        data |= BIT_STBY_ZG;
10009190:	466b      	mov	r3, sp
10009192:	1dda      	adds	r2, r3, #7
10009194:	79d9      	ldrb	r1, [r3, #7]
10009196:	2301      	movs	r3, #1
10009198:	430b      	orrs	r3, r1
1000919a:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_XYZ_ACCEL))
1000919c:	0723      	lsls	r3, r4, #28
1000919e:	d405      	bmi.n	100091ac <mpu_set_sensors+0xb0>
        data |= BIT_STBY_XYZA;
100091a0:	466b      	mov	r3, sp
100091a2:	1dda      	adds	r2, r3, #7
100091a4:	79d9      	ldrb	r1, [r3, #7]
100091a6:	2338      	movs	r3, #56	; 0x38
100091a8:	430b      	orrs	r3, r1
100091aa:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
100091ac:	4b48      	ldr	r3, [pc, #288]	; (100092d0 <mpu_set_sensors+0x1d4>)
100091ae:	681a      	ldr	r2, [r3, #0]
100091b0:	7d91      	ldrb	r1, [r2, #22]
100091b2:	685b      	ldr	r3, [r3, #4]
100091b4:	7818      	ldrb	r0, [r3, #0]
100091b6:	466b      	mov	r3, sp
100091b8:	3307      	adds	r3, #7
100091ba:	2201      	movs	r2, #1
100091bc:	4d45      	ldr	r5, [pc, #276]	; (100092d4 <mpu_set_sensors+0x1d8>)
100091be:	47a8      	blx	r5
100091c0:	2800      	cmp	r0, #0
100091c2:	d005      	beq.n	100091d0 <mpu_set_sensors+0xd4>
        st.chip_cfg.sensors = 0;
100091c4:	2200      	movs	r2, #0
100091c6:	4b42      	ldr	r3, [pc, #264]	; (100092d0 <mpu_set_sensors+0x1d4>)
100091c8:	729a      	strb	r2, [r3, #10]
        return -1;
100091ca:	2501      	movs	r5, #1
100091cc:	426d      	negs	r5, r5
100091ce:	e07c      	b.n	100092ca <mpu_set_sensors+0x1ce>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
100091d0:	2308      	movs	r3, #8
100091d2:	0022      	movs	r2, r4
100091d4:	439a      	bics	r2, r3
100091d6:	d06b      	beq.n	100092b0 <mpu_set_sensors+0x1b4>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
100091d8:	2000      	movs	r0, #0
100091da:	4b3f      	ldr	r3, [pc, #252]	; (100092d8 <mpu_set_sensors+0x1dc>)
100091dc:	4798      	blx	r3
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
100091de:	4b3c      	ldr	r3, [pc, #240]	; (100092d0 <mpu_set_sensors+0x1d4>)
100091e0:	681a      	ldr	r2, [r3, #0]
100091e2:	7911      	ldrb	r1, [r2, #4]
100091e4:	685b      	ldr	r3, [r3, #4]
100091e6:	7818      	ldrb	r0, [r3, #0]
100091e8:	466b      	mov	r3, sp
100091ea:	3306      	adds	r3, #6
100091ec:	2201      	movs	r2, #1
100091ee:	4d3b      	ldr	r5, [pc, #236]	; (100092dc <mpu_set_sensors+0x1e0>)
100091f0:	47a8      	blx	r5
100091f2:	2800      	cmp	r0, #0
100091f4:	d148      	bne.n	10009288 <mpu_set_sensors+0x18c>
        return -1;
    /* Handle AKM power management. */
    if (sensors & INV_XYZ_COMPASS) {
100091f6:	07e3      	lsls	r3, r4, #31
100091f8:	d509      	bpl.n	1000920e <mpu_set_sensors+0x112>
        data = AKM_SINGLE_MEASUREMENT;
100091fa:	2211      	movs	r2, #17
100091fc:	466b      	mov	r3, sp
100091fe:	71da      	strb	r2, [r3, #7]
        user_ctrl |= BIT_AUX_IF_EN;
10009200:	466b      	mov	r3, sp
10009202:	1d9a      	adds	r2, r3, #6
10009204:	7999      	ldrb	r1, [r3, #6]
10009206:	2320      	movs	r3, #32
10009208:	430b      	orrs	r3, r1
1000920a:	7013      	strb	r3, [r2, #0]
1000920c:	e008      	b.n	10009220 <mpu_set_sensors+0x124>
    } else {
        data = AKM_POWER_DOWN;
1000920e:	2210      	movs	r2, #16
10009210:	466b      	mov	r3, sp
10009212:	71da      	strb	r2, [r3, #7]
        user_ctrl &= ~BIT_AUX_IF_EN;
10009214:	466b      	mov	r3, sp
10009216:	1d9a      	adds	r2, r3, #6
10009218:	799b      	ldrb	r3, [r3, #6]
1000921a:	2120      	movs	r1, #32
1000921c:	438b      	bics	r3, r1
1000921e:	7013      	strb	r3, [r2, #0]
    }
    if (st.chip_cfg.dmp_on)
10009220:	2324      	movs	r3, #36	; 0x24
10009222:	4a2b      	ldr	r2, [pc, #172]	; (100092d0 <mpu_set_sensors+0x1d4>)
10009224:	5cd3      	ldrb	r3, [r2, r3]
10009226:	2b00      	cmp	r3, #0
10009228:	d007      	beq.n	1000923a <mpu_set_sensors+0x13e>
        user_ctrl |= BIT_DMP_EN;
1000922a:	466b      	mov	r3, sp
1000922c:	1d9a      	adds	r2, r3, #6
1000922e:	799b      	ldrb	r3, [r3, #6]
10009230:	2180      	movs	r1, #128	; 0x80
10009232:	4249      	negs	r1, r1
10009234:	430b      	orrs	r3, r1
10009236:	7013      	strb	r3, [r2, #0]
10009238:	e005      	b.n	10009246 <mpu_set_sensors+0x14a>
    else
        user_ctrl &= ~BIT_DMP_EN;
1000923a:	466b      	mov	r3, sp
1000923c:	1d9a      	adds	r2, r3, #6
1000923e:	799b      	ldrb	r3, [r3, #6]
10009240:	217f      	movs	r1, #127	; 0x7f
10009242:	400b      	ands	r3, r1
10009244:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
10009246:	4b22      	ldr	r3, [pc, #136]	; (100092d0 <mpu_set_sensors+0x1d4>)
10009248:	2226      	movs	r2, #38	; 0x26
1000924a:	6819      	ldr	r1, [r3, #0]
1000924c:	5c89      	ldrb	r1, [r1, r2]
1000924e:	685b      	ldr	r3, [r3, #4]
10009250:	7818      	ldrb	r0, [r3, #0]
10009252:	466b      	mov	r3, sp
10009254:	3307      	adds	r3, #7
10009256:	3a25      	subs	r2, #37	; 0x25
10009258:	4d1e      	ldr	r5, [pc, #120]	; (100092d4 <mpu_set_sensors+0x1d8>)
1000925a:	47a8      	blx	r5
1000925c:	2800      	cmp	r0, #0
1000925e:	d116      	bne.n	1000928e <mpu_set_sensors+0x192>
        return -1;
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10009260:	4b1b      	ldr	r3, [pc, #108]	; (100092d0 <mpu_set_sensors+0x1d4>)
10009262:	681a      	ldr	r2, [r3, #0]
10009264:	7911      	ldrb	r1, [r2, #4]
10009266:	685b      	ldr	r3, [r3, #4]
10009268:	7818      	ldrb	r0, [r3, #0]
1000926a:	466b      	mov	r3, sp
1000926c:	3306      	adds	r3, #6
1000926e:	2201      	movs	r2, #1
10009270:	4d18      	ldr	r5, [pc, #96]	; (100092d4 <mpu_set_sensors+0x1d8>)
10009272:	47a8      	blx	r5
10009274:	1e05      	subs	r5, r0, #0
10009276:	d10d      	bne.n	10009294 <mpu_set_sensors+0x198>
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
10009278:	4b15      	ldr	r3, [pc, #84]	; (100092d0 <mpu_set_sensors+0x1d4>)
1000927a:	729c      	strb	r4, [r3, #10]
    st.chip_cfg.lp_accel_mode = 0;
1000927c:	2200      	movs	r2, #0
1000927e:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
10009280:	2032      	movs	r0, #50	; 0x32
10009282:	4b17      	ldr	r3, [pc, #92]	; (100092e0 <mpu_set_sensors+0x1e4>)
10009284:	4798      	blx	r3
    return 0;
10009286:	e020      	b.n	100092ca <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10009288:	2501      	movs	r5, #1
1000928a:	426d      	negs	r5, r5
1000928c:	e01d      	b.n	100092ca <mpu_set_sensors+0x1ce>
    if (st.chip_cfg.dmp_on)
        user_ctrl |= BIT_DMP_EN;
    else
        user_ctrl &= ~BIT_DMP_EN;
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
        return -1;
1000928e:	2501      	movs	r5, #1
10009290:	426d      	negs	r5, r5
10009292:	e01a      	b.n	100092ca <mpu_set_sensors+0x1ce>
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10009294:	2501      	movs	r5, #1
10009296:	426d      	negs	r5, r5
10009298:	e017      	b.n	100092ca <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
1000929a:	2501      	movs	r5, #1
1000929c:	426d      	negs	r5, r5
1000929e:	e014      	b.n	100092ca <mpu_set_sensors+0x1ce>
        data = BIT_SLEEP;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
        st.chip_cfg.sensors = 0;
        return -1;
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
100092a0:	466b      	mov	r3, sp
100092a2:	3307      	adds	r3, #7
100092a4:	781b      	ldrb	r3, [r3, #0]
100092a6:	2240      	movs	r2, #64	; 0x40
100092a8:	4393      	bics	r3, r2
100092aa:	4a09      	ldr	r2, [pc, #36]	; (100092d0 <mpu_set_sensors+0x1d4>)
100092ac:	7313      	strb	r3, [r2, #12]
100092ae:	e762      	b.n	10009176 <mpu_set_sensors+0x7a>
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
100092b0:	4b07      	ldr	r3, [pc, #28]	; (100092d0 <mpu_set_sensors+0x1d4>)
100092b2:	681a      	ldr	r2, [r3, #0]
100092b4:	7911      	ldrb	r1, [r2, #4]
100092b6:	685b      	ldr	r3, [r3, #4]
100092b8:	7818      	ldrb	r0, [r3, #0]
100092ba:	466b      	mov	r3, sp
100092bc:	3306      	adds	r3, #6
100092be:	2201      	movs	r2, #1
100092c0:	4d06      	ldr	r5, [pc, #24]	; (100092dc <mpu_set_sensors+0x1e0>)
100092c2:	47a8      	blx	r5
100092c4:	2800      	cmp	r0, #0
100092c6:	d0a2      	beq.n	1000920e <mpu_set_sensors+0x112>
100092c8:	e7e7      	b.n	1000929a <mpu_set_sensors+0x19e>

    st.chip_cfg.sensors = sensors;
    st.chip_cfg.lp_accel_mode = 0;
    delay_ms(50);
    return 0;
}
100092ca:	0028      	movs	r0, r5
100092cc:	b003      	add	sp, #12
100092ce:	bd30      	pop	{r4, r5, pc}
100092d0:	100170c8 	.word	0x100170c8
100092d4:	1000a871 	.word	0x1000a871
100092d8:	10008e6d 	.word	0x10008e6d
100092dc:	1000a8cd 	.word	0x1000a8cd
100092e0:	10008129 	.word	0x10008129

100092e4 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
100092e4:	b530      	push	{r4, r5, lr}
100092e6:	b085      	sub	sp, #20
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
100092e8:	ab02      	add	r3, sp, #8
100092ea:	2280      	movs	r2, #128	; 0x80
100092ec:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
100092ee:	4ab9      	ldr	r2, [pc, #740]	; (100095d4 <mpu_init+0x2f0>)
100092f0:	6811      	ldr	r1, [r2, #0]
100092f2:	7d49      	ldrb	r1, [r1, #21]
100092f4:	6852      	ldr	r2, [r2, #4]
100092f6:	7810      	ldrb	r0, [r2, #0]
100092f8:	2201      	movs	r2, #1
100092fa:	4cb7      	ldr	r4, [pc, #732]	; (100095d8 <mpu_init+0x2f4>)
100092fc:	47a0      	blx	r4
100092fe:	2800      	cmp	r0, #0
10009300:	d000      	beq.n	10009304 <mpu_init+0x20>
10009302:	e149      	b.n	10009598 <mpu_init+0x2b4>
        return -1;
    delay_ms(100);
10009304:	3064      	adds	r0, #100	; 0x64
10009306:	4bb5      	ldr	r3, [pc, #724]	; (100095dc <mpu_init+0x2f8>)
10009308:	4798      	blx	r3

    /* Wake up chip. */
    data[0] = 0x00;
1000930a:	ab02      	add	r3, sp, #8
1000930c:	2200      	movs	r2, #0
1000930e:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
10009310:	4ab0      	ldr	r2, [pc, #704]	; (100095d4 <mpu_init+0x2f0>)
10009312:	6811      	ldr	r1, [r2, #0]
10009314:	7d49      	ldrb	r1, [r1, #21]
10009316:	6852      	ldr	r2, [r2, #4]
10009318:	7810      	ldrb	r0, [r2, #0]
1000931a:	2201      	movs	r2, #1
1000931c:	4cae      	ldr	r4, [pc, #696]	; (100095d8 <mpu_init+0x2f4>)
1000931e:	47a0      	blx	r4
10009320:	2800      	cmp	r0, #0
10009322:	d000      	beq.n	10009326 <mpu_init+0x42>
10009324:	e13b      	b.n	1000959e <mpu_init+0x2ba>
        return -1;

   st.chip_cfg.accel_half = 0;
10009326:	4aab      	ldr	r2, [pc, #684]	; (100095d4 <mpu_init+0x2f0>)
10009328:	2300      	movs	r3, #0
1000932a:	74d3      	strb	r3, [r2, #19]

#ifdef MPU6500
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
1000932c:	ab02      	add	r3, sp, #8
1000932e:	2140      	movs	r1, #64	; 0x40
10009330:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
10009332:	6811      	ldr	r1, [r2, #0]
10009334:	7a09      	ldrb	r1, [r1, #8]
10009336:	6852      	ldr	r2, [r2, #4]
10009338:	7810      	ldrb	r0, [r2, #0]
1000933a:	2201      	movs	r2, #1
1000933c:	4ca6      	ldr	r4, [pc, #664]	; (100095d8 <mpu_init+0x2f4>)
1000933e:	47a0      	blx	r4
10009340:	2800      	cmp	r0, #0
10009342:	d000      	beq.n	10009346 <mpu_init+0x62>
10009344:	e12e      	b.n	100095a4 <mpu_init+0x2c0>
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
10009346:	4ca3      	ldr	r4, [pc, #652]	; (100095d4 <mpu_init+0x2f0>)
10009348:	23ff      	movs	r3, #255	; 0xff
1000934a:	72a3      	strb	r3, [r4, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
1000934c:	7223      	strb	r3, [r4, #8]
    st.chip_cfg.accel_fsr = 0xFF;
1000934e:	7263      	strb	r3, [r4, #9]
    st.chip_cfg.lpf = 0xFF;
10009350:	72e3      	strb	r3, [r4, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
10009352:	2201      	movs	r2, #1
10009354:	4252      	negs	r2, r2
10009356:	81e2      	strh	r2, [r4, #14]
    st.chip_cfg.fifo_enable = 0xFF;
10009358:	7423      	strb	r3, [r4, #16]
    st.chip_cfg.bypass_mode = 0xFF;
1000935a:	74a3      	strb	r3, [r4, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
1000935c:	8522      	strh	r2, [r4, #40]	; 0x28
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
1000935e:	3bfe      	subs	r3, #254	; 0xfe
10009360:	7323      	strb	r3, [r4, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 0; // --> interrupt active high!!
10009362:	2500      	movs	r5, #0
10009364:	3321      	adds	r3, #33	; 0x21
10009366:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.latched_int = 0;
10009368:	3301      	adds	r3, #1
1000936a:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.int_motion_only = 0;
1000936c:	7565      	strb	r5, [r4, #21]
    st.chip_cfg.lp_accel_mode = 0;
1000936e:	7525      	strb	r5, [r4, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
10009370:	0020      	movs	r0, r4
10009372:	3016      	adds	r0, #22
10009374:	320d      	adds	r2, #13
10009376:	2100      	movs	r1, #0
10009378:	4b99      	ldr	r3, [pc, #612]	; (100095e0 <mpu_init+0x2fc>)
1000937a:	4798      	blx	r3
    st.chip_cfg.dmp_on = 0;
1000937c:	2324      	movs	r3, #36	; 0x24
1000937e:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_loaded = 0;
10009380:	3301      	adds	r3, #1
10009382:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_sample_rate = 0;
10009384:	84e5      	strh	r5, [r4, #38]	; 0x26

    if (mpu_set_gyro_fsr(SMS_MPU_GYRO_FS))
10009386:	20fa      	movs	r0, #250	; 0xfa
10009388:	00c0      	lsls	r0, r0, #3
1000938a:	4b96      	ldr	r3, [pc, #600]	; (100095e4 <mpu_init+0x300>)
1000938c:	4798      	blx	r3
1000938e:	2800      	cmp	r0, #0
10009390:	d000      	beq.n	10009394 <mpu_init+0xb0>
10009392:	e10a      	b.n	100095aa <mpu_init+0x2c6>
        return -1;
    if (mpu_set_accel_fsr(SMS_MPU_ACCEL_FS))
10009394:	3002      	adds	r0, #2
10009396:	4b94      	ldr	r3, [pc, #592]	; (100095e8 <mpu_init+0x304>)
10009398:	4798      	blx	r3
1000939a:	2800      	cmp	r0, #0
1000939c:	d000      	beq.n	100093a0 <mpu_init+0xbc>
1000939e:	e107      	b.n	100095b0 <mpu_init+0x2cc>
        return -1;
    if (mpu_set_lpf(42))
100093a0:	302a      	adds	r0, #42	; 0x2a
100093a2:	4b92      	ldr	r3, [pc, #584]	; (100095ec <mpu_init+0x308>)
100093a4:	4798      	blx	r3
100093a6:	2800      	cmp	r0, #0
100093a8:	d000      	beq.n	100093ac <mpu_init+0xc8>
100093aa:	e104      	b.n	100095b6 <mpu_init+0x2d2>
        return -1;
    if (mpu_set_sample_rate(50))
100093ac:	3032      	adds	r0, #50	; 0x32
100093ae:	4b90      	ldr	r3, [pc, #576]	; (100095f0 <mpu_init+0x30c>)
100093b0:	4798      	blx	r3
100093b2:	2800      	cmp	r0, #0
100093b4:	d000      	beq.n	100093b8 <mpu_init+0xd4>
100093b6:	e101      	b.n	100095bc <mpu_init+0x2d8>
        return -1;
    if (mpu_configure_fifo(0))
100093b8:	4b8e      	ldr	r3, [pc, #568]	; (100095f4 <mpu_init+0x310>)
100093ba:	4798      	blx	r3
100093bc:	2800      	cmp	r0, #0
100093be:	d000      	beq.n	100093c2 <mpu_init+0xde>
100093c0:	e0ff      	b.n	100095c2 <mpu_init+0x2de>
/* This initialization is similar to the one in ak8975.c. */
static int setup_compass(void)
{
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);
100093c2:	3001      	adds	r0, #1
100093c4:	4b8c      	ldr	r3, [pc, #560]	; (100095f8 <mpu_init+0x314>)
100093c6:	4798      	blx	r3

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
100093c8:	240c      	movs	r4, #12
        int result;
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
100093ca:	4d8c      	ldr	r5, [pc, #560]	; (100095fc <mpu_init+0x318>)
100093cc:	ab01      	add	r3, sp, #4
100093ce:	2201      	movs	r2, #1
100093d0:	2100      	movs	r1, #0
100093d2:	0020      	movs	r0, r4
100093d4:	47a8      	blx	r5
        if (!result && (data[0] == AKM_WHOAMI))
100093d6:	2800      	cmp	r0, #0
100093d8:	d103      	bne.n	100093e2 <mpu_init+0xfe>
100093da:	466b      	mov	r3, sp
100093dc:	791b      	ldrb	r3, [r3, #4]
100093de:	2b48      	cmp	r3, #72	; 0x48
100093e0:	d004      	beq.n	100093ec <mpu_init+0x108>
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
100093e2:	3401      	adds	r4, #1
100093e4:	b2e4      	uxtb	r4, r4
100093e6:	2c10      	cmp	r4, #16
100093e8:	d1f0      	bne.n	100093cc <mpu_init+0xe8>
100093ea:	e001      	b.n	100093f0 <mpu_init+0x10c>
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
        if (!result && (data[0] == AKM_WHOAMI))
            break;
    }

    if (akm_addr > 0x0F) {
100093ec:	2c0f      	cmp	r4, #15
100093ee:	d905      	bls.n	100093fc <mpu_init+0x118>
        /* TODO: Handle this case in all compass-related functions. */
        log_e("Compass not found.\n");
100093f0:	4883      	ldr	r0, [pc, #524]	; (10009600 <mpu_init+0x31c>)
100093f2:	4c84      	ldr	r4, [pc, #528]	; (10009604 <mpu_init+0x320>)
100093f4:	47a0      	blx	r4
100093f6:	4884      	ldr	r0, [pc, #528]	; (10009608 <mpu_init+0x324>)
100093f8:	47a0      	blx	r4
100093fa:	e0c4      	b.n	10009586 <mpu_init+0x2a2>
        return -1;
    }

    st.chip_cfg.compass_addr = akm_addr;
100093fc:	232a      	movs	r3, #42	; 0x2a
100093fe:	4a75      	ldr	r2, [pc, #468]	; (100095d4 <mpu_init+0x2f0>)
10009400:	54d4      	strb	r4, [r2, r3]

    data[0] = AKM_POWER_DOWN;
10009402:	ab01      	add	r3, sp, #4
10009404:	2210      	movs	r2, #16
10009406:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009408:	3a0f      	subs	r2, #15
1000940a:	210a      	movs	r1, #10
1000940c:	0020      	movs	r0, r4
1000940e:	4c72      	ldr	r4, [pc, #456]	; (100095d8 <mpu_init+0x2f4>)
10009410:	47a0      	blx	r4
10009412:	2800      	cmp	r0, #0
10009414:	d000      	beq.n	10009418 <mpu_init+0x134>
10009416:	e0b6      	b.n	10009586 <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009418:	3001      	adds	r0, #1
1000941a:	4b70      	ldr	r3, [pc, #448]	; (100095dc <mpu_init+0x2f8>)
1000941c:	4798      	blx	r3

    data[0] = AKM_FUSE_ROM_ACCESS;
1000941e:	ab01      	add	r3, sp, #4
10009420:	221f      	movs	r2, #31
10009422:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009424:	320b      	adds	r2, #11
10009426:	496b      	ldr	r1, [pc, #428]	; (100095d4 <mpu_init+0x2f0>)
10009428:	5c88      	ldrb	r0, [r1, r2]
1000942a:	3a29      	subs	r2, #41	; 0x29
1000942c:	210a      	movs	r1, #10
1000942e:	4c6a      	ldr	r4, [pc, #424]	; (100095d8 <mpu_init+0x2f4>)
10009430:	47a0      	blx	r4
10009432:	2800      	cmp	r0, #0
10009434:	d000      	beq.n	10009438 <mpu_init+0x154>
10009436:	e0a6      	b.n	10009586 <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009438:	3001      	adds	r0, #1
1000943a:	4b68      	ldr	r3, [pc, #416]	; (100095dc <mpu_init+0x2f8>)
1000943c:	4798      	blx	r3

    /* Get sensitivity adjustment data from fuse ROM. */
    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ASAX, 3, data))
1000943e:	232a      	movs	r3, #42	; 0x2a
10009440:	4a64      	ldr	r2, [pc, #400]	; (100095d4 <mpu_init+0x2f0>)
10009442:	5cd0      	ldrb	r0, [r2, r3]
10009444:	ab01      	add	r3, sp, #4
10009446:	2203      	movs	r2, #3
10009448:	2110      	movs	r1, #16
1000944a:	4c6c      	ldr	r4, [pc, #432]	; (100095fc <mpu_init+0x318>)
1000944c:	47a0      	blx	r4
1000944e:	2800      	cmp	r0, #0
10009450:	d000      	beq.n	10009454 <mpu_init+0x170>
10009452:	e098      	b.n	10009586 <mpu_init+0x2a2>
        return -1;
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
10009454:	4a5f      	ldr	r2, [pc, #380]	; (100095d4 <mpu_init+0x2f0>)
10009456:	ab01      	add	r3, sp, #4
10009458:	7819      	ldrb	r1, [r3, #0]
1000945a:	3180      	adds	r1, #128	; 0x80
1000945c:	8591      	strh	r1, [r2, #44]	; 0x2c
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
1000945e:	7859      	ldrb	r1, [r3, #1]
10009460:	3180      	adds	r1, #128	; 0x80
10009462:	85d1      	strh	r1, [r2, #46]	; 0x2e
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;
10009464:	7899      	ldrb	r1, [r3, #2]
10009466:	3180      	adds	r1, #128	; 0x80
10009468:	8611      	strh	r1, [r2, #48]	; 0x30

    data[0] = AKM_POWER_DOWN;
1000946a:	2110      	movs	r1, #16
1000946c:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
1000946e:	311a      	adds	r1, #26
10009470:	5c50      	ldrb	r0, [r2, r1]
10009472:	2201      	movs	r2, #1
10009474:	3920      	subs	r1, #32
10009476:	4c58      	ldr	r4, [pc, #352]	; (100095d8 <mpu_init+0x2f4>)
10009478:	47a0      	blx	r4
1000947a:	2800      	cmp	r0, #0
1000947c:	d000      	beq.n	10009480 <mpu_init+0x19c>
1000947e:	e082      	b.n	10009586 <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009480:	3001      	adds	r0, #1
10009482:	4b56      	ldr	r3, [pc, #344]	; (100095dc <mpu_init+0x2f8>)
10009484:	4798      	blx	r3

    mpu_set_bypass(0);
10009486:	2000      	movs	r0, #0
10009488:	4b5b      	ldr	r3, [pc, #364]	; (100095f8 <mpu_init+0x314>)
1000948a:	4798      	blx	r3

    /* Set up master mode, master clock, and ES bit. */
    data[0] = 0x40;
1000948c:	ab01      	add	r3, sp, #4
1000948e:	2240      	movs	r2, #64	; 0x40
10009490:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
10009492:	4a50      	ldr	r2, [pc, #320]	; (100095d4 <mpu_init+0x2f0>)
10009494:	6811      	ldr	r1, [r2, #0]
10009496:	7e89      	ldrb	r1, [r1, #26]
10009498:	6852      	ldr	r2, [r2, #4]
1000949a:	7810      	ldrb	r0, [r2, #0]
1000949c:	2201      	movs	r2, #1
1000949e:	4c4e      	ldr	r4, [pc, #312]	; (100095d8 <mpu_init+0x2f4>)
100094a0:	47a0      	blx	r4
100094a2:	2800      	cmp	r0, #0
100094a4:	d16f      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Slave 0 reads from AKM data registers. */
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
100094a6:	ab01      	add	r3, sp, #4
100094a8:	4a4a      	ldr	r2, [pc, #296]	; (100095d4 <mpu_init+0x2f0>)
100094aa:	212a      	movs	r1, #42	; 0x2a
100094ac:	5c51      	ldrb	r1, [r2, r1]
100094ae:	3880      	subs	r0, #128	; 0x80
100094b0:	4301      	orrs	r1, r0
100094b2:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
100094b4:	6811      	ldr	r1, [r2, #0]
100094b6:	7f89      	ldrb	r1, [r1, #30]
100094b8:	6852      	ldr	r2, [r2, #4]
100094ba:	7810      	ldrb	r0, [r2, #0]
100094bc:	2201      	movs	r2, #1
100094be:	4c46      	ldr	r4, [pc, #280]	; (100095d8 <mpu_init+0x2f4>)
100094c0:	47a0      	blx	r4
100094c2:	2800      	cmp	r0, #0
100094c4:	d15f      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Compass reads start at this register. */
    data[0] = AKM_REG_ST1;
100094c6:	ab01      	add	r3, sp, #4
100094c8:	2202      	movs	r2, #2
100094ca:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
100094cc:	4a41      	ldr	r2, [pc, #260]	; (100095d4 <mpu_init+0x2f0>)
100094ce:	6811      	ldr	r1, [r2, #0]
100094d0:	7fc9      	ldrb	r1, [r1, #31]
100094d2:	6852      	ldr	r2, [r2, #4]
100094d4:	7810      	ldrb	r0, [r2, #0]
100094d6:	2201      	movs	r2, #1
100094d8:	4c3f      	ldr	r4, [pc, #252]	; (100095d8 <mpu_init+0x2f4>)
100094da:	47a0      	blx	r4
100094dc:	2800      	cmp	r0, #0
100094de:	d152      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Enable slave 0, 8-byte reads. */
    data[0] = BIT_SLAVE_EN | 8;
100094e0:	ab01      	add	r3, sp, #4
100094e2:	2288      	movs	r2, #136	; 0x88
100094e4:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
100094e6:	4a3b      	ldr	r2, [pc, #236]	; (100095d4 <mpu_init+0x2f0>)
100094e8:	2120      	movs	r1, #32
100094ea:	6810      	ldr	r0, [r2, #0]
100094ec:	5c41      	ldrb	r1, [r0, r1]
100094ee:	6852      	ldr	r2, [r2, #4]
100094f0:	7810      	ldrb	r0, [r2, #0]
100094f2:	2201      	movs	r2, #1
100094f4:	4c38      	ldr	r4, [pc, #224]	; (100095d8 <mpu_init+0x2f4>)
100094f6:	47a0      	blx	r4
100094f8:	2800      	cmp	r0, #0
100094fa:	d144      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Slave 1 changes AKM measurement mode. */
    data[0] = st.chip_cfg.compass_addr;
100094fc:	ab01      	add	r3, sp, #4
100094fe:	4a35      	ldr	r2, [pc, #212]	; (100095d4 <mpu_init+0x2f0>)
10009500:	212a      	movs	r1, #42	; 0x2a
10009502:	5c51      	ldrb	r1, [r2, r1]
10009504:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
10009506:	2121      	movs	r1, #33	; 0x21
10009508:	6810      	ldr	r0, [r2, #0]
1000950a:	5c41      	ldrb	r1, [r0, r1]
1000950c:	6852      	ldr	r2, [r2, #4]
1000950e:	7810      	ldrb	r0, [r2, #0]
10009510:	2201      	movs	r2, #1
10009512:	4c31      	ldr	r4, [pc, #196]	; (100095d8 <mpu_init+0x2f4>)
10009514:	47a0      	blx	r4
10009516:	2800      	cmp	r0, #0
10009518:	d135      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* AKM measurement mode register. */
    data[0] = AKM_REG_CNTL;
1000951a:	ab01      	add	r3, sp, #4
1000951c:	220a      	movs	r2, #10
1000951e:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
10009520:	4a2c      	ldr	r2, [pc, #176]	; (100095d4 <mpu_init+0x2f0>)
10009522:	2122      	movs	r1, #34	; 0x22
10009524:	6810      	ldr	r0, [r2, #0]
10009526:	5c41      	ldrb	r1, [r0, r1]
10009528:	6852      	ldr	r2, [r2, #4]
1000952a:	7810      	ldrb	r0, [r2, #0]
1000952c:	2201      	movs	r2, #1
1000952e:	4c2a      	ldr	r4, [pc, #168]	; (100095d8 <mpu_init+0x2f4>)
10009530:	47a0      	blx	r4
10009532:	2800      	cmp	r0, #0
10009534:	d127      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Enable slave 1, 1-byte writes. */
    data[0] = BIT_SLAVE_EN | 1;
10009536:	ab01      	add	r3, sp, #4
10009538:	2281      	movs	r2, #129	; 0x81
1000953a:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
1000953c:	4a25      	ldr	r2, [pc, #148]	; (100095d4 <mpu_init+0x2f0>)
1000953e:	2123      	movs	r1, #35	; 0x23
10009540:	6810      	ldr	r0, [r2, #0]
10009542:	5c41      	ldrb	r1, [r0, r1]
10009544:	6852      	ldr	r2, [r2, #4]
10009546:	7810      	ldrb	r0, [r2, #0]
10009548:	2201      	movs	r2, #1
1000954a:	4c23      	ldr	r4, [pc, #140]	; (100095d8 <mpu_init+0x2f4>)
1000954c:	47a0      	blx	r4
1000954e:	2800      	cmp	r0, #0
10009550:	d119      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Set slave 1 data. */
    data[0] = AKM_SINGLE_MEASUREMENT;
10009552:	ab01      	add	r3, sp, #4
10009554:	2211      	movs	r2, #17
10009556:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
10009558:	4a1e      	ldr	r2, [pc, #120]	; (100095d4 <mpu_init+0x2f0>)
1000955a:	2126      	movs	r1, #38	; 0x26
1000955c:	6810      	ldr	r0, [r2, #0]
1000955e:	5c41      	ldrb	r1, [r0, r1]
10009560:	6852      	ldr	r2, [r2, #4]
10009562:	7810      	ldrb	r0, [r2, #0]
10009564:	2201      	movs	r2, #1
10009566:	4c1c      	ldr	r4, [pc, #112]	; (100095d8 <mpu_init+0x2f4>)
10009568:	47a0      	blx	r4
1000956a:	2800      	cmp	r0, #0
1000956c:	d10b      	bne.n	10009586 <mpu_init+0x2a2>
        return -1;

    /* Trigger slave 0 and slave 1 actions at each sample. */
    data[0] = 0x03;
1000956e:	ab01      	add	r3, sp, #4
10009570:	2203      	movs	r2, #3
10009572:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
10009574:	4a17      	ldr	r2, [pc, #92]	; (100095d4 <mpu_init+0x2f0>)
10009576:	2127      	movs	r1, #39	; 0x27
10009578:	6810      	ldr	r0, [r2, #0]
1000957a:	5c41      	ldrb	r1, [r0, r1]
1000957c:	6852      	ldr	r2, [r2, #4]
1000957e:	7810      	ldrb	r0, [r2, #0]
10009580:	2201      	movs	r2, #1
10009582:	4c15      	ldr	r4, [pc, #84]	; (100095d8 <mpu_init+0x2f4>)
10009584:	47a0      	blx	r4
    //if (int_param)
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
10009586:	200a      	movs	r0, #10
10009588:	4b20      	ldr	r3, [pc, #128]	; (1000960c <mpu_init+0x328>)
1000958a:	4798      	blx	r3
1000958c:	1e04      	subs	r4, r0, #0
1000958e:	d11b      	bne.n	100095c8 <mpu_init+0x2e4>
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
        return -1;
#endif

    mpu_set_sensors(0);
10009590:	2000      	movs	r0, #0
10009592:	4b1f      	ldr	r3, [pc, #124]	; (10009610 <mpu_init+0x32c>)
10009594:	4798      	blx	r3
    return 0;
10009596:	e019      	b.n	100095cc <mpu_init+0x2e8>
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
10009598:	2401      	movs	r4, #1
1000959a:	4264      	negs	r4, r4
1000959c:	e016      	b.n	100095cc <mpu_init+0x2e8>
    delay_ms(100);

    /* Wake up chip. */
    data[0] = 0x00;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
1000959e:	2401      	movs	r4, #1
100095a0:	4264      	negs	r4, r4
100095a2:	e013      	b.n	100095cc <mpu_init+0x2e8>
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
100095a4:	2401      	movs	r4, #1
100095a6:	4264      	negs	r4, r4
100095a8:	e010      	b.n	100095cc <mpu_init+0x2e8>
    st.chip_cfg.dmp_on = 0;
    st.chip_cfg.dmp_loaded = 0;
    st.chip_cfg.dmp_sample_rate = 0;

    if (mpu_set_gyro_fsr(SMS_MPU_GYRO_FS))
        return -1;
100095aa:	2401      	movs	r4, #1
100095ac:	4264      	negs	r4, r4
100095ae:	e00d      	b.n	100095cc <mpu_init+0x2e8>
    if (mpu_set_accel_fsr(SMS_MPU_ACCEL_FS))
        return -1;
100095b0:	2401      	movs	r4, #1
100095b2:	4264      	negs	r4, r4
100095b4:	e00a      	b.n	100095cc <mpu_init+0x2e8>
    if (mpu_set_lpf(42))
        return -1;
100095b6:	2401      	movs	r4, #1
100095b8:	4264      	negs	r4, r4
100095ba:	e007      	b.n	100095cc <mpu_init+0x2e8>
    if (mpu_set_sample_rate(50))
        return -1;
100095bc:	2401      	movs	r4, #1
100095be:	4264      	negs	r4, r4
100095c0:	e004      	b.n	100095cc <mpu_init+0x2e8>
    if (mpu_configure_fifo(0))
        return -1;
100095c2:	2401      	movs	r4, #1
100095c4:	4264      	negs	r4, r4
100095c6:	e001      	b.n	100095cc <mpu_init+0x2e8>
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
100095c8:	2401      	movs	r4, #1
100095ca:	4264      	negs	r4, r4
        return -1;
#endif

    mpu_set_sensors(0);
    return 0;
}
100095cc:	0020      	movs	r0, r4
100095ce:	b005      	add	sp, #20
100095d0:	bd30      	pop	{r4, r5, pc}
100095d2:	46c0      	nop			; (mov r8, r8)
100095d4:	100170c8 	.word	0x100170c8
100095d8:	1000a871 	.word	0x1000a871
100095dc:	10008129 	.word	0x10008129
100095e0:	100149c9 	.word	0x100149c9
100095e4:	100087e9 	.word	0x100087e9
100095e8:	100088d5 	.word	0x100088d5
100095ec:	10008969 	.word	0x10008969
100095f0:	10009029 	.word	0x10009029
100095f4:	10008ab9 	.word	0x10008ab9
100095f8:	10008cf1 	.word	0x10008cf1
100095fc:	1000a8cd 	.word	0x1000a8cd
10009600:	10015ddc 	.word	0x10015ddc
10009604:	10014c31 	.word	0x10014c31
10009608:	10015c4c 	.word	0x10015c4c
1000960c:	10008a41 	.word	0x10008a41
10009610:	100090fd 	.word	0x100090fd

10009614 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
10009614:	b570      	push	{r4, r5, r6, lr}
10009616:	b082      	sub	sp, #8
10009618:	000c      	movs	r4, r1
1000961a:	1e15      	subs	r5, r2, #0
    unsigned char tmp[2];

    if (!data)
1000961c:	d025      	beq.n	1000966a <mpu_write_mem+0x56>
        return -1;
    if (!st.chip_cfg.sensors)
1000961e:	4b19      	ldr	r3, [pc, #100]	; (10009684 <mpu_write_mem+0x70>)
10009620:	7a9b      	ldrb	r3, [r3, #10]
10009622:	2b00      	cmp	r3, #0
10009624:	d024      	beq.n	10009670 <mpu_write_mem+0x5c>
        return -1;

    tmp[0] = (unsigned char)(mem_addr >> 8);
10009626:	ab01      	add	r3, sp, #4
10009628:	0a02      	lsrs	r2, r0, #8
1000962a:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
1000962c:	b2c0      	uxtb	r0, r0
1000962e:	7058      	strb	r0, [r3, #1]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
10009630:	4b14      	ldr	r3, [pc, #80]	; (10009684 <mpu_write_mem+0x70>)
10009632:	685b      	ldr	r3, [r3, #4]
10009634:	1840      	adds	r0, r0, r1
10009636:	895a      	ldrh	r2, [r3, #10]
10009638:	4290      	cmp	r0, r2
1000963a:	dc1c      	bgt.n	10009676 <mpu_write_mem+0x62>
        return -1;

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
1000963c:	4a11      	ldr	r2, [pc, #68]	; (10009684 <mpu_write_mem+0x70>)
1000963e:	6812      	ldr	r2, [r2, #0]
10009640:	7ed1      	ldrb	r1, [r2, #27]
10009642:	7818      	ldrb	r0, [r3, #0]
10009644:	ab01      	add	r3, sp, #4
10009646:	2202      	movs	r2, #2
10009648:	4e0f      	ldr	r6, [pc, #60]	; (10009688 <mpu_write_mem+0x74>)
1000964a:	47b0      	blx	r6
1000964c:	2800      	cmp	r0, #0
1000964e:	d115      	bne.n	1000967c <mpu_write_mem+0x68>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
10009650:	b2e2      	uxtb	r2, r4
10009652:	4b0c      	ldr	r3, [pc, #48]	; (10009684 <mpu_write_mem+0x70>)
10009654:	6819      	ldr	r1, [r3, #0]
10009656:	7e09      	ldrb	r1, [r1, #24]
10009658:	685b      	ldr	r3, [r3, #4]
1000965a:	7818      	ldrb	r0, [r3, #0]
1000965c:	002b      	movs	r3, r5
1000965e:	4c0a      	ldr	r4, [pc, #40]	; (10009688 <mpu_write_mem+0x74>)
10009660:	47a0      	blx	r4
10009662:	1e43      	subs	r3, r0, #1
10009664:	4198      	sbcs	r0, r3
10009666:	4240      	negs	r0, r0
10009668:	e00a      	b.n	10009680 <mpu_write_mem+0x6c>
        unsigned char *data)
{
    unsigned char tmp[2];

    if (!data)
        return -1;
1000966a:	2001      	movs	r0, #1
1000966c:	4240      	negs	r0, r0
1000966e:	e007      	b.n	10009680 <mpu_write_mem+0x6c>
    if (!st.chip_cfg.sensors)
        return -1;
10009670:	2001      	movs	r0, #1
10009672:	4240      	negs	r0, r0
10009674:	e004      	b.n	10009680 <mpu_write_mem+0x6c>
    tmp[0] = (unsigned char)(mem_addr >> 8);
    tmp[1] = (unsigned char)(mem_addr & 0xFF);

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
        return -1;
10009676:	2001      	movs	r0, #1
10009678:	4240      	negs	r0, r0
1000967a:	e001      	b.n	10009680 <mpu_write_mem+0x6c>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
        return -1;
1000967c:	2001      	movs	r0, #1
1000967e:	4240      	negs	r0, r0
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
        return -1;
    return 0;
}
10009680:	b002      	add	sp, #8
10009682:	bd70      	pop	{r4, r5, r6, pc}
10009684:	100170c8 	.word	0x100170c8
10009688:	1000a871 	.word	0x1000a871

1000968c <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
1000968c:	b570      	push	{r4, r5, r6, lr}
1000968e:	b082      	sub	sp, #8
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
10009690:	2324      	movs	r3, #36	; 0x24
10009692:	4a21      	ldr	r2, [pc, #132]	; (10009718 <mpu_set_dmp_state+0x8c>)
10009694:	5cd3      	ldrb	r3, [r2, r3]
10009696:	4283      	cmp	r3, r0
10009698:	d037      	beq.n	1000970a <mpu_set_dmp_state+0x7e>
        return 0;

    if (enable) {
1000969a:	2800      	cmp	r0, #0
1000969c:	d020      	beq.n	100096e0 <mpu_set_dmp_state+0x54>
        if (!st.chip_cfg.dmp_loaded)
1000969e:	2325      	movs	r3, #37	; 0x25
100096a0:	5cd3      	ldrb	r3, [r2, r3]
100096a2:	2b00      	cmp	r3, #0
100096a4:	d033      	beq.n	1000970e <mpu_set_dmp_state+0x82>
            return -1;
        /* Disable data ready interrupt. */
        set_int_enable(0);
100096a6:	2000      	movs	r0, #0
100096a8:	4d1c      	ldr	r5, [pc, #112]	; (1000971c <mpu_set_dmp_state+0x90>)
100096aa:	47a8      	blx	r5
        /* Disable bypass mode. */
        mpu_set_bypass(0);
100096ac:	2000      	movs	r0, #0
100096ae:	4b1c      	ldr	r3, [pc, #112]	; (10009720 <mpu_set_dmp_state+0x94>)
100096b0:	4798      	blx	r3
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
100096b2:	4c19      	ldr	r4, [pc, #100]	; (10009718 <mpu_set_dmp_state+0x8c>)
100096b4:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
100096b6:	4b1b      	ldr	r3, [pc, #108]	; (10009724 <mpu_set_dmp_state+0x98>)
100096b8:	4798      	blx	r3
        /* Remove FIFO elements. */
        tmp = 0;
100096ba:	466b      	mov	r3, sp
100096bc:	3307      	adds	r3, #7
100096be:	2200      	movs	r2, #0
100096c0:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
100096c2:	6862      	ldr	r2, [r4, #4]
100096c4:	7810      	ldrb	r0, [r2, #0]
100096c6:	2201      	movs	r2, #1
100096c8:	2123      	movs	r1, #35	; 0x23
100096ca:	4e17      	ldr	r6, [pc, #92]	; (10009728 <mpu_set_dmp_state+0x9c>)
100096cc:	47b0      	blx	r6
        st.chip_cfg.dmp_on = 1;
100096ce:	2201      	movs	r2, #1
100096d0:	2324      	movs	r3, #36	; 0x24
100096d2:	54e2      	strb	r2, [r4, r3]
        /* Enable DMP interrupt. */
        set_int_enable(1);
100096d4:	2001      	movs	r0, #1
100096d6:	47a8      	blx	r5
        mpu_reset_fifo();
100096d8:	4b14      	ldr	r3, [pc, #80]	; (1000972c <mpu_set_dmp_state+0xa0>)
100096da:	4798      	blx	r3
        tmp = st.chip_cfg.fifo_enable;
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
100096dc:	2000      	movs	r0, #0
100096de:	e018      	b.n	10009712 <mpu_set_dmp_state+0x86>
        /* Enable DMP interrupt. */
        set_int_enable(1);
        mpu_reset_fifo();
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
100096e0:	2000      	movs	r0, #0
100096e2:	4b0e      	ldr	r3, [pc, #56]	; (1000971c <mpu_set_dmp_state+0x90>)
100096e4:	4798      	blx	r3
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
100096e6:	466b      	mov	r3, sp
100096e8:	3307      	adds	r3, #7
100096ea:	4c0b      	ldr	r4, [pc, #44]	; (10009718 <mpu_set_dmp_state+0x8c>)
100096ec:	7c22      	ldrb	r2, [r4, #16]
100096ee:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
100096f0:	6862      	ldr	r2, [r4, #4]
100096f2:	7810      	ldrb	r0, [r2, #0]
100096f4:	2201      	movs	r2, #1
100096f6:	2123      	movs	r1, #35	; 0x23
100096f8:	4d0b      	ldr	r5, [pc, #44]	; (10009728 <mpu_set_dmp_state+0x9c>)
100096fa:	47a8      	blx	r5
        st.chip_cfg.dmp_on = 0;
100096fc:	2200      	movs	r2, #0
100096fe:	2324      	movs	r3, #36	; 0x24
10009700:	54e2      	strb	r2, [r4, r3]
        mpu_reset_fifo();
10009702:	4b0a      	ldr	r3, [pc, #40]	; (1000972c <mpu_set_dmp_state+0xa0>)
10009704:	4798      	blx	r3
    }
    return 0;
10009706:	2000      	movs	r0, #0
10009708:	e003      	b.n	10009712 <mpu_set_dmp_state+0x86>
 */
int mpu_set_dmp_state(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
        return 0;
1000970a:	2000      	movs	r0, #0
1000970c:	e001      	b.n	10009712 <mpu_set_dmp_state+0x86>

    if (enable) {
        if (!st.chip_cfg.dmp_loaded)
            return -1;
1000970e:	2001      	movs	r0, #1
10009710:	4240      	negs	r0, r0
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
}
10009712:	b002      	add	sp, #8
10009714:	bd70      	pop	{r4, r5, r6, pc}
10009716:	46c0      	nop			; (mov r8, r8)
10009718:	100170c8 	.word	0x100170c8
1000971c:	10008495 	.word	0x10008495
10009720:	10008cf1 	.word	0x10008cf1
10009724:	10009029 	.word	0x10009029
10009728:	1000a871 	.word	0x1000a871
1000972c:	100085f1 	.word	0x100085f1

10009730 <mpu_get_compass_reg>:
 *  @param[out] data        Raw data in hardware units.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_compass_reg(short *data, unsigned long *timestamp)
{
10009730:	b5f0      	push	{r4, r5, r6, r7, lr}
10009732:	b085      	sub	sp, #20
10009734:	0006      	movs	r6, r0
10009736:	000d      	movs	r5, r1
#ifdef AK89xx_SECONDARY
    unsigned char tmp[9];

    if (!(st.chip_cfg.sensors & INV_XYZ_COMPASS))
10009738:	4b29      	ldr	r3, [pc, #164]	; (100097e0 <mpu_get_compass_reg+0xb0>)
1000973a:	7a9b      	ldrb	r3, [r3, #10]
1000973c:	07db      	lsls	r3, r3, #31
1000973e:	d540      	bpl.n	100097c2 <mpu_get_compass_reg+0x92>
        return -1;
    tmp[8] = AKM_SINGLE_MEASUREMENT;
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp+8))
        return -1;
#else
    if (i2c_read(st.hw->addr, st.reg->raw_compass, 8, tmp))
10009740:	4b27      	ldr	r3, [pc, #156]	; (100097e0 <mpu_get_compass_reg+0xb0>)
10009742:	2228      	movs	r2, #40	; 0x28
10009744:	6819      	ldr	r1, [r3, #0]
10009746:	5c89      	ldrb	r1, [r1, r2]
10009748:	685b      	ldr	r3, [r3, #4]
1000974a:	7818      	ldrb	r0, [r3, #0]
1000974c:	ab01      	add	r3, sp, #4
1000974e:	3a20      	subs	r2, #32
10009750:	4c24      	ldr	r4, [pc, #144]	; (100097e4 <mpu_get_compass_reg+0xb4>)
10009752:	47a0      	blx	r4
10009754:	1e04      	subs	r4, r0, #0
10009756:	d137      	bne.n	100097c8 <mpu_get_compass_reg+0x98>
        return -2;
    if ((tmp[7] & AKM_OVERFLOW) || (tmp[7] & AKM_DATA_ERROR))
        return -3;
#elif defined AK8963_SECONDARY
    /* AK8963 doesn't have the data read error bit. */
    if (!(tmp[0] & AKM_DATA_READY) || (tmp[0] & AKM_DATA_OVERRUN))
10009758:	ab01      	add	r3, sp, #4
1000975a:	781b      	ldrb	r3, [r3, #0]
1000975c:	2203      	movs	r2, #3
1000975e:	4013      	ands	r3, r2
10009760:	2b01      	cmp	r3, #1
10009762:	d134      	bne.n	100097ce <mpu_get_compass_reg+0x9e>
        return -2;
    if (tmp[7] & AKM_OVERFLOW)
10009764:	ab01      	add	r3, sp, #4
10009766:	79db      	ldrb	r3, [r3, #7]
10009768:	2b7f      	cmp	r3, #127	; 0x7f
1000976a:	d833      	bhi.n	100097d4 <mpu_get_compass_reg+0xa4>
        return -3;
#endif
    data[0] = (tmp[2] << 8) | tmp[1];
1000976c:	a801      	add	r0, sp, #4
1000976e:	7881      	ldrb	r1, [r0, #2]
10009770:	0209      	lsls	r1, r1, #8
10009772:	7843      	ldrb	r3, [r0, #1]
10009774:	4319      	orrs	r1, r3
10009776:	b209      	sxth	r1, r1
10009778:	8031      	strh	r1, [r6, #0]
    data[1] = (tmp[4] << 8) | tmp[3];
1000977a:	7902      	ldrb	r2, [r0, #4]
1000977c:	0212      	lsls	r2, r2, #8
1000977e:	78c3      	ldrb	r3, [r0, #3]
10009780:	431a      	orrs	r2, r3
10009782:	b212      	sxth	r2, r2
10009784:	8072      	strh	r2, [r6, #2]
    data[2] = (tmp[6] << 8) | tmp[5];
10009786:	7983      	ldrb	r3, [r0, #6]
10009788:	021b      	lsls	r3, r3, #8
1000978a:	7940      	ldrb	r0, [r0, #5]
1000978c:	4303      	orrs	r3, r0
1000978e:	b21b      	sxth	r3, r3
10009790:	469c      	mov	ip, r3
10009792:	80b3      	strh	r3, [r6, #4]

    data[0] = ((long)data[0] * st.chip_cfg.mag_sens_adj[0]) >> 8;
10009794:	4812      	ldr	r0, [pc, #72]	; (100097e0 <mpu_get_compass_reg+0xb0>)
10009796:	232c      	movs	r3, #44	; 0x2c
10009798:	5ec7      	ldrsh	r7, [r0, r3]
1000979a:	4379      	muls	r1, r7
1000979c:	1209      	asrs	r1, r1, #8
1000979e:	8031      	strh	r1, [r6, #0]
    data[1] = ((long)data[1] * st.chip_cfg.mag_sens_adj[1]) >> 8;
100097a0:	232e      	movs	r3, #46	; 0x2e
100097a2:	5ec1      	ldrsh	r1, [r0, r3]
100097a4:	434a      	muls	r2, r1
100097a6:	1212      	asrs	r2, r2, #8
100097a8:	8072      	strh	r2, [r6, #2]
    data[2] = ((long)data[2] * st.chip_cfg.mag_sens_adj[2]) >> 8;
100097aa:	2330      	movs	r3, #48	; 0x30
100097ac:	5ec2      	ldrsh	r2, [r0, r3]
100097ae:	4663      	mov	r3, ip
100097b0:	4353      	muls	r3, r2
100097b2:	121b      	asrs	r3, r3, #8
100097b4:	80b3      	strh	r3, [r6, #4]

    if (timestamp)
100097b6:	2d00      	cmp	r5, #0
100097b8:	d00e      	beq.n	100097d8 <mpu_get_compass_reg+0xa8>
        get_ms(timestamp);
100097ba:	0028      	movs	r0, r5
100097bc:	4b0a      	ldr	r3, [pc, #40]	; (100097e8 <mpu_get_compass_reg+0xb8>)
100097be:	4798      	blx	r3
100097c0:	e00a      	b.n	100097d8 <mpu_get_compass_reg+0xa8>
{
#ifdef AK89xx_SECONDARY
    unsigned char tmp[9];

    if (!(st.chip_cfg.sensors & INV_XYZ_COMPASS))
        return -1;
100097c2:	2401      	movs	r4, #1
100097c4:	4264      	negs	r4, r4
100097c6:	e007      	b.n	100097d8 <mpu_get_compass_reg+0xa8>
    tmp[8] = AKM_SINGLE_MEASUREMENT;
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp+8))
        return -1;
#else
    if (i2c_read(st.hw->addr, st.reg->raw_compass, 8, tmp))
        return -1;
100097c8:	2401      	movs	r4, #1
100097ca:	4264      	negs	r4, r4
100097cc:	e004      	b.n	100097d8 <mpu_get_compass_reg+0xa8>
    if ((tmp[7] & AKM_OVERFLOW) || (tmp[7] & AKM_DATA_ERROR))
        return -3;
#elif defined AK8963_SECONDARY
    /* AK8963 doesn't have the data read error bit. */
    if (!(tmp[0] & AKM_DATA_READY) || (tmp[0] & AKM_DATA_OVERRUN))
        return -2;
100097ce:	2402      	movs	r4, #2
100097d0:	4264      	negs	r4, r4
100097d2:	e001      	b.n	100097d8 <mpu_get_compass_reg+0xa8>
    if (tmp[7] & AKM_OVERFLOW)
        return -3;
100097d4:	2403      	movs	r4, #3
100097d6:	4264      	negs	r4, r4
        get_ms(timestamp);
    return 0;
#else
    return -1;
#endif
}
100097d8:	0020      	movs	r0, r4
100097da:	b005      	add	sp, #20
100097dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
100097de:	46c0      	nop			; (mov r8, r8)
100097e0:	100170c8 	.word	0x100170c8
100097e4:	1000a8cd 	.word	0x1000a8cd
100097e8:	1000b281 	.word	0x1000b281

100097ec <mpu_get_compass_fsr>:
 *  @return     0 if successful.
 */
int mpu_get_compass_fsr(unsigned short *fsr)
{
#ifdef AK89xx_SECONDARY
    fsr[0] = st.hw->compass_fsr;
100097ec:	4b02      	ldr	r3, [pc, #8]	; (100097f8 <mpu_get_compass_fsr+0xc>)
100097ee:	685b      	ldr	r3, [r3, #4]
100097f0:	899b      	ldrh	r3, [r3, #12]
100097f2:	8003      	strh	r3, [r0, #0]
    return 0;
#else
    return -1;
#endif
}
100097f4:	2000      	movs	r0, #0
100097f6:	4770      	bx	lr
100097f8:	100170c8 	.word	0x100170c8

100097fc <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
100097fc:	b510      	push	{r4, lr}
100097fe:	b086      	sub	sp, #24
10009800:	0004      	movs	r4, r0
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
10009802:	220c      	movs	r2, #12
10009804:	4915      	ldr	r1, [pc, #84]	; (1000985c <dmp_set_fifo_rate+0x60>)
10009806:	3110      	adds	r1, #16
10009808:	a803      	add	r0, sp, #12
1000980a:	4b15      	ldr	r3, [pc, #84]	; (10009860 <dmp_set_fifo_rate+0x64>)
1000980c:	4798      	blx	r3
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
1000980e:	2cc8      	cmp	r4, #200	; 0xc8
10009810:	d819      	bhi.n	10009846 <dmp_set_fifo_rate+0x4a>
        return -1;
    div = DMP_SAMPLE_RATE / rate - 1;
10009812:	0021      	movs	r1, r4
10009814:	20c8      	movs	r0, #200	; 0xc8
10009816:	4b13      	ldr	r3, [pc, #76]	; (10009864 <dmp_set_fifo_rate+0x68>)
10009818:	4798      	blx	r3
1000981a:	3801      	subs	r0, #1
1000981c:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
1000981e:	aa01      	add	r2, sp, #4
10009820:	0a03      	lsrs	r3, r0, #8
10009822:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(div & 0xFF);
10009824:	7050      	strb	r0, [r2, #1]
    if (mpu_write_mem(D_0_22, 2, tmp))
10009826:	2102      	movs	r1, #2
10009828:	480f      	ldr	r0, [pc, #60]	; (10009868 <dmp_set_fifo_rate+0x6c>)
1000982a:	4b10      	ldr	r3, [pc, #64]	; (1000986c <dmp_set_fifo_rate+0x70>)
1000982c:	4798      	blx	r3
1000982e:	2800      	cmp	r0, #0
10009830:	d10c      	bne.n	1000984c <dmp_set_fifo_rate+0x50>
        return -1;
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
10009832:	aa03      	add	r2, sp, #12
10009834:	210c      	movs	r1, #12
10009836:	480e      	ldr	r0, [pc, #56]	; (10009870 <dmp_set_fifo_rate+0x74>)
10009838:	4b0c      	ldr	r3, [pc, #48]	; (1000986c <dmp_set_fifo_rate+0x70>)
1000983a:	4798      	blx	r3
1000983c:	2800      	cmp	r0, #0
1000983e:	d108      	bne.n	10009852 <dmp_set_fifo_rate+0x56>
        return -1;

    dmp.fifo_rate = rate;
10009840:	4b0c      	ldr	r3, [pc, #48]	; (10009874 <dmp_set_fifo_rate+0x78>)
10009842:	819c      	strh	r4, [r3, #12]
    return 0;
10009844:	e007      	b.n	10009856 <dmp_set_fifo_rate+0x5a>
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
        return -1;
10009846:	2001      	movs	r0, #1
10009848:	4240      	negs	r0, r0
1000984a:	e004      	b.n	10009856 <dmp_set_fifo_rate+0x5a>
    div = DMP_SAMPLE_RATE / rate - 1;
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
    tmp[1] = (unsigned char)(div & 0xFF);
    if (mpu_write_mem(D_0_22, 2, tmp))
        return -1;
1000984c:	2001      	movs	r0, #1
1000984e:	4240      	negs	r0, r0
10009850:	e001      	b.n	10009856 <dmp_set_fifo_rate+0x5a>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
        return -1;
10009852:	2001      	movs	r0, #1
10009854:	4240      	negs	r0, r0

    dmp.fifo_rate = rate;
    return 0;
}
10009856:	b006      	add	sp, #24
10009858:	bd10      	pop	{r4, pc}
1000985a:	46c0      	nop			; (mov r8, r8)
1000985c:	10016028 	.word	0x10016028
10009860:	100149b7 	.word	0x100149b7
10009864:	100129d9 	.word	0x100129d9
10009868:	00000216 	.word	0x00000216
1000986c:	10009615 	.word	0x10009615
10009870:	00000ac1 	.word	0x00000ac1
10009874:	1001718c 	.word	0x1001718c

10009878 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
10009878:	b5f0      	push	{r4, r5, r6, r7, lr}
1000987a:	4647      	mov	r7, r8
1000987c:	b480      	push	{r7}
1000987e:	b082      	sub	sp, #8
10009880:	0004      	movs	r4, r0
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
10009882:	0743      	lsls	r3, r0, #29
10009884:	d100      	bne.n	10009888 <dmp_set_tap_thresh+0x10>
10009886:	e09c      	b.n	100099c2 <dmp_set_tap_thresh+0x14a>
10009888:	23c8      	movs	r3, #200	; 0xc8
1000988a:	00db      	lsls	r3, r3, #3
1000988c:	4299      	cmp	r1, r3
1000988e:	d900      	bls.n	10009892 <dmp_set_tap_thresh+0x1a>
10009890:	e09a      	b.n	100099c8 <dmp_set_tap_thresh+0x150>
        return -1;

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
10009892:	0008      	movs	r0, r1
10009894:	4b58      	ldr	r3, [pc, #352]	; (100099f8 <dmp_set_tap_thresh+0x180>)
10009896:	4798      	blx	r3
10009898:	4958      	ldr	r1, [pc, #352]	; (100099fc <dmp_set_tap_thresh+0x184>)
1000989a:	4b59      	ldr	r3, [pc, #356]	; (10009a00 <dmp_set_tap_thresh+0x188>)
1000989c:	4798      	blx	r3
1000989e:	1c06      	adds	r6, r0, #0

    mpu_get_accel_fsr(&accel_fsr);
100098a0:	466b      	mov	r3, sp
100098a2:	1cdd      	adds	r5, r3, #3
100098a4:	0028      	movs	r0, r5
100098a6:	4b57      	ldr	r3, [pc, #348]	; (10009a04 <dmp_set_tap_thresh+0x18c>)
100098a8:	4798      	blx	r3
    switch (accel_fsr) {
100098aa:	782b      	ldrb	r3, [r5, #0]
100098ac:	2b04      	cmp	r3, #4
100098ae:	d019      	beq.n	100098e4 <dmp_set_tap_thresh+0x6c>
100098b0:	b2da      	uxtb	r2, r3
100098b2:	2a04      	cmp	r2, #4
100098b4:	d802      	bhi.n	100098bc <dmp_set_tap_thresh+0x44>
100098b6:	2b02      	cmp	r3, #2
100098b8:	d005      	beq.n	100098c6 <dmp_set_tap_thresh+0x4e>
100098ba:	e088      	b.n	100099ce <dmp_set_tap_thresh+0x156>
100098bc:	2b08      	cmp	r3, #8
100098be:	d020      	beq.n	10009902 <dmp_set_tap_thresh+0x8a>
100098c0:	2b10      	cmp	r3, #16
100098c2:	d02d      	beq.n	10009920 <dmp_set_tap_thresh+0xa8>
100098c4:	e083      	b.n	100099ce <dmp_set_tap_thresh+0x156>
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
100098c6:	4b50      	ldr	r3, [pc, #320]	; (10009a08 <dmp_set_tap_thresh+0x190>)
100098c8:	4698      	mov	r8, r3
100098ca:	218d      	movs	r1, #141	; 0x8d
100098cc:	05c9      	lsls	r1, r1, #23
100098ce:	1c30      	adds	r0, r6, #0
100098d0:	4798      	blx	r3
100098d2:	4f4e      	ldr	r7, [pc, #312]	; (10009a0c <dmp_set_tap_thresh+0x194>)
100098d4:	47b8      	blx	r7
100098d6:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
100098d8:	494d      	ldr	r1, [pc, #308]	; (10009a10 <dmp_set_tap_thresh+0x198>)
100098da:	1c30      	adds	r0, r6, #0
100098dc:	47c0      	blx	r8
100098de:	47b8      	blx	r7
100098e0:	b280      	uxth	r0, r0
        break;
100098e2:	e02b      	b.n	1000993c <dmp_set_tap_thresh+0xc4>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
100098e4:	4b48      	ldr	r3, [pc, #288]	; (10009a08 <dmp_set_tap_thresh+0x190>)
100098e6:	4698      	mov	r8, r3
100098e8:	218c      	movs	r1, #140	; 0x8c
100098ea:	05c9      	lsls	r1, r1, #23
100098ec:	1c30      	adds	r0, r6, #0
100098ee:	4798      	blx	r3
100098f0:	4f46      	ldr	r7, [pc, #280]	; (10009a0c <dmp_set_tap_thresh+0x194>)
100098f2:	47b8      	blx	r7
100098f4:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
100098f6:	4947      	ldr	r1, [pc, #284]	; (10009a14 <dmp_set_tap_thresh+0x19c>)
100098f8:	1c30      	adds	r0, r6, #0
100098fa:	47c0      	blx	r8
100098fc:	47b8      	blx	r7
100098fe:	b280      	uxth	r0, r0
        break;
10009900:	e01c      	b.n	1000993c <dmp_set_tap_thresh+0xc4>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
10009902:	4b41      	ldr	r3, [pc, #260]	; (10009a08 <dmp_set_tap_thresh+0x190>)
10009904:	4698      	mov	r8, r3
10009906:	218b      	movs	r1, #139	; 0x8b
10009908:	05c9      	lsls	r1, r1, #23
1000990a:	1c30      	adds	r0, r6, #0
1000990c:	4798      	blx	r3
1000990e:	4f3f      	ldr	r7, [pc, #252]	; (10009a0c <dmp_set_tap_thresh+0x194>)
10009910:	47b8      	blx	r7
10009912:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
10009914:	4940      	ldr	r1, [pc, #256]	; (10009a18 <dmp_set_tap_thresh+0x1a0>)
10009916:	1c30      	adds	r0, r6, #0
10009918:	47c0      	blx	r8
1000991a:	47b8      	blx	r7
1000991c:	b280      	uxth	r0, r0
        break;
1000991e:	e00d      	b.n	1000993c <dmp_set_tap_thresh+0xc4>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
10009920:	4b39      	ldr	r3, [pc, #228]	; (10009a08 <dmp_set_tap_thresh+0x190>)
10009922:	4698      	mov	r8, r3
10009924:	218a      	movs	r1, #138	; 0x8a
10009926:	05c9      	lsls	r1, r1, #23
10009928:	1c30      	adds	r0, r6, #0
1000992a:	4798      	blx	r3
1000992c:	4f37      	ldr	r7, [pc, #220]	; (10009a0c <dmp_set_tap_thresh+0x194>)
1000992e:	47b8      	blx	r7
10009930:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
10009932:	493a      	ldr	r1, [pc, #232]	; (10009a1c <dmp_set_tap_thresh+0x1a4>)
10009934:	1c30      	adds	r0, r6, #0
10009936:	47c0      	blx	r8
10009938:	47b8      	blx	r7
1000993a:	b280      	uxth	r0, r0
        break;
    default:
        return -1;
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
1000993c:	ab01      	add	r3, sp, #4
1000993e:	0a2a      	lsrs	r2, r5, #8
10009940:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
10009942:	705d      	strb	r5, [r3, #1]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
10009944:	0a02      	lsrs	r2, r0, #8
10009946:	709a      	strb	r2, [r3, #2]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
10009948:	70d8      	strb	r0, [r3, #3]

    if (axis & TAP_X) {
1000994a:	07e3      	lsls	r3, r4, #31
1000994c:	d510      	bpl.n	10009970 <dmp_set_tap_thresh+0xf8>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
1000994e:	aa01      	add	r2, sp, #4
10009950:	2102      	movs	r1, #2
10009952:	20ea      	movs	r0, #234	; 0xea
10009954:	0040      	lsls	r0, r0, #1
10009956:	4b32      	ldr	r3, [pc, #200]	; (10009a20 <dmp_set_tap_thresh+0x1a8>)
10009958:	4798      	blx	r3
1000995a:	2800      	cmp	r0, #0
1000995c:	d13a      	bne.n	100099d4 <dmp_set_tap_thresh+0x15c>
            return -1;
        if (mpu_write_mem(D_1_36, 2, tmp+2))
1000995e:	466b      	mov	r3, sp
10009960:	1d9a      	adds	r2, r3, #6
10009962:	2102      	movs	r1, #2
10009964:	3025      	adds	r0, #37	; 0x25
10009966:	30ff      	adds	r0, #255	; 0xff
10009968:	4b2d      	ldr	r3, [pc, #180]	; (10009a20 <dmp_set_tap_thresh+0x1a8>)
1000996a:	4798      	blx	r3
1000996c:	2800      	cmp	r0, #0
1000996e:	d134      	bne.n	100099da <dmp_set_tap_thresh+0x162>
            return -1;
    }
    if (axis & TAP_Y) {
10009970:	07a3      	lsls	r3, r4, #30
10009972:	d510      	bpl.n	10009996 <dmp_set_tap_thresh+0x11e>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
10009974:	aa01      	add	r2, sp, #4
10009976:	2102      	movs	r1, #2
10009978:	20ec      	movs	r0, #236	; 0xec
1000997a:	0040      	lsls	r0, r0, #1
1000997c:	4b28      	ldr	r3, [pc, #160]	; (10009a20 <dmp_set_tap_thresh+0x1a8>)
1000997e:	4798      	blx	r3
10009980:	2800      	cmp	r0, #0
10009982:	d12d      	bne.n	100099e0 <dmp_set_tap_thresh+0x168>
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
10009984:	466b      	mov	r3, sp
10009986:	1d9a      	adds	r2, r3, #6
10009988:	2102      	movs	r1, #2
1000998a:	3029      	adds	r0, #41	; 0x29
1000998c:	30ff      	adds	r0, #255	; 0xff
1000998e:	4b24      	ldr	r3, [pc, #144]	; (10009a20 <dmp_set_tap_thresh+0x1a8>)
10009990:	4798      	blx	r3
10009992:	2800      	cmp	r0, #0
10009994:	d127      	bne.n	100099e6 <dmp_set_tap_thresh+0x16e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
10009996:	2000      	movs	r0, #0
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
    }
    if (axis & TAP_Z) {
10009998:	0763      	lsls	r3, r4, #29
1000999a:	d529      	bpl.n	100099f0 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
1000999c:	aa01      	add	r2, sp, #4
1000999e:	2102      	movs	r1, #2
100099a0:	30dd      	adds	r0, #221	; 0xdd
100099a2:	30ff      	adds	r0, #255	; 0xff
100099a4:	4b1e      	ldr	r3, [pc, #120]	; (10009a20 <dmp_set_tap_thresh+0x1a8>)
100099a6:	4798      	blx	r3
100099a8:	2800      	cmp	r0, #0
100099aa:	d11f      	bne.n	100099ec <dmp_set_tap_thresh+0x174>
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
100099ac:	466b      	mov	r3, sp
100099ae:	1d9a      	adds	r2, r3, #6
100099b0:	2102      	movs	r1, #2
100099b2:	302d      	adds	r0, #45	; 0x2d
100099b4:	30ff      	adds	r0, #255	; 0xff
100099b6:	4b1a      	ldr	r3, [pc, #104]	; (10009a20 <dmp_set_tap_thresh+0x1a8>)
100099b8:	4798      	blx	r3
100099ba:	1e43      	subs	r3, r0, #1
100099bc:	4198      	sbcs	r0, r3
100099be:	4240      	negs	r0, r0
100099c0:	e016      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
{
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
        return -1;
100099c2:	2001      	movs	r0, #1
100099c4:	4240      	negs	r0, r0
100099c6:	e013      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
100099c8:	2001      	movs	r0, #1
100099ca:	4240      	negs	r0, r0
100099cc:	e010      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
        break;
    default:
        return -1;
100099ce:	2001      	movs	r0, #1
100099d0:	4240      	negs	r0, r0
100099d2:	e00d      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);

    if (axis & TAP_X) {
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
            return -1;
100099d4:	2001      	movs	r0, #1
100099d6:	4240      	negs	r0, r0
100099d8:	e00a      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
            return -1;
100099da:	2001      	movs	r0, #1
100099dc:	4240      	negs	r0, r0
100099de:	e007      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Y) {
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
100099e0:	2001      	movs	r0, #1
100099e2:	4240      	negs	r0, r0
100099e4:	e004      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
100099e6:	2001      	movs	r0, #1
100099e8:	4240      	negs	r0, r0
100099ea:	e001      	b.n	100099f0 <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Z) {
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
100099ec:	2001      	movs	r0, #1
100099ee:	4240      	negs	r0, r0
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
}
100099f0:	b002      	add	sp, #8
100099f2:	bc04      	pop	{r2}
100099f4:	4690      	mov	r8, r2
100099f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100099f8:	100139ed 	.word	0x100139ed
100099fc:	43480000 	.word	0x43480000
10009a00:	10013051 	.word	0x10013051
10009a04:	10008889 	.word	0x10008889
10009a08:	100133e5 	.word	0x100133e5
10009a0c:	10012cf9 	.word	0x10012cf9
10009a10:	46400000 	.word	0x46400000
10009a14:	45c00000 	.word	0x45c00000
10009a18:	45400000 	.word	0x45400000
10009a1c:	44c00000 	.word	0x44c00000
10009a20:	10009615 	.word	0x10009615

10009a24 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
10009a24:	b500      	push	{lr}
10009a26:	b083      	sub	sp, #12
    unsigned char tmp = 0;

    if (axis & TAP_X)
10009a28:	07c3      	lsls	r3, r0, #31
10009a2a:	d403      	bmi.n	10009a34 <dmp_set_tap_axes+0x10>
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
    unsigned char tmp = 0;
10009a2c:	2200      	movs	r2, #0
10009a2e:	466b      	mov	r3, sp
10009a30:	71da      	strb	r2, [r3, #7]
10009a32:	e002      	b.n	10009a3a <dmp_set_tap_axes+0x16>

    if (axis & TAP_X)
        tmp |= 0x30;
10009a34:	2230      	movs	r2, #48	; 0x30
10009a36:	466b      	mov	r3, sp
10009a38:	71da      	strb	r2, [r3, #7]
    if (axis & TAP_Y)
10009a3a:	0783      	lsls	r3, r0, #30
10009a3c:	d505      	bpl.n	10009a4a <dmp_set_tap_axes+0x26>
        tmp |= 0x0C;
10009a3e:	466b      	mov	r3, sp
10009a40:	1dda      	adds	r2, r3, #7
10009a42:	79d9      	ldrb	r1, [r3, #7]
10009a44:	230c      	movs	r3, #12
10009a46:	430b      	orrs	r3, r1
10009a48:	7013      	strb	r3, [r2, #0]
    if (axis & TAP_Z)
10009a4a:	0743      	lsls	r3, r0, #29
10009a4c:	d505      	bpl.n	10009a5a <dmp_set_tap_axes+0x36>
        tmp |= 0x03;
10009a4e:	466b      	mov	r3, sp
10009a50:	1dda      	adds	r2, r3, #7
10009a52:	79d9      	ldrb	r1, [r3, #7]
10009a54:	2303      	movs	r3, #3
10009a56:	430b      	orrs	r3, r1
10009a58:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_72, 1, &tmp);
10009a5a:	466b      	mov	r3, sp
10009a5c:	1dda      	adds	r2, r3, #7
10009a5e:	2101      	movs	r1, #1
10009a60:	20a4      	movs	r0, #164	; 0xa4
10009a62:	0040      	lsls	r0, r0, #1
10009a64:	4b01      	ldr	r3, [pc, #4]	; (10009a6c <dmp_set_tap_axes+0x48>)
10009a66:	4798      	blx	r3
}
10009a68:	b003      	add	sp, #12
10009a6a:	bd00      	pop	{pc}
10009a6c:	10009615 	.word	0x10009615

10009a70 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
10009a70:	b500      	push	{lr}
10009a72:	b083      	sub	sp, #12
    unsigned char tmp;

    if (min_taps < 1)
        min_taps = 1;
10009a74:	2301      	movs	r3, #1
 */
int dmp_set_tap_count(unsigned char min_taps)
{
    unsigned char tmp;

    if (min_taps < 1)
10009a76:	2800      	cmp	r0, #0
10009a78:	d004      	beq.n	10009a84 <dmp_set_tap_count+0x14>
10009a7a:	1c03      	adds	r3, r0, #0
10009a7c:	2804      	cmp	r0, #4
10009a7e:	d900      	bls.n	10009a82 <dmp_set_tap_count+0x12>
10009a80:	2304      	movs	r3, #4
10009a82:	b2db      	uxtb	r3, r3
        min_taps = 1;
    else if (min_taps > 4)
        min_taps = 4;

    tmp = min_taps - 1;
10009a84:	466a      	mov	r2, sp
10009a86:	3207      	adds	r2, #7
10009a88:	3b01      	subs	r3, #1
10009a8a:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_79, 1, &tmp);
10009a8c:	2101      	movs	r1, #1
10009a8e:	2050      	movs	r0, #80	; 0x50
10009a90:	30ff      	adds	r0, #255	; 0xff
10009a92:	4b02      	ldr	r3, [pc, #8]	; (10009a9c <dmp_set_tap_count+0x2c>)
10009a94:	4798      	blx	r3
}
10009a96:	b003      	add	sp, #12
10009a98:	bd00      	pop	{pc}
10009a9a:	46c0      	nop			; (mov r8, r8)
10009a9c:	10009615 	.word	0x10009615

10009aa0 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
10009aa0:	b500      	push	{lr}
10009aa2:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
10009aa4:	2105      	movs	r1, #5
10009aa6:	4b07      	ldr	r3, [pc, #28]	; (10009ac4 <dmp_set_tap_time+0x24>)
10009aa8:	4798      	blx	r3
10009aaa:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
10009aac:	aa01      	add	r2, sp, #4
10009aae:	0a03      	lsrs	r3, r0, #8
10009ab0:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
10009ab2:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
10009ab4:	2102      	movs	r1, #2
10009ab6:	20ef      	movs	r0, #239	; 0xef
10009ab8:	0040      	lsls	r0, r0, #1
10009aba:	4b03      	ldr	r3, [pc, #12]	; (10009ac8 <dmp_set_tap_time+0x28>)
10009abc:	4798      	blx	r3
}
10009abe:	b003      	add	sp, #12
10009ac0:	bd00      	pop	{pc}
10009ac2:	46c0      	nop			; (mov r8, r8)
10009ac4:	100128c5 	.word	0x100128c5
10009ac8:	10009615 	.word	0x10009615

10009acc <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
10009acc:	b500      	push	{lr}
10009ace:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
10009ad0:	2105      	movs	r1, #5
10009ad2:	4b07      	ldr	r3, [pc, #28]	; (10009af0 <dmp_set_tap_time_multi+0x24>)
10009ad4:	4798      	blx	r3
10009ad6:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
10009ad8:	aa01      	add	r2, sp, #4
10009ada:	0a03      	lsrs	r3, r0, #8
10009adc:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
10009ade:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_218, 2, tmp);
10009ae0:	2102      	movs	r1, #2
10009ae2:	20ed      	movs	r0, #237	; 0xed
10009ae4:	0040      	lsls	r0, r0, #1
10009ae6:	4b03      	ldr	r3, [pc, #12]	; (10009af4 <dmp_set_tap_time_multi+0x28>)
10009ae8:	4798      	blx	r3
}
10009aea:	b003      	add	sp, #12
10009aec:	bd00      	pop	{pc}
10009aee:	46c0      	nop			; (mov r8, r8)
10009af0:	100128c5 	.word	0x100128c5
10009af4:	10009615 	.word	0x10009615

10009af8 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
10009af8:	b510      	push	{r4, lr}
10009afa:	b082      	sub	sp, #8
10009afc:	000c      	movs	r4, r1
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
10009afe:	21fa      	movs	r1, #250	; 0xfa
10009b00:	0089      	lsls	r1, r1, #2
10009b02:	4b09      	ldr	r3, [pc, #36]	; (10009b28 <dmp_set_shake_reject_thresh+0x30>)
10009b04:	4798      	blx	r3
10009b06:	4360      	muls	r0, r4
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
10009b08:	aa01      	add	r2, sp, #4
10009b0a:	1603      	asrs	r3, r0, #24
10009b0c:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
10009b0e:	1403      	asrs	r3, r0, #16
10009b10:	7053      	strb	r3, [r2, #1]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
10009b12:	1203      	asrs	r3, r0, #8
10009b14:	7093      	strb	r3, [r2, #2]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
10009b16:	70d0      	strb	r0, [r2, #3]
    return mpu_write_mem(D_1_92, 4, tmp);
10009b18:	2104      	movs	r1, #4
10009b1a:	20ae      	movs	r0, #174	; 0xae
10009b1c:	0040      	lsls	r0, r0, #1
10009b1e:	4b03      	ldr	r3, [pc, #12]	; (10009b2c <dmp_set_shake_reject_thresh+0x34>)
10009b20:	4798      	blx	r3
}
10009b22:	b002      	add	sp, #8
10009b24:	bd10      	pop	{r4, pc}
10009b26:	46c0      	nop			; (mov r8, r8)
10009b28:	100129d9 	.word	0x100129d9
10009b2c:	10009615 	.word	0x10009615

10009b30 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
10009b30:	b500      	push	{lr}
10009b32:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
10009b34:	2105      	movs	r1, #5
10009b36:	4b07      	ldr	r3, [pc, #28]	; (10009b54 <dmp_set_shake_reject_time+0x24>)
10009b38:	4798      	blx	r3
10009b3a:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
10009b3c:	aa01      	add	r2, sp, #4
10009b3e:	0a03      	lsrs	r3, r0, #8
10009b40:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
10009b42:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_90,2,tmp);
10009b44:	2102      	movs	r1, #2
10009b46:	20ad      	movs	r0, #173	; 0xad
10009b48:	0040      	lsls	r0, r0, #1
10009b4a:	4b03      	ldr	r3, [pc, #12]	; (10009b58 <dmp_set_shake_reject_time+0x28>)
10009b4c:	4798      	blx	r3
}
10009b4e:	b003      	add	sp, #12
10009b50:	bd00      	pop	{pc}
10009b52:	46c0      	nop			; (mov r8, r8)
10009b54:	100128c5 	.word	0x100128c5
10009b58:	10009615 	.word	0x10009615

10009b5c <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
10009b5c:	b500      	push	{lr}
10009b5e:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
10009b60:	2105      	movs	r1, #5
10009b62:	4b07      	ldr	r3, [pc, #28]	; (10009b80 <dmp_set_shake_reject_timeout+0x24>)
10009b64:	4798      	blx	r3
10009b66:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
10009b68:	aa01      	add	r2, sp, #4
10009b6a:	0a03      	lsrs	r3, r0, #8
10009b6c:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
10009b6e:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_88,2,tmp);
10009b70:	2102      	movs	r1, #2
10009b72:	20ac      	movs	r0, #172	; 0xac
10009b74:	0040      	lsls	r0, r0, #1
10009b76:	4b03      	ldr	r3, [pc, #12]	; (10009b84 <dmp_set_shake_reject_timeout+0x28>)
10009b78:	4798      	blx	r3
}
10009b7a:	b003      	add	sp, #12
10009b7c:	bd00      	pop	{pc}
10009b7e:	46c0      	nop			; (mov r8, r8)
10009b80:	100128c5 	.word	0x100128c5
10009b84:	10009615 	.word	0x10009615

10009b88 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
10009b88:	b500      	push	{lr}
10009b8a:	b085      	sub	sp, #20
    if (enable) {
10009b8c:	2800      	cmp	r0, #0
10009b8e:	d00c      	beq.n	10009baa <dmp_enable_gyro_cal+0x22>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
10009b90:	2209      	movs	r2, #9
10009b92:	490d      	ldr	r1, [pc, #52]	; (10009bc8 <dmp_enable_gyro_cal+0x40>)
10009b94:	311c      	adds	r1, #28
10009b96:	a801      	add	r0, sp, #4
10009b98:	4b0c      	ldr	r3, [pc, #48]	; (10009bcc <dmp_enable_gyro_cal+0x44>)
10009b9a:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
10009b9c:	aa01      	add	r2, sp, #4
10009b9e:	2109      	movs	r1, #9
10009ba0:	2097      	movs	r0, #151	; 0x97
10009ba2:	00c0      	lsls	r0, r0, #3
10009ba4:	4b0a      	ldr	r3, [pc, #40]	; (10009bd0 <dmp_enable_gyro_cal+0x48>)
10009ba6:	4798      	blx	r3
10009ba8:	e00b      	b.n	10009bc2 <dmp_enable_gyro_cal+0x3a>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
10009baa:	2209      	movs	r2, #9
10009bac:	4906      	ldr	r1, [pc, #24]	; (10009bc8 <dmp_enable_gyro_cal+0x40>)
10009bae:	3128      	adds	r1, #40	; 0x28
10009bb0:	a801      	add	r0, sp, #4
10009bb2:	4b06      	ldr	r3, [pc, #24]	; (10009bcc <dmp_enable_gyro_cal+0x44>)
10009bb4:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
10009bb6:	aa01      	add	r2, sp, #4
10009bb8:	2109      	movs	r1, #9
10009bba:	2097      	movs	r0, #151	; 0x97
10009bbc:	00c0      	lsls	r0, r0, #3
10009bbe:	4b04      	ldr	r3, [pc, #16]	; (10009bd0 <dmp_enable_gyro_cal+0x48>)
10009bc0:	4798      	blx	r3
    }
}
10009bc2:	b005      	add	sp, #20
10009bc4:	bd00      	pop	{pc}
10009bc6:	46c0      	nop			; (mov r8, r8)
10009bc8:	10016028 	.word	0x10016028
10009bcc:	100149b7 	.word	0x100149b7
10009bd0:	10009615 	.word	0x10009615

10009bd4 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
10009bd4:	b500      	push	{lr}
10009bd6:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
10009bd8:	2800      	cmp	r0, #0
10009bda:	d009      	beq.n	10009bf0 <dmp_enable_lp_quat+0x1c>
        regs[0] = DINBC0;
10009bdc:	ab01      	add	r3, sp, #4
10009bde:	22c0      	movs	r2, #192	; 0xc0
10009be0:	701a      	strb	r2, [r3, #0]
        regs[1] = DINBC2;
10009be2:	3202      	adds	r2, #2
10009be4:	705a      	strb	r2, [r3, #1]
        regs[2] = DINBC4;
10009be6:	3202      	adds	r2, #2
10009be8:	709a      	strb	r2, [r3, #2]
        regs[3] = DINBC6;
10009bea:	3202      	adds	r2, #2
10009bec:	70da      	strb	r2, [r3, #3]
10009bee:	e001      	b.n	10009bf4 <dmp_enable_lp_quat+0x20>
    }
    else
        memset(regs, 0x8B, 4);
10009bf0:	4b05      	ldr	r3, [pc, #20]	; (10009c08 <dmp_enable_lp_quat+0x34>)
10009bf2:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
10009bf4:	aa01      	add	r2, sp, #4
10009bf6:	2104      	movs	r1, #4
10009bf8:	4804      	ldr	r0, [pc, #16]	; (10009c0c <dmp_enable_lp_quat+0x38>)
10009bfa:	4b05      	ldr	r3, [pc, #20]	; (10009c10 <dmp_enable_lp_quat+0x3c>)
10009bfc:	4798      	blx	r3

    return mpu_reset_fifo();
10009bfe:	4b05      	ldr	r3, [pc, #20]	; (10009c14 <dmp_enable_lp_quat+0x40>)
10009c00:	4798      	blx	r3
}
10009c02:	b003      	add	sp, #12
10009c04:	bd00      	pop	{pc}
10009c06:	46c0      	nop			; (mov r8, r8)
10009c08:	8b8b8b8b 	.word	0x8b8b8b8b
10009c0c:	00000a98 	.word	0x00000a98
10009c10:	10009615 	.word	0x10009615
10009c14:	100085f1 	.word	0x100085f1

10009c18 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
10009c18:	b500      	push	{lr}
10009c1a:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
10009c1c:	2800      	cmp	r0, #0
10009c1e:	d009      	beq.n	10009c34 <dmp_enable_6x_lp_quat+0x1c>
        regs[0] = DINA20;
10009c20:	ab01      	add	r3, sp, #4
10009c22:	2220      	movs	r2, #32
10009c24:	701a      	strb	r2, [r3, #0]
        regs[1] = DINA28;
10009c26:	3208      	adds	r2, #8
10009c28:	705a      	strb	r2, [r3, #1]
        regs[2] = DINA30;
10009c2a:	3208      	adds	r2, #8
10009c2c:	709a      	strb	r2, [r3, #2]
        regs[3] = DINA38;
10009c2e:	3208      	adds	r2, #8
10009c30:	70da      	strb	r2, [r3, #3]
10009c32:	e001      	b.n	10009c38 <dmp_enable_6x_lp_quat+0x20>
    } else
        memset(regs, 0xA3, 4);
10009c34:	4b05      	ldr	r3, [pc, #20]	; (10009c4c <dmp_enable_6x_lp_quat+0x34>)
10009c36:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_8, 4, regs);
10009c38:	aa01      	add	r2, sp, #4
10009c3a:	2104      	movs	r1, #4
10009c3c:	4804      	ldr	r0, [pc, #16]	; (10009c50 <dmp_enable_6x_lp_quat+0x38>)
10009c3e:	4b05      	ldr	r3, [pc, #20]	; (10009c54 <dmp_enable_6x_lp_quat+0x3c>)
10009c40:	4798      	blx	r3

    return mpu_reset_fifo();
10009c42:	4b05      	ldr	r3, [pc, #20]	; (10009c58 <dmp_enable_6x_lp_quat+0x40>)
10009c44:	4798      	blx	r3
}
10009c46:	b003      	add	sp, #12
10009c48:	bd00      	pop	{pc}
10009c4a:	46c0      	nop			; (mov r8, r8)
10009c4c:	a3a3a3a3 	.word	0xa3a3a3a3
10009c50:	00000a9e 	.word	0x00000a9e
10009c54:	10009615 	.word	0x10009615
10009c58:	100085f1 	.word	0x100085f1

10009c5c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
10009c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
10009c5e:	b085      	sub	sp, #20
10009c60:	0004      	movs	r4, r0

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
10009c62:	ad01      	add	r5, sp, #4
10009c64:	2302      	movs	r3, #2
10009c66:	702b      	strb	r3, [r5, #0]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
10009c68:	33c8      	adds	r3, #200	; 0xc8
10009c6a:	706b      	strb	r3, [r5, #1]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
10009c6c:	3319      	adds	r3, #25
10009c6e:	70ab      	strb	r3, [r5, #2]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
10009c70:	3bda      	subs	r3, #218	; 0xda
10009c72:	70eb      	strb	r3, [r5, #3]
    mpu_write_mem(D_0_104, 4, tmp);
10009c74:	002a      	movs	r2, r5
10009c76:	2104      	movs	r1, #4
10009c78:	2068      	movs	r0, #104	; 0x68
10009c7a:	4b6a      	ldr	r3, [pc, #424]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009c7c:	4798      	blx	r3

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
10009c7e:	23a3      	movs	r3, #163	; 0xa3
10009c80:	702b      	strb	r3, [r5, #0]
10009c82:	2740      	movs	r7, #64	; 0x40
10009c84:	4027      	ands	r7, r4
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
10009c86:	d007      	beq.n	10009c98 <dmp_enable_feature+0x3c>
        tmp[1] = 0xC0;
10009c88:	ab01      	add	r3, sp, #4
10009c8a:	22c0      	movs	r2, #192	; 0xc0
10009c8c:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xC8;
10009c8e:	3208      	adds	r2, #8
10009c90:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xC2;
10009c92:	3a06      	subs	r2, #6
10009c94:	70da      	strb	r2, [r3, #3]
10009c96:	e004      	b.n	10009ca2 <dmp_enable_feature+0x46>
    } else {
        tmp[1] = 0xA3;
10009c98:	ab01      	add	r3, sp, #4
10009c9a:	22a3      	movs	r2, #163	; 0xa3
10009c9c:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xA3;
10009c9e:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xA3;
10009ca0:	70da      	strb	r2, [r3, #3]
10009ca2:	25c0      	movs	r5, #192	; 0xc0
10009ca4:	006d      	lsls	r5, r5, #1
10009ca6:	4025      	ands	r5, r4
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
10009ca8:	d007      	beq.n	10009cba <dmp_enable_feature+0x5e>
        tmp[4] = 0xC4;
10009caa:	ab01      	add	r3, sp, #4
10009cac:	22c4      	movs	r2, #196	; 0xc4
10009cae:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xCC;
10009cb0:	3208      	adds	r2, #8
10009cb2:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xC6;
10009cb4:	3a06      	subs	r2, #6
10009cb6:	719a      	strb	r2, [r3, #6]
10009cb8:	e004      	b.n	10009cc4 <dmp_enable_feature+0x68>
    } else {
        tmp[4] = 0xA3;
10009cba:	ab01      	add	r3, sp, #4
10009cbc:	22a3      	movs	r2, #163	; 0xa3
10009cbe:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xA3;
10009cc0:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xA3;
10009cc2:	719a      	strb	r2, [r3, #6]
    }
    tmp[7] = 0xA3;
10009cc4:	aa01      	add	r2, sp, #4
10009cc6:	23a3      	movs	r3, #163	; 0xa3
10009cc8:	71d3      	strb	r3, [r2, #7]
    tmp[8] = 0xA3;
10009cca:	7213      	strb	r3, [r2, #8]
    tmp[9] = 0xA3;
10009ccc:	7253      	strb	r3, [r2, #9]
    mpu_write_mem(CFG_15,10,tmp);
10009cce:	210a      	movs	r1, #10
10009cd0:	4855      	ldr	r0, [pc, #340]	; (10009e28 <dmp_enable_feature+0x1cc>)
10009cd2:	4b54      	ldr	r3, [pc, #336]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009cd4:	4798      	blx	r3
10009cd6:	2603      	movs	r6, #3
10009cd8:	4026      	ands	r6, r4

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
10009cda:	d003      	beq.n	10009ce4 <dmp_enable_feature+0x88>
        tmp[0] = DINA20;
10009cdc:	2220      	movs	r2, #32
10009cde:	ab01      	add	r3, sp, #4
10009ce0:	701a      	strb	r2, [r3, #0]
10009ce2:	e002      	b.n	10009cea <dmp_enable_feature+0x8e>
    else
        tmp[0] = 0xD8;
10009ce4:	22d8      	movs	r2, #216	; 0xd8
10009ce6:	ab01      	add	r3, sp, #4
10009ce8:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_27,1,tmp);
10009cea:	aa01      	add	r2, sp, #4
10009cec:	2101      	movs	r1, #1
10009cee:	484f      	ldr	r0, [pc, #316]	; (10009e2c <dmp_enable_feature+0x1d0>)
10009cf0:	4b4c      	ldr	r3, [pc, #304]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009cf2:	4798      	blx	r3

    if (mask & DMP_FEATURE_GYRO_CAL)
10009cf4:	06a3      	lsls	r3, r4, #26
10009cf6:	d503      	bpl.n	10009d00 <dmp_enable_feature+0xa4>
        dmp_enable_gyro_cal(1);
10009cf8:	2001      	movs	r0, #1
10009cfa:	4b4d      	ldr	r3, [pc, #308]	; (10009e30 <dmp_enable_feature+0x1d4>)
10009cfc:	4798      	blx	r3
10009cfe:	e002      	b.n	10009d06 <dmp_enable_feature+0xaa>
    else
        dmp_enable_gyro_cal(0);
10009d00:	2000      	movs	r0, #0
10009d02:	4b4b      	ldr	r3, [pc, #300]	; (10009e30 <dmp_enable_feature+0x1d4>)
10009d04:	4798      	blx	r3

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
10009d06:	2d00      	cmp	r5, #0
10009d08:	d019      	beq.n	10009d3e <dmp_enable_feature+0xe2>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
10009d0a:	05e3      	lsls	r3, r4, #23
10009d0c:	d509      	bpl.n	10009d22 <dmp_enable_feature+0xc6>
            tmp[0] = 0xB2;
10009d0e:	ab01      	add	r3, sp, #4
10009d10:	22b2      	movs	r2, #178	; 0xb2
10009d12:	701a      	strb	r2, [r3, #0]
            tmp[1] = 0x8B;
10009d14:	3a27      	subs	r2, #39	; 0x27
10009d16:	705a      	strb	r2, [r3, #1]
            tmp[2] = 0xB6;
10009d18:	322b      	adds	r2, #43	; 0x2b
10009d1a:	709a      	strb	r2, [r3, #2]
            tmp[3] = 0x9B;
10009d1c:	3a1b      	subs	r2, #27
10009d1e:	70da      	strb	r2, [r3, #3]
10009d20:	e008      	b.n	10009d34 <dmp_enable_feature+0xd8>
        } else {
            tmp[0] = DINAC0;
10009d22:	ab01      	add	r3, sp, #4
10009d24:	22b0      	movs	r2, #176	; 0xb0
10009d26:	701a      	strb	r2, [r3, #0]
            tmp[1] = DINA80;
10009d28:	3a30      	subs	r2, #48	; 0x30
10009d2a:	705a      	strb	r2, [r3, #1]
            tmp[2] = DINAC2;
10009d2c:	3234      	adds	r2, #52	; 0x34
10009d2e:	709a      	strb	r2, [r3, #2]
            tmp[3] = DINA90;
10009d30:	3a24      	subs	r2, #36	; 0x24
10009d32:	70da      	strb	r2, [r3, #3]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
10009d34:	aa01      	add	r2, sp, #4
10009d36:	2104      	movs	r1, #4
10009d38:	483e      	ldr	r0, [pc, #248]	; (10009e34 <dmp_enable_feature+0x1d8>)
10009d3a:	4b3a      	ldr	r3, [pc, #232]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009d3c:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_TAP) {
10009d3e:	07e3      	lsls	r3, r4, #31
10009d40:	d523      	bpl.n	10009d8a <dmp_enable_feature+0x12e>
        /* Enable tap. */
        tmp[0] = 0xF8;
10009d42:	aa01      	add	r2, sp, #4
10009d44:	23f8      	movs	r3, #248	; 0xf8
10009d46:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
10009d48:	2101      	movs	r1, #1
10009d4a:	208b      	movs	r0, #139	; 0x8b
10009d4c:	0100      	lsls	r0, r0, #4
10009d4e:	4b35      	ldr	r3, [pc, #212]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009d50:	4798      	blx	r3
        dmp_set_tap_thresh(TAP_XYZ, 250);
10009d52:	21fa      	movs	r1, #250	; 0xfa
10009d54:	2007      	movs	r0, #7
10009d56:	4b38      	ldr	r3, [pc, #224]	; (10009e38 <dmp_enable_feature+0x1dc>)
10009d58:	4798      	blx	r3
        dmp_set_tap_axes(TAP_XYZ);
10009d5a:	2007      	movs	r0, #7
10009d5c:	4b37      	ldr	r3, [pc, #220]	; (10009e3c <dmp_enable_feature+0x1e0>)
10009d5e:	4798      	blx	r3
        dmp_set_tap_count(1);
10009d60:	2001      	movs	r0, #1
10009d62:	4b37      	ldr	r3, [pc, #220]	; (10009e40 <dmp_enable_feature+0x1e4>)
10009d64:	4798      	blx	r3
        dmp_set_tap_time(100);
10009d66:	2064      	movs	r0, #100	; 0x64
10009d68:	4b36      	ldr	r3, [pc, #216]	; (10009e44 <dmp_enable_feature+0x1e8>)
10009d6a:	4798      	blx	r3
        dmp_set_tap_time_multi(500);
10009d6c:	20fa      	movs	r0, #250	; 0xfa
10009d6e:	0040      	lsls	r0, r0, #1
10009d70:	4b35      	ldr	r3, [pc, #212]	; (10009e48 <dmp_enable_feature+0x1ec>)
10009d72:	4798      	blx	r3

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
10009d74:	21c8      	movs	r1, #200	; 0xc8
10009d76:	4835      	ldr	r0, [pc, #212]	; (10009e4c <dmp_enable_feature+0x1f0>)
10009d78:	4b35      	ldr	r3, [pc, #212]	; (10009e50 <dmp_enable_feature+0x1f4>)
10009d7a:	4798      	blx	r3
        dmp_set_shake_reject_time(40);
10009d7c:	2028      	movs	r0, #40	; 0x28
10009d7e:	4b35      	ldr	r3, [pc, #212]	; (10009e54 <dmp_enable_feature+0x1f8>)
10009d80:	4798      	blx	r3
        dmp_set_shake_reject_timeout(10);
10009d82:	200a      	movs	r0, #10
10009d84:	4b34      	ldr	r3, [pc, #208]	; (10009e58 <dmp_enable_feature+0x1fc>)
10009d86:	4798      	blx	r3
10009d88:	e007      	b.n	10009d9a <dmp_enable_feature+0x13e>
    } else {
        tmp[0] = 0xD8;
10009d8a:	aa01      	add	r2, sp, #4
10009d8c:	23d8      	movs	r3, #216	; 0xd8
10009d8e:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
10009d90:	2101      	movs	r1, #1
10009d92:	208b      	movs	r0, #139	; 0x8b
10009d94:	0100      	lsls	r0, r0, #4
10009d96:	4b23      	ldr	r3, [pc, #140]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009d98:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
10009d9a:	07a3      	lsls	r3, r4, #30
10009d9c:	d503      	bpl.n	10009da6 <dmp_enable_feature+0x14a>
        tmp[0] = 0xD9;
10009d9e:	22d9      	movs	r2, #217	; 0xd9
10009da0:	ab01      	add	r3, sp, #4
10009da2:	701a      	strb	r2, [r3, #0]
10009da4:	e002      	b.n	10009dac <dmp_enable_feature+0x150>
    } else
        tmp[0] = 0xD8;
10009da6:	22d8      	movs	r2, #216	; 0xd8
10009da8:	ab01      	add	r3, sp, #4
10009daa:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
10009dac:	aa01      	add	r2, sp, #4
10009dae:	2101      	movs	r1, #1
10009db0:	482a      	ldr	r0, [pc, #168]	; (10009e5c <dmp_enable_feature+0x200>)
10009db2:	4b1c      	ldr	r3, [pc, #112]	; (10009e24 <dmp_enable_feature+0x1c8>)
10009db4:	4798      	blx	r3

    if (mask & DMP_FEATURE_LP_QUAT)
10009db6:	0763      	lsls	r3, r4, #29
10009db8:	d503      	bpl.n	10009dc2 <dmp_enable_feature+0x166>
        dmp_enable_lp_quat(1);
10009dba:	2001      	movs	r0, #1
10009dbc:	4b28      	ldr	r3, [pc, #160]	; (10009e60 <dmp_enable_feature+0x204>)
10009dbe:	4798      	blx	r3
10009dc0:	e002      	b.n	10009dc8 <dmp_enable_feature+0x16c>
    else
        dmp_enable_lp_quat(0);
10009dc2:	2000      	movs	r0, #0
10009dc4:	4b26      	ldr	r3, [pc, #152]	; (10009e60 <dmp_enable_feature+0x204>)
10009dc6:	4798      	blx	r3

    if (mask & DMP_FEATURE_6X_LP_QUAT)
10009dc8:	06e3      	lsls	r3, r4, #27
10009dca:	d503      	bpl.n	10009dd4 <dmp_enable_feature+0x178>
        dmp_enable_6x_lp_quat(1);
10009dcc:	2001      	movs	r0, #1
10009dce:	4b25      	ldr	r3, [pc, #148]	; (10009e64 <dmp_enable_feature+0x208>)
10009dd0:	4798      	blx	r3
10009dd2:	e002      	b.n	10009dda <dmp_enable_feature+0x17e>
    else
        dmp_enable_6x_lp_quat(0);
10009dd4:	2000      	movs	r0, #0
10009dd6:	4b23      	ldr	r3, [pc, #140]	; (10009e64 <dmp_enable_feature+0x208>)
10009dd8:	4798      	blx	r3

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
10009dda:	2308      	movs	r3, #8
10009ddc:	4323      	orrs	r3, r4
10009dde:	4a22      	ldr	r2, [pc, #136]	; (10009e68 <dmp_enable_feature+0x20c>)
10009de0:	8153      	strh	r3, [r2, #10]
    mpu_reset_fifo();
10009de2:	4b22      	ldr	r3, [pc, #136]	; (10009e6c <dmp_enable_feature+0x210>)
10009de4:	4798      	blx	r3

    dmp.packet_length = 0;
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
10009de6:	2f00      	cmp	r7, #0
10009de8:	d103      	bne.n	10009df2 <dmp_enable_feature+0x196>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
    mpu_reset_fifo();

    dmp.packet_length = 0;
10009dea:	2200      	movs	r2, #0
10009dec:	4b1e      	ldr	r3, [pc, #120]	; (10009e68 <dmp_enable_feature+0x20c>)
10009dee:	739a      	strb	r2, [r3, #14]
10009df0:	e002      	b.n	10009df8 <dmp_enable_feature+0x19c>
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
        dmp.packet_length += 6;
10009df2:	2206      	movs	r2, #6
10009df4:	4b1c      	ldr	r3, [pc, #112]	; (10009e68 <dmp_enable_feature+0x20c>)
10009df6:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
10009df8:	2d00      	cmp	r5, #0
10009dfa:	d003      	beq.n	10009e04 <dmp_enable_feature+0x1a8>
        dmp.packet_length += 6;
10009dfc:	4a1a      	ldr	r2, [pc, #104]	; (10009e68 <dmp_enable_feature+0x20c>)
10009dfe:	7b93      	ldrb	r3, [r2, #14]
10009e00:	3306      	adds	r3, #6
10009e02:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
10009e04:	2314      	movs	r3, #20
10009e06:	4223      	tst	r3, r4
10009e08:	d003      	beq.n	10009e12 <dmp_enable_feature+0x1b6>
        dmp.packet_length += 16;
10009e0a:	4a17      	ldr	r2, [pc, #92]	; (10009e68 <dmp_enable_feature+0x20c>)
10009e0c:	7b93      	ldrb	r3, [r2, #14]
10009e0e:	3310      	adds	r3, #16
10009e10:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
10009e12:	2e00      	cmp	r6, #0
10009e14:	d003      	beq.n	10009e1e <dmp_enable_feature+0x1c2>
        dmp.packet_length += 4;
10009e16:	4a14      	ldr	r2, [pc, #80]	; (10009e68 <dmp_enable_feature+0x20c>)
10009e18:	7b93      	ldrb	r3, [r2, #14]
10009e1a:	3304      	adds	r3, #4
10009e1c:	7393      	strb	r3, [r2, #14]

    return 0;
}
10009e1e:	2000      	movs	r0, #0
10009e20:	b005      	add	sp, #20
10009e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009e24:	10009615 	.word	0x10009615
10009e28:	00000aa7 	.word	0x00000aa7
10009e2c:	00000ab6 	.word	0x00000ab6
10009e30:	10009b89 	.word	0x10009b89
10009e34:	00000aa2 	.word	0x00000aa2
10009e38:	10009879 	.word	0x10009879
10009e3c:	10009a25 	.word	0x10009a25
10009e40:	10009a71 	.word	0x10009a71
10009e44:	10009aa1 	.word	0x10009aa1
10009e48:	10009acd 	.word	0x10009acd
10009e4c:	02cae309 	.word	0x02cae309
10009e50:	10009af9 	.word	0x10009af9
10009e54:	10009b31 	.word	0x10009b31
10009e58:	10009b5d 	.word	0x10009b5d
10009e5c:	0000073d 	.word	0x0000073d
10009e60:	10009bd5 	.word	0x10009bd5
10009e64:	10009c19 	.word	0x10009c19
10009e68:	1001718c 	.word	0x1001718c
10009e6c:	100085f1 	.word	0x100085f1

10009e70 <sms_ble_pair_request_fn>:

/* AT_BLE_PAIR_REQUEST (#10) */
at_ble_status_t sms_ble_pair_request_fn(void *params)
{
    at_ble_pair_request_t *request = (at_ble_pair_request_t *)params;
    DBG_LOG_DEV("[sms_ble_pair_request_fn]\tPairing request... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
10009e70:	4b03      	ldr	r3, [pc, #12]	; (10009e80 <sms_ble_pair_request_fn+0x10>)
10009e72:	781b      	ldrb	r3, [r3, #0]
10009e74:	4b03      	ldr	r3, [pc, #12]	; (10009e84 <sms_ble_pair_request_fn+0x14>)
10009e76:	781b      	ldrb	r3, [r3, #0]
10009e78:	4b03      	ldr	r3, [pc, #12]	; (10009e88 <sms_ble_pair_request_fn+0x18>)
10009e7a:	781b      	ldrb	r3, [r3, #0]
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- peer features: 0x%02x", request->handle, request->peer_features);
    return AT_BLE_SUCCESS;
}
10009e7c:	2000      	movs	r0, #0
10009e7e:	4770      	bx	lr
10009e80:	10018df0 	.word	0x10018df0
10009e84:	10018c40 	.word	0x10018c40
10009e88:	10018df7 	.word	0x10018df7

10009e8c <sms_ble_notification_confirmed_fn>:

/* AT_BLE_NOTIFICATION_CONFIRMED (#29) */
at_ble_status_t sms_ble_notification_confirmed_fn(void *params)
{
10009e8c:	b510      	push	{r4, lr}
	DBG_LOG_CONT(" done!");
10009e8e:	480b      	ldr	r0, [pc, #44]	; (10009ebc <sms_ble_notification_confirmed_fn+0x30>)
10009e90:	4b0b      	ldr	r3, [pc, #44]	; (10009ec0 <sms_ble_notification_confirmed_fn+0x34>)
10009e92:	4798      	blx	r3
    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_HIGH);
    
    at_ble_cmd_complete_event_t *notification_status = (at_ble_cmd_complete_event_t *)params;
	sms_ble_sending = false;
10009e94:	2400      	movs	r4, #0
10009e96:	4b0b      	ldr	r3, [pc, #44]	; (10009ec4 <sms_ble_notification_confirmed_fn+0x38>)
10009e98:	701c      	strb	r4, [r3, #0]
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_notification_confirmed_fn]\tNotification sent... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- operation: 0x%02x\r\n- status: 0x%02x", notification_status->conn_handle, notification_status->operation, notification_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
10009e9a:	2001      	movs	r0, #1
10009e9c:	4b0a      	ldr	r3, [pc, #40]	; (10009ec8 <sms_ble_notification_confirmed_fn+0x3c>)
10009e9e:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
10009ea0:	4b0a      	ldr	r3, [pc, #40]	; (10009ecc <sms_ble_notification_confirmed_fn+0x40>)
10009ea2:	701c      	strb	r4, [r3, #0]
    ble_current_state = BLE_STATE_PAIRED;
10009ea4:	2222      	movs	r2, #34	; 0x22
10009ea6:	4b0a      	ldr	r3, [pc, #40]	; (10009ed0 <sms_ble_notification_confirmed_fn+0x44>)
10009ea8:	701a      	strb	r2, [r3, #0]
    //DBG_LOG_CONT_DEV(" done!");

    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    //DBG_LOG_DEV("Timer1 current mode: %d", timer1_current_mode);
    if(timer1_current_mode == TIMER1_MODE_NONE) {
10009eaa:	4b0a      	ldr	r3, [pc, #40]	; (10009ed4 <sms_ble_notification_confirmed_fn+0x48>)
10009eac:	781b      	ldrb	r3, [r3, #0]
10009eae:	2b00      	cmp	r3, #0
10009eb0:	d102      	bne.n	10009eb8 <sms_ble_notification_confirmed_fn+0x2c>
        ulp_ready = true;
10009eb2:	3a21      	subs	r2, #33	; 0x21
10009eb4:	4b08      	ldr	r3, [pc, #32]	; (10009ed8 <sms_ble_notification_confirmed_fn+0x4c>)
10009eb6:	701a      	strb	r2, [r3, #0]
    }
    return AT_BLE_SUCCESS;
}
10009eb8:	2000      	movs	r0, #0
10009eba:	bd10      	pop	{r4, pc}
10009ebc:	10016074 	.word	0x10016074
10009ec0:	10014b11 	.word	0x10014b11
10009ec4:	10018c41 	.word	0x10018c41
10009ec8:	1000b339 	.word	0x1000b339
10009ecc:	10018df7 	.word	0x10018df7
10009ed0:	10018df0 	.word	0x10018df0
10009ed4:	10018c40 	.word	0x10018c40
10009ed8:	10018cd1 	.word	0x10018cd1

10009edc <sms_ble_indication_confirmed_fn>:

/* AT_BLE_INDICATION_CONFIRMED (#30) */
at_ble_status_t sms_ble_indication_confirmed_fn(void *params)
{
10009edc:	b510      	push	{r4, lr}
    
    at_ble_indication_confirmed_t *indication_status = (at_ble_indication_confirmed_t *)params;
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_indication_confirmed]\tIndication confirmed... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- char handle: 0x%04x\r\n- status: 0x%02x", indication_status->conn_handle, indication_status->char_handle, indication_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
10009ede:	2001      	movs	r0, #1
10009ee0:	4b08      	ldr	r3, [pc, #32]	; (10009f04 <sms_ble_indication_confirmed_fn+0x28>)
10009ee2:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
10009ee4:	2200      	movs	r2, #0
10009ee6:	4b08      	ldr	r3, [pc, #32]	; (10009f08 <sms_ble_indication_confirmed_fn+0x2c>)
10009ee8:	701a      	strb	r2, [r3, #0]
    ble_current_state = BLE_STATE_PAIRED;
10009eea:	3222      	adds	r2, #34	; 0x22
10009eec:	4b07      	ldr	r3, [pc, #28]	; (10009f0c <sms_ble_indication_confirmed_fn+0x30>)
10009eee:	701a      	strb	r2, [r3, #0]
    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
    
    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    if(timer1_current_mode == TIMER1_MODE_NONE) {
10009ef0:	4b07      	ldr	r3, [pc, #28]	; (10009f10 <sms_ble_indication_confirmed_fn+0x34>)
10009ef2:	781b      	ldrb	r3, [r3, #0]
10009ef4:	2b00      	cmp	r3, #0
10009ef6:	d102      	bne.n	10009efe <sms_ble_indication_confirmed_fn+0x22>
        ulp_ready = true;
10009ef8:	3a21      	subs	r2, #33	; 0x21
10009efa:	4b06      	ldr	r3, [pc, #24]	; (10009f14 <sms_ble_indication_confirmed_fn+0x38>)
10009efc:	701a      	strb	r2, [r3, #0]
    }        
    return AT_BLE_SUCCESS;
}
10009efe:	2000      	movs	r0, #0
10009f00:	bd10      	pop	{r4, pc}
10009f02:	46c0      	nop			; (mov r8, r8)
10009f04:	1000b339 	.word	0x1000b339
10009f08:	10018df7 	.word	0x10018df7
10009f0c:	10018df0 	.word	0x10018df0
10009f10:	10018c40 	.word	0x10018c40
10009f14:	10018cd1 	.word	0x10018cd1

10009f18 <sms_ble_init_variables>:


/* Own functions */
void sms_ble_init_variables(void)
{
    ble_current_state = BLE_STATE_POWEROFF;
10009f18:	2300      	movs	r3, #0
10009f1a:	4a02      	ldr	r2, [pc, #8]	; (10009f24 <sms_ble_init_variables+0xc>)
10009f1c:	7013      	strb	r3, [r2, #0]
    sms_ble_send_cnt = 0;
10009f1e:	4a02      	ldr	r2, [pc, #8]	; (10009f28 <sms_ble_init_variables+0x10>)
10009f20:	8013      	strh	r3, [r2, #0]
}
10009f22:	4770      	bx	lr
10009f24:	10018df0 	.word	0x10018df0
10009f28:	10018e10 	.word	0x10018e10

10009f2c <sms_ble_startup>:

void sms_ble_startup(void)
{
10009f2c:	b510      	push	{r4, lr}
	//sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
	timer2_current_mode = TIMER2_MODE_LED_STARTUP;
10009f2e:	2202      	movs	r2, #2
10009f30:	4b02      	ldr	r3, [pc, #8]	; (10009f3c <sms_ble_startup+0x10>)
10009f32:	701a      	strb	r2, [r3, #0]
	sms_led_blink_start(SMS_LED_0_PIN);
10009f34:	2016      	movs	r0, #22
10009f36:	4b02      	ldr	r3, [pc, #8]	; (10009f40 <sms_ble_startup+0x14>)
10009f38:	4798      	blx	r3
}
10009f3a:	bd10      	pop	{r4, pc}
10009f3c:	10018df7 	.word	0x10018df7
10009f40:	1000ac0d 	.word	0x1000ac0d

10009f44 <sms_ble_power_down>:

void sms_ble_power_down(void)
{
10009f44:	b510      	push	{r4, lr}
	sms_monitor_get_states("[sms_ble_power_down]");
10009f46:	481b      	ldr	r0, [pc, #108]	; (10009fb4 <sms_ble_power_down+0x70>)
10009f48:	4b1b      	ldr	r3, [pc, #108]	; (10009fb8 <sms_ble_power_down+0x74>)
10009f4a:	4798      	blx	r3
	if(ble_current_state == BLE_STATE_POWEROFF) {
10009f4c:	4b1b      	ldr	r3, [pc, #108]	; (10009fbc <sms_ble_power_down+0x78>)
10009f4e:	781b      	ldrb	r3, [r3, #0]
10009f50:	2b00      	cmp	r3, #0
10009f52:	d105      	bne.n	10009f60 <sms_ble_power_down+0x1c>
		/* If already power off state, then go back sleeping */
		//sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
		ulp_ready = true;
10009f54:	2201      	movs	r2, #1
10009f56:	4b1a      	ldr	r3, [pc, #104]	; (10009fc0 <sms_ble_power_down+0x7c>)
10009f58:	701a      	strb	r2, [r3, #0]
		release_sleep_lock();
10009f5a:	4b1a      	ldr	r3, [pc, #104]	; (10009fc4 <sms_ble_power_down+0x80>)
10009f5c:	4798      	blx	r3
10009f5e:	e028      	b.n	10009fb2 <sms_ble_power_down+0x6e>
	}
	else {
		/* Disable button interrupts */
		//sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
		/* Disconnect if necessary from BLE network */
		switch(ble_current_state) {
10009f60:	4b16      	ldr	r3, [pc, #88]	; (10009fbc <sms_ble_power_down+0x78>)
10009f62:	781b      	ldrb	r3, [r3, #0]
10009f64:	b2db      	uxtb	r3, r3
10009f66:	2b21      	cmp	r3, #33	; 0x21
10009f68:	d015      	beq.n	10009f96 <sms_ble_power_down+0x52>
10009f6a:	d802      	bhi.n	10009f72 <sms_ble_power_down+0x2e>
10009f6c:	2b20      	cmp	r3, #32
10009f6e:	d003      	beq.n	10009f78 <sms_ble_power_down+0x34>
10009f70:	e016      	b.n	10009fa0 <sms_ble_power_down+0x5c>
10009f72:	2b23      	cmp	r3, #35	; 0x23
10009f74:	d908      	bls.n	10009f88 <sms_ble_power_down+0x44>
10009f76:	e013      	b.n	10009fa0 <sms_ble_power_down+0x5c>
			case BLE_STATE_ADVERTISING:
			DBG_LOG_DEV("[sms_ble_power_down]\tStopping command received during advertisement. Stopping... ");
			if(at_ble_adv_stop() != AT_BLE_SUCCESS) {
10009f78:	4b13      	ldr	r3, [pc, #76]	; (10009fc8 <sms_ble_power_down+0x84>)
10009f7a:	4798      	blx	r3
10009f7c:	2800      	cmp	r0, #0
10009f7e:	d10f      	bne.n	10009fa0 <sms_ble_power_down+0x5c>
				DBG_LOG_CONT_DEV("failed!!!");
				//#pragma TBD: manage adv_stop failure
			}
			else {
				DBG_LOG_CONT_DEV("done!");
				ble_current_state = BLE_STATE_DISCONNECTED;
10009f80:	2211      	movs	r2, #17
10009f82:	4b0e      	ldr	r3, [pc, #56]	; (10009fbc <sms_ble_power_down+0x78>)
10009f84:	701a      	strb	r2, [r3, #0]
10009f86:	e00b      	b.n	10009fa0 <sms_ble_power_down+0x5c>
			case BLE_STATE_PAIRED:
			DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice paired... disabling interrupts & switching down sensors");
			
			case BLE_STATE_INDICATING:
			DBG_LOG_DEV("[sms_ble_power_down]\t\tCurrently indicating");
			pressure_device.state = PRESSURE_STATE_OFF;
10009f88:	2100      	movs	r1, #0
10009f8a:	232b      	movs	r3, #43	; 0x2b
10009f8c:	4a0f      	ldr	r2, [pc, #60]	; (10009fcc <sms_ble_power_down+0x88>)
10009f8e:	54d1      	strb	r1, [r2, r3]
			sms_sensors_interrupt_toggle(false, false);
10009f90:	2000      	movs	r0, #0
10009f92:	4b0f      	ldr	r3, [pc, #60]	; (10009fd0 <sms_ble_power_down+0x8c>)
10009f94:	4798      	blx	r3
			//#pragma TBD: switch-off sensors to save current
			//sms_sensors_switch(false);
			
			case BLE_STATE_CONNECTED:
			DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice connected... disconnecting");
			at_ble_disconnect(sms_connection_handle, AT_BLE_TERMINATED_BY_USER);
10009f96:	4b0f      	ldr	r3, [pc, #60]	; (10009fd4 <sms_ble_power_down+0x90>)
10009f98:	8818      	ldrh	r0, [r3, #0]
10009f9a:	2113      	movs	r1, #19
10009f9c:	4b0e      	ldr	r3, [pc, #56]	; (10009fd8 <sms_ble_power_down+0x94>)
10009f9e:	4798      	blx	r3
			
			default:
			break;
		}
		
		ble_current_state = BLE_STATE_DISCONNECTED;
10009fa0:	2211      	movs	r2, #17
10009fa2:	4b06      	ldr	r3, [pc, #24]	; (10009fbc <sms_ble_power_down+0x78>)
10009fa4:	701a      	strb	r2, [r3, #0]
		timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
10009fa6:	3a0e      	subs	r2, #14
10009fa8:	4b0c      	ldr	r3, [pc, #48]	; (10009fdc <sms_ble_power_down+0x98>)
10009faa:	701a      	strb	r2, [r3, #0]
		sms_led_blink_start(SMS_LED_0_PIN);
10009fac:	2016      	movs	r0, #22
10009fae:	4b0c      	ldr	r3, [pc, #48]	; (10009fe0 <sms_ble_power_down+0x9c>)
10009fb0:	4798      	blx	r3
	}
}
10009fb2:	bd10      	pop	{r4, pc}
10009fb4:	1001607c 	.word	0x1001607c
10009fb8:	1000a7d9 	.word	0x1000a7d9
10009fbc:	10018df0 	.word	0x10018df0
10009fc0:	10018cd1 	.word	0x10018cd1
10009fc4:	1000ef55 	.word	0x1000ef55
10009fc8:	100101cd 	.word	0x100101cd
10009fcc:	10018d58 	.word	0x10018d58
10009fd0:	1000b041 	.word	0x1000b041
10009fd4:	10018cd2 	.word	0x10018cd2
10009fd8:	100101f9 	.word	0x100101f9
10009fdc:	10018df7 	.word	0x10018df7
10009fe0:	1000ac0d 	.word	0x1000ac0d

10009fe4 <sms_ble_adv_report_fn>:
//#include <stdio.h>
#include "sms_ble.h"

/* AT_BLE_ADV_REPORT (#3) */
at_ble_status_t sms_ble_adv_report_fn(void *params)
{
10009fe4:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report = (at_ble_adv_report_t *)params;
    ble_current_state = BLE_STATE_DISCONNECTED;
10009fe6:	2211      	movs	r2, #17
10009fe8:	4b02      	ldr	r3, [pc, #8]	; (10009ff4 <sms_ble_adv_report_fn+0x10>)
10009fea:	701a      	strb	r2, [r3, #0]
    DBG_LOG_DEV("[sms_ble_adv_report_fn]\tAdvertisement timeout...");
    //DBG_LOG_DEV("- status: 0x%02x", adv_report->status);
    sms_ble_power_down();
10009fec:	4b02      	ldr	r3, [pc, #8]	; (10009ff8 <sms_ble_adv_report_fn+0x14>)
10009fee:	4798      	blx	r3
    return AT_BLE_SUCCESS;
}
10009ff0:	2000      	movs	r0, #0
10009ff2:	bd10      	pop	{r4, pc}
10009ff4:	10018df0 	.word	0x10018df0
10009ff8:	10009f45 	.word	0x10009f45

10009ffc <sms_ble_connected_fn>:

/* AT_BLE_CONNECTED (#5) */
at_ble_status_t sms_ble_connected_fn(void *params)
{
10009ffc:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_ADVERTISING) {
10009ffe:	4b07      	ldr	r3, [pc, #28]	; (1000a01c <sms_ble_connected_fn+0x20>)
1000a000:	781b      	ldrb	r3, [r3, #0]
1000a002:	2b20      	cmp	r3, #32
1000a004:	d106      	bne.n	1000a014 <sms_ble_connected_fn+0x18>
        at_ble_connected_t *connected = (at_ble_connected_t *)params;
        sms_ble_conn_handle = connected->handle;
1000a006:	8902      	ldrh	r2, [r0, #8]
1000a008:	4b05      	ldr	r3, [pc, #20]	; (1000a020 <sms_ble_connected_fn+0x24>)
1000a00a:	801a      	strh	r2, [r3, #0]
        ble_current_state = BLE_STATE_CONNECTED;
1000a00c:	2221      	movs	r2, #33	; 0x21
1000a00e:	4b03      	ldr	r3, [pc, #12]	; (1000a01c <sms_ble_connected_fn+0x20>)
1000a010:	701a      	strb	r2, [r3, #0]
1000a012:	e001      	b.n	1000a018 <sms_ble_connected_fn+0x1c>
        //for(uint8_t i = 0; i < AT_BLE_ADDR_LEN; i++) {
            //DBG_LOG_CONT_DEV("%02x",connected->peer_addr.addr[AT_BLE_ADDR_LEN - (i+1)]);
        //}            
    }
    else {
        sms_ble_power_down();
1000a014:	4b03      	ldr	r3, [pc, #12]	; (1000a024 <sms_ble_connected_fn+0x28>)
1000a016:	4798      	blx	r3
    }    
    return AT_BLE_SUCCESS;
}
1000a018:	2000      	movs	r0, #0
1000a01a:	bd10      	pop	{r4, pc}
1000a01c:	10018df0 	.word	0x10018df0
1000a020:	10018de6 	.word	0x10018de6
1000a024:	10009f45 	.word	0x10009f45

1000a028 <sms_ble_paired_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_PAIR_DONE (#9) */
at_ble_status_t sms_ble_paired_fn(void *params)
{
1000a028:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_CONNECTED) {
1000a02a:	4b09      	ldr	r3, [pc, #36]	; (1000a050 <sms_ble_paired_fn+0x28>)
1000a02c:	781b      	ldrb	r3, [r3, #0]
1000a02e:	2b21      	cmp	r3, #33	; 0x21
1000a030:	d10a      	bne.n	1000a048 <sms_ble_paired_fn+0x20>
        ble_current_state = BLE_STATE_PAIRED;
1000a032:	2222      	movs	r2, #34	; 0x22
1000a034:	4b06      	ldr	r3, [pc, #24]	; (1000a050 <sms_ble_paired_fn+0x28>)
1000a036:	701a      	strb	r2, [r3, #0]
        at_ble_pair_done_t *pair_status = (at_ble_pair_done_t *)params;
        sms_monitor_get_states("[sms_ble_paired_fn]");
1000a038:	4806      	ldr	r0, [pc, #24]	; (1000a054 <sms_ble_paired_fn+0x2c>)
1000a03a:	4b07      	ldr	r3, [pc, #28]	; (1000a058 <sms_ble_paired_fn+0x30>)
1000a03c:	4798      	blx	r3
        //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- authorization: 0x%02x\r\n- status: 0x%02x", pair_status->handle, pair_status->auth, pair_status->status);
        sms_sensors_switch(true, true); // ! Release sleep lock & enable buttons interrupt after reset done!
1000a03e:	2101      	movs	r1, #1
1000a040:	2001      	movs	r0, #1
1000a042:	4b06      	ldr	r3, [pc, #24]	; (1000a05c <sms_ble_paired_fn+0x34>)
1000a044:	4798      	blx	r3
1000a046:	e001      	b.n	1000a04c <sms_ble_paired_fn+0x24>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    }
    else {
        sms_ble_power_down();
1000a048:	4b05      	ldr	r3, [pc, #20]	; (1000a060 <sms_ble_paired_fn+0x38>)
1000a04a:	4798      	blx	r3
    }        
    return AT_BLE_SUCCESS;
}
1000a04c:	2000      	movs	r0, #0
1000a04e:	bd10      	pop	{r4, pc}
1000a050:	10018df0 	.word	0x10018df0
1000a054:	10016094 	.word	0x10016094
1000a058:	1000a7d9 	.word	0x1000a7d9
1000a05c:	1000b0cd 	.word	0x1000b0cd
1000a060:	10009f45 	.word	0x10009f45

1000a064 <sms_ble_advertise>:
		sms_led_blink_start(SMS_LED_0_PIN);
	}
}

at_ble_status_t sms_ble_advertise(void)
{
1000a064:	b510      	push	{r4, lr}
1000a066:	b084      	sub	sp, #16
	at_ble_status_t status = AT_BLE_FAILURE;
	ble_current_state = BLE_STATE_ADVERTISING;
1000a068:	2220      	movs	r2, #32
1000a06a:	4b14      	ldr	r3, [pc, #80]	; (1000a0bc <sms_ble_advertise+0x58>)
1000a06c:	701a      	strb	r2, [r3, #0]

	/* Set the advertisement data */
	if((status = ble_advertisement_data_set()) != AT_BLE_SUCCESS) {
1000a06e:	4b14      	ldr	r3, [pc, #80]	; (1000a0c0 <sms_ble_advertise+0x5c>)
1000a070:	4798      	blx	r3
1000a072:	1e04      	subs	r4, r0, #0
1000a074:	d007      	beq.n	1000a086 <sms_ble_advertise+0x22>
		DBG_LOG("[sms_ble_advertise]\tAdvertisement data set failed!");
1000a076:	4813      	ldr	r0, [pc, #76]	; (1000a0c4 <sms_ble_advertise+0x60>)
1000a078:	4b13      	ldr	r3, [pc, #76]	; (1000a0c8 <sms_ble_advertise+0x64>)
1000a07a:	4798      	blx	r3
1000a07c:	4813      	ldr	r0, [pc, #76]	; (1000a0cc <sms_ble_advertise+0x68>)
1000a07e:	4b14      	ldr	r3, [pc, #80]	; (1000a0d0 <sms_ble_advertise+0x6c>)
1000a080:	4798      	blx	r3
		return status;
1000a082:	0020      	movs	r0, r4
1000a084:	e018      	b.n	1000a0b8 <sms_ble_advertise+0x54>
	}

	/* Start of advertisement */
	if((status = at_ble_adv_start(AT_BLE_ADV_TYPE_UNDIRECTED, AT_BLE_ADV_GEN_DISCOVERABLE, NULL, AT_BLE_ADV_FP_ANY, APP_FAST_ADV, APP_ADV_TIMEOUT, 0)) == AT_BLE_SUCCESS)
1000a086:	2300      	movs	r3, #0
1000a088:	9302      	str	r3, [sp, #8]
1000a08a:	4b12      	ldr	r3, [pc, #72]	; (1000a0d4 <sms_ble_advertise+0x70>)
1000a08c:	9301      	str	r3, [sp, #4]
1000a08e:	23c8      	movs	r3, #200	; 0xc8
1000a090:	00db      	lsls	r3, r3, #3
1000a092:	9300      	str	r3, [sp, #0]
1000a094:	2300      	movs	r3, #0
1000a096:	2200      	movs	r2, #0
1000a098:	2101      	movs	r1, #1
1000a09a:	2000      	movs	r0, #0
1000a09c:	4c0e      	ldr	r4, [pc, #56]	; (1000a0d8 <sms_ble_advertise+0x74>)
1000a09e:	47a0      	blx	r4
1000a0a0:	0004      	movs	r4, r0
	{
		DBG_LOG_DEV("[sms_ble_advertise]\t\tBLE Started Advertisement");
		return AT_BLE_SUCCESS;
1000a0a2:	2000      	movs	r0, #0
		DBG_LOG("[sms_ble_advertise]\tAdvertisement data set failed!");
		return status;
	}

	/* Start of advertisement */
	if((status = at_ble_adv_start(AT_BLE_ADV_TYPE_UNDIRECTED, AT_BLE_ADV_GEN_DISCOVERABLE, NULL, AT_BLE_ADV_FP_ANY, APP_FAST_ADV, APP_ADV_TIMEOUT, 0)) == AT_BLE_SUCCESS)
1000a0a4:	2c00      	cmp	r4, #0
1000a0a6:	d007      	beq.n	1000a0b8 <sms_ble_advertise+0x54>
	{
		DBG_LOG_DEV("[sms_ble_advertise]\t\tBLE Started Advertisement");
		return AT_BLE_SUCCESS;
	}
	else {
		DBG_LOG("[sms_service_advertise]\tBLE Advertisement start failed: reason 0x%x", status);
1000a0a8:	4806      	ldr	r0, [pc, #24]	; (1000a0c4 <sms_ble_advertise+0x60>)
1000a0aa:	4b07      	ldr	r3, [pc, #28]	; (1000a0c8 <sms_ble_advertise+0x64>)
1000a0ac:	4798      	blx	r3
1000a0ae:	0021      	movs	r1, r4
1000a0b0:	480a      	ldr	r0, [pc, #40]	; (1000a0dc <sms_ble_advertise+0x78>)
1000a0b2:	4b07      	ldr	r3, [pc, #28]	; (1000a0d0 <sms_ble_advertise+0x6c>)
1000a0b4:	4798      	blx	r3
	}
	return AT_BLE_FAILURE;
1000a0b6:	20e2      	movs	r0, #226	; 0xe2
}
1000a0b8:	b004      	add	sp, #16
1000a0ba:	bd10      	pop	{r4, pc}
1000a0bc:	10018df0 	.word	0x10018df0
1000a0c0:	1000e5b9 	.word	0x1000e5b9
1000a0c4:	10015ddc 	.word	0x10015ddc
1000a0c8:	10014c31 	.word	0x10014c31
1000a0cc:	100160a8 	.word	0x100160a8
1000a0d0:	10014b11 	.word	0x10014b11
1000a0d4:	0000028f 	.word	0x0000028f
1000a0d8:	10010091 	.word	0x10010091
1000a0dc:	100160dc 	.word	0x100160dc

1000a0e0 <sms_ble_disconnected_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_DISCONNECTED (#6) */
at_ble_status_t sms_ble_disconnected_fn(void *params)
{
1000a0e0:	b510      	push	{r4, lr}
1000a0e2:	0004      	movs	r4, r0
    at_ble_disconnected_t *disconnect = (at_ble_disconnected_t *)params;
    if(ble_current_state == BLE_STATE_PAIRED) {
1000a0e4:	4b16      	ldr	r3, [pc, #88]	; (1000a140 <sms_ble_disconnected_fn+0x60>)
1000a0e6:	781b      	ldrb	r3, [r3, #0]
1000a0e8:	2b22      	cmp	r3, #34	; 0x22
1000a0ea:	d10a      	bne.n	1000a102 <sms_ble_disconnected_fn+0x22>
        pressure_device.state = PRESSURE_STATE_OFF;
1000a0ec:	2100      	movs	r1, #0
1000a0ee:	3309      	adds	r3, #9
1000a0f0:	4a14      	ldr	r2, [pc, #80]	; (1000a144 <sms_ble_disconnected_fn+0x64>)
1000a0f2:	54d1      	strb	r1, [r2, r3]
        sms_sensors_interrupt_toggle(false, false);
1000a0f4:	2000      	movs	r0, #0
1000a0f6:	4b14      	ldr	r3, [pc, #80]	; (1000a148 <sms_ble_disconnected_fn+0x68>)
1000a0f8:	4798      	blx	r3
        sms_sensors_switch(false, false);
1000a0fa:	2100      	movs	r1, #0
1000a0fc:	2000      	movs	r0, #0
1000a0fe:	4b13      	ldr	r3, [pc, #76]	; (1000a14c <sms_ble_disconnected_fn+0x6c>)
1000a100:	4798      	blx	r3
    }
    ble_current_state = BLE_STATE_DISCONNECTED;
1000a102:	4b0f      	ldr	r3, [pc, #60]	; (1000a140 <sms_ble_disconnected_fn+0x60>)
1000a104:	2211      	movs	r2, #17
1000a106:	701a      	strb	r2, [r3, #0]
    DBG_LOG_DEV("[sms_ble_disconnected_fn]\tPeer disconnected... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
1000a108:	781b      	ldrb	r3, [r3, #0]
1000a10a:	4b11      	ldr	r3, [pc, #68]	; (1000a150 <sms_ble_disconnected_fn+0x70>)
1000a10c:	781b      	ldrb	r3, [r3, #0]
1000a10e:	4b11      	ldr	r3, [pc, #68]	; (1000a154 <sms_ble_disconnected_fn+0x74>)
1000a110:	781b      	ldrb	r3, [r3, #0]
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- reason: 0x%02x", disconnect->handle, disconnect->reason);
    switch(disconnect->reason) {
1000a112:	78a3      	ldrb	r3, [r4, #2]
1000a114:	2b1a      	cmp	r3, #26
1000a116:	d00b      	beq.n	1000a130 <sms_ble_disconnected_fn+0x50>
1000a118:	b2da      	uxtb	r2, r3
1000a11a:	2a1a      	cmp	r2, #26
1000a11c:	d804      	bhi.n	1000a128 <sms_ble_disconnected_fn+0x48>
1000a11e:	2b05      	cmp	r3, #5
1000a120:	d006      	beq.n	1000a130 <sms_ble_disconnected_fn+0x50>
1000a122:	2b08      	cmp	r3, #8
1000a124:	d107      	bne.n	1000a136 <sms_ble_disconnected_fn+0x56>
1000a126:	e003      	b.n	1000a130 <sms_ble_disconnected_fn+0x50>
1000a128:	2b29      	cmp	r3, #41	; 0x29
1000a12a:	d001      	beq.n	1000a130 <sms_ble_disconnected_fn+0x50>
1000a12c:	2b3b      	cmp	r3, #59	; 0x3b
1000a12e:	d102      	bne.n	1000a136 <sms_ble_disconnected_fn+0x56>
        case AT_BLE_AUTH_FAILURE: //0x05
        case AT_BLE_SUPERVISION_TIMEOUT: //0x08
        case AT_BLE_UNSUPPORTED_REMOTE_FEATURE: // 0x1A
        case AT_BLE_PAIRING_WITH_UNIT_KEY_NOT_SUP: // 0x29
        case AT_BLE_UNACCEPTABLE_INTERVAL: // 0x3B
        sms_ble_advertise();
1000a130:	4b09      	ldr	r3, [pc, #36]	; (1000a158 <sms_ble_disconnected_fn+0x78>)
1000a132:	4798      	blx	r3
        break;
1000a134:	e001      	b.n	1000a13a <sms_ble_disconnected_fn+0x5a>
        case AT_BLE_TERMINATED_BY_USER: // 0x13
        case AT_BLE_REMOTE_DEV_TERM_LOW_RESOURCES: //0x14
        case AT_BLE_REMOTE_DEV_POWER_OFF: //0x15
        case AT_BLE_CON_TERM_BY_LOCAL_HOST: //0x16
        default:
        sms_ble_power_down();
1000a136:	4b09      	ldr	r3, [pc, #36]	; (1000a15c <sms_ble_disconnected_fn+0x7c>)
1000a138:	4798      	blx	r3
        break;
    }
    
    return AT_BLE_SUCCESS;
}
1000a13a:	2000      	movs	r0, #0
1000a13c:	bd10      	pop	{r4, pc}
1000a13e:	46c0      	nop			; (mov r8, r8)
1000a140:	10018df0 	.word	0x10018df0
1000a144:	10018d58 	.word	0x10018d58
1000a148:	1000b041 	.word	0x1000b041
1000a14c:	1000b0cd 	.word	0x1000b0cd
1000a150:	10018c40 	.word	0x10018c40
1000a154:	10018df7 	.word	0x10018df7
1000a158:	1000a065 	.word	0x1000a065
1000a15c:	10009f45 	.word	0x10009f45

1000a160 <sms_ble_send_characteristic>:
	}
	return AT_BLE_FAILURE;
}

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
1000a160:	b510      	push	{r4, lr}
1000a162:	b086      	sub	sp, #24
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
    uint8_t char_size = 0;
    uint8_t send_val[BLE_CHAR_SIZE_MAX];
    ble_current_state = BLE_STATE_INDICATING;
1000a164:	2223      	movs	r2, #35	; 0x23
1000a166:	4b5c      	ldr	r3, [pc, #368]	; (1000a2d8 <sms_ble_send_characteristic+0x178>)
1000a168:	701a      	strb	r2, [r3, #0]

    
	sms_ble_sending = true;
1000a16a:	3a22      	subs	r2, #34	; 0x22
1000a16c:	4b5b      	ldr	r3, [pc, #364]	; (1000a2dc <sms_ble_send_characteristic+0x17c>)
1000a16e:	701a      	strb	r2, [r3, #0]
    sms_ble_send_cnt++;
1000a170:	4a5b      	ldr	r2, [pc, #364]	; (1000a2e0 <sms_ble_send_characteristic+0x180>)
1000a172:	8813      	ldrh	r3, [r2, #0]
1000a174:	3301      	adds	r3, #1
1000a176:	8013      	strh	r3, [r2, #0]
    
    switch(ch) {
1000a178:	2801      	cmp	r0, #1
1000a17a:	d02d      	beq.n	1000a1d8 <sms_ble_send_characteristic+0x78>
1000a17c:	2800      	cmp	r0, #0
1000a17e:	d002      	beq.n	1000a186 <sms_ble_send_characteristic+0x26>
1000a180:	2802      	cmp	r0, #2
1000a182:	d03f      	beq.n	1000a204 <sms_ble_send_characteristic+0xa4>
1000a184:	e097      	b.n	1000a2b6 <sms_ble_send_characteristic+0x156>
        case BLE_CHAR_BTN:
		send_val[0] = 0x00;
1000a186:	2200      	movs	r2, #0
1000a188:	ab01      	add	r3, sp, #4
1000a18a:	701a      	strb	r2, [r3, #0]
		if(button_instance.btn0.new_char) {
1000a18c:	4b55      	ldr	r3, [pc, #340]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a18e:	791b      	ldrb	r3, [r3, #4]
1000a190:	2b00      	cmp	r3, #0
1000a192:	d00a      	beq.n	1000a1aa <sms_ble_send_characteristic+0x4a>
			button_instance.btn0.char_value = ((button_instance.btn0.char_value >= 0x7f) ? 0 : (button_instance.btn0.char_value + 1));
1000a194:	4b53      	ldr	r3, [pc, #332]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a196:	795a      	ldrb	r2, [r3, #5]
1000a198:	2300      	movs	r3, #0
1000a19a:	2a7e      	cmp	r2, #126	; 0x7e
1000a19c:	d801      	bhi.n	1000a1a2 <sms_ble_send_characteristic+0x42>
1000a19e:	3201      	adds	r2, #1
1000a1a0:	b2d3      	uxtb	r3, r2
1000a1a2:	4a50      	ldr	r2, [pc, #320]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a1a4:	7153      	strb	r3, [r2, #5]
			send_val[0] |= button_instance.btn0.char_value;
1000a1a6:	aa01      	add	r2, sp, #4
1000a1a8:	7013      	strb	r3, [r2, #0]
		}
		if(button_instance.btn1.new_char) {
1000a1aa:	4b4e      	ldr	r3, [pc, #312]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a1ac:	7a9b      	ldrb	r3, [r3, #10]
1000a1ae:	2b00      	cmp	r3, #0
1000a1b0:	d00e      	beq.n	1000a1d0 <sms_ble_send_characteristic+0x70>
	        button_instance.btn1.char_value = ((button_instance.btn1.char_value >= 0xff) ? 0 : (button_instance.btn1.char_value + 1));
1000a1b2:	4b4c      	ldr	r3, [pc, #304]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a1b4:	7adb      	ldrb	r3, [r3, #11]
1000a1b6:	2bff      	cmp	r3, #255	; 0xff
1000a1b8:	d002      	beq.n	1000a1c0 <sms_ble_send_characteristic+0x60>
1000a1ba:	3301      	adds	r3, #1
1000a1bc:	b2db      	uxtb	r3, r3
1000a1be:	e000      	b.n	1000a1c2 <sms_ble_send_characteristic+0x62>
1000a1c0:	2300      	movs	r3, #0
1000a1c2:	4a48      	ldr	r2, [pc, #288]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a1c4:	72d3      	strb	r3, [r2, #11]
			send_val[0] |= button_instance.btn1.char_value + 0x80;
1000a1c6:	aa01      	add	r2, sp, #4
1000a1c8:	3b80      	subs	r3, #128	; 0x80
1000a1ca:	7811      	ldrb	r1, [r2, #0]
1000a1cc:	430b      	orrs	r3, r1
1000a1ce:	7013      	strb	r3, [r2, #0]
		}
        val_handle = button_instance.service_handler.serv_chars.char_val_handle;
1000a1d0:	4b44      	ldr	r3, [pc, #272]	; (1000a2e4 <sms_ble_send_characteristic+0x184>)
1000a1d2:	8c9c      	ldrh	r4, [r3, #36]	; 0x24
        length = BLE_CHAR_SIZE_BUTTON;
1000a1d4:	2201      	movs	r2, #1
        break;
1000a1d6:	e070      	b.n	1000a2ba <sms_ble_send_characteristic+0x15a>
                
        case BLE_CHAR_PRESS:
        send_val[0] = (uint8_t)((pressure_device.hal.temperature >>24) & 0xff);
1000a1d8:	4943      	ldr	r1, [pc, #268]	; (1000a2e8 <sms_ble_send_characteristic+0x188>)
1000a1da:	6a0a      	ldr	r2, [r1, #32]
1000a1dc:	ab01      	add	r3, sp, #4
1000a1de:	1610      	asrs	r0, r2, #24
1000a1e0:	7018      	strb	r0, [r3, #0]
        send_val[1] = (uint8_t)((pressure_device.hal.temperature >> 16) & 0xff);
1000a1e2:	1410      	asrs	r0, r2, #16
1000a1e4:	7058      	strb	r0, [r3, #1]
        send_val[2] = (uint8_t)((pressure_device.hal.temperature >> 8) & 0xff);
1000a1e6:	1210      	asrs	r0, r2, #8
1000a1e8:	7098      	strb	r0, [r3, #2]
        send_val[3] = (uint8_t)((pressure_device.hal.temperature) & 0xff);
1000a1ea:	70da      	strb	r2, [r3, #3]
        send_val[4] = (uint8_t)((pressure_device.hal.pressure >> 24) & 0xff);
1000a1ec:	69ca      	ldr	r2, [r1, #28]
1000a1ee:	1610      	asrs	r0, r2, #24
1000a1f0:	7118      	strb	r0, [r3, #4]
        send_val[5] = (uint8_t)((pressure_device.hal.pressure >> 16) & 0xff);
1000a1f2:	1410      	asrs	r0, r2, #16
1000a1f4:	7158      	strb	r0, [r3, #5]
        send_val[6] = (uint8_t)((pressure_device.hal.pressure >> 8) & 0xff);
1000a1f6:	1210      	asrs	r0, r2, #8
1000a1f8:	7198      	strb	r0, [r3, #6]
        send_val[7] = (uint8_t)((pressure_device.hal.pressure) & 0xff);
1000a1fa:	71da      	strb	r2, [r3, #7]
        val_handle = pressure_device.service_handler.serv_chars.char_val_handle;
1000a1fc:	2340      	movs	r3, #64	; 0x40
1000a1fe:	5acc      	ldrh	r4, [r1, r3]
        length = BLE_CHAR_SIZE_PRESSURE;
1000a200:	2208      	movs	r2, #8
        break;
1000a202:	e05a      	b.n	1000a2ba <sms_ble_send_characteristic+0x15a>
        
        case BLE_CHAR_MPU:
        send_val[0] = (uint8_t)(mpu_device.hal.accel[0] & 0xff);
1000a204:	4a39      	ldr	r2, [pc, #228]	; (1000a2ec <sms_ble_send_characteristic+0x18c>)
1000a206:	230e      	movs	r3, #14
1000a208:	5ed1      	ldrsh	r1, [r2, r3]
1000a20a:	ab01      	add	r3, sp, #4
1000a20c:	7019      	strb	r1, [r3, #0]
        send_val[1] = (uint8_t)((mpu_device.hal.accel[0] >> 8) & 0xff);
1000a20e:	1209      	asrs	r1, r1, #8
1000a210:	7059      	strb	r1, [r3, #1]
        send_val[2] = (uint8_t)(mpu_device.hal.accel[1] & 0xff);
1000a212:	2010      	movs	r0, #16
1000a214:	5e11      	ldrsh	r1, [r2, r0]
1000a216:	7099      	strb	r1, [r3, #2]
        send_val[3] = (uint8_t)((mpu_device.hal.accel[1] >> 8) & 0xff);
1000a218:	1209      	asrs	r1, r1, #8
1000a21a:	70d9      	strb	r1, [r3, #3]
        send_val[4] = (uint8_t)(mpu_device.hal.accel[2] & 0xff);
1000a21c:	2012      	movs	r0, #18
1000a21e:	5e11      	ldrsh	r1, [r2, r0]
1000a220:	7119      	strb	r1, [r3, #4]
        send_val[5] = (uint8_t)((mpu_device.hal.accel[2] >> 8) & 0xff);
1000a222:	1209      	asrs	r1, r1, #8
1000a224:	7159      	strb	r1, [r3, #5]
        send_val[6] = (uint8_t)(mpu_device.hal.gyro[0] & 0xff);
1000a226:	2008      	movs	r0, #8
1000a228:	5e11      	ldrsh	r1, [r2, r0]
1000a22a:	7199      	strb	r1, [r3, #6]
        send_val[7] = (uint8_t)((mpu_device.hal.gyro[0] >> 8) & 0xff);
1000a22c:	1209      	asrs	r1, r1, #8
1000a22e:	71d9      	strb	r1, [r3, #7]
        send_val[8] = (uint8_t)(mpu_device.hal.gyro[1] & 0xff);
1000a230:	200a      	movs	r0, #10
1000a232:	5e11      	ldrsh	r1, [r2, r0]
1000a234:	7219      	strb	r1, [r3, #8]
        send_val[9] = (uint8_t)((mpu_device.hal.gyro[1] >> 8) & 0xff);
1000a236:	1209      	asrs	r1, r1, #8
1000a238:	7259      	strb	r1, [r3, #9]
        send_val[10] = (uint8_t)(mpu_device.hal.gyro[2] & 0xff);
1000a23a:	200c      	movs	r0, #12
1000a23c:	5e11      	ldrsh	r1, [r2, r0]
1000a23e:	7299      	strb	r1, [r3, #10]
        send_val[11] = (uint8_t)((mpu_device.hal.gyro[2] >> 8) & 0xff);
1000a240:	1209      	asrs	r1, r1, #8
1000a242:	72d9      	strb	r1, [r3, #11]
        val_handle = mpu_device.service_handler.serv_chars.char_val_handle;
1000a244:	2344      	movs	r3, #68	; 0x44
1000a246:	5ad4      	ldrh	r4, [r2, r3]
        length = BLE_CHAR_SIZE_MPU_G_A;
        
        if(mpu_device.new_compass) {
1000a248:	3b18      	subs	r3, #24
1000a24a:	5cd3      	ldrb	r3, [r2, r3]
1000a24c:	2b00      	cmp	r3, #0
1000a24e:	d014      	beq.n	1000a27a <sms_ble_send_characteristic+0x11a>
            send_val[12] = (uint8_t)(mpu_device.hal.compass[0] & 0xff);
1000a250:	2314      	movs	r3, #20
1000a252:	5ed1      	ldrsh	r1, [r2, r3]
1000a254:	ab01      	add	r3, sp, #4
1000a256:	7319      	strb	r1, [r3, #12]
            send_val[13] = (uint8_t)((mpu_device.hal.compass[0] >> 8) & 0xff);
1000a258:	1209      	asrs	r1, r1, #8
1000a25a:	7359      	strb	r1, [r3, #13]
            send_val[14] = (uint8_t)(mpu_device.hal.compass[1] & 0xff);
1000a25c:	2016      	movs	r0, #22
1000a25e:	5e11      	ldrsh	r1, [r2, r0]
1000a260:	7399      	strb	r1, [r3, #14]
            send_val[15] = (uint8_t)((mpu_device.hal.compass[1] >> 8) & 0xff);
1000a262:	1209      	asrs	r1, r1, #8
1000a264:	73d9      	strb	r1, [r3, #15]
            send_val[16] = (uint8_t)(mpu_device.hal.compass[2] & 0xff);
1000a266:	2018      	movs	r0, #24
1000a268:	5e11      	ldrsh	r1, [r2, r0]
1000a26a:	7419      	strb	r1, [r3, #16]
            send_val[17] = (uint8_t)((mpu_device.hal.compass[2] >> 8) & 0xff);
1000a26c:	1209      	asrs	r1, r1, #8
1000a26e:	7459      	strb	r1, [r3, #17]
            length = BLE_CHAR_SIZE_MPU_G_A_C;
            mpu_device.new_compass = false;
1000a270:	2100      	movs	r1, #0
1000a272:	232c      	movs	r3, #44	; 0x2c
1000a274:	54d1      	strb	r1, [r2, r3]
            send_val[13] = (uint8_t)((mpu_device.hal.compass[0] >> 8) & 0xff);
            send_val[14] = (uint8_t)(mpu_device.hal.compass[1] & 0xff);
            send_val[15] = (uint8_t)((mpu_device.hal.compass[1] >> 8) & 0xff);
            send_val[16] = (uint8_t)(mpu_device.hal.compass[2] & 0xff);
            send_val[17] = (uint8_t)((mpu_device.hal.compass[2] >> 8) & 0xff);
            length = BLE_CHAR_SIZE_MPU_G_A_C;
1000a276:	2212      	movs	r2, #18
1000a278:	e008      	b.n	1000a28c <sms_ble_send_characteristic+0x12c>
            mpu_device.new_compass = false;
        }
        else {
            for(uint8_t i = 0; i < 6; i++) {
                send_val[12+i] = 0;
1000a27a:	ab01      	add	r3, sp, #4
1000a27c:	2200      	movs	r2, #0
1000a27e:	731a      	strb	r2, [r3, #12]
1000a280:	735a      	strb	r2, [r3, #13]
1000a282:	739a      	strb	r2, [r3, #14]
1000a284:	73da      	strb	r2, [r3, #15]
1000a286:	741a      	strb	r2, [r3, #16]
1000a288:	745a      	strb	r2, [r3, #17]
        send_val[8] = (uint8_t)(mpu_device.hal.gyro[1] & 0xff);
        send_val[9] = (uint8_t)((mpu_device.hal.gyro[1] >> 8) & 0xff);
        send_val[10] = (uint8_t)(mpu_device.hal.gyro[2] & 0xff);
        send_val[11] = (uint8_t)((mpu_device.hal.gyro[2] >> 8) & 0xff);
        val_handle = mpu_device.service_handler.serv_chars.char_val_handle;
        length = BLE_CHAR_SIZE_MPU_G_A;
1000a28a:	320c      	adds	r2, #12
            for(uint8_t i = 0; i < 6; i++) {
                send_val[12+i] = 0;
            }
        }
        
        if(mpu_device.new_temp) {
1000a28c:	232d      	movs	r3, #45	; 0x2d
1000a28e:	4917      	ldr	r1, [pc, #92]	; (1000a2ec <sms_ble_send_characteristic+0x18c>)
1000a290:	5ccb      	ldrb	r3, [r1, r3]
1000a292:	2b00      	cmp	r3, #0
1000a294:	d00a      	beq.n	1000a2ac <sms_ble_send_characteristic+0x14c>
            send_val[18] = (uint8_t)(mpu_device.hal.temperature & 0xff);
1000a296:	000a      	movs	r2, r1
1000a298:	69cb      	ldr	r3, [r1, #28]
1000a29a:	a901      	add	r1, sp, #4
1000a29c:	748b      	strb	r3, [r1, #18]
            send_val[19] = (uint8_t)((mpu_device.hal.temperature >> 8) & 0xff);
1000a29e:	121b      	asrs	r3, r3, #8
1000a2a0:	74cb      	strb	r3, [r1, #19]
            length = BLE_CHAR_SIZE_MPU_G_A_C_T;
            mpu_device.new_temp = false;
1000a2a2:	2100      	movs	r1, #0
1000a2a4:	232d      	movs	r3, #45	; 0x2d
1000a2a6:	54d1      	strb	r1, [r2, r3]
        }
        
        if(mpu_device.new_temp) {
            send_val[18] = (uint8_t)(mpu_device.hal.temperature & 0xff);
            send_val[19] = (uint8_t)((mpu_device.hal.temperature >> 8) & 0xff);
            length = BLE_CHAR_SIZE_MPU_G_A_C_T;
1000a2a8:	2214      	movs	r2, #20
1000a2aa:	e006      	b.n	1000a2ba <sms_ble_send_characteristic+0x15a>
            mpu_device.new_temp = false;
        }
        else {
            for(uint8_t i = 0; i < 2; i++) {
                send_val[18+i] = 0;
1000a2ac:	ab01      	add	r3, sp, #4
1000a2ae:	2100      	movs	r1, #0
1000a2b0:	7499      	strb	r1, [r3, #18]
1000a2b2:	74d9      	strb	r1, [r3, #19]
1000a2b4:	e001      	b.n	1000a2ba <sms_ble_send_characteristic+0x15a>

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
1000a2b6:	2200      	movs	r2, #0
}

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
1000a2b8:	2400      	movs	r4, #0
    
    //DBG_LOG_DEV("Sending: ");
    //for(int i = 0; i < 20; i += 2) {
        //DBG_LOG_CONT_DEV("0x%02x%02x ", send_val[i], send_val[i+1]);
    //}
    status = at_ble_characteristic_value_set(val_handle, send_val, (length * sizeof(uint8_t)));
1000a2ba:	b292      	uxth	r2, r2
1000a2bc:	a901      	add	r1, sp, #4
1000a2be:	0020      	movs	r0, r4
1000a2c0:	4b0b      	ldr	r3, [pc, #44]	; (1000a2f0 <sms_ble_send_characteristic+0x190>)
1000a2c2:	4798      	blx	r3
    if(status == AT_BLE_SUCCESS) {
1000a2c4:	2800      	cmp	r0, #0
1000a2c6:	d104      	bne.n	1000a2d2 <sms_ble_send_characteristic+0x172>
		DBG_LOG_CONT_DEV(" SET! ");
//#   if SMS_SENDING_WITH_ACK == true
        //sms_ble_ind_retry = 0;
        //status = at_ble_indication_send(sms_connection_handle, val_handle);
//#   else
        status = at_ble_notification_send(sms_connection_handle, val_handle);
1000a2c8:	4b0a      	ldr	r3, [pc, #40]	; (1000a2f4 <sms_ble_send_characteristic+0x194>)
1000a2ca:	8818      	ldrh	r0, [r3, #0]
1000a2cc:	0021      	movs	r1, r4
1000a2ce:	4b0a      	ldr	r3, [pc, #40]	; (1000a2f8 <sms_ble_send_characteristic+0x198>)
1000a2d0:	4798      	blx	r3
    }
	else {
		DBG_LOG_DEV(" NOT set? ");
	}
    return status;
}
1000a2d2:	b006      	add	sp, #24
1000a2d4:	bd10      	pop	{r4, pc}
1000a2d6:	46c0      	nop			; (mov r8, r8)
1000a2d8:	10018df0 	.word	0x10018df0
1000a2dc:	10018c41 	.word	0x10018c41
1000a2e0:	10018e10 	.word	0x10018e10
1000a2e4:	10018cd4 	.word	0x10018cd4
1000a2e8:	10018d58 	.word	0x10018d58
1000a2ec:	10018c44 	.word	0x10018c44
1000a2f0:	10010975 	.word	0x10010975
1000a2f4:	10018cd2 	.word	0x10018cd2
1000a2f8:	10010b15 	.word	0x10010b15

1000a2fc <sms_ble_primary_service_define>:

at_ble_status_t sms_ble_primary_service_define(gatt_service_handler_t *service)
{
1000a2fc:	b510      	push	{r4, lr}
1000a2fe:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_ble_primary_service_define]\n\r  defining primary service\r\n- uuid: 0x%02x\r\n- handle: 0x%02x\r\n- char uuid: 0x%02x%02x\r\n- char init value: %d", (unsigned int)service->serv_uuid.uuid, service->serv_handle, service->serv_chars.uuid.uuid[1], service->serv_chars.uuid.uuid[0], service->serv_chars.value_init_len);
    return(at_ble_primary_service_define(&service->serv_uuid, &service->serv_handle, NULL, 0, &service->serv_chars, 1));
1000a300:	0001      	movs	r1, r0
1000a302:	3112      	adds	r1, #18
1000a304:	2301      	movs	r3, #1
1000a306:	9301      	str	r3, [sp, #4]
1000a308:	0003      	movs	r3, r0
1000a30a:	3314      	adds	r3, #20
1000a30c:	9300      	str	r3, [sp, #0]
1000a30e:	2300      	movs	r3, #0
1000a310:	2200      	movs	r2, #0
1000a312:	4c02      	ldr	r4, [pc, #8]	; (1000a31c <sms_ble_primary_service_define+0x20>)
1000a314:	47a0      	blx	r4
}
1000a316:	b002      	add	sp, #8
1000a318:	bd10      	pop	{r4, pc}
1000a31a:	46c0      	nop			; (mov r8, r8)
1000a31c:	10010955 	.word	0x10010955

1000a320 <sms_ble_service_init>:

void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
1000a320:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a322:	464f      	mov	r7, r9
1000a324:	4646      	mov	r6, r8
1000a326:	b4c0      	push	{r6, r7}
1000a328:	b083      	sub	sp, #12
1000a32a:	4694      	mov	ip, r2
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
1000a32c:	2801      	cmp	r0, #1
1000a32e:	d010      	beq.n	1000a352 <sms_ble_service_init+0x32>
1000a330:	2800      	cmp	r0, #0
1000a332:	d002      	beq.n	1000a33a <sms_ble_service_init+0x1a>
1000a334:	2802      	cmp	r0, #2
1000a336:	d019      	beq.n	1000a36c <sms_ble_service_init+0x4c>
1000a338:	e025      	b.n	1000a386 <sms_ble_service_init+0x66>
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 8) & 0xFF);
1000a33a:	23bb      	movs	r3, #187	; 0xbb
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
1000a33c:	2450      	movs	r4, #80	; 0x50
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
1000a33e:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
1000a340:	26be      	movs	r6, #190	; 0xbe
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
1000a342:	275a      	movs	r7, #90	; 0x5a
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
1000a344:	2057      	movs	r0, #87	; 0x57
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
1000a346:	221c      	movs	r2, #28
1000a348:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        char_size = 1;
1000a34a:	3a1b      	subs	r2, #27
1000a34c:	9201      	str	r2, [sp, #4]
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
1000a34e:	4691      	mov	r9, r2
1000a350:	e023      	b.n	1000a39a <sms_ble_service_init+0x7a>
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 8) & 0xFF);
1000a352:	23ee      	movs	r3, #238	; 0xee
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
1000a354:	2450      	movs	r4, #80	; 0x50
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
1000a356:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
1000a358:	26be      	movs	r6, #190	; 0xbe
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
1000a35a:	275a      	movs	r7, #90	; 0x5a
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
1000a35c:	2057      	movs	r0, #87	; 0x57
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
1000a35e:	221c      	movs	r2, #28
1000a360:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
1000a362:	3a14      	subs	r2, #20
1000a364:	9201      	str	r2, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
1000a366:	3a06      	subs	r2, #6
1000a368:	4691      	mov	r9, r2
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
        break;
1000a36a:	e016      	b.n	1000a39a <sms_ble_service_init+0x7a>
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 8) & 0xFF);
1000a36c:	2311      	movs	r3, #17
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 16) & 0xFF);
1000a36e:	2450      	movs	r4, #80	; 0x50
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_MPU_SERVICE_UUID_2 >> 24) & 0xFF);
1000a370:	2553      	movs	r5, #83	; 0x53
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1) & 0xFF);
1000a372:	26be      	movs	r6, #190	; 0xbe
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 8) & 0xFF);
1000a374:	275a      	movs	r7, #90	; 0x5a
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 16) & 0xFF);
1000a376:	2057      	movs	r0, #87	; 0x57
        char_size = 8;
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
        uuid[0] = (uint8_t) ((SMS_MPU_SERVICE_UUID_1 >> 24) & 0xFF);
1000a378:	221c      	movs	r2, #28
1000a37a:	4690      	mov	r8, r2
        uuid[11] = (uint8_t) ((SMS_MPU_SERVICE_UUID_3) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4) & 0xFF);
        char_size = 20;
1000a37c:	3a08      	subs	r2, #8
1000a37e:	9201      	str	r2, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        char_size = 8;
        break;
        
        case BLE_SERV_MPU:
        handle = 3;
1000a380:	3a11      	subs	r2, #17
1000a382:	4691      	mov	r9, r2
        uuid[12] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 24) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_MPU_SERVICE_UUID_4) & 0xFF);
        char_size = 20;
        break;
1000a384:	e009      	b.n	1000a39a <sms_ble_service_init+0x7a>
}

void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
1000a386:	2300      	movs	r3, #0
1000a388:	2400      	movs	r4, #0
1000a38a:	2500      	movs	r5, #0
1000a38c:	2600      	movs	r6, #0
1000a38e:	2700      	movs	r7, #0
1000a390:	2000      	movs	r0, #0
1000a392:	2200      	movs	r2, #0
1000a394:	4690      	mov	r8, r2
    uint8_t char_size = 0;
1000a396:	9201      	str	r2, [sp, #4]
    return(at_ble_primary_service_define(&service->serv_uuid, &service->serv_handle, NULL, 0, &service->serv_chars, 1));
}

void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
1000a398:	4691      	mov	r9, r2
        
        default:
        break;
    }
    //SMS button service characteristic
    service->serv_handle = handle;
1000a39a:	464a      	mov	r2, r9
1000a39c:	824a      	strh	r2, [r1, #18]
    service->serv_uuid.type = AT_BLE_UUID_128;
1000a39e:	2202      	movs	r2, #2
1000a3a0:	700a      	strb	r2, [r1, #0]
    service->serv_uuid.uuid[0] = uuid[0];
1000a3a2:	4642      	mov	r2, r8
1000a3a4:	704a      	strb	r2, [r1, #1]
    service->serv_uuid.uuid[1] = uuid[1];
1000a3a6:	7088      	strb	r0, [r1, #2]
    service->serv_uuid.uuid[2] = uuid[2];
1000a3a8:	70cf      	strb	r7, [r1, #3]
    service->serv_uuid.uuid[3] = uuid[3];
1000a3aa:	710e      	strb	r6, [r1, #4]
    service->serv_uuid.uuid[4] = uuid[4];
1000a3ac:	714d      	strb	r5, [r1, #5]
    service->serv_uuid.uuid[5] = uuid[5];
1000a3ae:	718c      	strb	r4, [r1, #6]
    service->serv_uuid.uuid[6] = uuid[6];
1000a3b0:	71cb      	strb	r3, [r1, #7]
    service->serv_uuid.uuid[7] = uuid[7];
1000a3b2:	720b      	strb	r3, [r1, #8]
    service->serv_uuid.uuid[8] = uuid[8];
1000a3b4:	2300      	movs	r3, #0
1000a3b6:	724b      	strb	r3, [r1, #9]
    service->serv_uuid.uuid[9] = uuid[9];
1000a3b8:	728b      	strb	r3, [r1, #10]
    service->serv_uuid.uuid[10] = uuid[10];
1000a3ba:	72cb      	strb	r3, [r1, #11]
    service->serv_uuid.uuid[11] = uuid[11];
1000a3bc:	730b      	strb	r3, [r1, #12]
    service->serv_uuid.uuid[12] = uuid[12];
1000a3be:	734b      	strb	r3, [r1, #13]
    service->serv_uuid.uuid[13] = uuid[13];
1000a3c0:	738b      	strb	r3, [r1, #14]
    service->serv_uuid.uuid[14] = uuid[14];
1000a3c2:	73cb      	strb	r3, [r1, #15]
    service->serv_uuid.uuid[15] = uuid[15];
1000a3c4:	740b      	strb	r3, [r1, #16]
    
    #   if SMS_SENDING_WITH_ACK == true
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_INDICATE); // properties
    #   else
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_NOTIFY); // properties
1000a3c6:	2412      	movs	r4, #18
1000a3c8:	850c      	strh	r4, [r1, #40]	; 0x28
    #   endif
    service->serv_chars.init_value = value; // value
1000a3ca:	4662      	mov	r2, ip
1000a3cc:	62ca      	str	r2, [r1, #44]	; 0x2c
    service->serv_chars.value_init_len = char_size * sizeof(uint8_t);
1000a3ce:	466a      	mov	r2, sp
1000a3d0:	8892      	ldrh	r2, [r2, #4]
1000a3d2:	860a      	strh	r2, [r1, #48]	; 0x30
    service->serv_chars.value_max_len = char_size * sizeof(uint8_t);
1000a3d4:	864a      	strh	r2, [r1, #50]	; 0x32
    service->serv_chars.value_permissions = (AT_BLE_ATTR_READABLE_NO_AUTHN_NO_AUTHR | AT_BLE_ATTR_WRITABLE_NO_AUTHN_NO_AUTHR); // permissions
1000a3d6:	2011      	movs	r0, #17
1000a3d8:	2234      	movs	r2, #52	; 0x34
1000a3da:	5488      	strb	r0, [r1, r2]
    service->serv_chars.user_desc = NULL; //user defined name
1000a3dc:	638b      	str	r3, [r1, #56]	; 0x38
    service->serv_chars.user_desc_len = 0;
1000a3de:	2200      	movs	r2, #0
1000a3e0:	878b      	strh	r3, [r1, #60]	; 0x3c
    service->serv_chars.user_desc_max_len = 0;
1000a3e2:	87cb      	strh	r3, [r1, #62]	; 0x3e
    service->serv_chars.user_desc_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // user description permissions
1000a3e4:	3033      	adds	r0, #51	; 0x33
1000a3e6:	540a      	strb	r2, [r1, r0]
    service->serv_chars.client_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // client config permissions
1000a3e8:	3001      	adds	r0, #1
1000a3ea:	540a      	strb	r2, [r1, r0]
    service->serv_chars.server_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // server config permissions
1000a3ec:	3001      	adds	r0, #1
1000a3ee:	540a      	strb	r2, [r1, r0]
    service->serv_chars.user_desc_handle = 0; // user description handles
1000a3f0:	2248      	movs	r2, #72	; 0x48
1000a3f2:	528b      	strh	r3, [r1, r2]
    service->serv_chars.client_config_handle = 0; // client config handles
1000a3f4:	3202      	adds	r2, #2
1000a3f6:	528b      	strh	r3, [r1, r2]
    service->serv_chars.server_config_handle = 0; // server config handles
1000a3f8:	3202      	adds	r2, #2
1000a3fa:	528b      	strh	r3, [r1, r2]
    
    service->serv_chars.presentation_format = NULL; //presentation format
1000a3fc:	640b      	str	r3, [r1, #64]	; 0x40
1000a3fe:	b003      	add	sp, #12
1000a400:	bc0c      	pop	{r2, r3}
1000a402:	4690      	mov	r8, r2
1000a404:	4699      	mov	r9, r3
1000a406:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000a408 <sms_button_bt0_callback>:
        gpio_disable_callback(button_instance.btn1.gpio_pin);
    }
}
/* Callbacks --> sending interrupt message to platform */
void sms_button_bt0_callback(void)
{
1000a408:	b510      	push	{r4, lr}
    button_instance.btn0.new_int = true;
1000a40a:	4b05      	ldr	r3, [pc, #20]	; (1000a420 <sms_button_bt0_callback+0x18>)
1000a40c:	2201      	movs	r2, #1
1000a40e:	70da      	strb	r2, [r3, #3]
    send_plf_int_msg_ind(button_instance.btn0.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000a410:	7858      	ldrb	r0, [r3, #1]
1000a412:	2300      	movs	r3, #0
1000a414:	2200      	movs	r2, #0
1000a416:	2102      	movs	r1, #2
1000a418:	4c02      	ldr	r4, [pc, #8]	; (1000a424 <sms_button_bt0_callback+0x1c>)
1000a41a:	47a0      	blx	r4
}
1000a41c:	bd10      	pop	{r4, pc}
1000a41e:	46c0      	nop			; (mov r8, r8)
1000a420:	10018cd4 	.word	0x10018cd4
1000a424:	1000ec89 	.word	0x1000ec89

1000a428 <sms_button_bt1_callback>:
void sms_button_bt1_callback(void)
{
1000a428:	b510      	push	{r4, lr}
	button_instance.btn1.new_int = true;
1000a42a:	4b05      	ldr	r3, [pc, #20]	; (1000a440 <sms_button_bt1_callback+0x18>)
1000a42c:	2201      	movs	r2, #1
1000a42e:	725a      	strb	r2, [r3, #9]
    send_plf_int_msg_ind(button_instance.btn1.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000a430:	79d8      	ldrb	r0, [r3, #7]
1000a432:	2300      	movs	r3, #0
1000a434:	2200      	movs	r2, #0
1000a436:	2102      	movs	r1, #2
1000a438:	4c02      	ldr	r4, [pc, #8]	; (1000a444 <sms_button_bt1_callback+0x1c>)
1000a43a:	47a0      	blx	r4
}
1000a43c:	bd10      	pop	{r4, pc}
1000a43e:	46c0      	nop			; (mov r8, r8)
1000a440:	10018cd4 	.word	0x10018cd4
1000a444:	1000ec89 	.word	0x1000ec89

1000a448 <sms_button_init_variables>:
}

/* Initialize all button-related variables */
void sms_button_init_variables(void)
{
	button_instance.current_state = BUTTON_STATE_NONE;
1000a448:	4b08      	ldr	r3, [pc, #32]	; (1000a46c <sms_button_init_variables+0x24>)
1000a44a:	2200      	movs	r2, #0
1000a44c:	735a      	strb	r2, [r3, #13]
	button_instance.btn0.id = SMS_BTN_0;
1000a44e:	701a      	strb	r2, [r3, #0]
	button_instance.btn0.gpio_pin = SMS_BTN_0_PIN;
1000a450:	211f      	movs	r1, #31
1000a452:	7059      	strb	r1, [r3, #1]
	button_instance.btn0.int_enabled = true;
1000a454:	391e      	subs	r1, #30
1000a456:	7099      	strb	r1, [r3, #2]
	button_instance.btn0.new_int = false;
1000a458:	70da      	strb	r2, [r3, #3]
	button_instance.btn0.char_value = 0;
1000a45a:	715a      	strb	r2, [r3, #5]
	button_instance.btn1.id = SMS_BTN_1;
1000a45c:	7199      	strb	r1, [r3, #6]
	button_instance.btn1.gpio_pin = SMS_BTN_1_PIN;
1000a45e:	201d      	movs	r0, #29
1000a460:	71d8      	strb	r0, [r3, #7]
	button_instance.btn1.int_enabled = true;
1000a462:	7219      	strb	r1, [r3, #8]
	button_instance.btn1.new_int = false;
1000a464:	725a      	strb	r2, [r3, #9]
	button_instance.btn1.char_value = 0;
1000a466:	72da      	strb	r2, [r3, #11]
}
1000a468:	4770      	bx	lr
1000a46a:	46c0      	nop			; (mov r8, r8)
1000a46c:	10018cd4 	.word	0x10018cd4

1000a470 <sms_button_gpio_init>:

/* Initialize gpio for button inputs */
void sms_button_gpio_init(void)
{
1000a470:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a472:	4657      	mov	r7, sl
1000a474:	464e      	mov	r6, r9
1000a476:	4645      	mov	r5, r8
1000a478:	b4e0      	push	{r5, r6, r7}
1000a47a:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Button0 @ PIN_AO_GPIO_0 */
    gpio_get_config_defaults(&config_gpio_pin);
1000a47c:	ac01      	add	r4, sp, #4
1000a47e:	0020      	movs	r0, r4
1000a480:	4b1d      	ldr	r3, [pc, #116]	; (1000a4f8 <sms_button_gpio_init+0x88>)
1000a482:	469a      	mov	sl, r3
1000a484:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a486:	2300      	movs	r3, #0
1000a488:	4699      	mov	r9, r3
1000a48a:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a48c:	2302      	movs	r3, #2
1000a48e:	4698      	mov	r8, r3
1000a490:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a492:	2701      	movs	r7, #1
1000a494:	70e7      	strb	r7, [r4, #3]
    if(gpio_pin_set_config(button_instance.btn0.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000a496:	4e19      	ldr	r6, [pc, #100]	; (1000a4fc <sms_button_gpio_init+0x8c>)
1000a498:	7870      	ldrb	r0, [r6, #1]
1000a49a:	0021      	movs	r1, r4
1000a49c:	4d18      	ldr	r5, [pc, #96]	; (1000a500 <sms_button_gpio_init+0x90>)
1000a49e:	47a8      	blx	r5
        DBG_LOG_DEV("[sms_button_configure]\tproblem while setting up button0");
    }
    
    /* Button1 @ PIN_AO_GPIO_2 */
    gpio_get_config_defaults(&config_gpio_pin);
1000a4a0:	0020      	movs	r0, r4
1000a4a2:	47d0      	blx	sl
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a4a4:	464b      	mov	r3, r9
1000a4a6:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a4a8:	4643      	mov	r3, r8
1000a4aa:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a4ac:	70e7      	strb	r7, [r4, #3]
    if(gpio_pin_set_config(button_instance.btn1.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000a4ae:	79f0      	ldrb	r0, [r6, #7]
1000a4b0:	0021      	movs	r1, r4
1000a4b2:	47a8      	blx	r5
1000a4b4:	2800      	cmp	r0, #0
1000a4b6:	d005      	beq.n	1000a4c4 <sms_button_gpio_init+0x54>
        DBG_LOG("[sms_button_configure]\tProblem while setting up button1");
1000a4b8:	4812      	ldr	r0, [pc, #72]	; (1000a504 <sms_button_gpio_init+0x94>)
1000a4ba:	4b13      	ldr	r3, [pc, #76]	; (1000a508 <sms_button_gpio_init+0x98>)
1000a4bc:	4798      	blx	r3
1000a4be:	4813      	ldr	r0, [pc, #76]	; (1000a50c <sms_button_gpio_init+0x9c>)
1000a4c0:	4b13      	ldr	r3, [pc, #76]	; (1000a510 <sms_button_gpio_init+0xa0>)
1000a4c2:	4798      	blx	r3
    }

    /* Button 0 on SAMB11 XPLAINED */
    gpio_get_config_defaults(&config_gpio_pin);
1000a4c4:	ac01      	add	r4, sp, #4
1000a4c6:	0020      	movs	r0, r4
1000a4c8:	4b0b      	ldr	r3, [pc, #44]	; (1000a4f8 <sms_button_gpio_init+0x88>)
1000a4ca:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a4cc:	2300      	movs	r3, #0
1000a4ce:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_NONE;
1000a4d0:	7063      	strb	r3, [r4, #1]
    if(gpio_pin_set_config(BUTTON_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000a4d2:	0021      	movs	r1, r4
1000a4d4:	2017      	movs	r0, #23
1000a4d6:	4b0a      	ldr	r3, [pc, #40]	; (1000a500 <sms_button_gpio_init+0x90>)
1000a4d8:	4798      	blx	r3
1000a4da:	2800      	cmp	r0, #0
1000a4dc:	d005      	beq.n	1000a4ea <sms_button_gpio_init+0x7a>
        DBG_LOG("[sms_button_configure]\tProblem while setting up XPLAINED user button");
1000a4de:	4809      	ldr	r0, [pc, #36]	; (1000a504 <sms_button_gpio_init+0x94>)
1000a4e0:	4b09      	ldr	r3, [pc, #36]	; (1000a508 <sms_button_gpio_init+0x98>)
1000a4e2:	4798      	blx	r3
1000a4e4:	480b      	ldr	r0, [pc, #44]	; (1000a514 <sms_button_gpio_init+0xa4>)
1000a4e6:	4b0a      	ldr	r3, [pc, #40]	; (1000a510 <sms_button_gpio_init+0xa0>)
1000a4e8:	4798      	blx	r3
    }
}
1000a4ea:	b002      	add	sp, #8
1000a4ec:	bc1c      	pop	{r2, r3, r4}
1000a4ee:	4690      	mov	r8, r2
1000a4f0:	4699      	mov	r9, r3
1000a4f2:	46a2      	mov	sl, r4
1000a4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a4f6:	46c0      	nop			; (mov r8, r8)
1000a4f8:	1000bd1d 	.word	0x1000bd1d
1000a4fc:	10018cd4 	.word	0x10018cd4
1000a500:	1000bd2d 	.word	0x1000bd2d
1000a504:	10015ddc 	.word	0x10015ddc
1000a508:	10014c31 	.word	0x10014c31
1000a50c:	10016194 	.word	0x10016194
1000a510:	10014b11 	.word	0x10014b11
1000a514:	100161cc 	.word	0x100161cc

1000a518 <sms_button_register_callbacks>:

/* Register button input callbacks */
void sms_button_register_callbacks(void)
{
1000a518:	b570      	push	{r4, r5, r6, lr}
    /* Button0 callback */
    gpio_register_callback(button_instance.btn0.gpio_pin, sms_button_bt0_callback, GPIO_CALLBACK_RISING);
1000a51a:	4d05      	ldr	r5, [pc, #20]	; (1000a530 <sms_button_register_callbacks+0x18>)
1000a51c:	7868      	ldrb	r0, [r5, #1]
1000a51e:	2202      	movs	r2, #2
1000a520:	4904      	ldr	r1, [pc, #16]	; (1000a534 <sms_button_register_callbacks+0x1c>)
1000a522:	4c05      	ldr	r4, [pc, #20]	; (1000a538 <sms_button_register_callbacks+0x20>)
1000a524:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_0_PIN);
    
    /* Button1 callback */
    gpio_register_callback(button_instance.btn1.gpio_pin, sms_button_bt1_callback, GPIO_CALLBACK_RISING);
1000a526:	79e8      	ldrb	r0, [r5, #7]
1000a528:	2202      	movs	r2, #2
1000a52a:	4904      	ldr	r1, [pc, #16]	; (1000a53c <sms_button_register_callbacks+0x24>)
1000a52c:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_1_PIN);
    
    /* User button callback */
}
1000a52e:	bd70      	pop	{r4, r5, r6, pc}
1000a530:	10018cd4 	.word	0x10018cd4
1000a534:	1000a409 	.word	0x1000a409
1000a538:	1000c15d 	.word	0x1000c15d
1000a53c:	1000a429 	.word	0x1000a429

1000a540 <sms_button_get_state>:

/* Get current buttons state */
enum sms_button_state sms_button_get_state(void)
{
1000a540:	b570      	push	{r4, r5, r6, lr}
    bool b0 = gpio_pin_get_input_level(SMS_BTN_0_PIN);
1000a542:	201f      	movs	r0, #31
1000a544:	4c08      	ldr	r4, [pc, #32]	; (1000a568 <sms_button_get_state+0x28>)
1000a546:	47a0      	blx	r4
1000a548:	0005      	movs	r5, r0
    bool b1 = gpio_pin_get_input_level(SMS_BTN_1_PIN);
1000a54a:	201d      	movs	r0, #29
1000a54c:	47a0      	blx	r4
    DBG_LOG_DEV("[sms_button_get_state]\t\tButton state: %d %d", b1, b0);
    if(b0 && b1) return BUTTON_STATE_BOTH;
1000a54e:	2d00      	cmp	r5, #0
1000a550:	d004      	beq.n	1000a55c <sms_button_get_state+0x1c>
1000a552:	2303      	movs	r3, #3
1000a554:	2800      	cmp	r0, #0
1000a556:	d104      	bne.n	1000a562 <sms_button_get_state+0x22>
    else if(b0 && !b1) return BUTTON_STATE_B0;
1000a558:	3b02      	subs	r3, #2
1000a55a:	e002      	b.n	1000a562 <sms_button_get_state+0x22>
    else if(!b0 && b1) return BUTTON_STATE_B1;
    else return BUTTON_STATE_NONE;
1000a55c:	1e43      	subs	r3, r0, #1
1000a55e:	4198      	sbcs	r0, r3
1000a560:	0043      	lsls	r3, r0, #1
}
1000a562:	0018      	movs	r0, r3
1000a564:	bd70      	pop	{r4, r5, r6, pc}
1000a566:	46c0      	nop			; (mov r8, r8)
1000a568:	1000bee5 	.word	0x1000bee5

1000a56c <sms_button_fn>:

/************************************************************************/
/* Callback functions --> doing things                                  */
/************************************************************************/
int sms_button_fn(enum sms_btn_ids btn)
{
1000a56c:	b570      	push	{r4, r5, r6, lr}
1000a56e:	0005      	movs	r5, r0
    button_instance.previous_state = button_instance.current_state;
1000a570:	4c47      	ldr	r4, [pc, #284]	; (1000a690 <sms_button_fn+0x124>)
1000a572:	7b63      	ldrb	r3, [r4, #13]
1000a574:	7323      	strb	r3, [r4, #12]
    button_instance.current_state = sms_button_get_state();
1000a576:	4b47      	ldr	r3, [pc, #284]	; (1000a694 <sms_button_fn+0x128>)
1000a578:	4798      	blx	r3
1000a57a:	7360      	strb	r0, [r4, #13]
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
1000a57c:	2d00      	cmp	r5, #0
1000a57e:	d103      	bne.n	1000a588 <sms_button_fn+0x1c>
1000a580:	4845      	ldr	r0, [pc, #276]	; (1000a698 <sms_button_fn+0x12c>)
1000a582:	4b46      	ldr	r3, [pc, #280]	; (1000a69c <sms_button_fn+0x130>)
1000a584:	4798      	blx	r3
1000a586:	e004      	b.n	1000a592 <sms_button_fn+0x26>
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
1000a588:	2d01      	cmp	r5, #1
1000a58a:	d175      	bne.n	1000a678 <sms_button_fn+0x10c>
1000a58c:	4844      	ldr	r0, [pc, #272]	; (1000a6a0 <sms_button_fn+0x134>)
1000a58e:	4b43      	ldr	r3, [pc, #268]	; (1000a69c <sms_button_fn+0x130>)
1000a590:	4798      	blx	r3
    else return -1;
    
    switch(button_instance.current_state) {
1000a592:	4b3f      	ldr	r3, [pc, #252]	; (1000a690 <sms_button_fn+0x124>)
1000a594:	7b5b      	ldrb	r3, [r3, #13]
1000a596:	2b01      	cmp	r3, #1
1000a598:	d006      	beq.n	1000a5a8 <sms_button_fn+0x3c>
1000a59a:	2b00      	cmp	r3, #0
1000a59c:	d067      	beq.n	1000a66e <sms_button_fn+0x102>
1000a59e:	2b02      	cmp	r3, #2
1000a5a0:	d024      	beq.n	1000a5ec <sms_button_fn+0x80>
1000a5a2:	2b03      	cmp	r3, #3
1000a5a4:	d043      	beq.n	1000a62e <sms_button_fn+0xc2>
1000a5a6:	e06a      	b.n	1000a67e <sms_button_fn+0x112>
        // --- current state ---
        case BUTTON_STATE_B0:
        switch(ble_current_state) {
1000a5a8:	4b3e      	ldr	r3, [pc, #248]	; (1000a6a4 <sms_button_fn+0x138>)
1000a5aa:	781b      	ldrb	r3, [r3, #0]
1000a5ac:	b2db      	uxtb	r3, r3
1000a5ae:	2b00      	cmp	r3, #0
1000a5b0:	d003      	beq.n	1000a5ba <sms_button_fn+0x4e>
1000a5b2:	3b22      	subs	r3, #34	; 0x22
1000a5b4:	2b01      	cmp	r3, #1
1000a5b6:	d864      	bhi.n	1000a682 <sms_button_fn+0x116>
1000a5b8:	e00e      	b.n	1000a5d8 <sms_button_fn+0x6c>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000a5ba:	2201      	movs	r2, #1
1000a5bc:	4b3a      	ldr	r3, [pc, #232]	; (1000a6a8 <sms_button_fn+0x13c>)
1000a5be:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a5c0:	2300      	movs	r3, #0
1000a5c2:	4a3a      	ldr	r2, [pc, #232]	; (1000a6ac <sms_button_fn+0x140>)
1000a5c4:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a5c6:	4a3a      	ldr	r2, [pc, #232]	; (1000a6b0 <sms_button_fn+0x144>)
1000a5c8:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000a5ca:	2200      	movs	r2, #0
1000a5cc:	21fa      	movs	r1, #250	; 0xfa
1000a5ce:	2001      	movs	r0, #1
1000a5d0:	4b38      	ldr	r3, [pc, #224]	; (1000a6b4 <sms_button_fn+0x148>)
1000a5d2:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a5d4:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000a5d6:	e059      	b.n	1000a68c <sms_button_fn+0x120>
            case BLE_STATE_INDICATING:
            //if(pressure_device.state == PRESSURE_STATE_STDBY) {
                //DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B0)");
                //sms_sensors_interrupt_toggle(false, true);
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
1000a5d8:	2300      	movs	r3, #0
1000a5da:	4a33      	ldr	r2, [pc, #204]	; (1000a6a8 <sms_button_fn+0x13c>)
1000a5dc:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a5de:	4a33      	ldr	r2, [pc, #204]	; (1000a6ac <sms_button_fn+0x140>)
1000a5e0:	7013      	strb	r3, [r2, #0]
			sms_ble_send_characteristic(BLE_CHAR_BTN);
1000a5e2:	2000      	movs	r0, #0
1000a5e4:	4b34      	ldr	r3, [pc, #208]	; (1000a6b8 <sms_button_fn+0x14c>)
1000a5e6:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a5e8:	2000      	movs	r0, #0
                //sms_sensors_interrupt_toggle(false, true);
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
			sms_ble_send_characteristic(BLE_CHAR_BTN);
            break;
1000a5ea:	e04f      	b.n	1000a68c <sms_button_fn+0x120>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_B1:
        switch(ble_current_state) {
1000a5ec:	4b2d      	ldr	r3, [pc, #180]	; (1000a6a4 <sms_button_fn+0x138>)
1000a5ee:	781b      	ldrb	r3, [r3, #0]
1000a5f0:	b2db      	uxtb	r3, r3
1000a5f2:	2b00      	cmp	r3, #0
1000a5f4:	d002      	beq.n	1000a5fc <sms_button_fn+0x90>
1000a5f6:	2b22      	cmp	r3, #34	; 0x22
1000a5f8:	d00f      	beq.n	1000a61a <sms_button_fn+0xae>
1000a5fa:	e045      	b.n	1000a688 <sms_button_fn+0x11c>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000a5fc:	2201      	movs	r2, #1
1000a5fe:	4b2a      	ldr	r3, [pc, #168]	; (1000a6a8 <sms_button_fn+0x13c>)
1000a600:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a602:	2300      	movs	r3, #0
1000a604:	4a29      	ldr	r2, [pc, #164]	; (1000a6ac <sms_button_fn+0x140>)
1000a606:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a608:	4a29      	ldr	r2, [pc, #164]	; (1000a6b0 <sms_button_fn+0x144>)
1000a60a:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000a60c:	2200      	movs	r2, #0
1000a60e:	21fa      	movs	r1, #250	; 0xfa
1000a610:	2001      	movs	r0, #1
1000a612:	4b28      	ldr	r3, [pc, #160]	; (1000a6b4 <sms_button_fn+0x148>)
1000a614:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a616:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000a618:	e038      	b.n	1000a68c <sms_button_fn+0x120>
            case BLE_STATE_PAIRED:
            //if(pressure_device.state == PRESSURE_STATE_STDBY) {
                //DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B1)");
                //sms_sensors_interrupt_toggle(false, true);
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
1000a61a:	2300      	movs	r3, #0
1000a61c:	4a22      	ldr	r2, [pc, #136]	; (1000a6a8 <sms_button_fn+0x13c>)
1000a61e:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a620:	4a22      	ldr	r2, [pc, #136]	; (1000a6ac <sms_button_fn+0x140>)
1000a622:	7013      	strb	r3, [r2, #0]
            //sms_ble_ind_retry = 0;
            sms_ble_send_characteristic(BLE_CHAR_BTN);
1000a624:	2000      	movs	r0, #0
1000a626:	4b24      	ldr	r3, [pc, #144]	; (1000a6b8 <sms_button_fn+0x14c>)
1000a628:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a62a:	2000      	movs	r0, #0
            //}
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            //sms_ble_ind_retry = 0;
            sms_ble_send_characteristic(BLE_CHAR_BTN);
            break;
1000a62c:	e02e      	b.n	1000a68c <sms_button_fn+0x120>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_BOTH:
        if(ble_current_state == BLE_STATE_POWEROFF) {
1000a62e:	4b1d      	ldr	r3, [pc, #116]	; (1000a6a4 <sms_button_fn+0x138>)
1000a630:	781b      	ldrb	r3, [r3, #0]
1000a632:	2b00      	cmp	r3, #0
1000a634:	d108      	bne.n	1000a648 <sms_button_fn+0xdc>
            timer1_current_mode = TIMER1_MODE_NONE;
1000a636:	4a1c      	ldr	r2, [pc, #112]	; (1000a6a8 <sms_button_fn+0x13c>)
1000a638:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a63a:	4a1c      	ldr	r2, [pc, #112]	; (1000a6ac <sms_button_fn+0x140>)
1000a63c:	7013      	strb	r3, [r2, #0]
            ulp_ready = true;
1000a63e:	2201      	movs	r2, #1
1000a640:	4b1e      	ldr	r3, [pc, #120]	; (1000a6bc <sms_button_fn+0x150>)
1000a642:	701a      	strb	r2, [r3, #0]
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a644:	2000      	movs	r0, #0
1000a646:	e021      	b.n	1000a68c <sms_button_fn+0x120>
                //pressure_device.state = PRESSURE_STATE_STDBY;
            //}
            //else {
                //pressure_device.state = PRESSURE_STATE_OFF;
            //}
            sms_sensors_interrupt_toggle(false, false);
1000a648:	2100      	movs	r1, #0
1000a64a:	2000      	movs	r0, #0
1000a64c:	4b1c      	ldr	r3, [pc, #112]	; (1000a6c0 <sms_button_fn+0x154>)
1000a64e:	4798      	blx	r3
            timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000a650:	2202      	movs	r2, #2
1000a652:	4b15      	ldr	r3, [pc, #84]	; (1000a6a8 <sms_button_fn+0x13c>)
1000a654:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a656:	2300      	movs	r3, #0
1000a658:	4a14      	ldr	r2, [pc, #80]	; (1000a6ac <sms_button_fn+0x140>)
1000a65a:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a65c:	4a14      	ldr	r2, [pc, #80]	; (1000a6b0 <sms_button_fn+0x144>)
1000a65e:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000a660:	2200      	movs	r2, #0
1000a662:	21fa      	movs	r1, #250	; 0xfa
1000a664:	2001      	movs	r0, #1
1000a666:	4b13      	ldr	r3, [pc, #76]	; (1000a6b4 <sms_button_fn+0x148>)
1000a668:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a66a:	2000      	movs	r0, #0
1000a66c:	e00e      	b.n	1000a68c <sms_button_fn+0x120>
        }
        break;
        
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
1000a66e:	2201      	movs	r2, #1
1000a670:	4b12      	ldr	r3, [pc, #72]	; (1000a6bc <sms_button_fn+0x150>)
1000a672:	701a      	strb	r2, [r3, #0]
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a674:	2000      	movs	r0, #0
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
1000a676:	e009      	b.n	1000a68c <sms_button_fn+0x120>
    button_instance.previous_state = button_instance.current_state;
    button_instance.current_state = sms_button_get_state();
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
    else return -1;
1000a678:	2001      	movs	r0, #1
1000a67a:	4240      	negs	r0, r0
1000a67c:	e006      	b.n	1000a68c <sms_button_fn+0x120>
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a67e:	2000      	movs	r0, #0
1000a680:	e004      	b.n	1000a68c <sms_button_fn+0x120>
            case BLE_STATE_DISCONNECTED:
            case BLE_STATE_ADVERTISING:
            case BLE_STATE_CONNECTED:
            default:
            DBG_LOG_DEV("[sms_button_fn]\t\t\tNot used states...");
            return -1;
1000a682:	2001      	movs	r0, #1
1000a684:	4240      	negs	r0, r0
1000a686:	e001      	b.n	1000a68c <sms_button_fn+0x120>
            sms_ble_send_characteristic(BLE_CHAR_BTN);
            break;
            
            case BLE_STATE_INDICATING:
            DBG_LOG_DEV("[sms_button_fn]\tStill indicating...");
            return -1;
1000a688:	2001      	movs	r0, #1
1000a68a:	4240      	negs	r0, r0
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
}
1000a68c:	bd70      	pop	{r4, r5, r6, pc}
1000a68e:	46c0      	nop			; (mov r8, r8)
1000a690:	10018cd4 	.word	0x10018cd4
1000a694:	1000a541 	.word	0x1000a541
1000a698:	10016214 	.word	0x10016214
1000a69c:	1000a7d9 	.word	0x1000a7d9
1000a6a0:	10016228 	.word	0x10016228
1000a6a4:	10018df0 	.word	0x10018df0
1000a6a8:	10018c40 	.word	0x10018c40
1000a6ac:	10018df7 	.word	0x10018df7
1000a6b0:	10018e12 	.word	0x10018e12
1000a6b4:	1000b2d9 	.word	0x1000b2d9
1000a6b8:	1000a161 	.word	0x1000a161
1000a6bc:	10018cd1 	.word	0x10018cd1
1000a6c0:	1000b041 	.word	0x1000b041

1000a6c4 <sms_button_toggle_callback>:
    else return BUTTON_STATE_NONE;
}

/* En- or disable button interrupts */
void sms_button_toggle_callback(enum sms_btn_int_tog tog0, enum sms_btn_int_tog tog1)
{
1000a6c4:	b510      	push	{r4, lr}
1000a6c6:	000c      	movs	r4, r1
    if(tog0 == SMS_BTN_INT_ENABLE) {
1000a6c8:	2800      	cmp	r0, #0
1000a6ca:	d104      	bne.n	1000a6d6 <sms_button_toggle_callback+0x12>
        gpio_enable_callback(button_instance.btn0.gpio_pin);
1000a6cc:	4b0c      	ldr	r3, [pc, #48]	; (1000a700 <sms_button_toggle_callback+0x3c>)
1000a6ce:	7858      	ldrb	r0, [r3, #1]
1000a6d0:	4b0c      	ldr	r3, [pc, #48]	; (1000a704 <sms_button_toggle_callback+0x40>)
1000a6d2:	4798      	blx	r3
1000a6d4:	e005      	b.n	1000a6e2 <sms_button_toggle_callback+0x1e>
    }
    else if(tog0 == SMS_BTN_INT_DISABLE) {
1000a6d6:	2801      	cmp	r0, #1
1000a6d8:	d103      	bne.n	1000a6e2 <sms_button_toggle_callback+0x1e>
        gpio_disable_callback(button_instance.btn0.gpio_pin);
1000a6da:	4b09      	ldr	r3, [pc, #36]	; (1000a700 <sms_button_toggle_callback+0x3c>)
1000a6dc:	7858      	ldrb	r0, [r3, #1]
1000a6de:	4b0a      	ldr	r3, [pc, #40]	; (1000a708 <sms_button_toggle_callback+0x44>)
1000a6e0:	4798      	blx	r3
    }
    
    if(tog1 == SMS_BTN_INT_ENABLE) {
1000a6e2:	2c00      	cmp	r4, #0
1000a6e4:	d104      	bne.n	1000a6f0 <sms_button_toggle_callback+0x2c>
        gpio_enable_callback(button_instance.btn1.gpio_pin);
1000a6e6:	4b06      	ldr	r3, [pc, #24]	; (1000a700 <sms_button_toggle_callback+0x3c>)
1000a6e8:	79d8      	ldrb	r0, [r3, #7]
1000a6ea:	4b06      	ldr	r3, [pc, #24]	; (1000a704 <sms_button_toggle_callback+0x40>)
1000a6ec:	4798      	blx	r3
1000a6ee:	e005      	b.n	1000a6fc <sms_button_toggle_callback+0x38>
    }
    else if(tog1 == SMS_BTN_INT_DISABLE) {
1000a6f0:	2c01      	cmp	r4, #1
1000a6f2:	d103      	bne.n	1000a6fc <sms_button_toggle_callback+0x38>
        gpio_disable_callback(button_instance.btn1.gpio_pin);
1000a6f4:	4b02      	ldr	r3, [pc, #8]	; (1000a700 <sms_button_toggle_callback+0x3c>)
1000a6f6:	79d8      	ldrb	r0, [r3, #7]
1000a6f8:	4b03      	ldr	r3, [pc, #12]	; (1000a708 <sms_button_toggle_callback+0x44>)
1000a6fa:	4798      	blx	r3
    }
}
1000a6fc:	bd10      	pop	{r4, pc}
1000a6fe:	46c0      	nop			; (mov r8, r8)
1000a700:	10018cd4 	.word	0x10018cd4
1000a704:	1000c22d 	.word	0x1000c22d
1000a708:	1000c289 	.word	0x1000c289

1000a70c <sms_button_define_services>:
    send_plf_int_msg_ind(button_instance.btn1.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
}

/* Define BLE service for buttons */
void sms_button_define_services(void)
{
1000a70c:	b510      	push	{r4, lr}
1000a70e:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000a710:	466b      	mov	r3, sp
1000a712:	1dda      	adds	r2, r3, #7
1000a714:	2300      	movs	r3, #0
1000a716:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_BUTTON, &button_instance.service_handler, &init_value);
1000a718:	4c09      	ldr	r4, [pc, #36]	; (1000a740 <sms_button_define_services+0x34>)
1000a71a:	0021      	movs	r1, r4
1000a71c:	2000      	movs	r0, #0
1000a71e:	4b09      	ldr	r3, [pc, #36]	; (1000a744 <sms_button_define_services+0x38>)
1000a720:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&button_instance.service_handler)) != AT_BLE_SUCCESS) {
1000a722:	0020      	movs	r0, r4
1000a724:	4b08      	ldr	r3, [pc, #32]	; (1000a748 <sms_button_define_services+0x3c>)
1000a726:	4798      	blx	r3
1000a728:	1e04      	subs	r4, r0, #0
1000a72a:	d006      	beq.n	1000a73a <sms_button_define_services+0x2e>
        DBG_LOG("[sms_button_define_services]\tServices defining failed, reason 0x%x", status);
1000a72c:	4807      	ldr	r0, [pc, #28]	; (1000a74c <sms_button_define_services+0x40>)
1000a72e:	4b08      	ldr	r3, [pc, #32]	; (1000a750 <sms_button_define_services+0x44>)
1000a730:	4798      	blx	r3
1000a732:	0021      	movs	r1, r4
1000a734:	4807      	ldr	r0, [pc, #28]	; (1000a754 <sms_button_define_services+0x48>)
1000a736:	4b08      	ldr	r3, [pc, #32]	; (1000a758 <sms_button_define_services+0x4c>)
1000a738:	4798      	blx	r3
    }
    else {
        DBG_LOG_DEV("[sms_button_define_services]\tServices defined, SMS button handle: %d", button_instance.service_handler.serv_handle);
    }
1000a73a:	b002      	add	sp, #8
1000a73c:	bd10      	pop	{r4, pc}
1000a73e:	46c0      	nop			; (mov r8, r8)
1000a740:	10018ce4 	.word	0x10018ce4
1000a744:	1000a321 	.word	0x1000a321
1000a748:	1000a2fd 	.word	0x1000a2fd
1000a74c:	10015ddc 	.word	0x10015ddc
1000a750:	10014c31 	.word	0x10014c31
1000a754:	1001623c 	.word	0x1001623c
1000a758:	10014b11 	.word	0x10014b11

1000a75c <sms_monitor_configure_gpio>:

#include "sms_common.h"

/* General functions */
void sms_monitor_configure_gpio(void)
{
1000a75c:	b510      	push	{r4, lr}
1000a75e:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;
    gpio_get_config_defaults(&config_gpio_pin);
1000a760:	ac01      	add	r4, sp, #4
1000a762:	0020      	movs	r0, r4
1000a764:	4b15      	ldr	r3, [pc, #84]	; (1000a7bc <sms_monitor_configure_gpio+0x60>)
1000a766:	4798      	blx	r3
    config_gpio_pin.direction  = GPIO_PIN_DIR_OUTPUT;
1000a768:	2301      	movs	r3, #1
1000a76a:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(DBG_PIN_1, &config_gpio_pin) != STATUS_OK) {
1000a76c:	0021      	movs	r1, r4
1000a76e:	200e      	movs	r0, #14
1000a770:	4b13      	ldr	r3, [pc, #76]	; (1000a7c0 <sms_monitor_configure_gpio+0x64>)
1000a772:	4798      	blx	r3
1000a774:	2800      	cmp	r0, #0
1000a776:	d005      	beq.n	1000a784 <sms_monitor_configure_gpio+0x28>
        DBG_LOG("Problem while setting gpio pin");
1000a778:	4812      	ldr	r0, [pc, #72]	; (1000a7c4 <sms_monitor_configure_gpio+0x68>)
1000a77a:	4b13      	ldr	r3, [pc, #76]	; (1000a7c8 <sms_monitor_configure_gpio+0x6c>)
1000a77c:	4798      	blx	r3
1000a77e:	4813      	ldr	r0, [pc, #76]	; (1000a7cc <sms_monitor_configure_gpio+0x70>)
1000a780:	4b13      	ldr	r3, [pc, #76]	; (1000a7d0 <sms_monitor_configure_gpio+0x74>)
1000a782:	4798      	blx	r3
    }
    gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000a784:	2100      	movs	r1, #0
1000a786:	200e      	movs	r0, #14
1000a788:	4b12      	ldr	r3, [pc, #72]	; (1000a7d4 <sms_monitor_configure_gpio+0x78>)
1000a78a:	4798      	blx	r3
	
	gpio_get_config_defaults(&config_gpio_pin);
1000a78c:	ac01      	add	r4, sp, #4
1000a78e:	0020      	movs	r0, r4
1000a790:	4b0a      	ldr	r3, [pc, #40]	; (1000a7bc <sms_monitor_configure_gpio+0x60>)
1000a792:	4798      	blx	r3
	config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000a794:	2301      	movs	r3, #1
1000a796:	7023      	strb	r3, [r4, #0]
	if(gpio_pin_set_config(DBG_PIN_2, &config_gpio_pin) != STATUS_OK) {
1000a798:	0021      	movs	r1, r4
1000a79a:	200f      	movs	r0, #15
1000a79c:	4b08      	ldr	r3, [pc, #32]	; (1000a7c0 <sms_monitor_configure_gpio+0x64>)
1000a79e:	4798      	blx	r3
1000a7a0:	2800      	cmp	r0, #0
1000a7a2:	d005      	beq.n	1000a7b0 <sms_monitor_configure_gpio+0x54>
		DBG_LOG("Problem while setting gpio pin");
1000a7a4:	4807      	ldr	r0, [pc, #28]	; (1000a7c4 <sms_monitor_configure_gpio+0x68>)
1000a7a6:	4b08      	ldr	r3, [pc, #32]	; (1000a7c8 <sms_monitor_configure_gpio+0x6c>)
1000a7a8:	4798      	blx	r3
1000a7aa:	4808      	ldr	r0, [pc, #32]	; (1000a7cc <sms_monitor_configure_gpio+0x70>)
1000a7ac:	4b08      	ldr	r3, [pc, #32]	; (1000a7d0 <sms_monitor_configure_gpio+0x74>)
1000a7ae:	4798      	blx	r3
	}
	gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_LOW);
1000a7b0:	2100      	movs	r1, #0
1000a7b2:	200f      	movs	r0, #15
1000a7b4:	4b07      	ldr	r3, [pc, #28]	; (1000a7d4 <sms_monitor_configure_gpio+0x78>)
1000a7b6:	4798      	blx	r3
}
1000a7b8:	b002      	add	sp, #8
1000a7ba:	bd10      	pop	{r4, pc}
1000a7bc:	1000bd1d 	.word	0x1000bd1d
1000a7c0:	1000bd2d 	.word	0x1000bd2d
1000a7c4:	10015ddc 	.word	0x10015ddc
1000a7c8:	10014c31 	.word	0x10014c31
1000a7cc:	10016280 	.word	0x10016280
1000a7d0:	10014b11 	.word	0x10014b11
1000a7d4:	1000bf85 	.word	0x1000bf85

1000a7d8 <sms_monitor_get_states>:

void sms_monitor_get_states(const char *label)
{
    DBG_LOG_DEV("%s...\t\tB-prev %d, B-cur %d, BLE 0x%02x, T1 %d, T2 %d, SMS %d", label, button_instance.previous_state, button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode, sms_working_mode);
1000a7d8:	4b04      	ldr	r3, [pc, #16]	; (1000a7ec <sms_monitor_get_states+0x14>)
1000a7da:	781b      	ldrb	r3, [r3, #0]
1000a7dc:	4b04      	ldr	r3, [pc, #16]	; (1000a7f0 <sms_monitor_get_states+0x18>)
1000a7de:	781b      	ldrb	r3, [r3, #0]
1000a7e0:	4b04      	ldr	r3, [pc, #16]	; (1000a7f4 <sms_monitor_get_states+0x1c>)
1000a7e2:	781b      	ldrb	r3, [r3, #0]
1000a7e4:	4b04      	ldr	r3, [pc, #16]	; (1000a7f8 <sms_monitor_get_states+0x20>)
1000a7e6:	781b      	ldrb	r3, [r3, #0]
}
1000a7e8:	4770      	bx	lr
1000a7ea:	46c0      	nop			; (mov r8, r8)
1000a7ec:	10018df0 	.word	0x10018df0
1000a7f0:	10018c40 	.word	0x10018c40
1000a7f4:	10018df7 	.word	0x10018df7
1000a7f8:	10018cd0 	.word	0x10018cd0

1000a7fc <sms_i2c_master_configure>:
#include <stdlib.h>
#include "sms_i2c.h"


void sms_i2c_master_configure(void)
{
1000a7fc:	b530      	push	{r4, r5, lr}
1000a7fe:	b087      	sub	sp, #28
    i2c_wpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000a800:	2010      	movs	r0, #16
1000a802:	4c14      	ldr	r4, [pc, #80]	; (1000a854 <sms_i2c_master_configure+0x58>)
1000a804:	47a0      	blx	r4
1000a806:	4b14      	ldr	r3, [pc, #80]	; (1000a858 <sms_i2c_master_configure+0x5c>)
1000a808:	6058      	str	r0, [r3, #4]
    i2c_rpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000a80a:	2010      	movs	r0, #16
1000a80c:	47a0      	blx	r4
1000a80e:	4b13      	ldr	r3, [pc, #76]	; (1000a85c <sms_i2c_master_configure+0x60>)
1000a810:	6058      	str	r0, [r3, #4]

    struct i2c_master_config config_i2c_master;
    i2c_master_get_config_defaults(&config_i2c_master);
1000a812:	ac01      	add	r4, sp, #4
1000a814:	0020      	movs	r0, r4
1000a816:	4b12      	ldr	r3, [pc, #72]	; (1000a860 <sms_i2c_master_configure+0x64>)
1000a818:	4798      	blx	r3
    config_i2c_master.clock_source = SMS_I2C_MASTER_CLK_SRC;
1000a81a:	2300      	movs	r3, #0
1000a81c:	7023      	strb	r3, [r4, #0]
    config_i2c_master.clock_divider = SMS_I2C_MASTER_CLK_DIV;
1000a81e:	3341      	adds	r3, #65	; 0x41
1000a820:	8063      	strh	r3, [r4, #2]
    config_i2c_master.pin_number_pad0 = SMS_I2C_MASTER_PIN_SDA;
1000a822:	3b39      	subs	r3, #57	; 0x39
1000a824:	6063      	str	r3, [r4, #4]
    config_i2c_master.pin_number_pad1 = SMS_I2C_MASTER_PIN_SCL;
1000a826:	3301      	adds	r3, #1
1000a828:	60e3      	str	r3, [r4, #12]
    config_i2c_master.pinmux_sel_pad0 = SMS_I2C_MASTER_MUX_SDA;
1000a82a:	3b07      	subs	r3, #7
1000a82c:	60a3      	str	r3, [r4, #8]
    config_i2c_master.pinmux_sel_pad1 = SMS_I2C_MASTER_MUX_SCL;
1000a82e:	6123      	str	r3, [r4, #16]
    while(i2c_master_init(&i2c_master_instance, SMS_I2C_MASTER_PORT, &config_i2c_master) != STATUS_OK);
1000a830:	4d0c      	ldr	r5, [pc, #48]	; (1000a864 <sms_i2c_master_configure+0x68>)
1000a832:	4c0d      	ldr	r4, [pc, #52]	; (1000a868 <sms_i2c_master_configure+0x6c>)
1000a834:	aa01      	add	r2, sp, #4
1000a836:	490d      	ldr	r1, [pc, #52]	; (1000a86c <sms_i2c_master_configure+0x70>)
1000a838:	0028      	movs	r0, r5
1000a83a:	47a0      	blx	r4
1000a83c:	2800      	cmp	r0, #0
1000a83e:	d1f9      	bne.n	1000a834 <sms_i2c_master_configure+0x38>

    i2c_enable(i2c_master_instance.hw);
1000a840:	4b08      	ldr	r3, [pc, #32]	; (1000a864 <sms_i2c_master_configure+0x68>)
1000a842:	681a      	ldr	r2, [r3, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
1000a844:	2128      	movs	r1, #40	; 0x28
1000a846:	5c53      	ldrb	r3, [r2, r1]
1000a848:	07db      	lsls	r3, r3, #31
1000a84a:	d4fc      	bmi.n	1000a846 <sms_i2c_master_configure+0x4a>
static inline void i2c_enable(I2c *const i2c_module)
{
	/* Wait for module to sync. */
	i2c_wait_for_idle(i2c_module);
	/* Enable module. */
	i2c_module->I2C_MODULE_ENABLE.reg = (1 << I2C_MODULE_ENABLE_ENABLE_Pos);
1000a84c:	2301      	movs	r3, #1
1000a84e:	7513      	strb	r3, [r2, #20]
}
1000a850:	b007      	add	sp, #28
1000a852:	bd30      	pop	{r4, r5, pc}
1000a854:	10014985 	.word	0x10014985
1000a858:	10018dfc 	.word	0x10018dfc
1000a85c:	10018ddc 	.word	0x10018ddc
1000a860:	1000839d 	.word	0x1000839d
1000a864:	10018de8 	.word	0x10018de8
1000a868:	100083b5 	.word	0x100083b5
1000a86c:	40003000 	.word	0x40003000

1000a870 <sms_i2c_master_write>:

int sms_i2c_master_write(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t const *data)
{
1000a870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000a872:	4c12      	ldr	r4, [pc, #72]	; (1000a8bc <sms_i2c_master_write+0x4c>)
1000a874:	8020      	strh	r0, [r4, #0]
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
1000a876:	1c50      	adds	r0, r2, #1
1000a878:	b2c0      	uxtb	r0, r0
1000a87a:	8060      	strh	r0, [r4, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000a87c:	6860      	ldr	r0, [r4, #4]
1000a87e:	7001      	strb	r1, [r0, #0]
    for(uint8_t i = 0; i < data_len; i++) {
1000a880:	2a00      	cmp	r2, #0
1000a882:	d00e      	beq.n	1000a8a2 <sms_i2c_master_write+0x32>
1000a884:	2000      	movs	r0, #0
1000a886:	1c41      	adds	r1, r0, #1
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
1000a888:	5c18      	ldrb	r0, [r3, r0]
1000a88a:	6865      	ldr	r5, [r4, #4]
1000a88c:	5468      	strb	r0, [r5, r1]
1000a88e:	0008      	movs	r0, r1
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000a890:	b2c9      	uxtb	r1, r1
1000a892:	428a      	cmp	r2, r1
1000a894:	d8f7      	bhi.n	1000a886 <sms_i2c_master_write+0x16>
1000a896:	e004      	b.n	1000a8a2 <sms_i2c_master_write+0x32>
1000a898:	3c01      	subs	r4, #1
1000a89a:	b2a4      	uxth	r4, r4
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT_DEV("0x%02x ", i2c_wpacket.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
1000a89c:	2c00      	cmp	r4, #0
1000a89e:	d104      	bne.n	1000a8aa <sms_i2c_master_write+0x3a>
1000a8a0:	e009      	b.n	1000a8b6 <sms_i2c_master_write+0x46>
    //DBG_LOG_DEV("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000a8a2:	4c07      	ldr	r4, [pc, #28]	; (1000a8c0 <sms_i2c_master_write+0x50>)
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT_DEV("0x%02x ", i2c_wpacket.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a8a4:	4e05      	ldr	r6, [pc, #20]	; (1000a8bc <sms_i2c_master_write+0x4c>)
1000a8a6:	4d07      	ldr	r5, [pc, #28]	; (1000a8c4 <sms_i2c_master_write+0x54>)
1000a8a8:	4f07      	ldr	r7, [pc, #28]	; (1000a8c8 <sms_i2c_master_write+0x58>)
1000a8aa:	0031      	movs	r1, r6
1000a8ac:	0028      	movs	r0, r5
1000a8ae:	47b8      	blx	r7
1000a8b0:	2800      	cmp	r0, #0
1000a8b2:	d1f1      	bne.n	1000a898 <sms_i2c_master_write+0x28>
1000a8b4:	e001      	b.n	1000a8ba <sms_i2c_master_write+0x4a>
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a8b6:	2001      	movs	r0, #1
1000a8b8:	4240      	negs	r0, r0
        }
    }
    return 0;
}
1000a8ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000a8bc:	10018dfc 	.word	0x10018dfc
1000a8c0:	000003e9 	.word	0x000003e9
1000a8c4:	10018de8 	.word	0x10018de8
1000a8c8:	1000844d 	.word	0x1000844d

1000a8cc <sms_i2c_master_read>:

int sms_i2c_master_read(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t *data)
{
1000a8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a8ce:	4647      	mov	r7, r8
1000a8d0:	b480      	push	{r7}
1000a8d2:	0017      	movs	r7, r2
1000a8d4:	4698      	mov	r8, r3
    //DBG_LOG("i2c reading from 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000a8d6:	b280      	uxth	r0, r0
1000a8d8:	4b1d      	ldr	r3, [pc, #116]	; (1000a950 <sms_i2c_master_read+0x84>)
1000a8da:	8018      	strh	r0, [r3, #0]
    i2c_wpacket.data_length = 1;
1000a8dc:	2201      	movs	r2, #1
1000a8de:	805a      	strh	r2, [r3, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000a8e0:	685b      	ldr	r3, [r3, #4]
1000a8e2:	7019      	strb	r1, [r3, #0]
    i2c_rpacket.address = (uint8_t)slave_addr;
1000a8e4:	4b1b      	ldr	r3, [pc, #108]	; (1000a954 <sms_i2c_master_read+0x88>)
1000a8e6:	8018      	strh	r0, [r3, #0]
    i2c_rpacket.data_length = (uint8_t)data_len;
1000a8e8:	805f      	strh	r7, [r3, #2]
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a8ea:	4c1b      	ldr	r4, [pc, #108]	; (1000a958 <sms_i2c_master_read+0x8c>)
1000a8ec:	4e18      	ldr	r6, [pc, #96]	; (1000a950 <sms_i2c_master_read+0x84>)
1000a8ee:	4d1b      	ldr	r5, [pc, #108]	; (1000a95c <sms_i2c_master_read+0x90>)
1000a8f0:	e003      	b.n	1000a8fa <sms_i2c_master_read+0x2e>
1000a8f2:	3c01      	subs	r4, #1
1000a8f4:	b2a4      	uxth	r4, r4
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
1000a8f6:	2c00      	cmp	r4, #0
1000a8f8:	d01f      	beq.n	1000a93a <sms_i2c_master_read+0x6e>
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    i2c_rpacket.address = (uint8_t)slave_addr;
    i2c_rpacket.data_length = (uint8_t)data_len;
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a8fa:	0031      	movs	r1, r6
1000a8fc:	4818      	ldr	r0, [pc, #96]	; (1000a960 <sms_i2c_master_read+0x94>)
1000a8fe:	47a8      	blx	r5
1000a900:	2800      	cmp	r0, #0
1000a902:	d1f6      	bne.n	1000a8f2 <sms_i2c_master_read+0x26>
1000a904:	4e14      	ldr	r6, [pc, #80]	; (1000a958 <sms_i2c_master_read+0x8c>)
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000a906:	4d13      	ldr	r5, [pc, #76]	; (1000a954 <sms_i2c_master_read+0x88>)
1000a908:	4c16      	ldr	r4, [pc, #88]	; (1000a964 <sms_i2c_master_read+0x98>)
1000a90a:	e003      	b.n	1000a914 <sms_i2c_master_read+0x48>
1000a90c:	3e01      	subs	r6, #1
1000a90e:	b2b6      	uxth	r6, r6
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
1000a910:	2e00      	cmp	r6, #0
1000a912:	d015      	beq.n	1000a940 <sms_i2c_master_read+0x74>
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000a914:	0029      	movs	r1, r5
1000a916:	4812      	ldr	r0, [pc, #72]	; (1000a960 <sms_i2c_master_read+0x94>)
1000a918:	47a0      	blx	r4
1000a91a:	2800      	cmp	r0, #0
1000a91c:	d1f6      	bne.n	1000a90c <sms_i2c_master_read+0x40>
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000a91e:	2f00      	cmp	r7, #0
1000a920:	d011      	beq.n	1000a946 <sms_i2c_master_read+0x7a>
1000a922:	2300      	movs	r3, #0
        data[i] = i2c_rpacket.data[i];
1000a924:	490b      	ldr	r1, [pc, #44]	; (1000a954 <sms_i2c_master_read+0x88>)
1000a926:	684a      	ldr	r2, [r1, #4]
1000a928:	5cd2      	ldrb	r2, [r2, r3]
1000a92a:	4640      	mov	r0, r8
1000a92c:	54c2      	strb	r2, [r0, r3]
1000a92e:	3301      	adds	r3, #1
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000a930:	b2da      	uxtb	r2, r3
1000a932:	4297      	cmp	r7, r2
1000a934:	d8f7      	bhi.n	1000a926 <sms_i2c_master_read+0x5a>
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000a936:	2000      	movs	r0, #0
1000a938:	e006      	b.n	1000a948 <sms_i2c_master_read+0x7c>
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a93a:	2001      	movs	r0, #1
1000a93c:	4240      	negs	r0, r0
1000a93e:	e003      	b.n	1000a948 <sms_i2c_master_read+0x7c>
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
		DBG_LOG_DEV("t/o %d", timeout);
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a940:	2001      	movs	r0, #1
1000a942:	4240      	negs	r0, r0
1000a944:	e000      	b.n	1000a948 <sms_i2c_master_read+0x7c>
    }
    for(uint8_t i = 0; i < data_len; i++) {
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000a946:	2000      	movs	r0, #0
1000a948:	bc04      	pop	{r2}
1000a94a:	4690      	mov	r8, r2
1000a94c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a94e:	46c0      	nop			; (mov r8, r8)
1000a950:	10018dfc 	.word	0x10018dfc
1000a954:	10018ddc 	.word	0x10018ddc
1000a958:	000003e9 	.word	0x000003e9
1000a95c:	10008471 	.word	0x10008471
1000a960:	10018de8 	.word	0x10018de8
1000a964:	10008429 	.word	0x10008429

1000a968 <sms_mpu_interrupt_callback>:
	mpu_device.int_enabled = false;
}

/* Callback --> send interrupt message to platform */
void sms_mpu_interrupt_callback(void)
{
1000a968:	b510      	push	{r4, lr}
	if(mpu_device.int_enabled) {
1000a96a:	2328      	movs	r3, #40	; 0x28
1000a96c:	4a06      	ldr	r2, [pc, #24]	; (1000a988 <sms_mpu_interrupt_callback+0x20>)
1000a96e:	5cd3      	ldrb	r3, [r2, r3]
1000a970:	2b00      	cmp	r3, #0
1000a972:	d008      	beq.n	1000a986 <sms_mpu_interrupt_callback+0x1e>
		mpu_device.new_int = true;
1000a974:	2101      	movs	r1, #1
1000a976:	2329      	movs	r3, #41	; 0x29
1000a978:	54d1      	strb	r1, [r2, r3]
		send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
1000a97a:	2300      	movs	r3, #0
1000a97c:	2200      	movs	r2, #0
1000a97e:	3101      	adds	r1, #1
1000a980:	201e      	movs	r0, #30
1000a982:	4c02      	ldr	r4, [pc, #8]	; (1000a98c <sms_mpu_interrupt_callback+0x24>)
1000a984:	47a0      	blx	r4
	}
}
1000a986:	bd10      	pop	{r4, pc}
1000a988:	10018c44 	.word	0x10018c44
1000a98c:	1000ec89 	.word	0x1000ec89

1000a990 <sms_mpu_configure_gpio>:
#include "sms_mpu.h"

//static struct hal_s hal = {0};
    
void sms_mpu_configure_gpio(void)
{
1000a990:	b510      	push	{r4, lr}
1000a992:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Data ready interrupt from IMU */
    gpio_get_config_defaults(&config_gpio_pin);
1000a994:	ac01      	add	r4, sp, #4
1000a996:	0020      	movs	r0, r4
1000a998:	4b0a      	ldr	r3, [pc, #40]	; (1000a9c4 <sms_mpu_configure_gpio+0x34>)
1000a99a:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a99c:	2300      	movs	r3, #0
1000a99e:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a9a0:	3302      	adds	r3, #2
1000a9a2:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a9a4:	3b01      	subs	r3, #1
1000a9a6:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(SMS_MPU_DRDY_PIN, &config_gpio_pin) != STATUS_OK) {
1000a9a8:	0021      	movs	r1, r4
1000a9aa:	201e      	movs	r0, #30
1000a9ac:	4b06      	ldr	r3, [pc, #24]	; (1000a9c8 <sms_mpu_configure_gpio+0x38>)
1000a9ae:	4798      	blx	r3
1000a9b0:	2800      	cmp	r0, #0
1000a9b2:	d005      	beq.n	1000a9c0 <sms_mpu_configure_gpio+0x30>
        DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up IMU DRDY pin");
1000a9b4:	4805      	ldr	r0, [pc, #20]	; (1000a9cc <sms_mpu_configure_gpio+0x3c>)
1000a9b6:	4b06      	ldr	r3, [pc, #24]	; (1000a9d0 <sms_mpu_configure_gpio+0x40>)
1000a9b8:	4798      	blx	r3
1000a9ba:	4806      	ldr	r0, [pc, #24]	; (1000a9d4 <sms_mpu_configure_gpio+0x44>)
1000a9bc:	4b06      	ldr	r3, [pc, #24]	; (1000a9d8 <sms_mpu_configure_gpio+0x48>)
1000a9be:	4798      	blx	r3
    //config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
    //if(!gpio_pin_set_config(SMS_MPU_VCC_PIN, &config_gpio_pin) != STATUS_OK) {
        //DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up MPU VCC pin");
    //}
    //gpio_pin_set_output_level(SMS_MPU_VCC_PIN, true);
}
1000a9c0:	b002      	add	sp, #8
1000a9c2:	bd10      	pop	{r4, pc}
1000a9c4:	1000bd1d 	.word	0x1000bd1d
1000a9c8:	1000bd2d 	.word	0x1000bd2d
1000a9cc:	10015ddc 	.word	0x10015ddc
1000a9d0:	10014c31 	.word	0x10014c31
1000a9d4:	100162a0 	.word	0x100162a0
1000a9d8:	10014b11 	.word	0x10014b11

1000a9dc <sms_mpu_register_callbacks>:

/* Register GPIO interrupt callback */
void sms_mpu_register_callbacks(void)
{
1000a9dc:	b510      	push	{r4, lr}
    /* MPU-9250 interrupt callback */
    gpio_register_callback(SMS_MPU_DRDY_PIN, sms_mpu_interrupt_callback, GPIO_CALLBACK_RISING);
1000a9de:	2202      	movs	r2, #2
1000a9e0:	4902      	ldr	r1, [pc, #8]	; (1000a9ec <sms_mpu_register_callbacks+0x10>)
1000a9e2:	201e      	movs	r0, #30
1000a9e4:	4b02      	ldr	r3, [pc, #8]	; (1000a9f0 <sms_mpu_register_callbacks+0x14>)
1000a9e6:	4798      	blx	r3
}
1000a9e8:	bd10      	pop	{r4, pc}
1000a9ea:	46c0      	nop			; (mov r8, r8)
1000a9ec:	1000a969 	.word	0x1000a969
1000a9f0:	1000c15d 	.word	0x1000c15d

1000a9f4 <sms_mpu_initialize>:
		mpu_device.new_int = true;
		send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
	}
}

int sms_mpu_initialize(void) {
1000a9f4:	b570      	push	{r4, r5, r6, lr}
    //unsigned char accel_fsr = 0;
    //unsigned short gyro_rate, gyro_fsr, compass_fsr;
    
    /* Initialize MPU-9250 without interrupt parameter since this has to be set independently */
    DBG_LOG_DEV("Initializing MPU...");
    res = mpu_init(NULL);
1000a9f6:	2000      	movs	r0, #0
1000a9f8:	4b20      	ldr	r3, [pc, #128]	; (1000aa7c <sms_mpu_initialize+0x88>)
1000a9fa:	4798      	blx	r3
    if(res) {
1000a9fc:	2800      	cmp	r0, #0
1000a9fe:	d13a      	bne.n	1000aa76 <sms_mpu_initialize+0x82>
        DBG_LOG_CONT_DEV(" failed!");
        return -1;
    }
    DBG_LOG_DEV("Setting up MPU...");
    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL | INV_XYZ_COMPASS);
1000aa00:	3079      	adds	r0, #121	; 0x79
1000aa02:	4b1f      	ldr	r3, [pc, #124]	; (1000aa80 <sms_mpu_initialize+0x8c>)
1000aa04:	4798      	blx	r3
    mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
1000aa06:	2078      	movs	r0, #120	; 0x78
1000aa08:	4b1e      	ldr	r3, [pc, #120]	; (1000aa84 <sms_mpu_initialize+0x90>)
1000aa0a:	4798      	blx	r3
    mpu_set_sample_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000aa0c:	2032      	movs	r0, #50	; 0x32
1000aa0e:	4b1e      	ldr	r3, [pc, #120]	; (1000aa88 <sms_mpu_initialize+0x94>)
1000aa10:	4798      	blx	r3
    mpu_set_compass_sample_rate(SMS_MPU_COMPASS_RATE_HZ);
1000aa12:	2032      	movs	r0, #50	; 0x32
1000aa14:	4b1d      	ldr	r3, [pc, #116]	; (1000aa8c <sms_mpu_initialize+0x98>)
1000aa16:	4798      	blx	r3
    mpu_get_sample_rate(&mpu_device.hal.sample_rate);
1000aa18:	4d1d      	ldr	r5, [pc, #116]	; (1000aa90 <sms_mpu_initialize+0x9c>)
1000aa1a:	0028      	movs	r0, r5
1000aa1c:	4b1d      	ldr	r3, [pc, #116]	; (1000aa94 <sms_mpu_initialize+0xa0>)
1000aa1e:	4798      	blx	r3
    mpu_get_accel_fsr(&mpu_device.hal.accel_fsr);
1000aa20:	1f68      	subs	r0, r5, #5
1000aa22:	4b1d      	ldr	r3, [pc, #116]	; (1000aa98 <sms_mpu_initialize+0xa4>)
1000aa24:	4798      	blx	r3
    mpu_get_compass_fsr(&mpu_device.hal.compass_fsr);
1000aa26:	1ea8      	subs	r0, r5, #2
1000aa28:	4b1c      	ldr	r3, [pc, #112]	; (1000aa9c <sms_mpu_initialize+0xa8>)
1000aa2a:	4798      	blx	r3
    
    mpu_device.hal.sensors = (SMS_MPU_ACCEL_ON | SMS_MPU_GYRO_ON | SMS_MPU_COMPASS_ON);
1000aa2c:	1fac      	subs	r4, r5, #6
1000aa2e:	2307      	movs	r3, #7
1000aa30:	76eb      	strb	r3, [r5, #27]
    mpu_device.hal.dmp_features = (DMP_FEATURE_GYRO_CAL | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_ANY_GYRO);
1000aa32:	20f0      	movs	r0, #240	; 0xf0
1000aa34:	0040      	lsls	r0, r0, #1
1000aa36:	83e8      	strh	r0, [r5, #30]
    dmp_enable_feature(mpu_device.hal.dmp_features);
1000aa38:	4b19      	ldr	r3, [pc, #100]	; (1000aaa0 <sms_mpu_initialize+0xac>)
1000aa3a:	4798      	blx	r3
    dmp_set_fifo_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000aa3c:	2032      	movs	r0, #50	; 0x32
1000aa3e:	4b19      	ldr	r3, [pc, #100]	; (1000aaa4 <sms_mpu_initialize+0xb0>)
1000aa40:	4798      	blx	r3
    mpu_set_dmp_state(1);
1000aa42:	2001      	movs	r0, #1
1000aa44:	4b18      	ldr	r3, [pc, #96]	; (1000aaa8 <sms_mpu_initialize+0xb4>)
1000aa46:	4798      	blx	r3
    mpu_device.hal.dmp_on = 1;
1000aa48:	2301      	movs	r3, #1
1000aa4a:	2222      	movs	r2, #34	; 0x22
1000aa4c:	54a3      	strb	r3, [r4, r2]
	mpu_device.int_enabled = true;
1000aa4e:	3206      	adds	r2, #6
1000aa50:	54a3      	strb	r3, [r4, r2]
	mpu_device.new_int = false;
1000aa52:	2300      	movs	r3, #0
1000aa54:	3201      	adds	r2, #1
1000aa56:	54a3      	strb	r3, [r4, r2]
    mpu_device.compass_cnt = 0;
1000aa58:	3201      	adds	r2, #1
1000aa5a:	54a3      	strb	r3, [r4, r2]
    mpu_device.temp_cnt = 0;
1000aa5c:	3201      	adds	r2, #1
1000aa5e:	54a3      	strb	r3, [r4, r2]
    mpu_device.new_compass = false;
1000aa60:	3201      	adds	r2, #1
1000aa62:	54a3      	strb	r3, [r4, r2]
    mpu_device.new_temp = false;
1000aa64:	3201      	adds	r2, #1
1000aa66:	54a3      	strb	r3, [r4, r2]
	mpu_device.rts = false;
1000aa68:	3201      	adds	r2, #1
1000aa6a:	54a3      	strb	r3, [r4, r2]
	mpu_device.state = MPU_STATE_ON;
1000aa6c:	3a2c      	subs	r2, #44	; 0x2c
1000aa6e:	332f      	adds	r3, #47	; 0x2f
1000aa70:	54e2      	strb	r2, [r4, r3]
    
    return 0;
1000aa72:	2000      	movs	r0, #0
1000aa74:	e001      	b.n	1000aa7a <sms_mpu_initialize+0x86>
    /* Initialize MPU-9250 without interrupt parameter since this has to be set independently */
    DBG_LOG_DEV("Initializing MPU...");
    res = mpu_init(NULL);
    if(res) {
        DBG_LOG_CONT_DEV(" failed!");
        return -1;
1000aa76:	2001      	movs	r0, #1
1000aa78:	4240      	negs	r0, r0
    mpu_device.new_temp = false;
	mpu_device.rts = false;
	mpu_device.state = MPU_STATE_ON;
    
    return 0;
}
1000aa7a:	bd70      	pop	{r4, r5, r6, pc}
1000aa7c:	100092e5 	.word	0x100092e5
1000aa80:	100090fd 	.word	0x100090fd
1000aa84:	10008ab9 	.word	0x10008ab9
1000aa88:	10009029 	.word	0x10009029
1000aa8c:	10008a41 	.word	0x10008a41
1000aa90:	10018c4a 	.word	0x10018c4a
1000aa94:	10008a25 	.word	0x10008a25
1000aa98:	10008889 	.word	0x10008889
1000aa9c:	100097ed 	.word	0x100097ed
1000aaa0:	10009c5d 	.word	0x10009c5d
1000aaa4:	100097fd 	.word	0x100097fd
1000aaa8:	1000968d 	.word	0x1000968d

1000aaac <sms_mpu_poll_data>:

/* Extract available IMU data */
int sms_mpu_poll_data(void)
{
1000aaac:	b530      	push	{r4, r5, lr}
1000aaae:	b085      	sub	sp, #20
    unsigned char sensors;
    unsigned char more;
    unsigned long sensor_timestamp;
    int res;
    
    mpu_device.hal.new_data = 0;
1000aab0:	4c20      	ldr	r4, [pc, #128]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000aab2:	2200      	movs	r2, #0
1000aab4:	2320      	movs	r3, #32
1000aab6:	54e2      	strb	r2, [r4, r3]
    
    mpu_read_fifo(mpu_device.hal.gyro, mpu_device.hal.accel, &sensor_timestamp, &sensors, &more);
1000aab8:	0021      	movs	r1, r4
1000aaba:	310e      	adds	r1, #14
1000aabc:	0020      	movs	r0, r4
1000aabe:	3008      	adds	r0, #8
1000aac0:	3b12      	subs	r3, #18
1000aac2:	446b      	add	r3, sp
1000aac4:	9300      	str	r3, [sp, #0]
1000aac6:	230f      	movs	r3, #15
1000aac8:	446b      	add	r3, sp
1000aaca:	aa02      	add	r2, sp, #8
1000aacc:	4d1a      	ldr	r5, [pc, #104]	; (1000ab38 <sms_mpu_poll_data+0x8c>)
1000aace:	47a8      	blx	r5
    
    //if(more) {
        //mpu_device.hal.new_data = 1;
    //}
    
    if(mpu_device.temp_cnt++ > SMS_MPU_TEMP_MULTIPLIER) {
1000aad0:	232b      	movs	r3, #43	; 0x2b
1000aad2:	5ce3      	ldrb	r3, [r4, r3]
1000aad4:	2b01      	cmp	r3, #1
1000aad6:	d804      	bhi.n	1000aae2 <sms_mpu_poll_data+0x36>
1000aad8:	3301      	adds	r3, #1
1000aada:	222b      	movs	r2, #43	; 0x2b
1000aadc:	4915      	ldr	r1, [pc, #84]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000aade:	548b      	strb	r3, [r1, r2]
1000aae0:	e00b      	b.n	1000aafa <sms_mpu_poll_data+0x4e>
        mpu_device.temp_cnt = 0;
1000aae2:	4c14      	ldr	r4, [pc, #80]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000aae4:	2200      	movs	r2, #0
1000aae6:	232b      	movs	r3, #43	; 0x2b
1000aae8:	54e2      	strb	r2, [r4, r3]
        mpu_get_temperature(&mpu_device.hal.temperature, &sensor_timestamp);
1000aaea:	0020      	movs	r0, r4
1000aaec:	301c      	adds	r0, #28
1000aaee:	a902      	add	r1, sp, #8
1000aaf0:	4b12      	ldr	r3, [pc, #72]	; (1000ab3c <sms_mpu_poll_data+0x90>)
1000aaf2:	4798      	blx	r3
        mpu_device.new_temp = true;
1000aaf4:	2201      	movs	r2, #1
1000aaf6:	232d      	movs	r3, #45	; 0x2d
1000aaf8:	54e2      	strb	r2, [r4, r3]
    }
    
    if(mpu_device.compass_cnt++ > SMS_MPU_COMPASS_MULTIPLIER) {
1000aafa:	232a      	movs	r3, #42	; 0x2a
1000aafc:	4a0d      	ldr	r2, [pc, #52]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000aafe:	5cd3      	ldrb	r3, [r2, r3]
1000ab00:	2b01      	cmp	r3, #1
1000ab02:	d804      	bhi.n	1000ab0e <sms_mpu_poll_data+0x62>
1000ab04:	3301      	adds	r3, #1
1000ab06:	222a      	movs	r2, #42	; 0x2a
1000ab08:	490a      	ldr	r1, [pc, #40]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000ab0a:	548b      	strb	r3, [r1, r2]
1000ab0c:	e00b      	b.n	1000ab26 <sms_mpu_poll_data+0x7a>
        mpu_device.compass_cnt = 0;
1000ab0e:	4c09      	ldr	r4, [pc, #36]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000ab10:	2200      	movs	r2, #0
1000ab12:	232a      	movs	r3, #42	; 0x2a
1000ab14:	54e2      	strb	r2, [r4, r3]
        mpu_get_compass_reg(mpu_device.hal.compass, &sensor_timestamp);
1000ab16:	0020      	movs	r0, r4
1000ab18:	3014      	adds	r0, #20
1000ab1a:	a902      	add	r1, sp, #8
1000ab1c:	4b08      	ldr	r3, [pc, #32]	; (1000ab40 <sms_mpu_poll_data+0x94>)
1000ab1e:	4798      	blx	r3
        mpu_device.new_compass = true;
1000ab20:	2201      	movs	r2, #1
1000ab22:	232c      	movs	r3, #44	; 0x2c
1000ab24:	54e2      	strb	r2, [r4, r3]
    }
	
	mpu_device.rts = true;
1000ab26:	2101      	movs	r1, #1
1000ab28:	232e      	movs	r3, #46	; 0x2e
1000ab2a:	4a02      	ldr	r2, [pc, #8]	; (1000ab34 <sms_mpu_poll_data+0x88>)
1000ab2c:	54d1      	strb	r1, [r2, r3]

    return 0;
}
1000ab2e:	2000      	movs	r0, #0
1000ab30:	b005      	add	sp, #20
1000ab32:	bd30      	pop	{r4, r5, pc}
1000ab34:	10018c44 	.word	0x10018c44
1000ab38:	10008b25 	.word	0x10008b25
1000ab3c:	10008539 	.word	0x10008539
1000ab40:	10009731 	.word	0x10009731

1000ab44 <sms_mpu_define_services>:

void sms_mpu_define_services(void)
{
1000ab44:	b510      	push	{r4, lr}
1000ab46:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000ab48:	466b      	mov	r3, sp
1000ab4a:	1dda      	adds	r2, r3, #7
1000ab4c:	2300      	movs	r3, #0
1000ab4e:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_MPU, &mpu_device.service_handler, &init_value);
1000ab50:	4c09      	ldr	r4, [pc, #36]	; (1000ab78 <sms_mpu_define_services+0x34>)
1000ab52:	0021      	movs	r1, r4
1000ab54:	2002      	movs	r0, #2
1000ab56:	4b09      	ldr	r3, [pc, #36]	; (1000ab7c <sms_mpu_define_services+0x38>)
1000ab58:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&mpu_device.service_handler)) != AT_BLE_SUCCESS) {
1000ab5a:	0020      	movs	r0, r4
1000ab5c:	4b08      	ldr	r3, [pc, #32]	; (1000ab80 <sms_mpu_define_services+0x3c>)
1000ab5e:	4798      	blx	r3
1000ab60:	1e04      	subs	r4, r0, #0
1000ab62:	d006      	beq.n	1000ab72 <sms_mpu_define_services+0x2e>
        DBG_LOG("[sms_mpu_define_services]\tServices defining failed, reason 0x%x", status);
1000ab64:	4807      	ldr	r0, [pc, #28]	; (1000ab84 <sms_mpu_define_services+0x40>)
1000ab66:	4b08      	ldr	r3, [pc, #32]	; (1000ab88 <sms_mpu_define_services+0x44>)
1000ab68:	4798      	blx	r3
1000ab6a:	0021      	movs	r1, r4
1000ab6c:	4807      	ldr	r0, [pc, #28]	; (1000ab8c <sms_mpu_define_services+0x48>)
1000ab6e:	4b08      	ldr	r3, [pc, #32]	; (1000ab90 <sms_mpu_define_services+0x4c>)
1000ab70:	4798      	blx	r3
    }
    else {
        DBG_LOG_DEV("[sms_mpu_define_services]\tServices defined, SMS MPU handle: %d", mpu_device.service_handler.serv_handle);
    }
1000ab72:	b002      	add	sp, #8
1000ab74:	bd10      	pop	{r4, pc}
1000ab76:	46c0      	nop			; (mov r8, r8)
1000ab78:	10018c74 	.word	0x10018c74
1000ab7c:	1000a321 	.word	0x1000a321
1000ab80:	1000a2fd 	.word	0x1000a2fd
1000ab84:	10015ddc 	.word	0x10015ddc
1000ab88:	10014c31 	.word	0x10014c31
1000ab8c:	100162e0 	.word	0x100162e0
1000ab90:	10014b11 	.word	0x10014b11

1000ab94 <sms_led_switch_on>:
    sms_led_switch_off(SMS_LED_0_PIN);
}


void sms_led_switch_on(enum sms_leds led)
{
1000ab94:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_ACTIVE);
1000ab96:	2100      	movs	r1, #0
1000ab98:	4b01      	ldr	r3, [pc, #4]	; (1000aba0 <sms_led_switch_on+0xc>)
1000ab9a:	4798      	blx	r3
}
1000ab9c:	bd10      	pop	{r4, pc}
1000ab9e:	46c0      	nop			; (mov r8, r8)
1000aba0:	1000bf85 	.word	0x1000bf85

1000aba4 <sms_led_switch_off>:


void sms_led_switch_off(enum sms_leds led)
{
1000aba4:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
1000aba6:	2101      	movs	r1, #1
1000aba8:	4b01      	ldr	r3, [pc, #4]	; (1000abb0 <sms_led_switch_off+0xc>)
1000abaa:	4798      	blx	r3
}
1000abac:	bd10      	pop	{r4, pc}
1000abae:	46c0      	nop			; (mov r8, r8)
1000abb0:	1000bf85 	.word	0x1000bf85

1000abb4 <sms_led_gpio_init>:
 */ 

#include "sms_led.h"

void sms_led_gpio_init(void)
{
1000abb4:	b510      	push	{r4, lr}
1000abb6:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* LED0 @ GPIO_LP_GPIO_22 */
    gpio_get_config_defaults(&config_gpio_pin);
1000abb8:	ac01      	add	r4, sp, #4
1000abba:	0020      	movs	r0, r4
1000abbc:	4b06      	ldr	r3, [pc, #24]	; (1000abd8 <sms_led_gpio_init+0x24>)
1000abbe:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000abc0:	2301      	movs	r3, #1
1000abc2:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(SMS_LED_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000abc4:	0021      	movs	r1, r4
1000abc6:	2016      	movs	r0, #22
1000abc8:	4b04      	ldr	r3, [pc, #16]	; (1000abdc <sms_led_gpio_init+0x28>)
1000abca:	4798      	blx	r3
        DBG_LOG_DEV("[sms_led_gpio_init]\tproblem while setting up led0");
    }
    sms_led_switch_off(SMS_LED_0_PIN);
1000abcc:	2016      	movs	r0, #22
1000abce:	4b04      	ldr	r3, [pc, #16]	; (1000abe0 <sms_led_gpio_init+0x2c>)
1000abd0:	4798      	blx	r3
}
1000abd2:	b002      	add	sp, #8
1000abd4:	bd10      	pop	{r4, pc}
1000abd6:	46c0      	nop			; (mov r8, r8)
1000abd8:	1000bd1d 	.word	0x1000bd1d
1000abdc:	1000bd2d 	.word	0x1000bd2d
1000abe0:	1000aba5 	.word	0x1000aba5

1000abe4 <sms_led_toggle>:
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
}


void sms_led_toggle(enum sms_leds led)
{
1000abe4:	b510      	push	{r4, lr}
1000abe6:	0004      	movs	r4, r0
}


bool sms_led_get_state(enum sms_leds led)
{
    return gpio_pin_get_output_level(led);
1000abe8:	4b05      	ldr	r3, [pc, #20]	; (1000ac00 <sms_led_toggle+0x1c>)
1000abea:	4798      	blx	r3


void sms_led_toggle(enum sms_leds led)
{
    bool state = sms_led_get_state(led);
    if(state == SMS_LED_ACTIVE) sms_led_switch_off(led);
1000abec:	2800      	cmp	r0, #0
1000abee:	d103      	bne.n	1000abf8 <sms_led_toggle+0x14>
1000abf0:	0020      	movs	r0, r4
1000abf2:	4b04      	ldr	r3, [pc, #16]	; (1000ac04 <sms_led_toggle+0x20>)
1000abf4:	4798      	blx	r3
1000abf6:	e002      	b.n	1000abfe <sms_led_toggle+0x1a>
    else sms_led_switch_on(led);
1000abf8:	0020      	movs	r0, r4
1000abfa:	4b03      	ldr	r3, [pc, #12]	; (1000ac08 <sms_led_toggle+0x24>)
1000abfc:	4798      	blx	r3
}
1000abfe:	bd10      	pop	{r4, pc}
1000ac00:	1000bf35 	.word	0x1000bf35
1000ac04:	1000aba5 	.word	0x1000aba5
1000ac08:	1000ab95 	.word	0x1000ab95

1000ac0c <sms_led_blink_start>:
    return gpio_pin_get_output_level(led);
}


void sms_led_blink_start(enum sms_leds led)
{
1000ac0c:	b510      	push	{r4, lr}
    sms_led_switch_on(led);
1000ac0e:	4b0c      	ldr	r3, [pc, #48]	; (1000ac40 <sms_led_blink_start+0x34>)
1000ac10:	4798      	blx	r3
    sms_led_blink_cnt = 0;
1000ac12:	2200      	movs	r2, #0
1000ac14:	4b0b      	ldr	r3, [pc, #44]	; (1000ac44 <sms_led_blink_start+0x38>)
1000ac16:	701a      	strb	r2, [r3, #0]
    uint32_t delay = 0;
    switch(timer2_current_mode) {
1000ac18:	4b0b      	ldr	r3, [pc, #44]	; (1000ac48 <sms_led_blink_start+0x3c>)
1000ac1a:	781b      	ldrb	r3, [r3, #0]
1000ac1c:	b2db      	uxtb	r3, r3
1000ac1e:	2b02      	cmp	r3, #2
1000ac20:	d002      	beq.n	1000ac28 <sms_led_blink_start+0x1c>
1000ac22:	2b03      	cmp	r3, #3
1000ac24:	d002      	beq.n	1000ac2c <sms_led_blink_start+0x20>
1000ac26:	e004      	b.n	1000ac32 <sms_led_blink_start+0x26>
        case TIMER2_MODE_LED_STARTUP:
        delay = SMS_BLINK_STARTUP_MS;
1000ac28:	2164      	movs	r1, #100	; 0x64
1000ac2a:	e003      	b.n	1000ac34 <sms_led_blink_start+0x28>
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        delay = SMS_BLINK_SHTDWN_MS;
1000ac2c:	21c8      	movs	r1, #200	; 0xc8
1000ac2e:	0049      	lsls	r1, r1, #1
        break;
1000ac30:	e000      	b.n	1000ac34 <sms_led_blink_start+0x28>

void sms_led_blink_start(enum sms_leds led)
{
    sms_led_switch_on(led);
    sms_led_blink_cnt = 0;
    uint32_t delay = 0;
1000ac32:	2100      	movs	r1, #0
        
        default:
        break;
    }

    sms_dualtimer_start(TIMER_UNIT_MS, delay, DUALTIMER_TIMER2);
1000ac34:	2201      	movs	r2, #1
1000ac36:	2001      	movs	r0, #1
1000ac38:	4b04      	ldr	r3, [pc, #16]	; (1000ac4c <sms_led_blink_start+0x40>)
1000ac3a:	4798      	blx	r3
}
1000ac3c:	bd10      	pop	{r4, pc}
1000ac3e:	46c0      	nop			; (mov r8, r8)
1000ac40:	1000ab95 	.word	0x1000ab95
1000ac44:	10018e18 	.word	0x10018e18
1000ac48:	10018df7 	.word	0x10018df7
1000ac4c:	1000b2d9 	.word	0x1000b2d9

1000ac50 <sms_pressure_init_variables>:

#include "sms_pressure.h"

void sms_pressure_init_variables(void)
{
	pressure_device.hal.current_state = MS58_STATE_NONE;
1000ac50:	4b06      	ldr	r3, [pc, #24]	; (1000ac6c <sms_pressure_init_variables+0x1c>)
1000ac52:	2200      	movs	r2, #0
1000ac54:	2125      	movs	r1, #37	; 0x25
1000ac56:	545a      	strb	r2, [r3, r1]
	pressure_device.state = PRESSURE_STATE_OFF;
1000ac58:	3106      	adds	r1, #6
1000ac5a:	545a      	strb	r2, [r3, r1]
	pressure_device.rts = false;
1000ac5c:	3901      	subs	r1, #1
1000ac5e:	545a      	strb	r2, [r3, r1]
	pressure_device.int_enabled = false;
1000ac60:	3902      	subs	r1, #2
1000ac62:	545a      	strb	r2, [r3, r1]
	pressure_device.new_int = false;
1000ac64:	3101      	adds	r1, #1
1000ac66:	545a      	strb	r2, [r3, r1]
}
1000ac68:	4770      	bx	lr
1000ac6a:	46c0      	nop			; (mov r8, r8)
1000ac6c:	10018d58 	.word	0x10018d58

1000ac70 <sms_pressure_ms58_reset>:
    }
    return STATUS_ERR_IO;
}

void sms_pressure_ms58_reset(void)
{
1000ac70:	b510      	push	{r4, lr}
1000ac72:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_reset]\twriting reset command");
    spi_wdata[0] = MS58_RESET;
1000ac74:	4a05      	ldr	r2, [pc, #20]	; (1000ac8c <sms_pressure_ms58_reset+0x1c>)
1000ac76:	231e      	movs	r3, #30
1000ac78:	7013      	strb	r3, [r2, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000ac7a:	3b1d      	subs	r3, #29
1000ac7c:	9300      	str	r3, [sp, #0]
1000ac7e:	4b04      	ldr	r3, [pc, #16]	; (1000ac90 <sms_pressure_ms58_reset+0x20>)
1000ac80:	4904      	ldr	r1, [pc, #16]	; (1000ac94 <sms_pressure_ms58_reset+0x24>)
1000ac82:	4805      	ldr	r0, [pc, #20]	; (1000ac98 <sms_pressure_ms58_reset+0x28>)
1000ac84:	4c05      	ldr	r4, [pc, #20]	; (1000ac9c <sms_pressure_ms58_reset+0x2c>)
1000ac86:	47a0      	blx	r4
}
1000ac88:	b002      	add	sp, #8
1000ac8a:	bd10      	pop	{r4, pc}
1000ac8c:	10018d48 	.word	0x10018d48
1000ac90:	10018d34 	.word	0x10018d34
1000ac94:	10018df8 	.word	0x10018df8
1000ac98:	10018e04 	.word	0x10018e04
1000ac9c:	1000b1ad 	.word	0x1000b1ad

1000aca0 <sms_pressure_ms58_read_prom>:
		//if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
	}
}

enum status_code sms_pressure_ms58_read_prom(void)
{
1000aca0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000aca2:	4657      	mov	r7, sl
1000aca4:	b480      	push	{r7}
1000aca6:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] reading bytes... ");
    spi_wdata[0] = MS58_PROM_READ_1;
1000aca8:	4d37      	ldr	r5, [pc, #220]	; (1000ad88 <sms_pressure_ms58_read_prom+0xe8>)
1000acaa:	23a2      	movs	r3, #162	; 0xa2
1000acac:	702b      	strb	r3, [r5, #0]
    spi_wdata[1] = 0x00;
1000acae:	2300      	movs	r3, #0
1000acb0:	706b      	strb	r3, [r5, #1]
    spi_wdata[2] = 0x00;
1000acb2:	70ab      	strb	r3, [r5, #2]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000acb4:	4c35      	ldr	r4, [pc, #212]	; (1000ad8c <sms_pressure_ms58_read_prom+0xec>)
1000acb6:	3303      	adds	r3, #3
1000acb8:	469a      	mov	sl, r3
1000acba:	9300      	str	r3, [sp, #0]
1000acbc:	0023      	movs	r3, r4
1000acbe:	002a      	movs	r2, r5
1000acc0:	4933      	ldr	r1, [pc, #204]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000acc2:	4834      	ldr	r0, [pc, #208]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000acc4:	4f34      	ldr	r7, [pc, #208]	; (1000ad98 <sms_pressure_ms58_read_prom+0xf8>)
1000acc6:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[1] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000acc8:	4e34      	ldr	r6, [pc, #208]	; (1000ad9c <sms_pressure_ms58_read_prom+0xfc>)
1000acca:	7863      	ldrb	r3, [r4, #1]
1000accc:	021b      	lsls	r3, r3, #8
1000acce:	78a2      	ldrb	r2, [r4, #2]
1000acd0:	4313      	orrs	r3, r2
1000acd2:	80f3      	strh	r3, [r6, #6]

    spi_wdata[0] = MS58_PROM_READ_2;
1000acd4:	23a4      	movs	r3, #164	; 0xa4
1000acd6:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000acd8:	4653      	mov	r3, sl
1000acda:	9300      	str	r3, [sp, #0]
1000acdc:	0023      	movs	r3, r4
1000acde:	002a      	movs	r2, r5
1000ace0:	492b      	ldr	r1, [pc, #172]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000ace2:	482c      	ldr	r0, [pc, #176]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000ace4:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[2] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ace6:	7863      	ldrb	r3, [r4, #1]
1000ace8:	021b      	lsls	r3, r3, #8
1000acea:	78a2      	ldrb	r2, [r4, #2]
1000acec:	4313      	orrs	r3, r2
1000acee:	8133      	strh	r3, [r6, #8]

    spi_wdata[0] = MS58_PROM_READ_3;
1000acf0:	23a6      	movs	r3, #166	; 0xa6
1000acf2:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000acf4:	4653      	mov	r3, sl
1000acf6:	9300      	str	r3, [sp, #0]
1000acf8:	0023      	movs	r3, r4
1000acfa:	002a      	movs	r2, r5
1000acfc:	4924      	ldr	r1, [pc, #144]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000acfe:	4825      	ldr	r0, [pc, #148]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000ad00:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[3] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ad02:	7863      	ldrb	r3, [r4, #1]
1000ad04:	021b      	lsls	r3, r3, #8
1000ad06:	78a2      	ldrb	r2, [r4, #2]
1000ad08:	4313      	orrs	r3, r2
1000ad0a:	8173      	strh	r3, [r6, #10]

    spi_wdata[0] = MS58_PROM_READ_4;
1000ad0c:	23a8      	movs	r3, #168	; 0xa8
1000ad0e:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ad10:	4653      	mov	r3, sl
1000ad12:	9300      	str	r3, [sp, #0]
1000ad14:	0023      	movs	r3, r4
1000ad16:	002a      	movs	r2, r5
1000ad18:	491d      	ldr	r1, [pc, #116]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000ad1a:	481e      	ldr	r0, [pc, #120]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000ad1c:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[4] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ad1e:	7863      	ldrb	r3, [r4, #1]
1000ad20:	021b      	lsls	r3, r3, #8
1000ad22:	78a2      	ldrb	r2, [r4, #2]
1000ad24:	4313      	orrs	r3, r2
1000ad26:	81b3      	strh	r3, [r6, #12]

    spi_wdata[0] = MS58_PROM_READ_5;
1000ad28:	23aa      	movs	r3, #170	; 0xaa
1000ad2a:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ad2c:	4653      	mov	r3, sl
1000ad2e:	9300      	str	r3, [sp, #0]
1000ad30:	0023      	movs	r3, r4
1000ad32:	002a      	movs	r2, r5
1000ad34:	4916      	ldr	r1, [pc, #88]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000ad36:	4817      	ldr	r0, [pc, #92]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000ad38:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[5] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ad3a:	7863      	ldrb	r3, [r4, #1]
1000ad3c:	021b      	lsls	r3, r3, #8
1000ad3e:	78a2      	ldrb	r2, [r4, #2]
1000ad40:	4313      	orrs	r3, r2
1000ad42:	81f3      	strh	r3, [r6, #14]

    spi_wdata[0] = MS58_PROM_READ_6;
1000ad44:	23ac      	movs	r3, #172	; 0xac
1000ad46:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ad48:	4653      	mov	r3, sl
1000ad4a:	9300      	str	r3, [sp, #0]
1000ad4c:	0023      	movs	r3, r4
1000ad4e:	002a      	movs	r2, r5
1000ad50:	490f      	ldr	r1, [pc, #60]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000ad52:	4810      	ldr	r0, [pc, #64]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000ad54:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[6] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ad56:	7863      	ldrb	r3, [r4, #1]
1000ad58:	021b      	lsls	r3, r3, #8
1000ad5a:	78a2      	ldrb	r2, [r4, #2]
1000ad5c:	4313      	orrs	r3, r2
1000ad5e:	8233      	strh	r3, [r6, #16]

    spi_wdata[0] = MS58_PROM_READ_7;
1000ad60:	23ae      	movs	r3, #174	; 0xae
1000ad62:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ad64:	4653      	mov	r3, sl
1000ad66:	9300      	str	r3, [sp, #0]
1000ad68:	0023      	movs	r3, r4
1000ad6a:	002a      	movs	r2, r5
1000ad6c:	4908      	ldr	r1, [pc, #32]	; (1000ad90 <sms_pressure_ms58_read_prom+0xf0>)
1000ad6e:	4809      	ldr	r0, [pc, #36]	; (1000ad94 <sms_pressure_ms58_read_prom+0xf4>)
1000ad70:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.hal.prom_values[7] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ad72:	7863      	ldrb	r3, [r4, #1]
1000ad74:	021b      	lsls	r3, r3, #8
1000ad76:	78a2      	ldrb	r2, [r4, #2]
1000ad78:	4313      	orrs	r3, r2
1000ad7a:	8273      	strh	r3, [r6, #18]
    //for(uint8_t i = 1; i < MS58_PROM_VALUES_MAX; i++) {
        //DBG_LOG_DEV("  C%d -> %d", (i+1), ms58_device.prom_values[i]);
    //}

    return STATUS_OK;
}
1000ad7c:	2000      	movs	r0, #0
1000ad7e:	b002      	add	sp, #8
1000ad80:	bc04      	pop	{r2}
1000ad82:	4692      	mov	sl, r2
1000ad84:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ad86:	46c0      	nop			; (mov r8, r8)
1000ad88:	10018d48 	.word	0x10018d48
1000ad8c:	10018d34 	.word	0x10018d34
1000ad90:	10018df8 	.word	0x10018df8
1000ad94:	10018e04 	.word	0x10018e04
1000ad98:	1000b1ad 	.word	0x1000b1ad
1000ad9c:	10018d58 	.word	0x10018d58

1000ada0 <sms_pressure_init>:
    
    ulp_ready = true;
}

enum status_code sms_pressure_init(void)
{
1000ada0:	b510      	push	{r4, lr}
    /* Read the PROM values */
    if(sms_pressure_ms58_read_prom() == STATUS_OK) {
1000ada2:	4b0a      	ldr	r3, [pc, #40]	; (1000adcc <sms_pressure_init+0x2c>)
1000ada4:	4798      	blx	r3
1000ada6:	2800      	cmp	r0, #0
1000ada8:	d10d      	bne.n	1000adc6 <sms_pressure_init+0x26>
        pressure_device.hal.init_ok = true;
1000adaa:	4b09      	ldr	r3, [pc, #36]	; (1000add0 <sms_pressure_init+0x30>)
1000adac:	2201      	movs	r2, #1
1000adae:	705a      	strb	r2, [r3, #1]
        pressure_device.hal.current_state = MS58_STATE_READY;
1000adb0:	2402      	movs	r4, #2
1000adb2:	2125      	movs	r1, #37	; 0x25
1000adb4:	545c      	strb	r4, [r3, r1]
		pressure_device.int_enabled = true;
1000adb6:	3103      	adds	r1, #3
1000adb8:	545a      	strb	r2, [r3, r1]
		pressure_device.new_int = false;
1000adba:	2200      	movs	r2, #0
1000adbc:	3101      	adds	r1, #1
1000adbe:	545a      	strb	r2, [r3, r1]
		pressure_device.rts = false;
1000adc0:	3101      	adds	r1, #1
1000adc2:	545a      	strb	r2, [r3, r1]
        return STATUS_OK;
1000adc4:	e000      	b.n	1000adc8 <sms_pressure_init+0x28>
    }
    return STATUS_ERR_IO;
1000adc6:	2010      	movs	r0, #16
}
1000adc8:	bd10      	pop	{r4, pc}
1000adca:	46c0      	nop			; (mov r8, r8)
1000adcc:	1000aca1 	.word	0x1000aca1
1000add0:	10018d58 	.word	0x10018d58

1000add4 <sms_pressure_startup>:
    /* Disable power supply by default */
    gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
}

void sms_pressure_startup(void)
{
1000add4:	b510      	push	{r4, lr}
    DBG_LOG_DEV("[sms_pressure_startup]\t\tStarting pressure sensor");
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true); // switch on MS58 pressure sensor
    /* Disable buttons for reset time (~3 ms) to avoid conflict with dualtimer1 */
    sms_button_toggle_callback(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
1000add6:	2101      	movs	r1, #1
1000add8:	2001      	movs	r0, #1
1000adda:	4b10      	ldr	r3, [pc, #64]	; (1000ae1c <sms_pressure_startup+0x48>)
1000addc:	4798      	blx	r3
    pressure_device.hal.current_state = MS58_STATE_RESETTING;
1000adde:	2101      	movs	r1, #1
1000ade0:	2325      	movs	r3, #37	; 0x25
1000ade2:	4a0f      	ldr	r2, [pc, #60]	; (1000ae20 <sms_pressure_startup+0x4c>)
1000ade4:	54d1      	strb	r1, [r2, r3]
    /* Write the reset command to MS58 */
    sms_pressure_ms58_reset();
1000ade6:	4b0f      	ldr	r3, [pc, #60]	; (1000ae24 <sms_pressure_startup+0x50>)
1000ade8:	4798      	blx	r3
    delay_ms(3);
1000adea:	2003      	movs	r0, #3
1000adec:	4b0e      	ldr	r3, [pc, #56]	; (1000ae28 <sms_pressure_startup+0x54>)
1000adee:	4798      	blx	r3
    if(sms_pressure_init() != STATUS_OK) {
1000adf0:	4b0e      	ldr	r3, [pc, #56]	; (1000ae2c <sms_pressure_startup+0x58>)
1000adf2:	4798      	blx	r3
1000adf4:	2800      	cmp	r0, #0
1000adf6:	d000      	beq.n	1000adfa <sms_pressure_startup+0x26>
1000adf8:	e7fe      	b.n	1000adf8 <sms_pressure_startup+0x24>
        DBG_LOG_DEV("[sms_pressure_startup]\t\t\tFailed to initialize pressure device");
        pressure_device.hal.init_ok = false;
        while(1){};
    }
    pressure_device.hal.current_state = MS58_STATE_READY;
1000adfa:	4b09      	ldr	r3, [pc, #36]	; (1000ae20 <sms_pressure_startup+0x4c>)
1000adfc:	2102      	movs	r1, #2
1000adfe:	2225      	movs	r2, #37	; 0x25
1000ae00:	5499      	strb	r1, [r3, r2]
    pressure_device.hal.init_ok = true;
1000ae02:	2401      	movs	r4, #1
1000ae04:	705c      	strb	r4, [r3, #1]
    sms_working_mode = SMS_MODE_COMPLETE;
1000ae06:	3a1e      	subs	r2, #30
1000ae08:	4b09      	ldr	r3, [pc, #36]	; (1000ae30 <sms_pressure_startup+0x5c>)
1000ae0a:	701a      	strb	r2, [r3, #0]
    sms_sensors_interrupt_toggle(true, true);
1000ae0c:	3901      	subs	r1, #1
1000ae0e:	2001      	movs	r0, #1
1000ae10:	4b08      	ldr	r3, [pc, #32]	; (1000ae34 <sms_pressure_startup+0x60>)
1000ae12:	4798      	blx	r3
    
    ulp_ready = true;
1000ae14:	4b08      	ldr	r3, [pc, #32]	; (1000ae38 <sms_pressure_startup+0x64>)
1000ae16:	701c      	strb	r4, [r3, #0]
}
1000ae18:	bd10      	pop	{r4, pc}
1000ae1a:	46c0      	nop			; (mov r8, r8)
1000ae1c:	1000a6c5 	.word	0x1000a6c5
1000ae20:	10018d58 	.word	0x10018d58
1000ae24:	1000ac71 	.word	0x1000ac71
1000ae28:	10008129 	.word	0x10008129
1000ae2c:	1000ada1 	.word	0x1000ada1
1000ae30:	10018cd0 	.word	0x10018cd0
1000ae34:	1000b041 	.word	0x1000b041
1000ae38:	10018cd1 	.word	0x10018cd1

1000ae3c <sms_pressure_ms58_read_data>:

    return STATUS_OK;
}

enum status_code sms_pressure_ms58_read_data(void)
{
1000ae3c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ae3e:	4657      	mov	r7, sl
1000ae40:	464e      	mov	r6, r9
1000ae42:	b4c0      	push	{r6, r7}
1000ae44:	b083      	sub	sp, #12
    switch(pressure_device.hal.current_state) {
1000ae46:	2325      	movs	r3, #37	; 0x25
1000ae48:	4a2c      	ldr	r2, [pc, #176]	; (1000aefc <sms_pressure_ms58_read_data+0xc0>)
1000ae4a:	5cd3      	ldrb	r3, [r2, r3]
1000ae4c:	2b03      	cmp	r3, #3
1000ae4e:	d002      	beq.n	1000ae56 <sms_pressure_ms58_read_data+0x1a>
1000ae50:	2b04      	cmp	r3, #4
1000ae52:	d025      	beq.n	1000aea0 <sms_pressure_ms58_read_data+0x64>
1000ae54:	e04b      	b.n	1000aeee <sms_pressure_ms58_read_data+0xb2>
        case MS58_STATE_CONV_PRESSURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC pressure values...");
        spi_wdata[0] = MS58_ADC_READ;
1000ae56:	4c2a      	ldr	r4, [pc, #168]	; (1000af00 <sms_pressure_ms58_read_data+0xc4>)
1000ae58:	2300      	movs	r3, #0
1000ae5a:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000ae5c:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000ae5e:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000ae60:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000ae62:	4d28      	ldr	r5, [pc, #160]	; (1000af04 <sms_pressure_ms58_read_data+0xc8>)
1000ae64:	2704      	movs	r7, #4
1000ae66:	9700      	str	r7, [sp, #0]
1000ae68:	002b      	movs	r3, r5
1000ae6a:	0022      	movs	r2, r4
1000ae6c:	4926      	ldr	r1, [pc, #152]	; (1000af08 <sms_pressure_ms58_read_data+0xcc>)
1000ae6e:	4827      	ldr	r0, [pc, #156]	; (1000af0c <sms_pressure_ms58_read_data+0xd0>)
1000ae70:	4e27      	ldr	r6, [pc, #156]	; (1000af10 <sms_pressure_ms58_read_data+0xd4>)
1000ae72:	46b2      	mov	sl, r6
1000ae74:	47b0      	blx	r6
        pressure_device.hal.adc_values[MS58_TYPE_PRESS] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000ae76:	4e21      	ldr	r6, [pc, #132]	; (1000aefc <sms_pressure_ms58_read_data+0xc0>)
1000ae78:	786b      	ldrb	r3, [r5, #1]
1000ae7a:	041a      	lsls	r2, r3, #16
1000ae7c:	78ab      	ldrb	r3, [r5, #2]
1000ae7e:	021b      	lsls	r3, r3, #8
1000ae80:	4313      	orrs	r3, r2
1000ae82:	78ea      	ldrb	r2, [r5, #3]
1000ae84:	4313      	orrs	r3, r2
1000ae86:	6173      	str	r3, [r6, #20]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D1 -> %ld", ms58_device.adc_values[MS58_TYPE_PRESS]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D2 conversion");
        spi_wdata[0] = MS58_CONV_D2_512;
1000ae88:	2352      	movs	r3, #82	; 0x52
1000ae8a:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000ae8c:	3b51      	subs	r3, #81	; 0x51
1000ae8e:	9300      	str	r3, [sp, #0]
1000ae90:	002b      	movs	r3, r5
1000ae92:	0022      	movs	r2, r4
1000ae94:	491c      	ldr	r1, [pc, #112]	; (1000af08 <sms_pressure_ms58_read_data+0xcc>)
1000ae96:	481d      	ldr	r0, [pc, #116]	; (1000af0c <sms_pressure_ms58_read_data+0xd0>)
1000ae98:	47d0      	blx	sl
        pressure_device.hal.current_state = MS58_STATE_CONV_TEMPERATURE;
1000ae9a:	2325      	movs	r3, #37	; 0x25
1000ae9c:	54f7      	strb	r7, [r6, r3]
        break;
1000ae9e:	e026      	b.n	1000aeee <sms_pressure_ms58_read_data+0xb2>
        
        case MS58_STATE_CONV_TEMPERATURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC temperature values...");
        spi_wdata[0] = MS58_ADC_READ;
1000aea0:	4c17      	ldr	r4, [pc, #92]	; (1000af00 <sms_pressure_ms58_read_data+0xc4>)
1000aea2:	2300      	movs	r3, #0
1000aea4:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000aea6:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000aea8:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000aeaa:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000aeac:	4d15      	ldr	r5, [pc, #84]	; (1000af04 <sms_pressure_ms58_read_data+0xc8>)
1000aeae:	3304      	adds	r3, #4
1000aeb0:	9300      	str	r3, [sp, #0]
1000aeb2:	002b      	movs	r3, r5
1000aeb4:	0022      	movs	r2, r4
1000aeb6:	4914      	ldr	r1, [pc, #80]	; (1000af08 <sms_pressure_ms58_read_data+0xcc>)
1000aeb8:	4814      	ldr	r0, [pc, #80]	; (1000af0c <sms_pressure_ms58_read_data+0xd0>)
1000aeba:	4e15      	ldr	r6, [pc, #84]	; (1000af10 <sms_pressure_ms58_read_data+0xd4>)
1000aebc:	46b1      	mov	r9, r6
1000aebe:	47b0      	blx	r6
        pressure_device.hal.adc_values[MS58_TYPE_TEMP] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000aec0:	4e0e      	ldr	r6, [pc, #56]	; (1000aefc <sms_pressure_ms58_read_data+0xc0>)
1000aec2:	786b      	ldrb	r3, [r5, #1]
1000aec4:	041a      	lsls	r2, r3, #16
1000aec6:	78ab      	ldrb	r3, [r5, #2]
1000aec8:	021b      	lsls	r3, r3, #8
1000aeca:	4313      	orrs	r3, r2
1000aecc:	78ea      	ldrb	r2, [r5, #3]
1000aece:	4313      	orrs	r3, r2
1000aed0:	61b3      	str	r3, [r6, #24]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D2 -> %ld", ms58_device.adc_values[MS58_TYPE_TEMP]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D1 conversion");
        spi_wdata[0] = MS58_CONV_D1_512;
1000aed2:	2342      	movs	r3, #66	; 0x42
1000aed4:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000aed6:	2701      	movs	r7, #1
1000aed8:	9700      	str	r7, [sp, #0]
1000aeda:	002b      	movs	r3, r5
1000aedc:	0022      	movs	r2, r4
1000aede:	490a      	ldr	r1, [pc, #40]	; (1000af08 <sms_pressure_ms58_read_data+0xcc>)
1000aee0:	480a      	ldr	r0, [pc, #40]	; (1000af0c <sms_pressure_ms58_read_data+0xd0>)
1000aee2:	47c8      	blx	r9
        pressure_device.hal.current_state = MS58_STATE_CONV_PRESSURE;
1000aee4:	2203      	movs	r2, #3
1000aee6:	2325      	movs	r3, #37	; 0x25
1000aee8:	54f2      	strb	r2, [r6, r3]
        pressure_device.hal.data_complete = true;
1000aeea:	3b01      	subs	r3, #1
1000aeec:	54f7      	strb	r7, [r6, r3]
        case MS58_STATE_NONE:
        default:
        break;
    }
    return STATUS_OK;
}
1000aeee:	2000      	movs	r0, #0
1000aef0:	b003      	add	sp, #12
1000aef2:	bc0c      	pop	{r2, r3}
1000aef4:	4691      	mov	r9, r2
1000aef6:	469a      	mov	sl, r3
1000aef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000aefa:	46c0      	nop			; (mov r8, r8)
1000aefc:	10018d58 	.word	0x10018d58
1000af00:	10018d48 	.word	0x10018d48
1000af04:	10018d34 	.word	0x10018d34
1000af08:	10018df8 	.word	0x10018df8
1000af0c:	10018e04 	.word	0x10018e04
1000af10:	1000b1ad 	.word	0x1000b1ad

1000af14 <sms_pressure_ms58_calculate>:

void sms_pressure_ms58_calculate(void)
{
1000af14:	b5f0      	push	{r4, r5, r6, r7, lr}
1000af16:	464f      	mov	r7, r9
1000af18:	b480      	push	{r7}
1000af1a:	b082      	sub	sp, #8
    ***************************/
    /* dT = D2 - Tref = D2 - C5*2^8 */
    /* tv1: 33464 * 2^8 = 8566784 */
    tv1 = ((int64_t)(pressure_device.hal.prom_values[5]) << 8);
    /* deltaT: 8569150 - 8566784 = 2366 */
    deltaT = (int32_t)((int64_t)pressure_device.hal.adc_values[MS58_TYPE_TEMP] - tv1);
1000af1c:	4d22      	ldr	r5, [pc, #136]	; (1000afa8 <sms_pressure_ms58_calculate+0x94>)

    /* TEMP = 20C + dT*TEMPSENS = 2000 + dT * C6/2^23 */
    /* tv1: 28312 * 2366 = 66986192 */
    tv1 = ((int64_t)pressure_device.hal.prom_values[6] * (int64_t)deltaT);
1000af1e:	89ec      	ldrh	r4, [r5, #14]
1000af20:	0224      	lsls	r4, r4, #8
1000af22:	69ab      	ldr	r3, [r5, #24]
1000af24:	1b1c      	subs	r4, r3, r4
1000af26:	17e3      	asrs	r3, r4, #31
1000af28:	001e      	movs	r6, r3
    /* tv2: 66986192 / 2^23 = 7(.985376358) */
    tv2 = (tv1 >> 23);
    /* temp: 7 + 2000 = 2007 */
    pressure_device.hal.temperature = (int32_t)(tv2 + 2000);
1000af2a:	8a28      	ldrh	r0, [r5, #16]
1000af2c:	4a1f      	ldr	r2, [pc, #124]	; (1000afac <sms_pressure_ms58_calculate+0x98>)
1000af2e:	4691      	mov	r9, r2
1000af30:	0022      	movs	r2, r4
1000af32:	2100      	movs	r1, #0
1000af34:	47c8      	blx	r9
1000af36:	0249      	lsls	r1, r1, #9
1000af38:	0dc0      	lsrs	r0, r0, #23
1000af3a:	4308      	orrs	r0, r1
1000af3c:	23fa      	movs	r3, #250	; 0xfa
1000af3e:	00db      	lsls	r3, r3, #3
1000af40:	469c      	mov	ip, r3
1000af42:	4460      	add	r0, ip
1000af44:	6228      	str	r0, [r5, #32]
    /* tv2: 23282 * 2366 = 55085212 */
    tv2 = ((int64_t)pressure_device.hal.prom_values[4] * (int64_t)deltaT);
    /* tv3: 55085212 / 2^7 = 430353(.21875) */
    tv3 = (tv2 >> 7);
    /* offset: 2419851264 + 430353 = 2420281617 */
    offset = (tv1 + tv3);
1000af46:	89a8      	ldrh	r0, [r5, #12]
1000af48:	0022      	movs	r2, r4
1000af4a:	9601      	str	r6, [sp, #4]
1000af4c:	0033      	movs	r3, r6
1000af4e:	2100      	movs	r1, #0
1000af50:	47c8      	blx	r9
1000af52:	064e      	lsls	r6, r1, #25
1000af54:	09c2      	lsrs	r2, r0, #7
1000af56:	4332      	orrs	r2, r6
1000af58:	11cb      	asrs	r3, r1, #7
1000af5a:	892e      	ldrh	r6, [r5, #8]
1000af5c:	2100      	movs	r1, #0
1000af5e:	0430      	lsls	r0, r6, #16
1000af60:	1812      	adds	r2, r2, r0
1000af62:	414b      	adcs	r3, r1
1000af64:	0016      	movs	r6, r2
1000af66:	001f      	movs	r7, r3
    /* sensitivity: 1314881536 + 215500 = 1315097036 */
    sensitivity = (tv1 + tv3);

    /* P = D1*SENS - OFF = (D1*SENS/2^21 - OFF)/2^15 */
    /* tv1: (9085466 * 1315097036) / 2^21 = 5697378829(.612148284) */
    tv1 = (((int64_t)pressure_device.hal.adc_values[MS58_TYPE_PRESS] * sensitivity) >> 21);
1000af68:	8968      	ldrh	r0, [r5, #10]
1000af6a:	0022      	movs	r2, r4
1000af6c:	9b01      	ldr	r3, [sp, #4]
1000af6e:	2100      	movs	r1, #0
1000af70:	47c8      	blx	r9
1000af72:	060c      	lsls	r4, r1, #24
1000af74:	0a02      	lsrs	r2, r0, #8
1000af76:	4322      	orrs	r2, r4
1000af78:	120b      	asrs	r3, r1, #8
1000af7a:	88ec      	ldrh	r4, [r5, #6]
1000af7c:	2100      	movs	r1, #0
1000af7e:	03e0      	lsls	r0, r4, #15
1000af80:	1880      	adds	r0, r0, r2
1000af82:	4159      	adcs	r1, r3
1000af84:	696a      	ldr	r2, [r5, #20]
1000af86:	2300      	movs	r3, #0
1000af88:	47c8      	blx	r9
    /* tv2: 5697378829 - 2420281617 = 3277097212 */
    tv2 = tv1 - offset;
    /* press: 3277097212 / 2^15 = 100009(.070190) */
    pressure_device.hal.pressure = (int32_t)(tv2 >> 15);
1000af8a:	02cc      	lsls	r4, r1, #11
1000af8c:	0d42      	lsrs	r2, r0, #21
1000af8e:	4322      	orrs	r2, r4
1000af90:	154b      	asrs	r3, r1, #21
1000af92:	1b92      	subs	r2, r2, r6
1000af94:	41bb      	sbcs	r3, r7
1000af96:	0011      	movs	r1, r2
1000af98:	045b      	lsls	r3, r3, #17
1000af9a:	0bca      	lsrs	r2, r1, #15
1000af9c:	431a      	orrs	r2, r3
1000af9e:	61ea      	str	r2, [r5, #28]

    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.hal.temperature, pressure_device.hal.pressure);
}
1000afa0:	b002      	add	sp, #8
1000afa2:	bc04      	pop	{r2}
1000afa4:	4691      	mov	r9, r2
1000afa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000afa8:	10018d58 	.word	0x10018d58
1000afac:	10012ca1 	.word	0x10012ca1

1000afb0 <sms_pressure_poll_data>:
    spi_wdata[0] = MS58_RESET;
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
}

void sms_pressure_poll_data(void)
{
1000afb0:	b510      	push	{r4, lr}
	if(ble_current_state == BLE_STATE_PAIRED) {
1000afb2:	4b0b      	ldr	r3, [pc, #44]	; (1000afe0 <sms_pressure_poll_data+0x30>)
1000afb4:	781b      	ldrb	r3, [r3, #0]
1000afb6:	2b22      	cmp	r3, #34	; 0x22
1000afb8:	d111      	bne.n	1000afde <sms_pressure_poll_data+0x2e>
		//DBG_LOG_DEV("[sms_pressure_poll_data]\tStarting data polling");
		if(sms_pressure_ms58_read_data() != STATUS_OK) {
1000afba:	4b0a      	ldr	r3, [pc, #40]	; (1000afe4 <sms_pressure_poll_data+0x34>)
1000afbc:	4798      	blx	r3
1000afbe:	2800      	cmp	r0, #0
1000afc0:	d10d      	bne.n	1000afde <sms_pressure_poll_data+0x2e>
			DBG_LOG_DEV("[sms_pressure_ms58_poll_data] problem reading ms58 data");
		}
		else {
			if(pressure_device.hal.data_complete) {
1000afc2:	2324      	movs	r3, #36	; 0x24
1000afc4:	4a08      	ldr	r2, [pc, #32]	; (1000afe8 <sms_pressure_poll_data+0x38>)
1000afc6:	5cd3      	ldrb	r3, [r2, r3]
1000afc8:	2b00      	cmp	r3, #0
1000afca:	d008      	beq.n	1000afde <sms_pressure_poll_data+0x2e>
				pressure_device.hal.data_complete = false;
1000afcc:	0014      	movs	r4, r2
1000afce:	2200      	movs	r2, #0
1000afd0:	2324      	movs	r3, #36	; 0x24
1000afd2:	54e2      	strb	r2, [r4, r3]
				sms_pressure_ms58_calculate();
1000afd4:	4b05      	ldr	r3, [pc, #20]	; (1000afec <sms_pressure_poll_data+0x3c>)
1000afd6:	4798      	blx	r3
				pressure_device.rts = true;
1000afd8:	2201      	movs	r2, #1
1000afda:	232a      	movs	r3, #42	; 0x2a
1000afdc:	54e2      	strb	r2, [r4, r3]
			}
		}
		//if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
	}
}
1000afde:	bd10      	pop	{r4, pc}
1000afe0:	10018df0 	.word	0x10018df0
1000afe4:	1000ae3d 	.word	0x1000ae3d
1000afe8:	10018d58 	.word	0x10018d58
1000afec:	1000af15 	.word	0x1000af15

1000aff0 <sms_pressure_define_services>:

    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.hal.temperature, pressure_device.hal.pressure);
}

void sms_pressure_define_services(void)
{
1000aff0:	b510      	push	{r4, lr}
1000aff2:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000aff4:	466b      	mov	r3, sp
1000aff6:	1dda      	adds	r2, r3, #7
1000aff8:	2300      	movs	r3, #0
1000affa:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_PRESSURE, &pressure_device.service_handler, &init_value);
1000affc:	4c09      	ldr	r4, [pc, #36]	; (1000b024 <sms_pressure_define_services+0x34>)
1000affe:	0021      	movs	r1, r4
1000b000:	2001      	movs	r0, #1
1000b002:	4b09      	ldr	r3, [pc, #36]	; (1000b028 <sms_pressure_define_services+0x38>)
1000b004:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&pressure_device.service_handler)) != AT_BLE_SUCCESS) {
1000b006:	0020      	movs	r0, r4
1000b008:	4b08      	ldr	r3, [pc, #32]	; (1000b02c <sms_pressure_define_services+0x3c>)
1000b00a:	4798      	blx	r3
1000b00c:	1e04      	subs	r4, r0, #0
1000b00e:	d006      	beq.n	1000b01e <sms_pressure_define_services+0x2e>
        DBG_LOG("[sms_pressure_define_services]\tServices defining failed, reason 0x%x", status);
1000b010:	4807      	ldr	r0, [pc, #28]	; (1000b030 <sms_pressure_define_services+0x40>)
1000b012:	4b08      	ldr	r3, [pc, #32]	; (1000b034 <sms_pressure_define_services+0x44>)
1000b014:	4798      	blx	r3
1000b016:	0021      	movs	r1, r4
1000b018:	4807      	ldr	r0, [pc, #28]	; (1000b038 <sms_pressure_define_services+0x48>)
1000b01a:	4b08      	ldr	r3, [pc, #32]	; (1000b03c <sms_pressure_define_services+0x4c>)
1000b01c:	4798      	blx	r3
    }
    else {
        DBG_LOG_DEV("[sms_pressure_define_services]\tServices defined, SMS pressure handle: %d", pressure_device.service_handler.serv_handle);
    }
1000b01e:	b002      	add	sp, #8
1000b020:	bd10      	pop	{r4, pc}
1000b022:	46c0      	nop			; (mov r8, r8)
1000b024:	10018d84 	.word	0x10018d84
1000b028:	1000a321 	.word	0x1000a321
1000b02c:	1000a2fd 	.word	0x1000a2fd
1000b030:	10015ddc 	.word	0x10015ddc
1000b034:	10014c31 	.word	0x10014c31
1000b038:	10016320 	.word	0x10016320
1000b03c:	10014b11 	.word	0x10014b11

1000b040 <sms_sensors_interrupt_toggle>:
 */ 

#include "sms_sensors.h"

/* Sensors-related functions */
void sms_sensors_interrupt_toggle(bool mpu_int, bool press_int) {
1000b040:	b510      	push	{r4, lr}
1000b042:	000c      	movs	r4, r1
    /* IMU --> IMU_DRDY */
    if(mpu_int) {
1000b044:	2800      	cmp	r0, #0
1000b046:	d007      	beq.n	1000b058 <sms_sensors_interrupt_toggle+0x18>
        mpu_device.state = MPU_STATE_ON;
1000b048:	2102      	movs	r1, #2
1000b04a:	232f      	movs	r3, #47	; 0x2f
1000b04c:	4a15      	ldr	r2, [pc, #84]	; (1000b0a4 <sms_sensors_interrupt_toggle+0x64>)
1000b04e:	54d1      	strb	r1, [r2, r3]
        gpio_enable_callback(SMS_MPU_DRDY_PIN);
1000b050:	201e      	movs	r0, #30
1000b052:	4b15      	ldr	r3, [pc, #84]	; (1000b0a8 <sms_sensors_interrupt_toggle+0x68>)
1000b054:	4798      	blx	r3
1000b056:	e006      	b.n	1000b066 <sms_sensors_interrupt_toggle+0x26>
    }
    else {
        mpu_device.state = MPU_STATE_OFF;
1000b058:	2100      	movs	r1, #0
1000b05a:	232f      	movs	r3, #47	; 0x2f
1000b05c:	4a11      	ldr	r2, [pc, #68]	; (1000b0a4 <sms_sensors_interrupt_toggle+0x64>)
1000b05e:	54d1      	strb	r1, [r2, r3]
        gpio_disable_callback(SMS_MPU_DRDY_PIN);
1000b060:	201e      	movs	r0, #30
1000b062:	4b12      	ldr	r3, [pc, #72]	; (1000b0ac <sms_sensors_interrupt_toggle+0x6c>)
1000b064:	4798      	blx	r3
     * Note: Since there is no direct mechanism to simply enable and disable
     *       the AON sleep timer interruption, we have to initialize it each
     *       time (and it starts running) and register the corresponding
     *       callback (and it enables the interrupt)
     */
    if(press_int) {
1000b066:	2c00      	cmp	r4, #0
1000b068:	d010      	beq.n	1000b08c <sms_sensors_interrupt_toggle+0x4c>
        pressure_device.hal.current_state = MS58_STATE_CONV_PRESSURE;
1000b06a:	4b11      	ldr	r3, [pc, #68]	; (1000b0b0 <sms_sensors_interrupt_toggle+0x70>)
1000b06c:	2103      	movs	r1, #3
1000b06e:	2225      	movs	r2, #37	; 0x25
1000b070:	5499      	strb	r1, [r3, r2]
        pressure_device.state = PRESSURE_STATE_ON;
1000b072:	3901      	subs	r1, #1
1000b074:	3206      	adds	r2, #6
1000b076:	5499      	strb	r1, [r3, r2]
        sms_timer_aon_init(SMS_PRESSURE_CONVERT_MS, AON_SLEEP_TIMER_RELOAD_MODE);
1000b078:	2100      	movs	r1, #0
1000b07a:	480e      	ldr	r0, [pc, #56]	; (1000b0b4 <sms_sensors_interrupt_toggle+0x74>)
1000b07c:	4b0e      	ldr	r3, [pc, #56]	; (1000b0b8 <sms_sensors_interrupt_toggle+0x78>)
1000b07e:	4798      	blx	r3
        sms_timer_aon_register_callback();
1000b080:	4b0e      	ldr	r3, [pc, #56]	; (1000b0bc <sms_sensors_interrupt_toggle+0x7c>)
1000b082:	4798      	blx	r3
        sensors_active = true;
1000b084:	2201      	movs	r2, #1
1000b086:	4b0e      	ldr	r3, [pc, #56]	; (1000b0c0 <sms_sensors_interrupt_toggle+0x80>)
1000b088:	701a      	strb	r2, [r3, #0]
1000b08a:	e00a      	b.n	1000b0a2 <sms_sensors_interrupt_toggle+0x62>
    }
    else {
        pressure_device.hal.current_state = MS58_STATE_READY;
1000b08c:	2102      	movs	r1, #2
1000b08e:	2325      	movs	r3, #37	; 0x25
1000b090:	4a07      	ldr	r2, [pc, #28]	; (1000b0b0 <sms_sensors_interrupt_toggle+0x70>)
1000b092:	54d1      	strb	r1, [r2, r3]
        sms_timer_aon_disable();
1000b094:	4b0b      	ldr	r3, [pc, #44]	; (1000b0c4 <sms_sensors_interrupt_toggle+0x84>)
1000b096:	4798      	blx	r3
        sms_timer_aon_unregister_callback();
1000b098:	4b0b      	ldr	r3, [pc, #44]	; (1000b0c8 <sms_sensors_interrupt_toggle+0x88>)
1000b09a:	4798      	blx	r3
        sensors_active = false;
1000b09c:	2200      	movs	r2, #0
1000b09e:	4b08      	ldr	r3, [pc, #32]	; (1000b0c0 <sms_sensors_interrupt_toggle+0x80>)
1000b0a0:	701a      	strb	r2, [r3, #0]
    }
}
1000b0a2:	bd10      	pop	{r4, pc}
1000b0a4:	10018c44 	.word	0x10018c44
1000b0a8:	1000c22d 	.word	0x1000c22d
1000b0ac:	1000c289 	.word	0x1000c289
1000b0b0:	10018d58 	.word	0x10018d58
1000b0b4:	000003d5 	.word	0x000003d5
1000b0b8:	1000b211 	.word	0x1000b211
1000b0bc:	1000b245 	.word	0x1000b245
1000b0c0:	10018de4 	.word	0x10018de4
1000b0c4:	1000b239 	.word	0x1000b239
1000b0c8:	1000b265 	.word	0x1000b265

1000b0cc <sms_sensors_switch>:
    

void sms_sensors_switch(bool mpu_en, bool press_en)
{
1000b0cc:	b510      	push	{r4, lr}
1000b0ce:	000c      	movs	r4, r1
    /* IMU */
    if(mpu_en) {
1000b0d0:	2800      	cmp	r0, #0
1000b0d2:	d010      	beq.n	1000b0f6 <sms_sensors_switch+0x2a>
        if(sms_mpu_initialize()) {
1000b0d4:	4b11      	ldr	r3, [pc, #68]	; (1000b11c <sms_sensors_switch+0x50>)
1000b0d6:	4798      	blx	r3
1000b0d8:	2800      	cmp	r0, #0
1000b0da:	d004      	beq.n	1000b0e6 <sms_sensors_switch+0x1a>
            DBG_LOG_DEV("[sms_sensors_switch]\t\t\tCouldn't initialize MPU");
            gpio_pin_set_output_level(SMS_MPU_VCC_PIN, false);
1000b0dc:	2100      	movs	r1, #0
1000b0de:	2006      	movs	r0, #6
1000b0e0:	4b0f      	ldr	r3, [pc, #60]	; (1000b120 <sms_sensors_switch+0x54>)
1000b0e2:	4798      	blx	r3
1000b0e4:	e00b      	b.n	1000b0fe <sms_sensors_switch+0x32>
        }
        else {
            mpu_device.hal.init_ok = true;
1000b0e6:	2201      	movs	r2, #1
1000b0e8:	4b0e      	ldr	r3, [pc, #56]	; (1000b124 <sms_sensors_switch+0x58>)
1000b0ea:	701a      	strb	r2, [r3, #0]
            sms_sensors_interrupt_toggle(true, false);
1000b0ec:	2100      	movs	r1, #0
1000b0ee:	2001      	movs	r0, #1
1000b0f0:	4b0d      	ldr	r3, [pc, #52]	; (1000b128 <sms_sensors_switch+0x5c>)
1000b0f2:	4798      	blx	r3
1000b0f4:	e003      	b.n	1000b0fe <sms_sensors_switch+0x32>
        }
    }
    else {
        gpio_pin_set_output_level(SMS_MPU_VCC_PIN, false);
1000b0f6:	2100      	movs	r1, #0
1000b0f8:	2006      	movs	r0, #6
1000b0fa:	4b09      	ldr	r3, [pc, #36]	; (1000b120 <sms_sensors_switch+0x54>)
1000b0fc:	4798      	blx	r3
    }
    
    /* Pressure */
    if(press_en) {                
1000b0fe:	2c00      	cmp	r4, #0
1000b100:	d006      	beq.n	1000b110 <sms_sensors_switch+0x44>
        pressure_device.hal.current_state = MS58_STATE_RESETTING;
1000b102:	2101      	movs	r1, #1
1000b104:	2325      	movs	r3, #37	; 0x25
1000b106:	4a09      	ldr	r2, [pc, #36]	; (1000b12c <sms_sensors_switch+0x60>)
1000b108:	54d1      	strb	r1, [r2, r3]
        //pressure_device.hal.reset_done = false;
        //pressure_device.hal.init_ok = false;
        sms_pressure_startup();
1000b10a:	4b09      	ldr	r3, [pc, #36]	; (1000b130 <sms_sensors_switch+0x64>)
1000b10c:	4798      	blx	r3
1000b10e:	e003      	b.n	1000b118 <sms_sensors_switch+0x4c>
    }
    else {
        gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
1000b110:	2100      	movs	r1, #0
1000b112:	2007      	movs	r0, #7
1000b114:	4b02      	ldr	r3, [pc, #8]	; (1000b120 <sms_sensors_switch+0x54>)
1000b116:	4798      	blx	r3
    }
}
1000b118:	bd10      	pop	{r4, pc}
1000b11a:	46c0      	nop			; (mov r8, r8)
1000b11c:	1000a9f5 	.word	0x1000a9f5
1000b120:	1000bf85 	.word	0x1000bf85
1000b124:	10018c44 	.word	0x10018c44
1000b128:	1000b041 	.word	0x1000b041
1000b12c:	10018d58 	.word	0x10018d58
1000b130:	1000add5 	.word	0x1000add5

1000b134 <sms_spi_master_configure>:
 *   + mode 3 on SPI0 @ 1 MHz for MPU-9250 IMU
 * - assign SS pin for each slave device
 * - enable SPI
 */ 
void sms_spi_master_configure(void)
{
1000b134:	b530      	push	{r4, r5, lr}
1000b136:	b08d      	sub	sp, #52	; 0x34
    //DBG_LOG_DEV("[spi_master_configure]\tconfiguring SPI masters and attaching slaves...");

    /* Initialize ms58 spi slave device */
    struct spi_config spi_master_config;
    struct spi_slave_inst_config spi_slave_ms58_config;
    spi_slave_inst_get_config_defaults(&spi_slave_ms58_config);
1000b138:	ac01      	add	r4, sp, #4
1000b13a:	0020      	movs	r0, r4
1000b13c:	4b13      	ldr	r3, [pc, #76]	; (1000b18c <sms_spi_master_configure+0x58>)
1000b13e:	4798      	blx	r3
    spi_slave_ms58_config.ss_pin = SMS_PRESSURE_SPI_SS_PIN;
1000b140:	2310      	movs	r3, #16
1000b142:	7023      	strb	r3, [r4, #0]
    spi_attach_slave(&spi_slave_ms58_instance, &spi_slave_ms58_config);
1000b144:	0021      	movs	r1, r4
1000b146:	4812      	ldr	r0, [pc, #72]	; (1000b190 <sms_spi_master_configure+0x5c>)
1000b148:	4b12      	ldr	r3, [pc, #72]	; (1000b194 <sms_spi_master_configure+0x60>)
1000b14a:	4798      	blx	r3
    

    /* Initialize SPI1 master for ms58 */
    spi_get_config_defaults(&spi_master_config);
1000b14c:	ac02      	add	r4, sp, #8
1000b14e:	0020      	movs	r0, r4
1000b150:	4b11      	ldr	r3, [pc, #68]	; (1000b198 <sms_spi_master_configure+0x64>)
1000b152:	4798      	blx	r3
    spi_master_config.clock_divider = SPI_MASTER_MS58_CLOCK_DIV;
1000b154:	2368      	movs	r3, #104	; 0x68
1000b156:	7123      	strb	r3, [r4, #4]
    spi_master_config.transfer_mode = SPI_MASTER_MS58_MODE;
1000b158:	2300      	movs	r3, #0
1000b15a:	70a3      	strb	r3, [r4, #2]
    spi_master_config.pin_number_pad[0] = SPI_MASTER_MS58_PIN_SCK;
1000b15c:	3311      	adds	r3, #17
1000b15e:	60a3      	str	r3, [r4, #8]
    spi_master_config.pinmux_sel_pad[0] = SPI_MASTER_MS58_MUX_SCK;
1000b160:	3b0d      	subs	r3, #13
1000b162:	61a3      	str	r3, [r4, #24]
    spi_master_config.pin_number_pad[1] = SPI_MASTER_MS58_PIN_MOSI;
1000b164:	2213      	movs	r2, #19
1000b166:	60e2      	str	r2, [r4, #12]
    spi_master_config.pinmux_sel_pad[1] = SPI_MASTER_MS58_MUX_MOSI;
1000b168:	61e3      	str	r3, [r4, #28]
    spi_master_config.pin_number_pad[2] = SPI_MASTER_MS58_PIN_SSN;
1000b16a:	3a14      	subs	r2, #20
1000b16c:	6122      	str	r2, [r4, #16]
    spi_master_config.pinmux_sel_pad[2] = SPI_MASTER_MS58_MUX_SSN;
1000b16e:	6222      	str	r2, [r4, #32]
    spi_master_config.pin_number_pad[3] = SPI_MASTER_MS58_MISO;
1000b170:	3213      	adds	r2, #19
1000b172:	6162      	str	r2, [r4, #20]
    spi_master_config.pinmux_sel_pad[3] = SPI_MASTER_MS58_MUX_MISO;
1000b174:	6263      	str	r3, [r4, #36]	; 0x24
    spi_init(&spi_master_ms58_instance, SPI_MASTER_MS58_PORT, &spi_master_config);
1000b176:	4d09      	ldr	r5, [pc, #36]	; (1000b19c <sms_spi_master_configure+0x68>)
1000b178:	0022      	movs	r2, r4
1000b17a:	4909      	ldr	r1, [pc, #36]	; (1000b1a0 <sms_spi_master_configure+0x6c>)
1000b17c:	0028      	movs	r0, r5
1000b17e:	4b09      	ldr	r3, [pc, #36]	; (1000b1a4 <sms_spi_master_configure+0x70>)
1000b180:	4798      	blx	r3
    spi_enable(&spi_master_ms58_instance);
1000b182:	0028      	movs	r0, r5
1000b184:	4b08      	ldr	r3, [pc, #32]	; (1000b1a8 <sms_spi_master_configure+0x74>)
1000b186:	4798      	blx	r3
}
1000b188:	b00d      	add	sp, #52	; 0x34
1000b18a:	bd30      	pop	{r4, r5, pc}
1000b18c:	1000b6c9 	.word	0x1000b6c9
1000b190:	10018df8 	.word	0x10018df8
1000b194:	1000b701 	.word	0x1000b701
1000b198:	1000b6d5 	.word	0x1000b6d5
1000b19c:	10018e04 	.word	0x10018e04
1000b1a0:	40007000 	.word	0x40007000
1000b1a4:	1000b7d1 	.word	0x1000b7d1
1000b1a8:	1000b741 	.word	0x1000b741

1000b1ac <sms_spi_master_transceive>:
/* SPI transceive function:
 * - enable selected slave
 * - start transceive blocking job
 * - when job returned, disable selected slave
 */
enum status_code sms_spi_master_transceive(struct spi_module *const module, struct spi_slave_inst *const slave, uint8_t *tx_data, uint8_t *rx_data, uint16_t len) {
1000b1ac:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b1ae:	b083      	sub	sp, #12
1000b1b0:	0004      	movs	r4, r0
1000b1b2:	000d      	movs	r5, r1
1000b1b4:	9200      	str	r2, [sp, #0]
1000b1b6:	9301      	str	r3, [sp, #4]
1000b1b8:	ab08      	add	r3, sp, #32
1000b1ba:	881e      	ldrh	r6, [r3, #0]
    enum status_code retVal;
    /* Enable slave */
    //DBG_LOG_CONT_DEV(" selecting slave...");
    spi_select_slave(module, slave, true);
1000b1bc:	2201      	movs	r2, #1
1000b1be:	4f08      	ldr	r7, [pc, #32]	; (1000b1e0 <sms_spi_master_transceive+0x34>)
1000b1c0:	47b8      	blx	r7
    /* Write SPI data */
    //DBG_LOG_CONT_DEV(" writing data...");
    retVal = spi_transceive_buffer_wait(module, tx_data, rx_data, len);
1000b1c2:	0033      	movs	r3, r6
1000b1c4:	9a01      	ldr	r2, [sp, #4]
1000b1c6:	9900      	ldr	r1, [sp, #0]
1000b1c8:	0020      	movs	r0, r4
1000b1ca:	4e06      	ldr	r6, [pc, #24]	; (1000b1e4 <sms_spi_master_transceive+0x38>)
1000b1cc:	47b0      	blx	r6
1000b1ce:	0006      	movs	r6, r0
    /* Disable slave */
    //DBG_LOG_CONT_DEV(" de-selecting slave...");
    spi_select_slave(module, slave, false);
1000b1d0:	2200      	movs	r2, #0
1000b1d2:	0029      	movs	r1, r5
1000b1d4:	0020      	movs	r0, r4
1000b1d6:	47b8      	blx	r7
    //DBG_LOG_CONT_DEV(" done!");
    return retVal;
}
1000b1d8:	0030      	movs	r0, r6
1000b1da:	b003      	add	sp, #12
1000b1dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b1de:	46c0      	nop			; (mov r8, r8)
1000b1e0:	1000b9b9 	.word	0x1000b9b9
1000b1e4:	1000b935 	.word	0x1000b935

1000b1e8 <sms_timer_aon_callback>:

#include "sms_timer.h"

/* AON SLEEP TIMER */
void sms_timer_aon_callback(void)
{
1000b1e8:	b510      	push	{r4, lr}
    if(pressure_device.int_enabled) {
1000b1ea:	2328      	movs	r3, #40	; 0x28
1000b1ec:	4a06      	ldr	r2, [pc, #24]	; (1000b208 <sms_timer_aon_callback+0x20>)
1000b1ee:	5cd3      	ldrb	r3, [r2, r3]
1000b1f0:	2b00      	cmp	r3, #0
1000b1f2:	d008      	beq.n	1000b206 <sms_timer_aon_callback+0x1e>
		pressure_device.new_int = true;
1000b1f4:	2101      	movs	r1, #1
1000b1f6:	2329      	movs	r3, #41	; 0x29
1000b1f8:	54d1      	strb	r1, [r2, r3]
	    send_plf_int_msg_ind(AON_SLEEP_TIMER_EXPIRY_CALLBACK, AON_TIMER_EXPIRED, NULL, 0);
1000b1fa:	2300      	movs	r3, #0
1000b1fc:	2200      	movs	r2, #0
1000b1fe:	3102      	adds	r1, #2
1000b200:	2042      	movs	r0, #66	; 0x42
1000b202:	4c02      	ldr	r4, [pc, #8]	; (1000b20c <sms_timer_aon_callback+0x24>)
1000b204:	47a0      	blx	r4
	}
}
1000b206:	bd10      	pop	{r4, pc}
1000b208:	10018d58 	.word	0x10018d58
1000b20c:	1000ec89 	.word	0x1000ec89

1000b210 <sms_timer_aon_init>:

void sms_timer_aon_init(uint32_t cnt, enum aon_sleep_timer_mode cnt_mode)
{
1000b210:	b530      	push	{r4, r5, lr}
1000b212:	b083      	sub	sp, #12
1000b214:	0004      	movs	r4, r0
1000b216:	000d      	movs	r5, r1
    struct aon_sleep_timer_config config_aon_sleep_timer;
    aon_sleep_timer_get_config_defaults(&config_aon_sleep_timer);
1000b218:	4668      	mov	r0, sp
1000b21a:	4b05      	ldr	r3, [pc, #20]	; (1000b230 <sms_timer_aon_init+0x20>)
1000b21c:	4798      	blx	r3
    config_aon_sleep_timer.mode = cnt_mode;
1000b21e:	466b      	mov	r3, sp
1000b220:	705d      	strb	r5, [r3, #1]
    config_aon_sleep_timer.counter = cnt;
1000b222:	9401      	str	r4, [sp, #4]
    aon_sleep_timer_init(&config_aon_sleep_timer);
1000b224:	4668      	mov	r0, sp
1000b226:	4b03      	ldr	r3, [pc, #12]	; (1000b234 <sms_timer_aon_init+0x24>)
1000b228:	4798      	blx	r3
}
1000b22a:	b003      	add	sp, #12
1000b22c:	bd30      	pop	{r4, r5, pc}
1000b22e:	46c0      	nop			; (mov r8, r8)
1000b230:	10008171 	.word	0x10008171
1000b234:	100081e5 	.word	0x100081e5

1000b238 <sms_timer_aon_disable>:

void sms_timer_aon_disable(void)
{
1000b238:	b510      	push	{r4, lr}
    aon_sleep_timer_disable();
1000b23a:	4b01      	ldr	r3, [pc, #4]	; (1000b240 <sms_timer_aon_disable+0x8>)
1000b23c:	4798      	blx	r3
}
1000b23e:	bd10      	pop	{r4, pc}
1000b240:	10008181 	.word	0x10008181

1000b244 <sms_timer_aon_register_callback>:

void sms_timer_aon_register_callback(void)
{
1000b244:	b510      	push	{r4, lr}
    aon_sleep_timer_register_callback(sms_timer_aon_callback);
1000b246:	4804      	ldr	r0, [pc, #16]	; (1000b258 <sms_timer_aon_register_callback+0x14>)
1000b248:	4b04      	ldr	r3, [pc, #16]	; (1000b25c <sms_timer_aon_register_callback+0x18>)
1000b24a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b24c:	2280      	movs	r2, #128	; 0x80
1000b24e:	0512      	lsls	r2, r2, #20
1000b250:	4b03      	ldr	r3, [pc, #12]	; (1000b260 <sms_timer_aon_register_callback+0x1c>)
1000b252:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b254:	bd10      	pop	{r4, pc}
1000b256:	46c0      	nop			; (mov r8, r8)
1000b258:	1000b1e9 	.word	0x1000b1e9
1000b25c:	100081cd 	.word	0x100081cd
1000b260:	e000e100 	.word	0xe000e100

1000b264 <sms_timer_aon_unregister_callback>:

void sms_timer_aon_unregister_callback(void)
{
1000b264:	b510      	push	{r4, lr}
    aon_sleep_timer_unregister_callback();
1000b266:	4b04      	ldr	r3, [pc, #16]	; (1000b278 <sms_timer_aon_unregister_callback+0x14>)
1000b268:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b26a:	2180      	movs	r1, #128	; 0x80
1000b26c:	0509      	lsls	r1, r1, #20
1000b26e:	2380      	movs	r3, #128	; 0x80
1000b270:	4a02      	ldr	r2, [pc, #8]	; (1000b27c <sms_timer_aon_unregister_callback+0x18>)
1000b272:	50d1      	str	r1, [r2, r3]
    NVIC_DisableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b274:	bd10      	pop	{r4, pc}
1000b276:	46c0      	nop			; (mov r8, r8)
1000b278:	100081d9 	.word	0x100081d9
1000b27c:	e000e100 	.word	0xe000e100

1000b280 <sms_timer_aon_get_ms>:

void sms_timer_aon_get_ms(uint32_t *count)
{
    count = (uint32_t *)0;
}
1000b280:	4770      	bx	lr
1000b282:	46c0      	nop			; (mov r8, r8)

1000b284 <sms_dualtimer_init>:

/* DUALTIMER */
void sms_dualtimer_init(void)
{
1000b284:	b510      	push	{r4, lr}
1000b286:	b088      	sub	sp, #32
    struct dualtimer_config config_dualtimer;
    dualtimer_get_config_defaults(&config_dualtimer);
1000b288:	ac01      	add	r4, sp, #4
1000b28a:	0020      	movs	r0, r4
1000b28c:	4b08      	ldr	r3, [pc, #32]	; (1000b2b0 <sms_dualtimer_init+0x2c>)
1000b28e:	4798      	blx	r3

    config_dualtimer.timer1.load_value = SMS_DUALTIMER_LOAD_S;
1000b290:	4a08      	ldr	r2, [pc, #32]	; (1000b2b4 <sms_dualtimer_init+0x30>)
1000b292:	60a2      	str	r2, [r4, #8]
    config_dualtimer.timer1.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b294:	2300      	movs	r3, #0
1000b296:	7063      	strb	r3, [r4, #1]
    config_dualtimer.timer2.load_value = SMS_DUALTIMER_LOAD_S;
1000b298:	6162      	str	r2, [r4, #20]
    config_dualtimer.timer2.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b29a:	7363      	strb	r3, [r4, #13]

    dualtimer_init(&config_dualtimer);
1000b29c:	0020      	movs	r0, r4
1000b29e:	4b06      	ldr	r3, [pc, #24]	; (1000b2b8 <sms_dualtimer_init+0x34>)
1000b2a0:	4798      	blx	r3
    dualtimer_disable(DUALTIMER_TIMER1);
1000b2a2:	2000      	movs	r0, #0
1000b2a4:	4c05      	ldr	r4, [pc, #20]	; (1000b2bc <sms_dualtimer_init+0x38>)
1000b2a6:	47a0      	blx	r4
    dualtimer_disable(DUALTIMER_TIMER2);
1000b2a8:	2001      	movs	r0, #1
1000b2aa:	47a0      	blx	r4
}
1000b2ac:	b008      	add	sp, #32
1000b2ae:	bd10      	pop	{r4, pc}
1000b2b0:	1000ba1d 	.word	0x1000ba1d
1000b2b4:	018cba80 	.word	0x018cba80
1000b2b8:	1000bab1 	.word	0x1000bab1
1000b2bc:	1000ba8d 	.word	0x1000ba8d

1000b2c0 <sms_dualtimer_register_callback>:

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
1000b2c0:	b510      	push	{r4, lr}
1000b2c2:	0004      	movs	r4, r0
    dualtimer_register_callback(tmr, cb_handler);
1000b2c4:	4b02      	ldr	r3, [pc, #8]	; (1000b2d0 <sms_dualtimer_register_callback+0x10>)
1000b2c6:	4798      	blx	r3
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
    dualtimer_disable(tmr);
1000b2c8:	0020      	movs	r0, r4
1000b2ca:	4b02      	ldr	r3, [pc, #8]	; (1000b2d4 <sms_dualtimer_register_callback+0x14>)
1000b2cc:	4798      	blx	r3

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
    dualtimer_register_callback(tmr, cb_handler);
    sms_dualtimer_stop(tmr);
}
1000b2ce:	bd10      	pop	{r4, pc}
1000b2d0:	1000bbb5 	.word	0x1000bbb5
1000b2d4:	1000ba8d 	.word	0x1000ba8d

1000b2d8 <sms_dualtimer_start>:

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
1000b2d8:	b510      	push	{r4, lr}
1000b2da:	0014      	movs	r4, r2
    uint32_t timer_load = 1;
    switch(unit) {
1000b2dc:	2801      	cmp	r0, #1
1000b2de:	d006      	beq.n	1000b2ee <sms_dualtimer_start+0x16>
1000b2e0:	2800      	cmp	r0, #0
1000b2e2:	d002      	beq.n	1000b2ea <sms_dualtimer_start+0x12>
1000b2e4:	2802      	cmp	r0, #2
1000b2e6:	d004      	beq.n	1000b2f2 <sms_dualtimer_start+0x1a>
1000b2e8:	e005      	b.n	1000b2f6 <sms_dualtimer_start+0x1e>
        case TIMER_UNIT_US:
        timer_load = SMS_DUALTIMER_LOAD_US;
1000b2ea:	221a      	movs	r2, #26
1000b2ec:	e004      	b.n	1000b2f8 <sms_dualtimer_start+0x20>
        break;
        
        case TIMER_UNIT_MS:
        timer_load = SMS_DUALTIMER_LOAD_MS;
1000b2ee:	4a0c      	ldr	r2, [pc, #48]	; (1000b320 <sms_dualtimer_start+0x48>)
        break;
1000b2f0:	e002      	b.n	1000b2f8 <sms_dualtimer_start+0x20>
        
        case TIMER_UNIT_S:
        timer_load = SMS_DUALTIMER_LOAD_S;
1000b2f2:	4a0c      	ldr	r2, [pc, #48]	; (1000b324 <sms_dualtimer_start+0x4c>)
        break;
1000b2f4:	e000      	b.n	1000b2f8 <sms_dualtimer_start+0x20>
    sms_dualtimer_stop(tmr);
}

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
    uint32_t timer_load = 1;
1000b2f6:	2201      	movs	r2, #1
        
        default:
        break;
    }
    
    if(delay <= 0) {
1000b2f8:	2900      	cmp	r1, #0
1000b2fa:	d101      	bne.n	1000b300 <sms_dualtimer_start+0x28>
        //DBG_LOG("[sms_dualtimer_start]\tWarning! Delay value < 0... setting to 1000");
        delay = 1000;
1000b2fc:	21fa      	movs	r1, #250	; 0xfa
1000b2fe:	0089      	lsls	r1, r1, #2
    }
    
    ulp_ready = false;
1000b300:	2000      	movs	r0, #0
1000b302:	4b09      	ldr	r3, [pc, #36]	; (1000b328 <sms_dualtimer_start+0x50>)
1000b304:	7018      	strb	r0, [r3, #0]
    //DBG_LOG_DEV("[sms_dualtimer_start]\t\tStarting timer%d... load: %ld, delay: %ld", (tmr+1), timer_load, delay);
    dualtimer_set_counter(tmr, DUALTIMER_SET_CURRUNT_REG, timer_load * delay);
1000b306:	434a      	muls	r2, r1
1000b308:	2100      	movs	r1, #0
1000b30a:	0020      	movs	r0, r4
1000b30c:	4b07      	ldr	r3, [pc, #28]	; (1000b32c <sms_dualtimer_start+0x54>)
1000b30e:	4798      	blx	r3
    dualtimer_enable(tmr);
1000b310:	0020      	movs	r0, r4
1000b312:	4b07      	ldr	r3, [pc, #28]	; (1000b330 <sms_dualtimer_start+0x58>)
1000b314:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b316:	2280      	movs	r2, #128	; 0x80
1000b318:	01d2      	lsls	r2, r2, #7
1000b31a:	4b06      	ldr	r3, [pc, #24]	; (1000b334 <sms_dualtimer_start+0x5c>)
1000b31c:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}
1000b31e:	bd10      	pop	{r4, pc}
1000b320:	00006590 	.word	0x00006590
1000b324:	018cba80 	.word	0x018cba80
1000b328:	10018cd1 	.word	0x10018cd1
1000b32c:	1000ba41 	.word	0x1000ba41
1000b330:	1000ba69 	.word	0x1000ba69
1000b334:	e000e100 	.word	0xe000e100

1000b338 <sms_dualtimer_stop>:

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
1000b338:	b510      	push	{r4, lr}
    dualtimer_disable(tmr);
1000b33a:	4b01      	ldr	r3, [pc, #4]	; (1000b340 <sms_dualtimer_stop+0x8>)
1000b33c:	4798      	blx	r3
}
1000b33e:	bd10      	pop	{r4, pc}
1000b340:	1000ba8d 	.word	0x1000ba8d

1000b344 <sms_dualtimer1_cb>:

void sms_dualtimer1_cb(void)
{
1000b344:	b510      	push	{r4, lr}
    timer1_instance.new_int = true;
1000b346:	2201      	movs	r2, #1
1000b348:	4b04      	ldr	r3, [pc, #16]	; (1000b35c <sms_dualtimer1_cb+0x18>)
1000b34a:	709a      	strb	r2, [r3, #2]
    send_plf_int_msg_ind(DUALTIMER_TIMER1_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000b34c:	2300      	movs	r3, #0
1000b34e:	2200      	movs	r2, #0
1000b350:	2101      	movs	r1, #1
1000b352:	2040      	movs	r0, #64	; 0x40
1000b354:	4c02      	ldr	r4, [pc, #8]	; (1000b360 <sms_dualtimer1_cb+0x1c>)
1000b356:	47a0      	blx	r4
}
1000b358:	bd10      	pop	{r4, pc}
1000b35a:	46c0      	nop			; (mov r8, r8)
1000b35c:	10018d44 	.word	0x10018d44
1000b360:	1000ec89 	.word	0x1000ec89

1000b364 <sms_dualtimer2_cb>:

void sms_dualtimer2_cb(void)
{
1000b364:	b510      	push	{r4, lr}
    timer2_instance.new_int = true;
1000b366:	2201      	movs	r2, #1
1000b368:	4b04      	ldr	r3, [pc, #16]	; (1000b37c <sms_dualtimer2_cb+0x18>)
1000b36a:	709a      	strb	r2, [r3, #2]
    send_plf_int_msg_ind(DUALTIMER_TIMER2_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000b36c:	2300      	movs	r3, #0
1000b36e:	2200      	movs	r2, #0
1000b370:	2101      	movs	r1, #1
1000b372:	2041      	movs	r0, #65	; 0x41
1000b374:	4c02      	ldr	r4, [pc, #8]	; (1000b380 <sms_dualtimer2_cb+0x1c>)
1000b376:	47a0      	blx	r4
}
1000b378:	bd10      	pop	{r4, pc}
1000b37a:	46c0      	nop			; (mov r8, r8)
1000b37c:	10018df4 	.word	0x10018df4
1000b380:	1000ec89 	.word	0x1000ec89

1000b384 <sms_dualtimer1_fn>:


void sms_dualtimer1_fn(void)
{
1000b384:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    switch(timer1_current_mode) {
1000b386:	4b79      	ldr	r3, [pc, #484]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b388:	781b      	ldrb	r3, [r3, #0]
1000b38a:	b2db      	uxtb	r3, r3
1000b38c:	2b01      	cmp	r3, #1
1000b38e:	d003      	beq.n	1000b398 <sms_dualtimer1_fn+0x14>
1000b390:	2b02      	cmp	r3, #2
1000b392:	d100      	bne.n	1000b396 <sms_dualtimer1_fn+0x12>
1000b394:	e0ae      	b.n	1000b4f4 <sms_dualtimer1_fn+0x170>
1000b396:	e0e1      	b.n	1000b55c <sms_dualtimer1_fn+0x1d8>
        /* Timer1 mode = STARTUP */
        case TIMER1_MODE_STARTUP:
        {
            timer1_current_mode = TIMER1_MODE_NONE;
1000b398:	2200      	movs	r2, #0
1000b39a:	4b74      	ldr	r3, [pc, #464]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b39c:	701a      	strb	r2, [r3, #0]
            button_instance.previous_state = button_instance.current_state;
1000b39e:	4c74      	ldr	r4, [pc, #464]	; (1000b570 <sms_dualtimer1_fn+0x1ec>)
1000b3a0:	7b63      	ldrb	r3, [r4, #13]
1000b3a2:	7323      	strb	r3, [r4, #12]
            button_instance.current_state = sms_button_get_state();
1000b3a4:	4b73      	ldr	r3, [pc, #460]	; (1000b574 <sms_dualtimer1_fn+0x1f0>)
1000b3a6:	4798      	blx	r3
1000b3a8:	7360      	strb	r0, [r4, #13]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000b3aa:	4873      	ldr	r0, [pc, #460]	; (1000b578 <sms_dualtimer1_fn+0x1f4>)
1000b3ac:	4b73      	ldr	r3, [pc, #460]	; (1000b57c <sms_dualtimer1_fn+0x1f8>)
1000b3ae:	4798      	blx	r3
            
            switch(button_instance.previous_state) {
1000b3b0:	7b23      	ldrb	r3, [r4, #12]
1000b3b2:	2b01      	cmp	r3, #1
1000b3b4:	d002      	beq.n	1000b3bc <sms_dualtimer1_fn+0x38>
1000b3b6:	2b02      	cmp	r3, #2
1000b3b8:	d04c      	beq.n	1000b454 <sms_dualtimer1_fn+0xd0>
1000b3ba:	e093      	b.n	1000b4e4 <sms_dualtimer1_fn+0x160>
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B0:
                switch(button_instance.current_state) {
1000b3bc:	4b6c      	ldr	r3, [pc, #432]	; (1000b570 <sms_dualtimer1_fn+0x1ec>)
1000b3be:	7b5b      	ldrb	r3, [r3, #13]
1000b3c0:	2b01      	cmp	r3, #1
1000b3c2:	d002      	beq.n	1000b3ca <sms_dualtimer1_fn+0x46>
1000b3c4:	2b02      	cmp	r3, #2
1000b3c6:	d023      	beq.n	1000b410 <sms_dualtimer1_fn+0x8c>
1000b3c8:	e03b      	b.n	1000b442 <sms_dualtimer1_fn+0xbe>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b3ca:	4b6d      	ldr	r3, [pc, #436]	; (1000b580 <sms_dualtimer1_fn+0x1fc>)
1000b3cc:	781b      	ldrb	r3, [r3, #0]
1000b3ce:	2b00      	cmp	r3, #0
1000b3d0:	d115      	bne.n	1000b3fe <sms_dualtimer1_fn+0x7a>
                        sms_btn_cnt++;
1000b3d2:	4a6c      	ldr	r2, [pc, #432]	; (1000b584 <sms_dualtimer1_fn+0x200>)
1000b3d4:	7813      	ldrb	r3, [r2, #0]
1000b3d6:	3301      	adds	r3, #1
1000b3d8:	b2db      	uxtb	r3, r3
1000b3da:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000b3dc:	2b0f      	cmp	r3, #15
1000b3de:	d905      	bls.n	1000b3ec <sms_dualtimer1_fn+0x68>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000b3e0:	2200      	movs	r2, #0
1000b3e2:	4b62      	ldr	r3, [pc, #392]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b3e4:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000b3e6:	4b68      	ldr	r3, [pc, #416]	; (1000b588 <sms_dualtimer1_fn+0x204>)
1000b3e8:	4798      	blx	r3
1000b3ea:	e0be      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000b3ec:	2201      	movs	r2, #1
1000b3ee:	4b5f      	ldr	r3, [pc, #380]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b3f0:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000b3f2:	2200      	movs	r2, #0
1000b3f4:	21fa      	movs	r1, #250	; 0xfa
1000b3f6:	2001      	movs	r0, #1
1000b3f8:	4b64      	ldr	r3, [pc, #400]	; (1000b58c <sms_dualtimer1_fn+0x208>)
1000b3fa:	4798      	blx	r3
1000b3fc:	e0b5      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b3fe:	4b64      	ldr	r3, [pc, #400]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b400:	781b      	ldrb	r3, [r3, #0]
1000b402:	2b00      	cmp	r3, #0
1000b404:	d000      	beq.n	1000b408 <sms_dualtimer1_fn+0x84>
1000b406:	e0b0      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b408:	2201      	movs	r2, #1
1000b40a:	4b62      	ldr	r3, [pc, #392]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b40c:	701a      	strb	r2, [r3, #0]
1000b40e:	e0ac      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    }
                    break;
                    
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b410:	4b5b      	ldr	r3, [pc, #364]	; (1000b580 <sms_dualtimer1_fn+0x1fc>)
1000b412:	781b      	ldrb	r3, [r3, #0]
1000b414:	2b00      	cmp	r3, #0
1000b416:	d10b      	bne.n	1000b430 <sms_dualtimer1_fn+0xac>
                        sms_btn_cnt = 0;
1000b418:	2200      	movs	r2, #0
1000b41a:	4b5a      	ldr	r3, [pc, #360]	; (1000b584 <sms_dualtimer1_fn+0x200>)
1000b41c:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000b41e:	3201      	adds	r2, #1
1000b420:	4b52      	ldr	r3, [pc, #328]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b422:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000b424:	2200      	movs	r2, #0
1000b426:	2164      	movs	r1, #100	; 0x64
1000b428:	2001      	movs	r0, #1
1000b42a:	4b58      	ldr	r3, [pc, #352]	; (1000b58c <sms_dualtimer1_fn+0x208>)
1000b42c:	4798      	blx	r3
1000b42e:	e09c      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b430:	4b57      	ldr	r3, [pc, #348]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b432:	781b      	ldrb	r3, [r3, #0]
1000b434:	2b00      	cmp	r3, #0
1000b436:	d000      	beq.n	1000b43a <sms_dualtimer1_fn+0xb6>
1000b438:	e097      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b43a:	2201      	movs	r2, #1
1000b43c:	4b55      	ldr	r3, [pc, #340]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b43e:	701a      	strb	r2, [r3, #0]
1000b440:	e093      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_BOTH:
                    case BUTTON_STATE_NONE:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b442:	4b53      	ldr	r3, [pc, #332]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b444:	781b      	ldrb	r3, [r3, #0]
1000b446:	2b00      	cmp	r3, #0
1000b448:	d000      	beq.n	1000b44c <sms_dualtimer1_fn+0xc8>
1000b44a:	e08e      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b44c:	2201      	movs	r2, #1
1000b44e:	4b51      	ldr	r3, [pc, #324]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b450:	701a      	strb	r2, [r3, #0]
1000b452:	e08a      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                }
                break;
                
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B1:
                switch(button_instance.current_state) {
1000b454:	4b46      	ldr	r3, [pc, #280]	; (1000b570 <sms_dualtimer1_fn+0x1ec>)
1000b456:	7b5b      	ldrb	r3, [r3, #13]
1000b458:	2b01      	cmp	r3, #1
1000b45a:	d023      	beq.n	1000b4a4 <sms_dualtimer1_fn+0x120>
1000b45c:	2b02      	cmp	r3, #2
1000b45e:	d139      	bne.n	1000b4d4 <sms_dualtimer1_fn+0x150>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b460:	4b47      	ldr	r3, [pc, #284]	; (1000b580 <sms_dualtimer1_fn+0x1fc>)
1000b462:	781b      	ldrb	r3, [r3, #0]
1000b464:	2b00      	cmp	r3, #0
1000b466:	d115      	bne.n	1000b494 <sms_dualtimer1_fn+0x110>
                        sms_btn_cnt++;
1000b468:	4a46      	ldr	r2, [pc, #280]	; (1000b584 <sms_dualtimer1_fn+0x200>)
1000b46a:	7813      	ldrb	r3, [r2, #0]
1000b46c:	3301      	adds	r3, #1
1000b46e:	b2db      	uxtb	r3, r3
1000b470:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000b472:	2b0f      	cmp	r3, #15
1000b474:	d905      	bls.n	1000b482 <sms_dualtimer1_fn+0xfe>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000b476:	2200      	movs	r2, #0
1000b478:	4b3c      	ldr	r3, [pc, #240]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b47a:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000b47c:	4b42      	ldr	r3, [pc, #264]	; (1000b588 <sms_dualtimer1_fn+0x204>)
1000b47e:	4798      	blx	r3
1000b480:	e073      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000b482:	2201      	movs	r2, #1
1000b484:	4b39      	ldr	r3, [pc, #228]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b486:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000b488:	2200      	movs	r2, #0
1000b48a:	21fa      	movs	r1, #250	; 0xfa
1000b48c:	2001      	movs	r0, #1
1000b48e:	4b3f      	ldr	r3, [pc, #252]	; (1000b58c <sms_dualtimer1_fn+0x208>)
1000b490:	4798      	blx	r3
1000b492:	e06a      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b494:	4b3e      	ldr	r3, [pc, #248]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b496:	781b      	ldrb	r3, [r3, #0]
1000b498:	2b00      	cmp	r3, #0
1000b49a:	d166      	bne.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b49c:	2201      	movs	r2, #1
1000b49e:	4b3d      	ldr	r3, [pc, #244]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b4a0:	701a      	strb	r2, [r3, #0]
1000b4a2:	e062      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    }
                    break;
                    
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b4a4:	4b36      	ldr	r3, [pc, #216]	; (1000b580 <sms_dualtimer1_fn+0x1fc>)
1000b4a6:	781b      	ldrb	r3, [r3, #0]
1000b4a8:	2b00      	cmp	r3, #0
1000b4aa:	d10b      	bne.n	1000b4c4 <sms_dualtimer1_fn+0x140>
                        sms_btn_cnt = 0;
1000b4ac:	2200      	movs	r2, #0
1000b4ae:	4b35      	ldr	r3, [pc, #212]	; (1000b584 <sms_dualtimer1_fn+0x200>)
1000b4b0:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000b4b2:	3201      	adds	r2, #1
1000b4b4:	4b2d      	ldr	r3, [pc, #180]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b4b6:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000b4b8:	2200      	movs	r2, #0
1000b4ba:	2164      	movs	r1, #100	; 0x64
1000b4bc:	2001      	movs	r0, #1
1000b4be:	4b33      	ldr	r3, [pc, #204]	; (1000b58c <sms_dualtimer1_fn+0x208>)
1000b4c0:	4798      	blx	r3
1000b4c2:	e052      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b4c4:	4b32      	ldr	r3, [pc, #200]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b4c6:	781b      	ldrb	r3, [r3, #0]
1000b4c8:	2b00      	cmp	r3, #0
1000b4ca:	d14e      	bne.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b4cc:	2201      	movs	r2, #1
1000b4ce:	4b31      	ldr	r3, [pc, #196]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b4d0:	701a      	strb	r2, [r3, #0]
1000b4d2:	e04a      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_NONE:
                    case BUTTON_STATE_BOTH:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b4d4:	4b2e      	ldr	r3, [pc, #184]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b4d6:	781b      	ldrb	r3, [r3, #0]
1000b4d8:	2b00      	cmp	r3, #0
1000b4da:	d146      	bne.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b4dc:	2201      	movs	r2, #1
1000b4de:	4b2d      	ldr	r3, [pc, #180]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b4e0:	701a      	strb	r2, [r3, #0]
1000b4e2:	e042      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                case BUTTON_STATE_NONE:
                case BUTTON_STATE_BOTH:
                default:
                {
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b4e4:	4b2a      	ldr	r3, [pc, #168]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b4e6:	781b      	ldrb	r3, [r3, #0]
1000b4e8:	2b00      	cmp	r3, #0
1000b4ea:	d13e      	bne.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b4ec:	2201      	movs	r2, #1
1000b4ee:	4b29      	ldr	r3, [pc, #164]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b4f0:	701a      	strb	r2, [r3, #0]
1000b4f2:	e03a      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
        
        /* Timer1 mode = SHUTDOWN */
        case TIMER1_MODE_SHUTDOWN:
        {
            //timer1_current_mode = TIMER1_MODE_NONE;
            button_instance.previous_state = button_instance.current_state;
1000b4f4:	4c1e      	ldr	r4, [pc, #120]	; (1000b570 <sms_dualtimer1_fn+0x1ec>)
1000b4f6:	7b63      	ldrb	r3, [r4, #13]
1000b4f8:	7323      	strb	r3, [r4, #12]
            button_instance.current_state = sms_button_get_state();
1000b4fa:	4b1e      	ldr	r3, [pc, #120]	; (1000b574 <sms_dualtimer1_fn+0x1f0>)
1000b4fc:	4798      	blx	r3
1000b4fe:	7360      	strb	r0, [r4, #13]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000b500:	481d      	ldr	r0, [pc, #116]	; (1000b578 <sms_dualtimer1_fn+0x1f4>)
1000b502:	4b1e      	ldr	r3, [pc, #120]	; (1000b57c <sms_dualtimer1_fn+0x1f8>)
1000b504:	4798      	blx	r3
            
            if((button_instance.previous_state == BUTTON_STATE_BOTH) && (button_instance.current_state == BUTTON_STATE_BOTH)) {
1000b506:	89a2      	ldrh	r2, [r4, #12]
1000b508:	4b23      	ldr	r3, [pc, #140]	; (1000b598 <sms_dualtimer1_fn+0x214>)
1000b50a:	429a      	cmp	r2, r3
1000b50c:	d112      	bne.n	1000b534 <sms_dualtimer1_fn+0x1b0>
                sms_btn_cnt++;
1000b50e:	4a1d      	ldr	r2, [pc, #116]	; (1000b584 <sms_dualtimer1_fn+0x200>)
1000b510:	7813      	ldrb	r3, [r2, #0]
1000b512:	3301      	adds	r3, #1
1000b514:	b2db      	uxtb	r3, r3
1000b516:	7013      	strb	r3, [r2, #0]
                if(sms_btn_cnt >= SMS_BTN_SHTDWN_CNT) {
1000b518:	2b09      	cmp	r3, #9
1000b51a:	d902      	bls.n	1000b522 <sms_dualtimer1_fn+0x19e>
                    sms_ble_power_down();
1000b51c:	4b1f      	ldr	r3, [pc, #124]	; (1000b59c <sms_dualtimer1_fn+0x218>)
1000b51e:	4798      	blx	r3
1000b520:	e023      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                }
                else {
                    //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                    timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000b522:	2202      	movs	r2, #2
1000b524:	4b11      	ldr	r3, [pc, #68]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b526:	701a      	strb	r2, [r3, #0]
                    sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000b528:	2200      	movs	r2, #0
1000b52a:	21fa      	movs	r1, #250	; 0xfa
1000b52c:	2001      	movs	r0, #1
1000b52e:	4b17      	ldr	r3, [pc, #92]	; (1000b58c <sms_dualtimer1_fn+0x208>)
1000b530:	4798      	blx	r3
1000b532:	e01a      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                }
            }
            else {
                if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000b534:	232b      	movs	r3, #43	; 0x2b
1000b536:	4a1a      	ldr	r2, [pc, #104]	; (1000b5a0 <sms_dualtimer1_fn+0x21c>)
1000b538:	5cd3      	ldrb	r3, [r2, r3]
1000b53a:	2b01      	cmp	r3, #1
1000b53c:	d103      	bne.n	1000b546 <sms_dualtimer1_fn+0x1c2>
                    DBG_LOG_DEV("[sms_dualtimer1_fn]\t\tStarting sensors (shutting down)...");
                    sms_sensors_interrupt_toggle(false, true);
1000b53e:	2101      	movs	r1, #1
1000b540:	2000      	movs	r0, #0
1000b542:	4b18      	ldr	r3, [pc, #96]	; (1000b5a4 <sms_dualtimer1_fn+0x220>)
1000b544:	4798      	blx	r3
                }                    
                timer1_current_mode = TIMER1_MODE_NONE;
1000b546:	2200      	movs	r2, #0
1000b548:	4b08      	ldr	r3, [pc, #32]	; (1000b56c <sms_dualtimer1_fn+0x1e8>)
1000b54a:	701a      	strb	r2, [r3, #0]
                if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b54c:	4b10      	ldr	r3, [pc, #64]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b54e:	781b      	ldrb	r3, [r3, #0]
1000b550:	2b00      	cmp	r3, #0
1000b552:	d10a      	bne.n	1000b56a <sms_dualtimer1_fn+0x1e6>
                    ulp_ready = true;
1000b554:	3201      	adds	r2, #1
1000b556:	4b0f      	ldr	r3, [pc, #60]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b558:	701a      	strb	r2, [r3, #0]
1000b55a:	e006      	b.n	1000b56a <sms_dualtimer1_fn+0x1e6>
        }
        
        case TIMER1_MODE_NONE:
        default:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b55c:	4b0c      	ldr	r3, [pc, #48]	; (1000b590 <sms_dualtimer1_fn+0x20c>)
1000b55e:	781b      	ldrb	r3, [r3, #0]
1000b560:	2b00      	cmp	r3, #0
1000b562:	d102      	bne.n	1000b56a <sms_dualtimer1_fn+0x1e6>
            //release_sleep_lock();
            ulp_ready = true;
1000b564:	2201      	movs	r2, #1
1000b566:	4b0b      	ldr	r3, [pc, #44]	; (1000b594 <sms_dualtimer1_fn+0x210>)
1000b568:	701a      	strb	r2, [r3, #0]
        }            
        break;
    } // switch(timer1_current_mode)
}
1000b56a:	bd10      	pop	{r4, pc}
1000b56c:	10018c40 	.word	0x10018c40
1000b570:	10018cd4 	.word	0x10018cd4
1000b574:	1000a541 	.word	0x1000a541
1000b578:	10016368 	.word	0x10016368
1000b57c:	1000a7d9 	.word	0x1000a7d9
1000b580:	10018df0 	.word	0x10018df0
1000b584:	10018e12 	.word	0x10018e12
1000b588:	10009f2d 	.word	0x10009f2d
1000b58c:	1000b2d9 	.word	0x1000b2d9
1000b590:	10018df7 	.word	0x10018df7
1000b594:	10018cd1 	.word	0x10018cd1
1000b598:	00000303 	.word	0x00000303
1000b59c:	10009f45 	.word	0x10009f45
1000b5a0:	10018d58 	.word	0x10018d58
1000b5a4:	1000b041 	.word	0x1000b041

1000b5a8 <sms_dualtimer2_fn>:

void sms_dualtimer2_fn(void)
{
1000b5a8:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    sms_monitor_get_states("[sms_dualtimer2_fn]");
1000b5aa:	483a      	ldr	r0, [pc, #232]	; (1000b694 <sms_dualtimer2_fn+0xec>)
1000b5ac:	4b3a      	ldr	r3, [pc, #232]	; (1000b698 <sms_dualtimer2_fn+0xf0>)
1000b5ae:	4798      	blx	r3
    switch(timer2_current_mode) {
1000b5b0:	4b3a      	ldr	r3, [pc, #232]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b5b2:	781b      	ldrb	r3, [r3, #0]
1000b5b4:	b2db      	uxtb	r3, r3
1000b5b6:	2b02      	cmp	r3, #2
1000b5b8:	d028      	beq.n	1000b60c <sms_dualtimer2_fn+0x64>
1000b5ba:	2b03      	cmp	r3, #3
1000b5bc:	d047      	beq.n	1000b64e <sms_dualtimer2_fn+0xa6>
1000b5be:	2b01      	cmp	r3, #1
1000b5c0:	d166      	bne.n	1000b690 <sms_dualtimer2_fn+0xe8>
        case TIMER2_MODE_INDICATION_TOUT:
        timer2_current_mode = TIMER2_MODE_NONE;
1000b5c2:	2200      	movs	r2, #0
1000b5c4:	4b35      	ldr	r3, [pc, #212]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b5c6:	701a      	strb	r2, [r3, #0]
        if(ble_current_state == BLE_STATE_PAIRED) {
1000b5c8:	4b35      	ldr	r3, [pc, #212]	; (1000b6a0 <sms_dualtimer2_fn+0xf8>)
1000b5ca:	781b      	ldrb	r3, [r3, #0]
1000b5cc:	2b22      	cmp	r3, #34	; 0x22
1000b5ce:	d107      	bne.n	1000b5e0 <sms_dualtimer2_fn+0x38>
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            if(timer1_current_mode == TIMER1_MODE_NONE) {
1000b5d0:	4b34      	ldr	r3, [pc, #208]	; (1000b6a4 <sms_dualtimer2_fn+0xfc>)
1000b5d2:	781b      	ldrb	r3, [r3, #0]
1000b5d4:	2b00      	cmp	r3, #0
1000b5d6:	d15b      	bne.n	1000b690 <sms_dualtimer2_fn+0xe8>
                //release_sleep_lock();
                ulp_ready = true;
1000b5d8:	3201      	adds	r2, #1
1000b5da:	4b33      	ldr	r3, [pc, #204]	; (1000b6a8 <sms_dualtimer2_fn+0x100>)
1000b5dc:	701a      	strb	r2, [r3, #0]
1000b5de:	e057      	b.n	1000b690 <sms_dualtimer2_fn+0xe8>
            }                
        }
        else {
            sms_ble_ind_retry++;
1000b5e0:	4a32      	ldr	r2, [pc, #200]	; (1000b6ac <sms_dualtimer2_fn+0x104>)
1000b5e2:	7813      	ldrb	r3, [r2, #0]
1000b5e4:	3301      	adds	r3, #1
1000b5e6:	b2db      	uxtb	r3, r3
1000b5e8:	7013      	strb	r3, [r2, #0]
            if(sms_ble_ind_retry >= BLE_INDICATION_RETRY_MAX) {
1000b5ea:	2b00      	cmp	r3, #0
1000b5ec:	d006      	beq.n	1000b5fc <sms_dualtimer2_fn+0x54>
                DBG_LOG_CONT_DEV(" ...giving up!");
                //DBG_LOG_DEV("[sms_dualtimer2_fn]\tTimer1 mode: %d", timer1_current_mode);
                timer2_current_mode = TIMER2_MODE_NONE;
1000b5ee:	2200      	movs	r2, #0
1000b5f0:	4b2a      	ldr	r3, [pc, #168]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b5f2:	701a      	strb	r2, [r3, #0]
                ble_current_state = BLE_STATE_PAIRED;
1000b5f4:	3222      	adds	r2, #34	; 0x22
1000b5f6:	4b2a      	ldr	r3, [pc, #168]	; (1000b6a0 <sms_dualtimer2_fn+0xf8>)
1000b5f8:	701a      	strb	r2, [r3, #0]
1000b5fa:	e049      	b.n	1000b690 <sms_dualtimer2_fn+0xe8>
                //if(timer1_current_mode == TIMER1_MODE_NONE) release_sleep_lock();
            }
            else {
                DBG_LOG_CONT_DEV(" ...waiting... counter: %d", sms_ble_ind_retry);
                //sms_ble_send_characteristic(BLE_CHAR_PRESSURE);
                timer2_current_mode = TIMER2_MODE_INDICATION_TOUT;
1000b5fc:	2201      	movs	r2, #1
1000b5fe:	4b27      	ldr	r3, [pc, #156]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b600:	701a      	strb	r2, [r3, #0]
                //ulp_ready = false;
                sms_dualtimer_start(TIMER_UNIT_MS, BLE_INDICATION_TOUT_MS, DUALTIMER_TIMER2);
1000b602:	2164      	movs	r1, #100	; 0x64
1000b604:	2001      	movs	r0, #1
1000b606:	4b2a      	ldr	r3, [pc, #168]	; (1000b6b0 <sms_dualtimer2_fn+0x108>)
1000b608:	4798      	blx	r3
1000b60a:	e041      	b.n	1000b690 <sms_dualtimer2_fn+0xe8>
        }
        break;
        
        case TIMER2_MODE_LED_STARTUP:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking startup...");
        timer2_current_mode = TIMER2_MODE_NONE;
1000b60c:	2200      	movs	r2, #0
1000b60e:	4b23      	ldr	r3, [pc, #140]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b610:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000b612:	4a28      	ldr	r2, [pc, #160]	; (1000b6b4 <sms_dualtimer2_fn+0x10c>)
1000b614:	7813      	ldrb	r3, [r2, #0]
1000b616:	3301      	adds	r3, #1
1000b618:	b2db      	uxtb	r3, r3
1000b61a:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_STARTUP_CNT) {
1000b61c:	7813      	ldrb	r3, [r2, #0]
1000b61e:	b2db      	uxtb	r3, r3
1000b620:	2b07      	cmp	r3, #7
1000b622:	d908      	bls.n	1000b636 <sms_dualtimer2_fn+0x8e>
            sms_led_switch_off(SMS_LED_0_PIN);
1000b624:	2016      	movs	r0, #22
1000b626:	4b24      	ldr	r3, [pc, #144]	; (1000b6b8 <sms_dualtimer2_fn+0x110>)
1000b628:	4798      	blx	r3
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            /* Blinking done... starting ble advertisement */
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tSMS awake... starting advertisement");
            sms_ble_advertise();
1000b62a:	4b24      	ldr	r3, [pc, #144]	; (1000b6bc <sms_dualtimer2_fn+0x114>)
1000b62c:	4798      	blx	r3
            ulp_ready = true;
1000b62e:	2201      	movs	r2, #1
1000b630:	4b1d      	ldr	r3, [pc, #116]	; (1000b6a8 <sms_dualtimer2_fn+0x100>)
1000b632:	701a      	strb	r2, [r3, #0]
1000b634:	e02c      	b.n	1000b690 <sms_dualtimer2_fn+0xe8>
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBlinking up... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000b636:	2016      	movs	r0, #22
1000b638:	4b21      	ldr	r3, [pc, #132]	; (1000b6c0 <sms_dualtimer2_fn+0x118>)
1000b63a:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_STARTUP;
1000b63c:	2202      	movs	r2, #2
1000b63e:	4b17      	ldr	r3, [pc, #92]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b640:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER2);
1000b642:	3a01      	subs	r2, #1
1000b644:	2164      	movs	r1, #100	; 0x64
1000b646:	2001      	movs	r0, #1
1000b648:	4b19      	ldr	r3, [pc, #100]	; (1000b6b0 <sms_dualtimer2_fn+0x108>)
1000b64a:	4798      	blx	r3
1000b64c:	e020      	b.n	1000b690 <sms_dualtimer2_fn+0xe8>
        }
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking shutdown...");
        timer2_current_mode = TIMER2_MODE_NONE;
1000b64e:	2200      	movs	r2, #0
1000b650:	4b12      	ldr	r3, [pc, #72]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b652:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000b654:	4a17      	ldr	r2, [pc, #92]	; (1000b6b4 <sms_dualtimer2_fn+0x10c>)
1000b656:	7813      	ldrb	r3, [r2, #0]
1000b658:	3301      	adds	r3, #1
1000b65a:	b2db      	uxtb	r3, r3
1000b65c:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_SHTDWN_CNT) {
1000b65e:	7813      	ldrb	r3, [r2, #0]
1000b660:	b2db      	uxtb	r3, r3
1000b662:	2b03      	cmp	r3, #3
1000b664:	d908      	bls.n	1000b678 <sms_dualtimer2_fn+0xd0>
            sms_led_switch_off(SMS_LED_0_PIN);
1000b666:	2016      	movs	r0, #22
1000b668:	4b13      	ldr	r3, [pc, #76]	; (1000b6b8 <sms_dualtimer2_fn+0x110>)
1000b66a:	4798      	blx	r3
            DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tPowering off...");
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            sms_init_variables();
1000b66c:	4b15      	ldr	r3, [pc, #84]	; (1000b6c4 <sms_dualtimer2_fn+0x11c>)
1000b66e:	4798      	blx	r3
            ulp_ready = true;
1000b670:	2201      	movs	r2, #1
1000b672:	4b0d      	ldr	r3, [pc, #52]	; (1000b6a8 <sms_dualtimer2_fn+0x100>)
1000b674:	701a      	strb	r2, [r3, #0]
1000b676:	e00b      	b.n	1000b690 <sms_dualtimer2_fn+0xe8>
            //release_sleep_lock();
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBLinking off... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000b678:	2016      	movs	r0, #22
1000b67a:	4b11      	ldr	r3, [pc, #68]	; (1000b6c0 <sms_dualtimer2_fn+0x118>)
1000b67c:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
1000b67e:	2203      	movs	r2, #3
1000b680:	4b06      	ldr	r3, [pc, #24]	; (1000b69c <sms_dualtimer2_fn+0xf4>)
1000b682:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_SHTDWN_MS, DUALTIMER_TIMER2);
1000b684:	3a02      	subs	r2, #2
1000b686:	21c8      	movs	r1, #200	; 0xc8
1000b688:	0049      	lsls	r1, r1, #1
1000b68a:	2001      	movs	r0, #1
1000b68c:	4b08      	ldr	r3, [pc, #32]	; (1000b6b0 <sms_dualtimer2_fn+0x108>)
1000b68e:	4798      	blx	r3
        case TIMER2_MODE_LED_CONNECTION_LOST:
        case TIMER2_MODE_NONE:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        break;
    }
1000b690:	bd10      	pop	{r4, pc}
1000b692:	46c0      	nop			; (mov r8, r8)
1000b694:	1001637c 	.word	0x1001637c
1000b698:	1000a7d9 	.word	0x1000a7d9
1000b69c:	10018df7 	.word	0x10018df7
1000b6a0:	10018df0 	.word	0x10018df0
1000b6a4:	10018c40 	.word	0x10018c40
1000b6a8:	10018cd1 	.word	0x10018cd1
1000b6ac:	10018de5 	.word	0x10018de5
1000b6b0:	1000b2d9 	.word	0x1000b2d9
1000b6b4:	10018e18 	.word	0x10018e18
1000b6b8:	1000aba5 	.word	0x1000aba5
1000b6bc:	1000a065 	.word	0x1000a065
1000b6c0:	1000abe5 	.word	0x1000abe5
1000b6c4:	1000f165 	.word	0x1000f165

1000b6c8 <spi_slave_inst_get_config_defaults>:
void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = PIN_LP_GPIO_12;
1000b6c8:	230c      	movs	r3, #12
1000b6ca:	7003      	strb	r3, [r0, #0]
	config->address_enabled = false;
1000b6cc:	2300      	movs	r3, #0
1000b6ce:	7043      	strb	r3, [r0, #1]
	config->address         = 0;
1000b6d0:	7083      	strb	r3, [r0, #2]
}
1000b6d2:	4770      	bx	lr

1000b6d4 <spi_get_config_defaults>:
void spi_get_config_defaults(
		struct spi_config *const config)
{
	Assert(config);

	config->mode             = SPI_MODE_MASTER;
1000b6d4:	2301      	movs	r3, #1
1000b6d6:	7003      	strb	r3, [r0, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
1000b6d8:	2300      	movs	r3, #0
1000b6da:	7043      	strb	r3, [r0, #1]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
1000b6dc:	7083      	strb	r3, [r0, #2]
	config->clock_source     = SPI_CLK_INPUT_0;
1000b6de:	70c3      	strb	r3, [r0, #3]
	config->clock_divider    = 129;
1000b6e0:	3381      	adds	r3, #129	; 0x81
1000b6e2:	7103      	strb	r3, [r0, #4]

	config->pin_number_pad[0] = PIN_LP_GPIO_10;
1000b6e4:	3b77      	subs	r3, #119	; 0x77
1000b6e6:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_11;
1000b6e8:	3301      	adds	r3, #1
1000b6ea:	60c3      	str	r3, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_12;
1000b6ec:	3301      	adds	r3, #1
1000b6ee:	6103      	str	r3, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_13;
1000b6f0:	3301      	adds	r3, #1
1000b6f2:	6143      	str	r3, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_10_SPI0_SCK;
1000b6f4:	3b0b      	subs	r3, #11
1000b6f6:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_11_SPI0_MOSI;
1000b6f8:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_12_SPI0_SSN;
1000b6fa:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_13_SPI0_MISO;
1000b6fc:	6243      	str	r3, [r0, #36]	; 0x24
};
1000b6fe:	4770      	bx	lr

1000b700 <spi_attach_slave>:
 *
 */
void spi_attach_slave(
		struct spi_slave_inst *const slave,
		struct spi_slave_inst_config *const config)
{
1000b700:	b530      	push	{r4, r5, lr}
1000b702:	b083      	sub	sp, #12
1000b704:	0004      	movs	r4, r0
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
1000b706:	780b      	ldrb	r3, [r1, #0]
1000b708:	7003      	strb	r3, [r0, #0]
	slave->address_enabled = config->address_enabled;
1000b70a:	784b      	ldrb	r3, [r1, #1]
1000b70c:	7043      	strb	r3, [r0, #1]
	slave->address         = config->address;
1000b70e:	788b      	ldrb	r3, [r1, #2]
1000b710:	7083      	strb	r3, [r0, #2]

	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000b712:	ad01      	add	r5, sp, #4
1000b714:	0028      	movs	r0, r5
1000b716:	4b07      	ldr	r3, [pc, #28]	; (1000b734 <spi_attach_slave+0x34>)
1000b718:	4798      	blx	r3
	config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000b71a:	2301      	movs	r3, #1
1000b71c:	702b      	strb	r3, [r5, #0]
	gpio_pin_set_config(slave->ss_pin, &config_gpio);
1000b71e:	7820      	ldrb	r0, [r4, #0]
1000b720:	0029      	movs	r1, r5
1000b722:	4b05      	ldr	r3, [pc, #20]	; (1000b738 <spi_attach_slave+0x38>)
1000b724:	4798      	blx	r3

	gpio_pin_set_output_level(slave->ss_pin, true);
1000b726:	7820      	ldrb	r0, [r4, #0]
1000b728:	2101      	movs	r1, #1
1000b72a:	4b04      	ldr	r3, [pc, #16]	; (1000b73c <spi_attach_slave+0x3c>)
1000b72c:	4798      	blx	r3
}
1000b72e:	b003      	add	sp, #12
1000b730:	bd30      	pop	{r4, r5, pc}
1000b732:	46c0      	nop			; (mov r8, r8)
1000b734:	1000bd1d 	.word	0x1000bd1d
1000b738:	1000bd2d 	.word	0x1000bd2d
1000b73c:	1000bf85 	.word	0x1000bf85

1000b740 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_enable(struct spi_module *const module)
{
	Spi *const spi_module = (module->hw);
1000b740:	6803      	ldr	r3, [r0, #0]
		NVIC_EnableIRQ(SPI1_TX_IRQn);
	}
#endif

	/* Enable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = SPI_MODULE_ENABLE_ENABLE;
1000b742:	2201      	movs	r2, #1
1000b744:	761a      	strb	r2, [r3, #24]
}
1000b746:	4770      	bx	lr

1000b748 <spi_disable>:
 * This function will disable the SPI module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_disable(struct spi_module *const module)
{
1000b748:	b510      	push	{r4, lr}
		NVIC_DisableIRQ(SPI1_TX_IRQn);
	}
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000b74a:	2300      	movs	r3, #0
1000b74c:	6802      	ldr	r2, [r0, #0]
1000b74e:	7613      	strb	r3, [r2, #24]
 */
static void _spi_clock_disable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000b750:	6803      	ldr	r3, [r0, #0]

	if (spi_module == (void *)SPI0) {
1000b752:	4a0d      	ldr	r2, [pc, #52]	; (1000b788 <spi_disable+0x40>)
1000b754:	4293      	cmp	r3, r2
1000b756:	d109      	bne.n	1000b76c <spi_disable+0x24>
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_CLK);
1000b758:	2041      	movs	r0, #65	; 0x41
1000b75a:	4c0c      	ldr	r4, [pc, #48]	; (1000b78c <spi_disable+0x44>)
1000b75c:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_PHASE);
1000b75e:	2026      	movs	r0, #38	; 0x26
1000b760:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_IF);
1000b762:	2038      	movs	r0, #56	; 0x38
1000b764:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_CORE);
1000b766:	2001      	movs	r0, #1
1000b768:	47a0      	blx	r4
1000b76a:	e00b      	b.n	1000b784 <spi_disable+0x3c>
	} else if (spi_module == (void *)SPI1) {
1000b76c:	4a08      	ldr	r2, [pc, #32]	; (1000b790 <spi_disable+0x48>)
1000b76e:	4293      	cmp	r3, r2
1000b770:	d108      	bne.n	1000b784 <spi_disable+0x3c>
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_CLK);
1000b772:	2042      	movs	r0, #66	; 0x42
1000b774:	4c05      	ldr	r4, [pc, #20]	; (1000b78c <spi_disable+0x44>)
1000b776:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_PHASE);
1000b778:	2027      	movs	r0, #39	; 0x27
1000b77a:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_IF);
1000b77c:	2039      	movs	r0, #57	; 0x39
1000b77e:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_CORE);
1000b780:	2002      	movs	r0, #2
1000b782:	47a0      	blx	r4
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
	_spi_clock_disable(module);
}
1000b784:	bd10      	pop	{r4, pc}
1000b786:	46c0      	nop			; (mov r8, r8)
1000b788:	40006000 	.word	0x40006000
1000b78c:	1000c71d 	.word	0x1000c71d
1000b790:	40007000 	.word	0x40007000

1000b794 <spi_reset>:
 * disable it.
 *
 * \param[in,out] module Pointer to the software instance struct
 */
void spi_reset(struct spi_module *const module)
{
1000b794:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Spi *const spi_module = (module->hw);
1000b796:	6804      	ldr	r4, [r0, #0]

	/* Disable the module */
	spi_disable(module);
1000b798:	4b09      	ldr	r3, [pc, #36]	; (1000b7c0 <spi_reset+0x2c>)
1000b79a:	4798      	blx	r3

	/* Software reset the module */
	if(spi_module == (void *)SPI0) {
1000b79c:	4b09      	ldr	r3, [pc, #36]	; (1000b7c4 <spi_reset+0x30>)
1000b79e:	429c      	cmp	r4, r3
1000b7a0:	d105      	bne.n	1000b7ae <spi_reset+0x1a>
		system_peripheral_reset(PERIPHERAL_SPI0_CORE);
1000b7a2:	2001      	movs	r0, #1
1000b7a4:	4c08      	ldr	r4, [pc, #32]	; (1000b7c8 <spi_reset+0x34>)
1000b7a6:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI0_IF);
1000b7a8:	2038      	movs	r0, #56	; 0x38
1000b7aa:	47a0      	blx	r4
1000b7ac:	e007      	b.n	1000b7be <spi_reset+0x2a>
	} else if (spi_module == (void *)SPI1) {
1000b7ae:	4b07      	ldr	r3, [pc, #28]	; (1000b7cc <spi_reset+0x38>)
1000b7b0:	429c      	cmp	r4, r3
1000b7b2:	d104      	bne.n	1000b7be <spi_reset+0x2a>
		system_peripheral_reset(PERIPHERAL_SPI1_CORE);
1000b7b4:	2002      	movs	r0, #2
1000b7b6:	4c04      	ldr	r4, [pc, #16]	; (1000b7c8 <spi_reset+0x34>)
1000b7b8:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI1_IF);
1000b7ba:	2039      	movs	r0, #57	; 0x39
1000b7bc:	47a0      	blx	r4
	}
}
1000b7be:	bd10      	pop	{r4, pc}
1000b7c0:	1000b749 	.word	0x1000b749
1000b7c4:	40006000 	.word	0x40006000
1000b7c8:	1000ca89 	.word	0x1000ca89
1000b7cc:	40007000 	.word	0x40007000

1000b7d0 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Spi *const hw,
		const struct spi_config *const config)
{
1000b7d0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b7d2:	465f      	mov	r7, fp
1000b7d4:	4646      	mov	r6, r8
1000b7d6:	b4c0      	push	{r6, r7}
1000b7d8:	b083      	sub	sp, #12
1000b7da:	0006      	movs	r6, r0
1000b7dc:	4688      	mov	r8, r1
1000b7de:	0015      	movs	r5, r2
	Assert(config);

	uint8_t idx;

	/* Initialize device instance */
	module->hw = hw;
1000b7e0:	6031      	str	r1, [r6, #0]

	Spi *const spi_module = (module->hw);

	/* Check if module is enabled. */
	if (spi_module->SPI_MODULE_ENABLE.reg & SPI_MODULE_ENABLE_MASK) {
1000b7e2:	7e0b      	ldrb	r3, [r1, #24]
1000b7e4:	07db      	lsls	r3, r3, #31
1000b7e6:	d501      	bpl.n	1000b7ec <spi_init+0x1c>
		spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000b7e8:	2300      	movs	r3, #0
1000b7ea:	760b      	strb	r3, [r1, #24]
	}

	spi_reset(module);
1000b7ec:	0030      	movs	r0, r6
1000b7ee:	4b4a      	ldr	r3, [pc, #296]	; (1000b918 <spi_init+0x148>)
1000b7f0:	4798      	blx	r3
 */
static void _spi_clock_enable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000b7f2:	6833      	ldr	r3, [r6, #0]

	if (spi_module == (void *)SPI0) {
1000b7f4:	4a49      	ldr	r2, [pc, #292]	; (1000b91c <spi_init+0x14c>)
1000b7f6:	4293      	cmp	r3, r2
1000b7f8:	d109      	bne.n	1000b80e <spi_init+0x3e>
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_CLK);
1000b7fa:	2041      	movs	r0, #65	; 0x41
1000b7fc:	4c48      	ldr	r4, [pc, #288]	; (1000b920 <spi_init+0x150>)
1000b7fe:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_PHASE);
1000b800:	2026      	movs	r0, #38	; 0x26
1000b802:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_IF);
1000b804:	2038      	movs	r0, #56	; 0x38
1000b806:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_CORE);
1000b808:	2001      	movs	r0, #1
1000b80a:	47a0      	blx	r4
1000b80c:	e00b      	b.n	1000b826 <spi_init+0x56>
	} else if (spi_module == (void *)SPI1) {
1000b80e:	4a45      	ldr	r2, [pc, #276]	; (1000b924 <spi_init+0x154>)
1000b810:	4293      	cmp	r3, r2
1000b812:	d108      	bne.n	1000b826 <spi_init+0x56>
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_CLK);
1000b814:	2042      	movs	r0, #66	; 0x42
1000b816:	4c42      	ldr	r4, [pc, #264]	; (1000b920 <spi_init+0x150>)
1000b818:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_PHASE);
1000b81a:	2027      	movs	r0, #39	; 0x27
1000b81c:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_IF);
1000b81e:	2039      	movs	r0, #57	; 0x39
1000b820:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_CORE);
1000b822:	2002      	movs	r0, #2
1000b824:	47a0      	blx	r4
	}
#endif

	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000b826:	a801      	add	r0, sp, #4
1000b828:	4b3f      	ldr	r3, [pc, #252]	; (1000b928 <spi_init+0x158>)
1000b82a:	4798      	blx	r3
1000b82c:	002c      	movs	r4, r5
1000b82e:	3408      	adds	r4, #8
1000b830:	2318      	movs	r3, #24
1000b832:	469b      	mov	fp, r3
1000b834:	44ab      	add	fp, r5
1000b836:	0027      	movs	r7, r4

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
		if (config->pin_number_pad[idx] != PINMUX_UNUSED) {
1000b838:	6820      	ldr	r0, [r4, #0]
1000b83a:	1c43      	adds	r3, r0, #1
1000b83c:	d011      	beq.n	1000b862 <spi_init+0x92>
			if (config->mode == SPI_MODE_MASTER) {
1000b83e:	782b      	ldrb	r3, [r5, #0]
1000b840:	2b01      	cmp	r3, #1
1000b842:	d102      	bne.n	1000b84a <spi_init+0x7a>
				config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000b844:	466a      	mov	r2, sp
1000b846:	7113      	strb	r3, [r2, #4]
1000b848:	e003      	b.n	1000b852 <spi_init+0x82>
			} else if (config->mode == SPI_MODE_SLAVE) {
1000b84a:	2b00      	cmp	r3, #0
1000b84c:	d101      	bne.n	1000b852 <spi_init+0x82>
				config_gpio.direction = GPIO_PIN_DIR_INPUT;
1000b84e:	466a      	mov	r2, sp
1000b850:	7113      	strb	r3, [r2, #4]
			}
			gpio_pin_set_config(config->pin_number_pad[idx], &config_gpio);
1000b852:	b2c0      	uxtb	r0, r0
1000b854:	a901      	add	r1, sp, #4
1000b856:	4b35      	ldr	r3, [pc, #212]	; (1000b92c <spi_init+0x15c>)
1000b858:	4798      	blx	r3
			gpio_pinmux_cofiguration(config->pin_number_pad[idx], \
1000b85a:	8a39      	ldrh	r1, [r7, #16]
1000b85c:	7838      	ldrb	r0, [r7, #0]
1000b85e:	4b34      	ldr	r3, [pc, #208]	; (1000b930 <spi_init+0x160>)
1000b860:	4798      	blx	r3
1000b862:	3404      	adds	r4, #4
	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
1000b864:	455c      	cmp	r4, fp
1000b866:	d1e6      	bne.n	1000b836 <spi_init+0x66>
						(uint16_t)(config->pinmux_sel_pad[idx]));
		}
	}

	/* Set up the input clock for the module */
	spi_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
1000b868:	78eb      	ldrb	r3, [r5, #3]
1000b86a:	4642      	mov	r2, r8
1000b86c:	7413      	strb	r3, [r2, #16]

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
1000b86e:	782b      	ldrb	r3, [r5, #0]
1000b870:	2b01      	cmp	r3, #1
1000b872:	d100      	bne.n	1000b876 <spi_init+0xa6>
		/* Set the mode in SPI master mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_MASTER;
1000b874:	7713      	strb	r3, [r2, #28]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
1000b876:	782b      	ldrb	r3, [r5, #0]
1000b878:	2b00      	cmp	r3, #0
1000b87a:	d101      	bne.n	1000b880 <spi_init+0xb0>
		/* Set the mode in SPI slave mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_SLAVE;
1000b87c:	4642      	mov	r2, r8
1000b87e:	7713      	strb	r3, [r2, #28]
		const struct spi_config *const config)
{
	Assert(module);
	Assert(config);

	Spi *const spi_module = (module->hw);
1000b880:	6833      	ldr	r3, [r6, #0]

	module->mode  = config->mode;
1000b882:	782a      	ldrb	r2, [r5, #0]
1000b884:	7172      	strb	r2, [r6, #5]

#if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
1000b886:	782a      	ldrb	r2, [r5, #0]
1000b888:	2a01      	cmp	r2, #1
1000b88a:	d101      	bne.n	1000b890 <spi_init+0xc0>
		spi_module->SPI_CLK_DIVIDER.reg = config->clock_divider;
1000b88c:	792a      	ldrb	r2, [r5, #4]
1000b88e:	829a      	strh	r2, [r3, #20]
	}
#endif

	/* Set data order */
	if (config->data_order == SPI_DATA_ORDER_LSB) {
1000b890:	786a      	ldrb	r2, [r5, #1]
1000b892:	2a04      	cmp	r2, #4
1000b894:	d104      	bne.n	1000b8a0 <spi_init+0xd0>
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x1;
1000b896:	2124      	movs	r1, #36	; 0x24
1000b898:	5c58      	ldrb	r0, [r3, r1]
1000b89a:	4302      	orrs	r2, r0
1000b89c:	545a      	strb	r2, [r3, r1]
1000b89e:	e004      	b.n	1000b8aa <spi_init+0xda>
	} else {
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x0;
1000b8a0:	2124      	movs	r1, #36	; 0x24
1000b8a2:	5c5a      	ldrb	r2, [r3, r1]
1000b8a4:	2004      	movs	r0, #4
1000b8a6:	4382      	bics	r2, r0
1000b8a8:	545a      	strb	r2, [r3, r1]
	}

	/* Set clock polarity and clock phase */
	switch(config->transfer_mode)
1000b8aa:	78aa      	ldrb	r2, [r5, #2]
1000b8ac:	2a01      	cmp	r2, #1
1000b8ae:	d01a      	beq.n	1000b8e6 <spi_init+0x116>
1000b8b0:	2a00      	cmp	r2, #0
1000b8b2:	d004      	beq.n	1000b8be <spi_init+0xee>
1000b8b4:	2a02      	cmp	r2, #2
1000b8b6:	d00c      	beq.n	1000b8d2 <spi_init+0x102>
1000b8b8:	2a03      	cmp	r2, #3
1000b8ba:	d01e      	beq.n	1000b8fa <spi_init+0x12a>
1000b8bc:	e026      	b.n	1000b90c <spi_init+0x13c>
	{
		case SPI_TRANSFER_MODE_0:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000b8be:	2224      	movs	r2, #36	; 0x24
1000b8c0:	5c99      	ldrb	r1, [r3, r2]
1000b8c2:	2002      	movs	r0, #2
1000b8c4:	4381      	bics	r1, r0
1000b8c6:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000b8c8:	5c99      	ldrb	r1, [r3, r2]
1000b8ca:	3801      	subs	r0, #1
1000b8cc:	4381      	bics	r1, r0
1000b8ce:	5499      	strb	r1, [r3, r2]
1000b8d0:	e01c      	b.n	1000b90c <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_1:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000b8d2:	2224      	movs	r2, #36	; 0x24
1000b8d4:	5c98      	ldrb	r0, [r3, r2]
1000b8d6:	2102      	movs	r1, #2
1000b8d8:	4301      	orrs	r1, r0
1000b8da:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000b8dc:	5c99      	ldrb	r1, [r3, r2]
1000b8de:	2001      	movs	r0, #1
1000b8e0:	4381      	bics	r1, r0
1000b8e2:	5499      	strb	r1, [r3, r2]
1000b8e4:	e012      	b.n	1000b90c <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_2:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000b8e6:	2224      	movs	r2, #36	; 0x24
1000b8e8:	5c99      	ldrb	r1, [r3, r2]
1000b8ea:	2002      	movs	r0, #2
1000b8ec:	4381      	bics	r1, r0
1000b8ee:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000b8f0:	5c98      	ldrb	r0, [r3, r2]
1000b8f2:	2101      	movs	r1, #1
1000b8f4:	4301      	orrs	r1, r0
1000b8f6:	5499      	strb	r1, [r3, r2]
1000b8f8:	e008      	b.n	1000b90c <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_3:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000b8fa:	2224      	movs	r2, #36	; 0x24
1000b8fc:	5c98      	ldrb	r0, [r3, r2]
1000b8fe:	2102      	movs	r1, #2
1000b900:	4301      	orrs	r1, r0
1000b902:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000b904:	5c98      	ldrb	r0, [r3, r2]
1000b906:	2101      	movs	r1, #1
1000b908:	4301      	orrs	r1, r0
1000b90a:	5499      	strb	r1, [r3, r2]
	module->locked                     = 0;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
1000b90c:	2000      	movs	r0, #0
1000b90e:	b003      	add	sp, #12
1000b910:	bc0c      	pop	{r2, r3}
1000b912:	4690      	mov	r8, r2
1000b914:	469b      	mov	fp, r3
1000b916:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b918:	1000b795 	.word	0x1000b795
1000b91c:	40006000 	.word	0x40006000
1000b920:	1000c3c1 	.word	0x1000c3c1
1000b924:	40007000 	.word	0x40007000
1000b928:	1000bd1d 	.word	0x1000bd1d
1000b92c:	1000bd2d 	.word	0x1000bd2d
1000b930:	1000c011 	.word	0x1000c011

1000b934 <spi_transceive_buffer_wait>:
enum status_code spi_transceive_buffer_wait(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
1000b934:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b936:	b083      	sub	sp, #12
	Spi *spi_module = module->hw;
1000b938:	6804      	ldr	r4, [r0, #0]
	uint8_t dummy = 0;
1000b93a:	2600      	movs	r6, #0
1000b93c:	466d      	mov	r5, sp
1000b93e:	71ee      	strb	r6, [r5, #7]
1000b940:	3507      	adds	r5, #7
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
1000b942:	2c00      	cmp	r4, #0
1000b944:	d034      	beq.n	1000b9b0 <spi_transceive_buffer_wait+0x7c>
		return STATUS_ERR_NOT_INITIALIZED;
	}
	if(!tx_data) {
1000b946:	2900      	cmp	r1, #0
1000b948:	d104      	bne.n	1000b954 <spi_transceive_buffer_wait+0x20>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
1000b94a:	0029      	movs	r1, r5
1000b94c:	7980      	ldrb	r0, [r0, #6]
1000b94e:	7028      	strb	r0, [r5, #0]
		skip_mosi = 1;
1000b950:	2701      	movs	r7, #1
1000b952:	e00b      	b.n	1000b96c <spi_transceive_buffer_wait+0x38>
	} else if(!rx_data) {
1000b954:	2a00      	cmp	r2, #0
1000b956:	d005      	beq.n	1000b964 <spi_transceive_buffer_wait+0x30>
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000b958:	2017      	movs	r0, #23
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
1000b95a:	2b00      	cmp	r3, #0
1000b95c:	d029      	beq.n	1000b9b2 <spi_transceive_buffer_wait+0x7e>
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
1000b95e:	2600      	movs	r6, #0
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000b960:	2700      	movs	r7, #0
1000b962:	e003      	b.n	1000b96c <spi_transceive_buffer_wait+0x38>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
1000b964:	2601      	movs	r6, #1
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000b966:	2700      	movs	r7, #0
	if(!tx_data) {
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
1000b968:	466a      	mov	r2, sp
1000b96a:	3207      	adds	r2, #7
 */
static bool _spi_is_active(Spi *const spi_module)
{
	Assert(spi_module);

	return spi_module->SPI_BUS_STATUS.bit.SPI_ACTIVE;
1000b96c:	2528      	movs	r5, #40	; 0x28
1000b96e:	5d60      	ldrb	r0, [r4, r5]
	}

	/* Check for Idle */
	do {
		status = _spi_is_active(spi_module);
	}while(status);
1000b970:	07c0      	lsls	r0, r0, #31
1000b972:	d4fc      	bmi.n	1000b96e <spi_transceive_buffer_wait+0x3a>

	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
1000b974:	7b20      	ldrb	r0, [r4, #12]
	spi_module->TRANSMIT_STATUS.reg;
1000b976:	7a20      	ldrb	r0, [r4, #8]

	/* Start transfer */
	while(transfer_len < length) {
1000b978:	2b00      	cmp	r3, #0
1000b97a:	d014      	beq.n	1000b9a6 <spi_transceive_buffer_wait+0x72>
1000b97c:	2500      	movs	r5, #0
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
		*rx_data = spi_module->RECEIVE_DATA.reg;
		transfer_len++;
		if (!skip_mosi) {
			tx_data++;
1000b97e:	4278      	negs	r0, r7
1000b980:	4147      	adcs	r7, r0
		}
		if (!skip_miso) {
			rx_data++;
1000b982:	4270      	negs	r0, r6
1000b984:	4146      	adcs	r6, r0
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_NOT_FULL);
1000b986:	7a20      	ldrb	r0, [r4, #8]
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
1000b988:	07c0      	lsls	r0, r0, #31
1000b98a:	d5fc      	bpl.n	1000b986 <spi_transceive_buffer_wait+0x52>
		spi_module->TRANSMIT_DATA.reg = *tx_data;
1000b98c:	7808      	ldrb	r0, [r1, #0]
1000b98e:	7020      	strb	r0, [r4, #0]
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->RECEIVE_STATUS.bit.RX_FIFO_NOT_EMPTY);
1000b990:	7b20      	ldrb	r0, [r4, #12]
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
		spi_module->TRANSMIT_DATA.reg = *tx_data;
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
1000b992:	07c0      	lsls	r0, r0, #31
1000b994:	d5fc      	bpl.n	1000b990 <spi_transceive_buffer_wait+0x5c>
		*rx_data = spi_module->RECEIVE_DATA.reg;
1000b996:	7920      	ldrb	r0, [r4, #4]
1000b998:	7010      	strb	r0, [r2, #0]
		transfer_len++;
1000b99a:	3501      	adds	r5, #1
1000b99c:	b2ad      	uxth	r5, r5
		if (!skip_mosi) {
			tx_data++;
1000b99e:	19c9      	adds	r1, r1, r7
		}
		if (!skip_miso) {
			rx_data++;
1000b9a0:	1992      	adds	r2, r2, r6
	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
1000b9a2:	42ab      	cmp	r3, r5
1000b9a4:	d1ef      	bne.n	1000b986 <spi_transceive_buffer_wait+0x52>
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_EMPTY);
1000b9a6:	7a23      	ldrb	r3, [r4, #8]
		}
	}
	/* check TXFIFO is empty */
	do {
		status = _spi_is_write_complete(spi_module);
	}while(!status);
1000b9a8:	06db      	lsls	r3, r3, #27
1000b9aa:	d5fc      	bpl.n	1000b9a6 <spi_transceive_buffer_wait+0x72>

	return STATUS_OK;
1000b9ac:	2000      	movs	r0, #0
1000b9ae:	e000      	b.n	1000b9b2 <spi_transceive_buffer_wait+0x7e>
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
		return STATUS_ERR_NOT_INITIALIZED;
1000b9b0:	201f      	movs	r0, #31
		status = _spi_is_write_complete(spi_module);
	}while(!status);

	return STATUS_OK;

}
1000b9b2:	b003      	add	sp, #12
1000b9b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b9b6:	46c0      	nop			; (mov r8, r8)

1000b9b8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		bool select)
{
1000b9b8:	b510      	push	{r4, lr}
	uint8_t gpio_num = slave->ss_pin;
1000b9ba:	7808      	ldrb	r0, [r1, #0]
	if(select) {
1000b9bc:	2a00      	cmp	r2, #0
1000b9be:	d003      	beq.n	1000b9c8 <spi_select_slave+0x10>
		/* ASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, false);
1000b9c0:	2100      	movs	r1, #0
1000b9c2:	4b04      	ldr	r3, [pc, #16]	; (1000b9d4 <spi_select_slave+0x1c>)
1000b9c4:	4798      	blx	r3
1000b9c6:	e002      	b.n	1000b9ce <spi_select_slave+0x16>
	} else {
		/* DEASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, true);
1000b9c8:	2101      	movs	r1, #1
1000b9ca:	4b02      	ldr	r3, [pc, #8]	; (1000b9d4 <spi_select_slave+0x1c>)
1000b9cc:	4798      	blx	r3
	}

	return STATUS_OK;
}
1000b9ce:	2000      	movs	r0, #0
1000b9d0:	bd10      	pop	{r4, pc}
1000b9d2:	46c0      	nop			; (mov r8, r8)
1000b9d4:	1000bf85 	.word	0x1000bf85

1000b9d8 <dualtimer_isr_handler>:
 *
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
1000b9d8:	b510      	push	{r4, lr}
 * \retval The interrupt status of timer1/timer2
 */
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
1000b9da:	4b0d      	ldr	r3, [pc, #52]	; (1000ba10 <dualtimer_isr_handler+0x38>)
1000b9dc:	7d1b      	ldrb	r3, [r3, #20]
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
1000b9de:	2b00      	cmp	r3, #0
1000b9e0:	d007      	beq.n	1000b9f2 <dualtimer_isr_handler+0x1a>
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
1000b9e2:	2201      	movs	r2, #1
1000b9e4:	4b0a      	ldr	r3, [pc, #40]	; (1000ba10 <dualtimer_isr_handler+0x38>)
1000b9e6:	731a      	strb	r2, [r3, #12]
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
1000b9e8:	4b0a      	ldr	r3, [pc, #40]	; (1000ba14 <dualtimer_isr_handler+0x3c>)
1000b9ea:	681b      	ldr	r3, [r3, #0]
1000b9ec:	2b00      	cmp	r3, #0
1000b9ee:	d000      	beq.n	1000b9f2 <dualtimer_isr_handler+0x1a>
			dualtimer_callback_timer1();
1000b9f0:	4798      	blx	r3
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
	} else {
		return DUALTIMER0->TIMER2MIS.reg;
1000b9f2:	2334      	movs	r3, #52	; 0x34
1000b9f4:	4a06      	ldr	r2, [pc, #24]	; (1000ba10 <dualtimer_isr_handler+0x38>)
1000b9f6:	5cd3      	ldrb	r3, [r2, r3]
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
1000b9f8:	2b00      	cmp	r3, #0
1000b9fa:	d007      	beq.n	1000ba0c <dualtimer_isr_handler+0x34>
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
	} else {
		DUALTIMER0->TIMER2INTCLR.reg = 1;
1000b9fc:	2101      	movs	r1, #1
1000b9fe:	232c      	movs	r3, #44	; 0x2c
1000ba00:	54d1      	strb	r1, [r2, r3]
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER2);
		if (dualtimer_callback_timer2)
1000ba02:	4b05      	ldr	r3, [pc, #20]	; (1000ba18 <dualtimer_isr_handler+0x40>)
1000ba04:	681b      	ldr	r3, [r3, #0]
1000ba06:	2b00      	cmp	r3, #0
1000ba08:	d000      	beq.n	1000ba0c <dualtimer_isr_handler+0x34>
			dualtimer_callback_timer2();
1000ba0a:	4798      	blx	r3
	}
}
1000ba0c:	bd10      	pop	{r4, pc}
1000ba0e:	46c0      	nop			; (mov r8, r8)
1000ba10:	40001000 	.word	0x40001000
1000ba14:	1001719c 	.word	0x1001719c
1000ba18:	100171a0 	.word	0x100171a0

1000ba1c <dualtimer_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a DUALTIMER module configuration structure to set
 */
void dualtimer_get_config_defaults(struct dualtimer_config *config)
{
	config->timer1.timer_enable = true;
1000ba1c:	2301      	movs	r3, #1
1000ba1e:	7003      	strb	r3, [r0, #0]
	config->timer2.timer_enable = true;
1000ba20:	7303      	strb	r3, [r0, #12]

	config->timer1.counter_mode = DUALTIMER_PERIODIC_MODE;
1000ba22:	2202      	movs	r2, #2
1000ba24:	7042      	strb	r2, [r0, #1]
	config->timer2.counter_mode = DUALTIMER_PERIODIC_MODE;
1000ba26:	7342      	strb	r2, [r0, #13]

	config->timer1.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000ba28:	7083      	strb	r3, [r0, #2]
	config->timer2.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000ba2a:	7383      	strb	r3, [r0, #14]

	config->timer1.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000ba2c:	2200      	movs	r2, #0
1000ba2e:	70c2      	strb	r2, [r0, #3]
	config->timer2.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000ba30:	73c2      	strb	r2, [r0, #15]

	config->timer1.interrup_enable = true;
1000ba32:	7103      	strb	r3, [r0, #4]
	config->timer2.interrup_enable = true;
1000ba34:	7403      	strb	r3, [r0, #16]

	config->timer1.load_value = 0;
1000ba36:	6082      	str	r2, [r0, #8]
	config->timer2.load_value = 0;
1000ba38:	6142      	str	r2, [r0, #20]

	config->clock_source = DUALTIMER_CLK_INPUT_0;
1000ba3a:	7602      	strb	r2, [r0, #24]
}
1000ba3c:	4770      	bx	lr
1000ba3e:	46c0      	nop			; (mov r8, r8)

1000ba40 <dualtimer_set_counter>:
 * \param[in]     value        Load value
 */
void dualtimer_set_counter(enum dualtimer_timer timer,
		enum dualtimer_set_register cur_bg, uint32_t value)
{
	if (timer == DUALTIMER_TIMER1) {
1000ba40:	2800      	cmp	r0, #0
1000ba42:	d107      	bne.n	1000ba54 <dualtimer_set_counter+0x14>
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000ba44:	2900      	cmp	r1, #0
1000ba46:	d102      	bne.n	1000ba4e <dualtimer_set_counter+0xe>
			DUALTIMER0->TIMER1LOAD.reg = value;
1000ba48:	4b06      	ldr	r3, [pc, #24]	; (1000ba64 <dualtimer_set_counter+0x24>)
1000ba4a:	601a      	str	r2, [r3, #0]
1000ba4c:	e009      	b.n	1000ba62 <dualtimer_set_counter+0x22>
		} else {
			DUALTIMER0->TIMER1BGLOAD.reg = value;
1000ba4e:	4b05      	ldr	r3, [pc, #20]	; (1000ba64 <dualtimer_set_counter+0x24>)
1000ba50:	619a      	str	r2, [r3, #24]
1000ba52:	e006      	b.n	1000ba62 <dualtimer_set_counter+0x22>
		}
	} else {
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000ba54:	2900      	cmp	r1, #0
1000ba56:	d102      	bne.n	1000ba5e <dualtimer_set_counter+0x1e>
			DUALTIMER0->TIMER2LOAD.reg = value;
1000ba58:	4b02      	ldr	r3, [pc, #8]	; (1000ba64 <dualtimer_set_counter+0x24>)
1000ba5a:	621a      	str	r2, [r3, #32]
1000ba5c:	e001      	b.n	1000ba62 <dualtimer_set_counter+0x22>
			} else {
			DUALTIMER0->TIMER2BGLOAD.reg = value;
1000ba5e:	4b01      	ldr	r3, [pc, #4]	; (1000ba64 <dualtimer_set_counter+0x24>)
1000ba60:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
}
1000ba62:	4770      	bx	lr
1000ba64:	40001000 	.word	0x40001000

1000ba68 <dualtimer_enable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_enable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000ba68:	2800      	cmp	r0, #0
1000ba6a:	d105      	bne.n	1000ba78 <dualtimer_enable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg |= DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000ba6c:	4a06      	ldr	r2, [pc, #24]	; (1000ba88 <dualtimer_enable+0x20>)
1000ba6e:	7a11      	ldrb	r1, [r2, #8]
1000ba70:	2380      	movs	r3, #128	; 0x80
1000ba72:	430b      	orrs	r3, r1
1000ba74:	7213      	strb	r3, [r2, #8]
1000ba76:	e005      	b.n	1000ba84 <dualtimer_enable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg |= DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000ba78:	4903      	ldr	r1, [pc, #12]	; (1000ba88 <dualtimer_enable+0x20>)
1000ba7a:	2228      	movs	r2, #40	; 0x28
1000ba7c:	5c88      	ldrb	r0, [r1, r2]
1000ba7e:	2380      	movs	r3, #128	; 0x80
1000ba80:	4303      	orrs	r3, r0
1000ba82:	548b      	strb	r3, [r1, r2]
	}
}
1000ba84:	4770      	bx	lr
1000ba86:	46c0      	nop			; (mov r8, r8)
1000ba88:	40001000 	.word	0x40001000

1000ba8c <dualtimer_disable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_disable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000ba8c:	2800      	cmp	r0, #0
1000ba8e:	d105      	bne.n	1000ba9c <dualtimer_disable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg &= ~DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000ba90:	4a06      	ldr	r2, [pc, #24]	; (1000baac <dualtimer_disable+0x20>)
1000ba92:	7a11      	ldrb	r1, [r2, #8]
1000ba94:	237f      	movs	r3, #127	; 0x7f
1000ba96:	400b      	ands	r3, r1
1000ba98:	7213      	strb	r3, [r2, #8]
1000ba9a:	e005      	b.n	1000baa8 <dualtimer_disable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg &= ~DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000ba9c:	4903      	ldr	r1, [pc, #12]	; (1000baac <dualtimer_disable+0x20>)
1000ba9e:	2228      	movs	r2, #40	; 0x28
1000baa0:	5c88      	ldrb	r0, [r1, r2]
1000baa2:	237f      	movs	r3, #127	; 0x7f
1000baa4:	4003      	ands	r3, r0
1000baa6:	548b      	strb	r3, [r1, r2]
	}
}
1000baa8:	4770      	bx	lr
1000baaa:	46c0      	nop			; (mov r8, r8)
1000baac:	40001000 	.word	0x40001000

1000bab0 <dualtimer_init>:
 * \param[in]     config       Pointer to the Dualtimer configuration options struct
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
1000bab0:	b570      	push	{r4, r5, r6, lr}
1000bab2:	0004      	movs	r4, r0
	uint8_t regval = 0;

	/* Global reset */
	system_peripheral_reset(PERIPHERAL_DUALT_TIMER);
1000bab4:	2004      	movs	r0, #4
1000bab6:	4b39      	ldr	r3, [pc, #228]	; (1000bb9c <dualtimer_init+0xec>)
1000bab8:	4798      	blx	r3

	/* Common config */
	if (config->timer1.timer_enable || config->timer2.timer_enable) {
1000baba:	7823      	ldrb	r3, [r4, #0]
1000babc:	2b00      	cmp	r3, #0
1000babe:	d102      	bne.n	1000bac6 <dualtimer_init+0x16>
1000bac0:	7b23      	ldrb	r3, [r4, #12]
1000bac2:	2b00      	cmp	r3, #0
1000bac4:	d065      	beq.n	1000bb92 <dualtimer_init+0xe2>
		LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |=
1000bac6:	4936      	ldr	r1, [pc, #216]	; (1000bba0 <dualtimer_init+0xf0>)
1000bac8:	68ca      	ldr	r2, [r1, #12]
1000baca:	2320      	movs	r3, #32
1000bacc:	4313      	orrs	r3, r2
1000bace:	60cb      	str	r3, [r1, #12]
		LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
1000bad0:	7e22      	ldrb	r2, [r4, #24]
1000bad2:	698b      	ldr	r3, [r1, #24]
1000bad4:	2003      	movs	r0, #3
1000bad6:	4002      	ands	r2, r0
1000bad8:	0112      	lsls	r2, r2, #4
1000bada:	302d      	adds	r0, #45	; 0x2d
1000badc:	4383      	bics	r3, r0
1000bade:	4313      	orrs	r3, r2
1000bae0:	618b      	str	r3, [r1, #24]
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
1000bae2:	7823      	ldrb	r3, [r4, #0]
1000bae4:	2b00      	cmp	r3, #0
1000bae6:	d026      	beq.n	1000bb36 <dualtimer_init+0x86>
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000bae8:	7863      	ldrb	r3, [r4, #1]
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
1000baea:	2101      	movs	r1, #1
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000baec:	2b00      	cmp	r3, #0
1000baee:	d003      	beq.n	1000baf8 <dualtimer_init+0x48>
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer1.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_0;
		} else if (config->timer1.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_1;
1000baf0:	3b02      	subs	r3, #2
1000baf2:	425d      	negs	r5, r3
1000baf4:	415d      	adcs	r5, r3
1000baf6:	01a9      	lsls	r1, r5, #6
		}
		regval |= (DUALTIMER_TIMER1CONTROL_TIMER_SIZE &
1000baf8:	78a2      	ldrb	r2, [r4, #2]
1000bafa:	0052      	lsls	r2, r2, #1
1000bafc:	2502      	movs	r5, #2
1000bafe:	402a      	ands	r2, r5
1000bb00:	78e3      	ldrb	r3, [r4, #3]
1000bb02:	009b      	lsls	r3, r3, #2
1000bb04:	350a      	adds	r5, #10
1000bb06:	402b      	ands	r3, r5
1000bb08:	431a      	orrs	r2, r3
1000bb0a:	0015      	movs	r5, r2
1000bb0c:	430d      	orrs	r5, r1
				((config->timer1.counter_size) << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER1CONTROL_TIMERPRE(config->timer1.clock_prescaler);
		if (config->timer1.interrup_enable) {
1000bb0e:	7923      	ldrb	r3, [r4, #4]
1000bb10:	2b00      	cmp	r3, #0
1000bb12:	d001      	beq.n	1000bb18 <dualtimer_init+0x68>
			regval |= DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE;
1000bb14:	2320      	movs	r3, #32
1000bb16:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER1LOAD.reg = config->timer1.load_value;
1000bb18:	4b22      	ldr	r3, [pc, #136]	; (1000bba4 <dualtimer_init+0xf4>)
1000bb1a:	68a2      	ldr	r2, [r4, #8]
1000bb1c:	601a      	str	r2, [r3, #0]
		DUALTIMER0->TIMER1CONTROL.reg = regval;
1000bb1e:	721d      	strb	r5, [r3, #8]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
1000bb20:	491f      	ldr	r1, [pc, #124]	; (1000bba0 <dualtimer_init+0xf0>)
1000bb22:	22c4      	movs	r2, #196	; 0xc4
1000bb24:	0052      	lsls	r2, r2, #1
1000bb26:	5c88      	ldrb	r0, [r1, r2]
1000bb28:	2301      	movs	r3, #1
1000bb2a:	4303      	orrs	r3, r0
1000bb2c:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER1);
1000bb2e:	2000      	movs	r0, #0
1000bb30:	4b1d      	ldr	r3, [pc, #116]	; (1000bba8 <dualtimer_init+0xf8>)
1000bb32:	4798      	blx	r3
1000bb34:	e000      	b.n	1000bb38 <dualtimer_init+0x88>
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
	uint8_t regval = 0;
1000bb36:	2500      	movs	r5, #0
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
		dualtimer_enable(DUALTIMER_TIMER1);
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
1000bb38:	7b23      	ldrb	r3, [r4, #12]
1000bb3a:	2b00      	cmp	r3, #0
1000bb3c:	d029      	beq.n	1000bb92 <dualtimer_init+0xe2>
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000bb3e:	7b63      	ldrb	r3, [r4, #13]
1000bb40:	2b00      	cmp	r3, #0
1000bb42:	d005      	beq.n	1000bb50 <dualtimer_init+0xa0>
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
1000bb44:	2b01      	cmp	r3, #1
1000bb46:	d005      	beq.n	1000bb54 <dualtimer_init+0xa4>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
1000bb48:	2b02      	cmp	r3, #2
1000bb4a:	d104      	bne.n	1000bb56 <dualtimer_init+0xa6>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
1000bb4c:	2540      	movs	r5, #64	; 0x40
1000bb4e:	e002      	b.n	1000bb56 <dualtimer_init+0xa6>
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
1000bb50:	2501      	movs	r5, #1
1000bb52:	e000      	b.n	1000bb56 <dualtimer_init+0xa6>
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
1000bb54:	2500      	movs	r5, #0
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
		}
		regval |= (DUALTIMER_TIMER2CONTROL_TIMER_SIZE &
1000bb56:	7ba3      	ldrb	r3, [r4, #14]
1000bb58:	005b      	lsls	r3, r3, #1
1000bb5a:	2102      	movs	r1, #2
1000bb5c:	4019      	ands	r1, r3
1000bb5e:	7be2      	ldrb	r2, [r4, #15]
1000bb60:	0092      	lsls	r2, r2, #2
1000bb62:	230c      	movs	r3, #12
1000bb64:	4013      	ands	r3, r2
1000bb66:	430b      	orrs	r3, r1
1000bb68:	431d      	orrs	r5, r3
				((config->timer2.counter_size) << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER2CONTROL_TIMERPRE(config->timer2.clock_prescaler);
		if (config->timer2.interrup_enable) {
1000bb6a:	7c23      	ldrb	r3, [r4, #16]
1000bb6c:	2b00      	cmp	r3, #0
1000bb6e:	d001      	beq.n	1000bb74 <dualtimer_init+0xc4>
			regval |= DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE;
1000bb70:	2320      	movs	r3, #32
1000bb72:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER2LOAD.reg = config->timer2.load_value;
1000bb74:	6962      	ldr	r2, [r4, #20]
1000bb76:	4b0b      	ldr	r3, [pc, #44]	; (1000bba4 <dualtimer_init+0xf4>)
1000bb78:	621a      	str	r2, [r3, #32]
		DUALTIMER0->TIMER2CONTROL.reg = regval;
1000bb7a:	2228      	movs	r2, #40	; 0x28
1000bb7c:	549d      	strb	r5, [r3, r2]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE;
1000bb7e:	4908      	ldr	r1, [pc, #32]	; (1000bba0 <dualtimer_init+0xf0>)
1000bb80:	3261      	adds	r2, #97	; 0x61
1000bb82:	32ff      	adds	r2, #255	; 0xff
1000bb84:	5c88      	ldrb	r0, [r1, r2]
1000bb86:	2302      	movs	r3, #2
1000bb88:	4303      	orrs	r3, r0
1000bb8a:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER2);
1000bb8c:	2001      	movs	r0, #1
1000bb8e:	4b06      	ldr	r3, [pc, #24]	; (1000bba8 <dualtimer_init+0xf8>)
1000bb90:	4798      	blx	r3
	}

	system_register_isr(RAM_ISR_TABLE_DUALTIMER_INDEX, (uint32_t)dualtimer_isr_handler);
1000bb92:	4906      	ldr	r1, [pc, #24]	; (1000bbac <dualtimer_init+0xfc>)
1000bb94:	201e      	movs	r0, #30
1000bb96:	4b06      	ldr	r3, [pc, #24]	; (1000bbb0 <dualtimer_init+0x100>)
1000bb98:	4798      	blx	r3
}
1000bb9a:	bd70      	pop	{r4, r5, r6, pc}
1000bb9c:	1000ca89 	.word	0x1000ca89
1000bba0:	4000b000 	.word	0x4000b000
1000bba4:	40001000 	.word	0x40001000
1000bba8:	1000ba69 	.word	0x1000ba69
1000bbac:	1000b9d9 	.word	0x1000b9d9
1000bbb0:	1000cef1 	.word	0x1000cef1

1000bbb4 <dualtimer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void dualtimer_register_callback(enum dualtimer_timer timer, dualtimer_callback_t fun)
{
	if (timer == DUALTIMER_TIMER1) {
1000bbb4:	2800      	cmp	r0, #0
1000bbb6:	d102      	bne.n	1000bbbe <dualtimer_register_callback+0xa>
		dualtimer_callback_timer1 = fun;
1000bbb8:	4b02      	ldr	r3, [pc, #8]	; (1000bbc4 <dualtimer_register_callback+0x10>)
1000bbba:	6019      	str	r1, [r3, #0]
1000bbbc:	e001      	b.n	1000bbc2 <dualtimer_register_callback+0xe>
	} else {
		dualtimer_callback_timer2 = fun;
1000bbbe:	4b02      	ldr	r3, [pc, #8]	; (1000bbc8 <dualtimer_register_callback+0x14>)
1000bbc0:	6019      	str	r1, [r3, #0]
	}
}
1000bbc2:	4770      	bx	lr
1000bbc4:	1001719c 	.word	0x1001719c
1000bbc8:	100171a0 	.word	0x100171a0

1000bbcc <gpio_port0_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port0_isr_handler(void)
{
1000bbcc:	b570      	push	{r4, r5, r6, lr}
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;
1000bbce:	4b16      	ldr	r3, [pc, #88]	; (1000bc28 <gpio_port0_isr_handler+0x5c>)
1000bbd0:	681d      	ldr	r5, [r3, #0]
1000bbd2:	8f29      	ldrh	r1, [r5, #56]	; 0x38
1000bbd4:	b289      	uxth	r1, r1

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
1000bbd6:	07cb      	lsls	r3, r1, #31
1000bbd8:	d407      	bmi.n	1000bbea <gpio_port0_isr_handler+0x1e>
1000bbda:	2301      	movs	r3, #1
1000bbdc:	2401      	movs	r4, #1
1000bbde:	0018      	movs	r0, r3
1000bbe0:	0022      	movs	r2, r4
1000bbe2:	409a      	lsls	r2, r3
1000bbe4:	4211      	tst	r1, r2
1000bbe6:	d014      	beq.n	1000bc12 <gpio_port0_isr_handler+0x46>
1000bbe8:	e001      	b.n	1000bbee <gpio_port0_isr_handler+0x22>
1000bbea:	2201      	movs	r2, #1
1000bbec:	2000      	movs	r0, #0
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bbee:	b292      	uxth	r2, r2
1000bbf0:	872a      	strh	r2, [r5, #56]	; 0x38
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000bbf2:	2346      	movs	r3, #70	; 0x46
1000bbf4:	4a0c      	ldr	r2, [pc, #48]	; (1000bc28 <gpio_port0_isr_handler+0x5c>)
1000bbf6:	5ad3      	ldrh	r3, [r2, r3]
1000bbf8:	4103      	asrs	r3, r0
1000bbfa:	07db      	lsls	r3, r3, #31
1000bbfc:	d50c      	bpl.n	1000bc18 <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
1000bbfe:	2344      	movs	r3, #68	; 0x44

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000bc00:	5ad3      	ldrh	r3, [r2, r3]
1000bc02:	4103      	asrs	r3, r0
1000bc04:	07db      	lsls	r3, r3, #31
1000bc06:	d507      	bpl.n	1000bc18 <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
                _gpio_instances[0].callback[i]();
1000bc08:	0080      	lsls	r0, r0, #2
1000bc0a:	1810      	adds	r0, r2, r0
1000bc0c:	6843      	ldr	r3, [r0, #4]
1000bc0e:	4798      	blx	r3
1000bc10:	e002      	b.n	1000bc18 <gpio_port0_isr_handler+0x4c>
1000bc12:	3301      	adds	r3, #1
 */
static void gpio_port0_isr_handler(void)
{
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000bc14:	2b10      	cmp	r3, #16
1000bc16:	d1e2      	bne.n	1000bbde <gpio_port0_isr_handler+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000bc18:	2180      	movs	r1, #128	; 0x80
1000bc1a:	0409      	lsls	r1, r1, #16
1000bc1c:	23c0      	movs	r3, #192	; 0xc0
1000bc1e:	005b      	lsls	r3, r3, #1
1000bc20:	4a02      	ldr	r2, [pc, #8]	; (1000bc2c <gpio_port0_isr_handler+0x60>)
1000bc22:	50d1      	str	r1, [r2, r3]
                _gpio_instances[0].callback[i]();
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO0_IRQn);
}
1000bc24:	bd70      	pop	{r4, r5, r6, pc}
1000bc26:	46c0      	nop			; (mov r8, r8)
1000bc28:	10018e1c 	.word	0x10018e1c
1000bc2c:	e000e100 	.word	0xe000e100

1000bc30 <gpio_port1_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port1_isr_handler(void)
{
1000bc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;
1000bc32:	4b18      	ldr	r3, [pc, #96]	; (1000bc94 <gpio_port1_isr_handler+0x64>)
1000bc34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000bc36:	8f1e      	ldrh	r6, [r3, #56]	; 0x38
1000bc38:	b2b6      	uxth	r6, r6
1000bc3a:	0037      	movs	r7, r6
1000bc3c:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000bc3e:	0b76      	lsrs	r6, r6, #13
1000bc40:	0376      	lsls	r6, r6, #13
			aon_handle_ext_wakeup_isr();
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bc42:	4d14      	ldr	r5, [pc, #80]	; (1000bc94 <gpio_port1_isr_handler+0x64>)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000bc44:	2e00      	cmp	r6, #0
1000bc46:	d001      	beq.n	1000bc4c <gpio_port1_isr_handler+0x1c>
			aon_handle_ext_wakeup_isr();
1000bc48:	4b13      	ldr	r3, [pc, #76]	; (1000bc98 <gpio_port1_isr_handler+0x68>)
1000bc4a:	4798      	blx	r3
		}

		if (flag & (1 << i)) {
1000bc4c:	0022      	movs	r2, r4
1000bc4e:	2301      	movs	r3, #1
1000bc50:	40a3      	lsls	r3, r4
1000bc52:	421f      	tst	r7, r3
1000bc54:	d013      	beq.n	1000bc7e <gpio_port1_isr_handler+0x4e>
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bc56:	b29b      	uxth	r3, r3
1000bc58:	6ca9      	ldr	r1, [r5, #72]	; 0x48
1000bc5a:	870b      	strh	r3, [r1, #56]	; 0x38
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000bc5c:	238e      	movs	r3, #142	; 0x8e
1000bc5e:	5aeb      	ldrh	r3, [r5, r3]
1000bc60:	4123      	asrs	r3, r4
1000bc62:	07db      	lsls	r3, r3, #31
1000bc64:	d50b      	bpl.n	1000bc7e <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
1000bc66:	238c      	movs	r3, #140	; 0x8c
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000bc68:	490a      	ldr	r1, [pc, #40]	; (1000bc94 <gpio_port1_isr_handler+0x64>)
1000bc6a:	5acb      	ldrh	r3, [r1, r3]
1000bc6c:	4123      	asrs	r3, r4
1000bc6e:	07db      	lsls	r3, r3, #31
1000bc70:	d505      	bpl.n	1000bc7e <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
				_gpio_instances[1].callback[i]();
1000bc72:	3212      	adds	r2, #18
1000bc74:	0092      	lsls	r2, r2, #2
1000bc76:	188a      	adds	r2, r1, r2
1000bc78:	6853      	ldr	r3, [r2, #4]
1000bc7a:	4798      	blx	r3
				break;
1000bc7c:	e002      	b.n	1000bc84 <gpio_port1_isr_handler+0x54>
1000bc7e:	3401      	adds	r4, #1
 */
static void gpio_port1_isr_handler(void)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000bc80:	2c10      	cmp	r4, #16
1000bc82:	d1df      	bne.n	1000bc44 <gpio_port1_isr_handler+0x14>
1000bc84:	2180      	movs	r1, #128	; 0x80
1000bc86:	0449      	lsls	r1, r1, #17
1000bc88:	23c0      	movs	r3, #192	; 0xc0
1000bc8a:	005b      	lsls	r3, r3, #1
1000bc8c:	4a03      	ldr	r2, [pc, #12]	; (1000bc9c <gpio_port1_isr_handler+0x6c>)
1000bc8e:	50d1      	str	r1, [r2, r3]
				break;
			}
		}
	}
	NVIC_ClearPendingIRQ(GPIO1_IRQn);
}
1000bc90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000bc92:	46c0      	nop			; (mov r8, r8)
1000bc94:	10018e1c 	.word	0x10018e1c
1000bc98:	0001bc51 	.word	0x0001bc51
1000bc9c:	e000e100 	.word	0xe000e100

1000bca0 <gpio_port2_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port2_isr_handler(void)
{
1000bca0:	b510      	push	{r4, lr}
	uint32_t flag = _gpio_instances[2].hw->INTSTATUSCLEAR.reg;
1000bca2:	2390      	movs	r3, #144	; 0x90
1000bca4:	4a1b      	ldr	r2, [pc, #108]	; (1000bd14 <gpio_port2_isr_handler+0x74>)
1000bca6:	58d2      	ldr	r2, [r2, r3]
1000bca8:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000bcaa:	b29b      	uxth	r3, r3

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
1000bcac:	04d9      	lsls	r1, r3, #19
1000bcae:	d414      	bmi.n	1000bcda <gpio_port2_isr_handler+0x3a>
1000bcb0:	0499      	lsls	r1, r3, #18
1000bcb2:	d40a      	bmi.n	1000bcca <gpio_port2_isr_handler+0x2a>
1000bcb4:	0459      	lsls	r1, r3, #17
1000bcb6:	d40c      	bmi.n	1000bcd2 <gpio_port2_isr_handler+0x32>
1000bcb8:	0bdb      	lsrs	r3, r3, #15
1000bcba:	03db      	lsls	r3, r3, #15
1000bcbc:	b29b      	uxth	r3, r3
1000bcbe:	2b00      	cmp	r3, #0
1000bcc0:	d020      	beq.n	1000bd04 <gpio_port2_isr_handler+0x64>
1000bcc2:	2380      	movs	r3, #128	; 0x80
1000bcc4:	021b      	lsls	r3, r3, #8
1000bcc6:	210f      	movs	r1, #15
1000bcc8:	e00a      	b.n	1000bce0 <gpio_port2_isr_handler+0x40>
1000bcca:	2380      	movs	r3, #128	; 0x80
1000bccc:	019b      	lsls	r3, r3, #6
1000bcce:	210d      	movs	r1, #13
1000bcd0:	e006      	b.n	1000bce0 <gpio_port2_isr_handler+0x40>
1000bcd2:	2380      	movs	r3, #128	; 0x80
1000bcd4:	01db      	lsls	r3, r3, #7
1000bcd6:	210e      	movs	r1, #14
1000bcd8:	e002      	b.n	1000bce0 <gpio_port2_isr_handler+0x40>
1000bcda:	2380      	movs	r3, #128	; 0x80
1000bcdc:	015b      	lsls	r3, r3, #5
1000bcde:	210c      	movs	r1, #12
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bce0:	b29b      	uxth	r3, r3
1000bce2:	8713      	strh	r3, [r2, #56]	; 0x38
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000bce4:	23d6      	movs	r3, #214	; 0xd6
1000bce6:	4a0b      	ldr	r2, [pc, #44]	; (1000bd14 <gpio_port2_isr_handler+0x74>)
1000bce8:	5ad3      	ldrh	r3, [r2, r3]
1000bcea:	410b      	asrs	r3, r1
1000bcec:	07db      	lsls	r3, r3, #31
1000bcee:	d509      	bpl.n	1000bd04 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
1000bcf0:	23d4      	movs	r3, #212	; 0xd4

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000bcf2:	5ad3      	ldrh	r3, [r2, r3]
1000bcf4:	410b      	asrs	r3, r1
1000bcf6:	07db      	lsls	r3, r3, #31
1000bcf8:	d504      	bpl.n	1000bd04 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
                _gpio_instances[2].callback[i]();
1000bcfa:	3124      	adds	r1, #36	; 0x24
1000bcfc:	0089      	lsls	r1, r1, #2
1000bcfe:	1851      	adds	r1, r2, r1
1000bd00:	684b      	ldr	r3, [r1, #4]
1000bd02:	4798      	blx	r3
1000bd04:	2180      	movs	r1, #128	; 0x80
1000bd06:	0489      	lsls	r1, r1, #18
1000bd08:	23c0      	movs	r3, #192	; 0xc0
1000bd0a:	005b      	lsls	r3, r3, #1
1000bd0c:	4a02      	ldr	r2, [pc, #8]	; (1000bd18 <gpio_port2_isr_handler+0x78>)
1000bd0e:	50d1      	str	r1, [r2, r3]
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO2_IRQn);
}
1000bd10:	bd10      	pop	{r4, pc}
1000bd12:	46c0      	nop			; (mov r8, r8)
1000bd14:	10018e1c 	.word	0x10018e1c
1000bd18:	e000e100 	.word	0xe000e100

1000bd1c <gpio_get_config_defaults>:
 *  \param[out] config  Configuration structure to initialize to default values.
 */
void gpio_get_config_defaults(struct gpio_config *const config)
{
	/* Default configuration values */
	config->direction  = GPIO_PIN_DIR_INPUT;
1000bd1c:	2300      	movs	r3, #0
1000bd1e:	7003      	strb	r3, [r0, #0]
	config->input_pull = GPIO_PIN_PULL_UP;
1000bd20:	2201      	movs	r2, #1
1000bd22:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
1000bd24:	7083      	strb	r3, [r0, #2]
	config->aon_wakeup = false;
1000bd26:	70c3      	strb	r3, [r0, #3]
}
1000bd28:	4770      	bx	lr
1000bd2a:	46c0      	nop			; (mov r8, r8)

1000bd2c <gpio_pin_set_config>:
 *  \retval STATUS_RESOURCE_NOT_AVAILABLE   Requested gpio is already in use.
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
1000bd2c:	b570      	push	{r4, r5, r6, lr}
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
1000bd2e:	2317      	movs	r3, #23
	enum status_code status = STATUS_OK;

	/* Following GPIO's should never be modified by user.
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
1000bd30:	2801      	cmp	r0, #1
1000bd32:	d800      	bhi.n	1000bd36 <gpio_pin_set_config+0xa>
1000bd34:	e0c8      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
	} else {
		if (gpio_pin <= 7) {
1000bd36:	2807      	cmp	r0, #7
1000bd38:	d809      	bhi.n	1000bd4e <gpio_pin_set_config+0x22>
			LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bd3a:	4d64      	ldr	r5, [pc, #400]	; (1000becc <gpio_pin_set_config+0x1a0>)
1000bd3c:	6c6a      	ldr	r2, [r5, #68]	; 0x44
1000bd3e:	3b10      	subs	r3, #16
1000bd40:	4003      	ands	r3, r0
1000bd42:	009b      	lsls	r3, r3, #2
1000bd44:	2407      	movs	r4, #7
1000bd46:	409c      	lsls	r4, r3
1000bd48:	43a2      	bics	r2, r4
1000bd4a:	646a      	str	r2, [r5, #68]	; 0x44
1000bd4c:	e029      	b.n	1000bda2 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 15) {
1000bd4e:	280f      	cmp	r0, #15
1000bd50:	d809      	bhi.n	1000bd66 <gpio_pin_set_config+0x3a>
			LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bd52:	4d5e      	ldr	r5, [pc, #376]	; (1000becc <gpio_pin_set_config+0x1a0>)
1000bd54:	6caa      	ldr	r2, [r5, #72]	; 0x48
1000bd56:	2307      	movs	r3, #7
1000bd58:	4003      	ands	r3, r0
1000bd5a:	009b      	lsls	r3, r3, #2
1000bd5c:	2407      	movs	r4, #7
1000bd5e:	409c      	lsls	r4, r3
1000bd60:	43a2      	bics	r2, r4
1000bd62:	64aa      	str	r2, [r5, #72]	; 0x48
1000bd64:	e01d      	b.n	1000bda2 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 23) {
1000bd66:	2817      	cmp	r0, #23
1000bd68:	d809      	bhi.n	1000bd7e <gpio_pin_set_config+0x52>
			LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bd6a:	4d58      	ldr	r5, [pc, #352]	; (1000becc <gpio_pin_set_config+0x1a0>)
1000bd6c:	6cea      	ldr	r2, [r5, #76]	; 0x4c
1000bd6e:	2307      	movs	r3, #7
1000bd70:	4003      	ands	r3, r0
1000bd72:	009b      	lsls	r3, r3, #2
1000bd74:	2407      	movs	r4, #7
1000bd76:	409c      	lsls	r4, r3
1000bd78:	43a2      	bics	r2, r4
1000bd7a:	64ea      	str	r2, [r5, #76]	; 0x4c
1000bd7c:	e011      	b.n	1000bda2 <gpio_pin_set_config+0x76>
		} else if (44 <= gpio_pin  && gpio_pin < 48) {
1000bd7e:	0003      	movs	r3, r0
1000bd80:	3b2c      	subs	r3, #44	; 0x2c
1000bd82:	2b03      	cmp	r3, #3
1000bd84:	d80d      	bhi.n	1000bda2 <gpio_pin_set_config+0x76>
			/* Set GPIO_MSx as digital mode */
			AON_GP_REGS0->MS_GPIO_MODE.vec.ANALOG_ENABLE_ &= ~(1 << (gpio_pin - PIN_GPIO_MS4));
1000bd86:	4d52      	ldr	r5, [pc, #328]	; (1000bed0 <gpio_pin_set_config+0x1a4>)
1000bd88:	2482      	movs	r4, #130	; 0x82
1000bd8a:	00e4      	lsls	r4, r4, #3
1000bd8c:	5d2a      	ldrb	r2, [r5, r4]
1000bd8e:	0712      	lsls	r2, r2, #28
1000bd90:	2601      	movs	r6, #1
1000bd92:	409e      	lsls	r6, r3
1000bd94:	0f12      	lsrs	r2, r2, #28
1000bd96:	5d2b      	ldrb	r3, [r5, r4]
1000bd98:	43b2      	bics	r2, r6
1000bd9a:	260f      	movs	r6, #15
1000bd9c:	43b3      	bics	r3, r6
1000bd9e:	4313      	orrs	r3, r2
1000bda0:	552b      	strb	r3, [r5, r4]
		}
	
		if ((gpio_pin == PIN_AO_GPIO_0) || (gpio_pin == PIN_AO_GPIO_1) ||
1000bda2:	0003      	movs	r3, r0
1000bda4:	3b1d      	subs	r3, #29
1000bda6:	2b02      	cmp	r3, #2
1000bda8:	d829      	bhi.n	1000bdfe <gpio_pin_set_config+0xd2>
				(gpio_pin == PIN_AO_GPIO_2)) {
			/* Active Low, Always On Pull Enable Control */
			if (config->input_pull == GPIO_PIN_PULL_UP) {
1000bdaa:	784b      	ldrb	r3, [r1, #1]
1000bdac:	2b01      	cmp	r3, #1
1000bdae:	d108      	bne.n	1000bdc2 <gpio_pin_set_config+0x96>
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
1000bdb0:	4d47      	ldr	r5, [pc, #284]	; (1000bed0 <gpio_pin_set_config+0x1a4>)
1000bdb2:	7d2b      	ldrb	r3, [r5, #20]
1000bdb4:	241f      	movs	r4, #31
1000bdb6:	1a24      	subs	r4, r4, r0
1000bdb8:	2201      	movs	r2, #1
1000bdba:	40a2      	lsls	r2, r4
1000bdbc:	4393      	bics	r3, r2
1000bdbe:	752b      	strb	r3, [r5, #20]
1000bdc0:	e008      	b.n	1000bdd4 <gpio_pin_set_config+0xa8>
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
1000bdc2:	4c43      	ldr	r4, [pc, #268]	; (1000bed0 <gpio_pin_set_config+0x1a4>)
1000bdc4:	7d25      	ldrb	r5, [r4, #20]
1000bdc6:	221f      	movs	r2, #31
1000bdc8:	1a12      	subs	r2, r2, r0
1000bdca:	2301      	movs	r3, #1
1000bdcc:	4093      	lsls	r3, r2
1000bdce:	432b      	orrs	r3, r5
1000bdd0:	b2db      	uxtb	r3, r3
1000bdd2:	7523      	strb	r3, [r4, #20]
			}
			if (config->aon_wakeup) {
1000bdd4:	78ca      	ldrb	r2, [r1, #3]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bdd6:	2300      	movs	r3, #0
			if (config->input_pull == GPIO_PIN_PULL_UP) {
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
			}
			if (config->aon_wakeup) {
1000bdd8:	2a00      	cmp	r2, #0
1000bdda:	d075      	beq.n	1000bec8 <gpio_pin_set_config+0x19c>
				/* Enable AON_GPIO_x to be a wakeup MCU from sleep mode */
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
1000bddc:	493c      	ldr	r1, [pc, #240]	; (1000bed0 <gpio_pin_set_config+0x1a4>)
1000bdde:	880c      	ldrh	r4, [r1, #0]
1000bde0:	221f      	movs	r2, #31
1000bde2:	1a10      	subs	r0, r2, r0
1000bde4:	0080      	lsls	r0, r0, #2
1000bde6:	3301      	adds	r3, #1
1000bde8:	4083      	lsls	r3, r0
1000bdea:	4323      	orrs	r3, r4
1000bdec:	b29b      	uxth	r3, r3
1000bdee:	800b      	strh	r3, [r1, #0]
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
1000bdf0:	4a38      	ldr	r2, [pc, #224]	; (1000bed4 <gpio_pin_set_config+0x1a8>)
1000bdf2:	7811      	ldrb	r1, [r2, #0]
1000bdf4:	2302      	movs	r3, #2
1000bdf6:	430b      	orrs	r3, r1
1000bdf8:	7013      	strb	r3, [r2, #0]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bdfa:	2300      	movs	r3, #0
1000bdfc:	e064      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
1000bdfe:	780a      	ldrb	r2, [r1, #0]
1000be00:	2a00      	cmp	r2, #0
1000be02:	d140      	bne.n	1000be86 <gpio_pin_set_config+0x15a>
				if(gpio_pin < 16) {
1000be04:	280f      	cmp	r0, #15
1000be06:	d808      	bhi.n	1000be1a <gpio_pin_set_config+0xee>
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
1000be08:	2301      	movs	r3, #1
1000be0a:	4083      	lsls	r3, r0
1000be0c:	b29b      	uxth	r3, r3
1000be0e:	4a32      	ldr	r2, [pc, #200]	; (1000bed8 <gpio_pin_set_config+0x1ac>)
1000be10:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be12:	2300      	movs	r3, #0
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
1000be14:	281f      	cmp	r0, #31
1000be16:	d857      	bhi.n	1000bec8 <gpio_pin_set_config+0x19c>
1000be18:	e012      	b.n	1000be40 <gpio_pin_set_config+0x114>
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
				if(gpio_pin < 16) {
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32){
1000be1a:	281f      	cmp	r0, #31
1000be1c:	d807      	bhi.n	1000be2e <gpio_pin_set_config+0x102>
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000be1e:	220f      	movs	r2, #15
1000be20:	4002      	ands	r2, r0
1000be22:	2301      	movs	r3, #1
1000be24:	4093      	lsls	r3, r2
1000be26:	b29b      	uxth	r3, r3
1000be28:	4a2c      	ldr	r2, [pc, #176]	; (1000bedc <gpio_pin_set_config+0x1b0>)
1000be2a:	8293      	strh	r3, [r2, #20]
1000be2c:	e008      	b.n	1000be40 <gpio_pin_set_config+0x114>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000be2e:	230f      	movs	r3, #15
1000be30:	4018      	ands	r0, r3
1000be32:	3b0e      	subs	r3, #14
1000be34:	4083      	lsls	r3, r0
1000be36:	b29b      	uxth	r3, r3
1000be38:	4a29      	ldr	r2, [pc, #164]	; (1000bee0 <gpio_pin_set_config+0x1b4>)
1000be3a:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be3c:	2300      	movs	r3, #0
1000be3e:	e043      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
1000be40:	784b      	ldrb	r3, [r1, #1]
1000be42:	2b01      	cmp	r3, #1
1000be44:	d00c      	beq.n	1000be60 <gpio_pin_set_config+0x134>
1000be46:	2b00      	cmp	r3, #0
1000be48:	d002      	beq.n	1000be50 <gpio_pin_set_config+0x124>
1000be4a:	2b02      	cmp	r3, #2
1000be4c:	d010      	beq.n	1000be70 <gpio_pin_set_config+0x144>
1000be4e:	e03a      	b.n	1000bec6 <gpio_pin_set_config+0x19a>
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
1000be50:	491e      	ldr	r1, [pc, #120]	; (1000becc <gpio_pin_set_config+0x1a0>)
1000be52:	6d0a      	ldr	r2, [r1, #80]	; 0x50
1000be54:	2301      	movs	r3, #1
1000be56:	4083      	lsls	r3, r0
1000be58:	4313      	orrs	r3, r2
1000be5a:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be5c:	2300      	movs	r3, #0
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
1000be5e:	e033      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000be60:	491a      	ldr	r1, [pc, #104]	; (1000becc <gpio_pin_set_config+0x1a0>)
1000be62:	6d0b      	ldr	r3, [r1, #80]	; 0x50
1000be64:	2201      	movs	r2, #1
1000be66:	4082      	lsls	r2, r0
1000be68:	4393      	bics	r3, r2
1000be6a:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be6c:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000be6e:	e02b      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
1000be70:	4b16      	ldr	r3, [pc, #88]	; (1000becc <gpio_pin_set_config+0x1a0>)
1000be72:	6d59      	ldr	r1, [r3, #84]	; 0x54
1000be74:	2201      	movs	r2, #1
1000be76:	4082      	lsls	r2, r0
1000be78:	4311      	orrs	r1, r2
1000be7a:	6559      	str	r1, [r3, #84]	; 0x54
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000be7c:	6d19      	ldr	r1, [r3, #80]	; 0x50
1000be7e:	4391      	bics	r1, r2
1000be80:	6519      	str	r1, [r3, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be82:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000be84:	e020      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be86:	2300      	movs	r3, #0
						default:
							status = STATUS_ERR_INVALID_ARG;
							break;
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
1000be88:	2a01      	cmp	r2, #1
1000be8a:	d11d      	bne.n	1000bec8 <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
1000be8c:	280f      	cmp	r0, #15
1000be8e:	d806      	bhi.n	1000be9e <gpio_pin_set_config+0x172>
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
1000be90:	3301      	adds	r3, #1
1000be92:	4083      	lsls	r3, r0
1000be94:	b29b      	uxth	r3, r3
1000be96:	4a10      	ldr	r2, [pc, #64]	; (1000bed8 <gpio_pin_set_config+0x1ac>)
1000be98:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000be9a:	2300      	movs	r3, #0
1000be9c:	e014      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
1000be9e:	281f      	cmp	r0, #31
1000bea0:	d808      	bhi.n	1000beb4 <gpio_pin_set_config+0x188>
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
1000bea2:	230f      	movs	r3, #15
1000bea4:	4018      	ands	r0, r3
1000bea6:	3b0e      	subs	r3, #14
1000bea8:	4083      	lsls	r3, r0
1000beaa:	b29b      	uxth	r3, r3
1000beac:	4a0b      	ldr	r2, [pc, #44]	; (1000bedc <gpio_pin_set_config+0x1b0>)
1000beae:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000beb0:	2300      	movs	r3, #0
1000beb2:	e009      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENSET.reg = (1 << (gpio_pin % 16));
1000beb4:	230f      	movs	r3, #15
1000beb6:	4018      	ands	r0, r3
1000beb8:	3b0e      	subs	r3, #14
1000beba:	4083      	lsls	r3, r0
1000bebc:	b29b      	uxth	r3, r3
1000bebe:	4a08      	ldr	r2, [pc, #32]	; (1000bee0 <gpio_pin_set_config+0x1b4>)
1000bec0:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bec2:	2300      	movs	r3, #0
1000bec4:	e000      	b.n	1000bec8 <gpio_pin_set_config+0x19c>
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
						default:
							status = STATUS_ERR_INVALID_ARG;
1000bec6:	2317      	movs	r3, #23
				}
			}
		}
	}
	return status;
}
1000bec8:	0018      	movs	r0, r3
1000beca:	bd70      	pop	{r4, r5, r6, pc}
1000becc:	4000b000 	.word	0x4000b000
1000bed0:	4000f000 	.word	0x4000f000
1000bed4:	4000e000 	.word	0x4000e000
1000bed8:	40010000 	.word	0x40010000
1000bedc:	40011000 	.word	0x40011000
1000bee0:	40013000 	.word	0x40013000

1000bee4 <gpio_pin_get_input_level>:
 */
bool gpio_pin_get_input_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000bee4:	280f      	cmp	r0, #15
1000bee6:	d806      	bhi.n	1000bef6 <gpio_pin_get_input_level+0x12>
		regval = GPIO0->DATA.reg;
1000bee8:	4b0f      	ldr	r3, [pc, #60]	; (1000bf28 <gpio_pin_get_input_level+0x44>)
1000beea:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << gpio_pin);
1000beec:	2301      	movs	r3, #1
1000beee:	4083      	lsls	r3, r0
1000bef0:	0018      	movs	r0, r3
1000bef2:	4008      	ands	r0, r1
1000bef4:	e014      	b.n	1000bf20 <gpio_pin_get_input_level+0x3c>
	} else if (gpio_pin < 32) {
1000bef6:	281f      	cmp	r0, #31
1000bef8:	d809      	bhi.n	1000bf0e <gpio_pin_get_input_level+0x2a>
		regval = GPIO1->DATA.reg;
1000befa:	4b0c      	ldr	r3, [pc, #48]	; (1000bf2c <gpio_pin_get_input_level+0x48>)
1000befc:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000befe:	230f      	movs	r3, #15
1000bf00:	4003      	ands	r3, r0
1000bf02:	001a      	movs	r2, r3
1000bf04:	2301      	movs	r3, #1
1000bf06:	4093      	lsls	r3, r2
1000bf08:	0018      	movs	r0, r3
1000bf0a:	4008      	ands	r0, r1
1000bf0c:	e008      	b.n	1000bf20 <gpio_pin_get_input_level+0x3c>
	} else {
		regval = GPIO2->DATA.reg;
1000bf0e:	4b08      	ldr	r3, [pc, #32]	; (1000bf30 <gpio_pin_get_input_level+0x4c>)
1000bf10:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000bf12:	230f      	movs	r3, #15
1000bf14:	4003      	ands	r3, r0
1000bf16:	001a      	movs	r2, r3
1000bf18:	2301      	movs	r3, #1
1000bf1a:	4093      	lsls	r3, r2
1000bf1c:	0018      	movs	r0, r3
1000bf1e:	4008      	ands	r0, r1
	}

	return regval;
1000bf20:	1e43      	subs	r3, r0, #1
1000bf22:	4198      	sbcs	r0, r3
1000bf24:	b2c0      	uxtb	r0, r0
}
1000bf26:	4770      	bx	lr
1000bf28:	40010000 	.word	0x40010000
1000bf2c:	40011000 	.word	0x40011000
1000bf30:	40013000 	.word	0x40013000

1000bf34 <gpio_pin_get_output_level>:
 */
bool gpio_pin_get_output_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000bf34:	280f      	cmp	r0, #15
1000bf36:	d806      	bhi.n	1000bf46 <gpio_pin_get_output_level+0x12>
		regval = GPIO0->DATAOUT.reg;
1000bf38:	4b0f      	ldr	r3, [pc, #60]	; (1000bf78 <gpio_pin_get_output_level+0x44>)
1000bf3a:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << gpio_pin);
1000bf3c:	2301      	movs	r3, #1
1000bf3e:	4083      	lsls	r3, r0
1000bf40:	0018      	movs	r0, r3
1000bf42:	4008      	ands	r0, r1
1000bf44:	e014      	b.n	1000bf70 <gpio_pin_get_output_level+0x3c>
	} else if (gpio_pin < 32) {
1000bf46:	281f      	cmp	r0, #31
1000bf48:	d809      	bhi.n	1000bf5e <gpio_pin_get_output_level+0x2a>
		regval = GPIO1->DATAOUT.reg;
1000bf4a:	4b0c      	ldr	r3, [pc, #48]	; (1000bf7c <gpio_pin_get_output_level+0x48>)
1000bf4c:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000bf4e:	230f      	movs	r3, #15
1000bf50:	4003      	ands	r3, r0
1000bf52:	001a      	movs	r2, r3
1000bf54:	2301      	movs	r3, #1
1000bf56:	4093      	lsls	r3, r2
1000bf58:	0018      	movs	r0, r3
1000bf5a:	4008      	ands	r0, r1
1000bf5c:	e008      	b.n	1000bf70 <gpio_pin_get_output_level+0x3c>
	} else {
		regval = GPIO2->DATAOUT.reg;
1000bf5e:	4b08      	ldr	r3, [pc, #32]	; (1000bf80 <gpio_pin_get_output_level+0x4c>)
1000bf60:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000bf62:	230f      	movs	r3, #15
1000bf64:	4003      	ands	r3, r0
1000bf66:	001a      	movs	r2, r3
1000bf68:	2301      	movs	r3, #1
1000bf6a:	4093      	lsls	r3, r2
1000bf6c:	0018      	movs	r0, r3
1000bf6e:	4008      	ands	r0, r1
	}

	return regval;
1000bf70:	1e43      	subs	r3, r0, #1
1000bf72:	4198      	sbcs	r0, r3
1000bf74:	b2c0      	uxtb	r0, r0
}
1000bf76:	4770      	bx	lr
1000bf78:	40010000 	.word	0x40010000
1000bf7c:	40011000 	.word	0x40011000
1000bf80:	40013000 	.word	0x40013000

1000bf84 <gpio_pin_set_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to write to.
 *  \param[in] level     Logical level to set the given pin to.
 */
void gpio_pin_set_output_level(const uint8_t gpio_pin, const bool level)
{
1000bf84:	b510      	push	{r4, lr}
	if (gpio_pin < 16) {
1000bf86:	280f      	cmp	r0, #15
1000bf88:	d810      	bhi.n	1000bfac <gpio_pin_set_output_level+0x28>
		if(level) {
1000bf8a:	2900      	cmp	r1, #0
1000bf8c:	d007      	beq.n	1000bf9e <gpio_pin_set_output_level+0x1a>
			GPIO0->DATAOUT.reg |= (1 << gpio_pin);
1000bf8e:	4a1d      	ldr	r2, [pc, #116]	; (1000c004 <gpio_pin_set_output_level+0x80>)
1000bf90:	8891      	ldrh	r1, [r2, #4]
1000bf92:	2301      	movs	r3, #1
1000bf94:	4083      	lsls	r3, r0
1000bf96:	430b      	orrs	r3, r1
1000bf98:	b29b      	uxth	r3, r3
1000bf9a:	8093      	strh	r3, [r2, #4]
1000bf9c:	e031      	b.n	1000c002 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO0->DATAOUT.reg &= ~(1 << gpio_pin);
1000bf9e:	4919      	ldr	r1, [pc, #100]	; (1000c004 <gpio_pin_set_output_level+0x80>)
1000bfa0:	888b      	ldrh	r3, [r1, #4]
1000bfa2:	2201      	movs	r2, #1
1000bfa4:	4082      	lsls	r2, r0
1000bfa6:	4393      	bics	r3, r2
1000bfa8:	808b      	strh	r3, [r1, #4]
1000bfaa:	e02a      	b.n	1000c002 <gpio_pin_set_output_level+0x7e>
		}
	} else if (gpio_pin < 32) {
1000bfac:	281f      	cmp	r0, #31
1000bfae:	d814      	bhi.n	1000bfda <gpio_pin_set_output_level+0x56>
		if(level) {
1000bfb0:	2900      	cmp	r1, #0
1000bfb2:	d009      	beq.n	1000bfc8 <gpio_pin_set_output_level+0x44>
			GPIO1->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000bfb4:	4914      	ldr	r1, [pc, #80]	; (1000c008 <gpio_pin_set_output_level+0x84>)
1000bfb6:	888c      	ldrh	r4, [r1, #4]
1000bfb8:	220f      	movs	r2, #15
1000bfba:	4010      	ands	r0, r2
1000bfbc:	2301      	movs	r3, #1
1000bfbe:	4083      	lsls	r3, r0
1000bfc0:	4323      	orrs	r3, r4
1000bfc2:	b29b      	uxth	r3, r3
1000bfc4:	808b      	strh	r3, [r1, #4]
1000bfc6:	e01c      	b.n	1000c002 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO1->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000bfc8:	490f      	ldr	r1, [pc, #60]	; (1000c008 <gpio_pin_set_output_level+0x84>)
1000bfca:	888b      	ldrh	r3, [r1, #4]
1000bfcc:	220f      	movs	r2, #15
1000bfce:	4010      	ands	r0, r2
1000bfd0:	3a0e      	subs	r2, #14
1000bfd2:	4082      	lsls	r2, r0
1000bfd4:	4393      	bics	r3, r2
1000bfd6:	808b      	strh	r3, [r1, #4]
1000bfd8:	e013      	b.n	1000c002 <gpio_pin_set_output_level+0x7e>
		}
	} else {
		if(level) {
1000bfda:	2900      	cmp	r1, #0
1000bfdc:	d009      	beq.n	1000bff2 <gpio_pin_set_output_level+0x6e>
			GPIO2->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000bfde:	490b      	ldr	r1, [pc, #44]	; (1000c00c <gpio_pin_set_output_level+0x88>)
1000bfe0:	888c      	ldrh	r4, [r1, #4]
1000bfe2:	220f      	movs	r2, #15
1000bfe4:	4010      	ands	r0, r2
1000bfe6:	2301      	movs	r3, #1
1000bfe8:	4083      	lsls	r3, r0
1000bfea:	4323      	orrs	r3, r4
1000bfec:	b29b      	uxth	r3, r3
1000bfee:	808b      	strh	r3, [r1, #4]
1000bff0:	e007      	b.n	1000c002 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO2->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000bff2:	4906      	ldr	r1, [pc, #24]	; (1000c00c <gpio_pin_set_output_level+0x88>)
1000bff4:	888b      	ldrh	r3, [r1, #4]
1000bff6:	220f      	movs	r2, #15
1000bff8:	4010      	ands	r0, r2
1000bffa:	3a0e      	subs	r2, #14
1000bffc:	4082      	lsls	r2, r0
1000bffe:	4393      	bics	r3, r2
1000c000:	808b      	strh	r3, [r1, #4]
		}
	}
}
1000c002:	bd10      	pop	{r4, pc}
1000c004:	40010000 	.word	0x40010000
1000c008:	40011000 	.word	0x40011000
1000c00c:	40013000 	.word	0x40013000

1000c010 <gpio_pinmux_cofiguration>:
 *
 *  \param[in] gpio_pin   Index of the GPIO pin to toggle.
 *  \param[in] pinmux_sel PINMUX selection.
 */
void gpio_pinmux_cofiguration(const uint8_t gpio_pin, uint16_t pinmux_sel)
{
1000c010:	b570      	push	{r4, r5, r6, lr}
	uint8_t megamux_sel = (pinmux_sel >> 8) & 0xFF;
1000c012:	0a0d      	lsrs	r5, r1, #8

	pinmux_sel &= 0xFF;
1000c014:	23ff      	movs	r3, #255	; 0xff
1000c016:	4019      	ands	r1, r3

	if (gpio_pin <= 7) {
1000c018:	2807      	cmp	r0, #7
1000c01a:	d833      	bhi.n	1000c084 <gpio_pinmux_cofiguration+0x74>
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c01c:	4a4e      	ldr	r2, [pc, #312]	; (1000c158 <gpio_pinmux_cofiguration+0x148>)
1000c01e:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000c020:	3bf8      	subs	r3, #248	; 0xf8
1000c022:	4003      	ands	r3, r0
1000c024:	009b      	lsls	r3, r3, #2
1000c026:	2607      	movs	r6, #7
1000c028:	409e      	lsls	r6, r3
1000c02a:	43b4      	bics	r4, r6
1000c02c:	6454      	str	r4, [r2, #68]	; 0x44
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c02e:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000c030:	000e      	movs	r6, r1
1000c032:	409e      	lsls	r6, r3
1000c034:	0033      	movs	r3, r6
1000c036:	4323      	orrs	r3, r4
1000c038:	6453      	str	r3, [r2, #68]	; 0x44
		if (pinmux_sel == 0x01) {
1000c03a:	2901      	cmp	r1, #1
1000c03c:	d000      	beq.n	1000c040 <gpio_pinmux_cofiguration+0x30>
1000c03e:	e08a      	b.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 3) {
1000c040:	2803      	cmp	r0, #3
1000c042:	d80f      	bhi.n	1000c064 <gpio_pinmux_cofiguration+0x54>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c044:	0011      	movs	r1, r2
1000c046:	22d0      	movs	r2, #208	; 0xd0
1000c048:	0052      	lsls	r2, r2, #1
1000c04a:	588c      	ldr	r4, [r1, r2]
1000c04c:	2303      	movs	r3, #3
1000c04e:	4018      	ands	r0, r3
1000c050:	00c0      	lsls	r0, r0, #3
1000c052:	333c      	adds	r3, #60	; 0x3c
1000c054:	4083      	lsls	r3, r0
1000c056:	439c      	bics	r4, r3
1000c058:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c05a:	588b      	ldr	r3, [r1, r2]
1000c05c:	4085      	lsls	r5, r0
1000c05e:	431d      	orrs	r5, r3
1000c060:	508d      	str	r5, [r1, r2]
1000c062:	e078      	b.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 7) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c064:	493c      	ldr	r1, [pc, #240]	; (1000c158 <gpio_pinmux_cofiguration+0x148>)
1000c066:	22d2      	movs	r2, #210	; 0xd2
1000c068:	0052      	lsls	r2, r2, #1
1000c06a:	588c      	ldr	r4, [r1, r2]
1000c06c:	2303      	movs	r3, #3
1000c06e:	4018      	ands	r0, r3
1000c070:	00c0      	lsls	r0, r0, #3
1000c072:	333c      	adds	r3, #60	; 0x3c
1000c074:	4083      	lsls	r3, r0
1000c076:	439c      	bics	r4, r3
1000c078:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c07a:	588b      	ldr	r3, [r1, r2]
1000c07c:	4085      	lsls	r5, r0
1000c07e:	431d      	orrs	r5, r3
1000c080:	508d      	str	r5, [r1, r2]
1000c082:	e068      	b.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 15) {
1000c084:	280f      	cmp	r0, #15
1000c086:	d832      	bhi.n	1000c0ee <gpio_pinmux_cofiguration+0xde>
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c088:	4a33      	ldr	r2, [pc, #204]	; (1000c158 <gpio_pinmux_cofiguration+0x148>)
1000c08a:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000c08c:	2307      	movs	r3, #7
1000c08e:	4003      	ands	r3, r0
1000c090:	009b      	lsls	r3, r3, #2
1000c092:	2607      	movs	r6, #7
1000c094:	409e      	lsls	r6, r3
1000c096:	43b4      	bics	r4, r6
1000c098:	6494      	str	r4, [r2, #72]	; 0x48
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c09a:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000c09c:	000e      	movs	r6, r1
1000c09e:	409e      	lsls	r6, r3
1000c0a0:	0033      	movs	r3, r6
1000c0a2:	4323      	orrs	r3, r4
1000c0a4:	6493      	str	r3, [r2, #72]	; 0x48
		if (pinmux_sel == 0x01) {
1000c0a6:	2901      	cmp	r1, #1
1000c0a8:	d155      	bne.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 11) {
1000c0aa:	280b      	cmp	r0, #11
1000c0ac:	d80f      	bhi.n	1000c0ce <gpio_pinmux_cofiguration+0xbe>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c0ae:	0011      	movs	r1, r2
1000c0b0:	22d4      	movs	r2, #212	; 0xd4
1000c0b2:	0052      	lsls	r2, r2, #1
1000c0b4:	588c      	ldr	r4, [r1, r2]
1000c0b6:	2303      	movs	r3, #3
1000c0b8:	4018      	ands	r0, r3
1000c0ba:	00c0      	lsls	r0, r0, #3
1000c0bc:	333c      	adds	r3, #60	; 0x3c
1000c0be:	4083      	lsls	r3, r0
1000c0c0:	439c      	bics	r4, r3
1000c0c2:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c0c4:	588b      	ldr	r3, [r1, r2]
1000c0c6:	4085      	lsls	r5, r0
1000c0c8:	431d      	orrs	r5, r3
1000c0ca:	508d      	str	r5, [r1, r2]
1000c0cc:	e043      	b.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 15) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c0ce:	4922      	ldr	r1, [pc, #136]	; (1000c158 <gpio_pinmux_cofiguration+0x148>)
1000c0d0:	22d6      	movs	r2, #214	; 0xd6
1000c0d2:	0052      	lsls	r2, r2, #1
1000c0d4:	588c      	ldr	r4, [r1, r2]
1000c0d6:	2303      	movs	r3, #3
1000c0d8:	4018      	ands	r0, r3
1000c0da:	00c0      	lsls	r0, r0, #3
1000c0dc:	333c      	adds	r3, #60	; 0x3c
1000c0de:	4083      	lsls	r3, r0
1000c0e0:	439c      	bics	r4, r3
1000c0e2:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c0e4:	588b      	ldr	r3, [r1, r2]
1000c0e6:	4085      	lsls	r5, r0
1000c0e8:	431d      	orrs	r5, r3
1000c0ea:	508d      	str	r5, [r1, r2]
1000c0ec:	e033      	b.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 23) {
1000c0ee:	2817      	cmp	r0, #23
1000c0f0:	d831      	bhi.n	1000c156 <gpio_pinmux_cofiguration+0x146>
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000c0f2:	4a19      	ldr	r2, [pc, #100]	; (1000c158 <gpio_pinmux_cofiguration+0x148>)
1000c0f4:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000c0f6:	2307      	movs	r3, #7
1000c0f8:	4003      	ands	r3, r0
1000c0fa:	009b      	lsls	r3, r3, #2
1000c0fc:	2607      	movs	r6, #7
1000c0fe:	409e      	lsls	r6, r3
1000c100:	43b4      	bics	r4, r6
1000c102:	64d4      	str	r4, [r2, #76]	; 0x4c
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000c104:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000c106:	000e      	movs	r6, r1
1000c108:	409e      	lsls	r6, r3
1000c10a:	0033      	movs	r3, r6
1000c10c:	4323      	orrs	r3, r4
1000c10e:	64d3      	str	r3, [r2, #76]	; 0x4c
		if (pinmux_sel == 0x01) {
1000c110:	2901      	cmp	r1, #1
1000c112:	d120      	bne.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 19) {
1000c114:	2813      	cmp	r0, #19
1000c116:	d80f      	bhi.n	1000c138 <gpio_pinmux_cofiguration+0x128>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c118:	0011      	movs	r1, r2
1000c11a:	22d8      	movs	r2, #216	; 0xd8
1000c11c:	0052      	lsls	r2, r2, #1
1000c11e:	588c      	ldr	r4, [r1, r2]
1000c120:	2303      	movs	r3, #3
1000c122:	4018      	ands	r0, r3
1000c124:	00c0      	lsls	r0, r0, #3
1000c126:	333c      	adds	r3, #60	; 0x3c
1000c128:	4083      	lsls	r3, r0
1000c12a:	439c      	bics	r4, r3
1000c12c:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c12e:	588b      	ldr	r3, [r1, r2]
1000c130:	4085      	lsls	r5, r0
1000c132:	431d      	orrs	r5, r3
1000c134:	508d      	str	r5, [r1, r2]
1000c136:	e00e      	b.n	1000c156 <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 23) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000c138:	4a07      	ldr	r2, [pc, #28]	; (1000c158 <gpio_pinmux_cofiguration+0x148>)
1000c13a:	23da      	movs	r3, #218	; 0xda
1000c13c:	005b      	lsls	r3, r3, #1
1000c13e:	58d1      	ldr	r1, [r2, r3]
1000c140:	2403      	movs	r4, #3
1000c142:	4020      	ands	r0, r4
1000c144:	00c0      	lsls	r0, r0, #3
1000c146:	343c      	adds	r4, #60	; 0x3c
1000c148:	4084      	lsls	r4, r0
1000c14a:	43a1      	bics	r1, r4
1000c14c:	50d1      	str	r1, [r2, r3]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c14e:	58d1      	ldr	r1, [r2, r3]
1000c150:	4085      	lsls	r5, r0
1000c152:	430d      	orrs	r5, r1
1000c154:	50d5      	str	r5, [r2, r3]
			}
		}
	}
}
1000c156:	bd70      	pop	{r4, r5, r6, pc}
1000c158:	4000b000 	.word	0x4000b000

1000c15c <gpio_register_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 *
 */
void gpio_register_callback(uint8_t gpio_pin, gpio_callback_t callback_func,
				enum gpio_callback callback_type)
{
1000c15c:	b5f0      	push	{r4, r5, r6, r7, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c15e:	2300      	movs	r3, #0
	Assert(callback_func);
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c160:	280f      	cmp	r0, #15
1000c162:	d904      	bls.n	1000c16e <gpio_register_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c164:	241f      	movs	r4, #31
1000c166:	4284      	cmp	r4, r0
1000c168:	415b      	adcs	r3, r3
1000c16a:	3c1d      	subs	r4, #29
1000c16c:	1ae3      	subs	r3, r4, r3
	}
	switch (callback_type) {
1000c16e:	2a01      	cmp	r2, #1
1000c170:	d016      	beq.n	1000c1a0 <gpio_register_callback+0x44>
1000c172:	2a00      	cmp	r2, #0
1000c174:	d004      	beq.n	1000c180 <gpio_register_callback+0x24>
1000c176:	2a02      	cmp	r2, #2
1000c178:	d022      	beq.n	1000c1c0 <gpio_register_callback+0x64>
1000c17a:	2a03      	cmp	r2, #3
1000c17c:	d030      	beq.n	1000c1e0 <gpio_register_callback+0x84>
1000c17e:	e03e      	b.n	1000c1fe <gpio_register_callback+0xa2>
	case GPIO_CALLBACK_LOW:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c180:	4e29      	ldr	r6, [pc, #164]	; (1000c228 <gpio_register_callback+0xcc>)
1000c182:	00dc      	lsls	r4, r3, #3
1000c184:	18e2      	adds	r2, r4, r3
1000c186:	00d2      	lsls	r2, r2, #3
1000c188:	5997      	ldr	r7, [r2, r6]
1000c18a:	250f      	movs	r5, #15
1000c18c:	4005      	ands	r5, r0
1000c18e:	2201      	movs	r2, #1
1000c190:	40aa      	lsls	r2, r5
1000c192:	b292      	uxth	r2, r2
1000c194:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = 1 << (gpio_pin % 16);
1000c196:	18e4      	adds	r4, r4, r3
1000c198:	00e4      	lsls	r4, r4, #3
1000c19a:	59a4      	ldr	r4, [r4, r6]
1000c19c:	86a2      	strh	r2, [r4, #52]	; 0x34
		break;
1000c19e:	e02e      	b.n	1000c1fe <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_HIGH:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c1a0:	4e21      	ldr	r6, [pc, #132]	; (1000c228 <gpio_register_callback+0xcc>)
1000c1a2:	00dc      	lsls	r4, r3, #3
1000c1a4:	18e2      	adds	r2, r4, r3
1000c1a6:	00d2      	lsls	r2, r2, #3
1000c1a8:	5997      	ldr	r7, [r2, r6]
1000c1aa:	250f      	movs	r5, #15
1000c1ac:	4005      	ands	r5, r0
1000c1ae:	2201      	movs	r2, #1
1000c1b0:	40aa      	lsls	r2, r5
1000c1b2:	b292      	uxth	r2, r2
1000c1b4:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c1b6:	18e4      	adds	r4, r4, r3
1000c1b8:	00e4      	lsls	r4, r4, #3
1000c1ba:	59a4      	ldr	r4, [r4, r6]
1000c1bc:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c1be:	e01e      	b.n	1000c1fe <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_RISING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c1c0:	4e19      	ldr	r6, [pc, #100]	; (1000c228 <gpio_register_callback+0xcc>)
1000c1c2:	00dc      	lsls	r4, r3, #3
1000c1c4:	18e2      	adds	r2, r4, r3
1000c1c6:	00d2      	lsls	r2, r2, #3
1000c1c8:	5997      	ldr	r7, [r2, r6]
1000c1ca:	250f      	movs	r5, #15
1000c1cc:	4005      	ands	r5, r0
1000c1ce:	2201      	movs	r2, #1
1000c1d0:	40aa      	lsls	r2, r5
1000c1d2:	b292      	uxth	r2, r2
1000c1d4:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c1d6:	18e4      	adds	r4, r4, r3
1000c1d8:	00e4      	lsls	r4, r4, #3
1000c1da:	59a4      	ldr	r4, [r4, r6]
1000c1dc:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c1de:	e00e      	b.n	1000c1fe <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_FALLING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c1e0:	4e11      	ldr	r6, [pc, #68]	; (1000c228 <gpio_register_callback+0xcc>)
1000c1e2:	00dc      	lsls	r4, r3, #3
1000c1e4:	18e2      	adds	r2, r4, r3
1000c1e6:	00d2      	lsls	r2, r2, #3
1000c1e8:	5997      	ldr	r7, [r2, r6]
1000c1ea:	250f      	movs	r5, #15
1000c1ec:	4005      	ands	r5, r0
1000c1ee:	2201      	movs	r2, #1
1000c1f0:	40aa      	lsls	r2, r5
1000c1f2:	b292      	uxth	r2, r2
1000c1f4:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = (1 << (gpio_pin % 16));
1000c1f6:	18e4      	adds	r4, r4, r3
1000c1f8:	00e4      	lsls	r4, r4, #3
1000c1fa:	59a4      	ldr	r4, [r4, r6]
1000c1fc:	86a2      	strh	r2, [r4, #52]	; 0x34

	case GPIO_CALLBACK_N:
		break;
	}
	/* Register callback function */
	_gpio_instances[gpio_port].callback[gpio_pin % 16] = callback_func;
1000c1fe:	220f      	movs	r2, #15
1000c200:	4010      	ands	r0, r2
1000c202:	4c09      	ldr	r4, [pc, #36]	; (1000c228 <gpio_register_callback+0xcc>)
1000c204:	00dd      	lsls	r5, r3, #3
1000c206:	18ea      	adds	r2, r5, r3
1000c208:	0052      	lsls	r2, r2, #1
1000c20a:	1812      	adds	r2, r2, r0
1000c20c:	0092      	lsls	r2, r2, #2
1000c20e:	18a2      	adds	r2, r4, r2
1000c210:	6051      	str	r1, [r2, #4]
	/* Set the bit corresponding to the gpio pin */
	_gpio_instances[gpio_port].callback_reg_mask |= (1 << (gpio_pin % 16));
1000c212:	18ea      	adds	r2, r5, r3
1000c214:	00d2      	lsls	r2, r2, #3
1000c216:	18a2      	adds	r2, r4, r2
1000c218:	3244      	adds	r2, #68	; 0x44
1000c21a:	2101      	movs	r1, #1
1000c21c:	4081      	lsls	r1, r0
1000c21e:	8813      	ldrh	r3, [r2, #0]
1000c220:	430b      	orrs	r3, r1
1000c222:	8013      	strh	r3, [r2, #0]
}
1000c224:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c226:	46c0      	nop			; (mov r8, r8)
1000c228:	10018e1c 	.word	0x10018e1c

1000c22c <gpio_enable_callback>:
 * conditions for the callback type are met.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_enable_callback(uint8_t gpio_pin)
{
1000c22c:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c22e:	280f      	cmp	r0, #15
1000c230:	d805      	bhi.n	1000c23e <gpio_enable_callback+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000c232:	2280      	movs	r2, #128	; 0x80
1000c234:	0412      	lsls	r2, r2, #16
1000c236:	4b12      	ldr	r3, [pc, #72]	; (1000c280 <gpio_enable_callback+0x54>)
1000c238:	601a      	str	r2, [r3, #0]
		gpio_port = 0;
1000c23a:	2200      	movs	r2, #0
1000c23c:	e00c      	b.n	1000c258 <gpio_enable_callback+0x2c>
		NVIC_EnableIRQ(GPIO0_IRQn);
	} else if (gpio_pin < 32) {
1000c23e:	281f      	cmp	r0, #31
1000c240:	d805      	bhi.n	1000c24e <gpio_enable_callback+0x22>
1000c242:	2280      	movs	r2, #128	; 0x80
1000c244:	0452      	lsls	r2, r2, #17
1000c246:	4b0e      	ldr	r3, [pc, #56]	; (1000c280 <gpio_enable_callback+0x54>)
1000c248:	601a      	str	r2, [r3, #0]
		gpio_port = 1;
1000c24a:	2201      	movs	r2, #1
1000c24c:	e004      	b.n	1000c258 <gpio_enable_callback+0x2c>
1000c24e:	2280      	movs	r2, #128	; 0x80
1000c250:	0492      	lsls	r2, r2, #18
1000c252:	4b0b      	ldr	r3, [pc, #44]	; (1000c280 <gpio_enable_callback+0x54>)
1000c254:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(GPIO1_IRQn);
	} else {
		gpio_port = 2;
1000c256:	2202      	movs	r2, #2
		NVIC_EnableIRQ(GPIO2_IRQn);
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask |= (1 << (gpio_pin % 16));
1000c258:	230f      	movs	r3, #15
1000c25a:	4018      	ands	r0, r3
1000c25c:	2101      	movs	r1, #1
1000c25e:	4081      	lsls	r1, r0
1000c260:	4c08      	ldr	r4, [pc, #32]	; (1000c284 <gpio_enable_callback+0x58>)
1000c262:	00d5      	lsls	r5, r2, #3
1000c264:	18ab      	adds	r3, r5, r2
1000c266:	00db      	lsls	r3, r3, #3
1000c268:	18e3      	adds	r3, r4, r3
1000c26a:	3346      	adds	r3, #70	; 0x46
1000c26c:	8818      	ldrh	r0, [r3, #0]
1000c26e:	4308      	orrs	r0, r1
1000c270:	8018      	strh	r0, [r3, #0]
	_gpio_instances[gpio_port].hw->INTENSET.reg = (1 << (gpio_pin % 16));
1000c272:	18aa      	adds	r2, r5, r2
1000c274:	00d2      	lsls	r2, r2, #3
1000c276:	5913      	ldr	r3, [r2, r4]
1000c278:	b289      	uxth	r1, r1
1000c27a:	8419      	strh	r1, [r3, #32]
}
1000c27c:	bd30      	pop	{r4, r5, pc}
1000c27e:	46c0      	nop			; (mov r8, r8)
1000c280:	e000e100 	.word	0xe000e100
1000c284:	10018e1c 	.word	0x10018e1c

1000c288 <gpio_disable_callback>:
 * The callback function will not be called from the interrupt handler.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_disable_callback(uint8_t gpio_pin)
{
1000c288:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c28a:	2300      	movs	r3, #0
{
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c28c:	280f      	cmp	r0, #15
1000c28e:	d904      	bls.n	1000c29a <gpio_disable_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c290:	221f      	movs	r2, #31
1000c292:	4282      	cmp	r2, r0
1000c294:	415b      	adcs	r3, r3
1000c296:	3a1d      	subs	r2, #29
1000c298:	1ad3      	subs	r3, r2, r3
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask &= ~(1 << (gpio_pin % 16));
1000c29a:	220f      	movs	r2, #15
1000c29c:	4010      	ands	r0, r2
1000c29e:	2101      	movs	r1, #1
1000c2a0:	4081      	lsls	r1, r0
1000c2a2:	4c07      	ldr	r4, [pc, #28]	; (1000c2c0 <gpio_disable_callback+0x38>)
1000c2a4:	00dd      	lsls	r5, r3, #3
1000c2a6:	18ea      	adds	r2, r5, r3
1000c2a8:	00d2      	lsls	r2, r2, #3
1000c2aa:	18a2      	adds	r2, r4, r2
1000c2ac:	3246      	adds	r2, #70	; 0x46
1000c2ae:	8810      	ldrh	r0, [r2, #0]
1000c2b0:	4388      	bics	r0, r1
1000c2b2:	8010      	strh	r0, [r2, #0]
	_gpio_instances[gpio_port].hw->INTENCLR.reg = (1 << (gpio_pin % 16));
1000c2b4:	18eb      	adds	r3, r5, r3
1000c2b6:	00db      	lsls	r3, r3, #3
1000c2b8:	591b      	ldr	r3, [r3, r4]
1000c2ba:	b289      	uxth	r1, r1
1000c2bc:	8499      	strh	r1, [r3, #36]	; 0x24
}
1000c2be:	bd30      	pop	{r4, r5, pc}
1000c2c0:	10018e1c 	.word	0x10018e1c

1000c2c4 <gpio_init>:
 *
 * This function will init GPIO callback.
 *
 */
void gpio_init(void)
{
1000c2c4:	b510      	push	{r4, lr}
1000c2c6:	4a11      	ldr	r2, [pc, #68]	; (1000c30c <gpio_init+0x48>)
1000c2c8:	0010      	movs	r0, r2
1000c2ca:	30d8      	adds	r0, #216	; 0xd8
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
			_gpio_instances[i].callback[j] = NULL;
1000c2cc:	2100      	movs	r1, #0
1000c2ce:	e007      	b.n	1000c2e0 <gpio_init+0x1c>
1000c2d0:	c302      	stmia	r3!, {r1}
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
1000c2d2:	4293      	cmp	r3, r2
1000c2d4:	d1fc      	bne.n	1000c2d0 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
1000c2d6:	8051      	strh	r1, [r2, #2]
		_gpio_instances[i].callback_reg_mask = 0;
1000c2d8:	8011      	strh	r1, [r2, #0]
1000c2da:	3248      	adds	r2, #72	; 0x48
 */
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
1000c2dc:	4282      	cmp	r2, r0
1000c2de:	d002      	beq.n	1000c2e6 <gpio_init+0x22>
1000c2e0:	0013      	movs	r3, r2
1000c2e2:	3b40      	subs	r3, #64	; 0x40
1000c2e4:	e7f4      	b.n	1000c2d0 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
		_gpio_instances[i].callback_reg_mask = 0;
	}
	_gpio_instances[0].hw = (void *)GPIO0;
1000c2e6:	4b0a      	ldr	r3, [pc, #40]	; (1000c310 <gpio_init+0x4c>)
1000c2e8:	4a0a      	ldr	r2, [pc, #40]	; (1000c314 <gpio_init+0x50>)
1000c2ea:	601a      	str	r2, [r3, #0]
	_gpio_instances[1].hw = (void *)GPIO1;
1000c2ec:	4a0a      	ldr	r2, [pc, #40]	; (1000c318 <gpio_init+0x54>)
1000c2ee:	649a      	str	r2, [r3, #72]	; 0x48
	_gpio_instances[2].hw = (void *)GPIO2;
1000c2f0:	490a      	ldr	r1, [pc, #40]	; (1000c31c <gpio_init+0x58>)
1000c2f2:	2290      	movs	r2, #144	; 0x90
1000c2f4:	5099      	str	r1, [r3, r2]
	system_register_isr(RAM_ISR_TABLE_PORT0_COMB_INDEX, (uint32_t)gpio_port0_isr_handler);
1000c2f6:	490a      	ldr	r1, [pc, #40]	; (1000c320 <gpio_init+0x5c>)
1000c2f8:	2027      	movs	r0, #39	; 0x27
1000c2fa:	4c0a      	ldr	r4, [pc, #40]	; (1000c324 <gpio_init+0x60>)
1000c2fc:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT1_COMB_INDEX, (uint32_t)gpio_port1_isr_handler);
1000c2fe:	490a      	ldr	r1, [pc, #40]	; (1000c328 <gpio_init+0x64>)
1000c300:	2028      	movs	r0, #40	; 0x28
1000c302:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT2_COMB_INDEX, (uint32_t)gpio_port2_isr_handler);
1000c304:	4909      	ldr	r1, [pc, #36]	; (1000c32c <gpio_init+0x68>)
1000c306:	2029      	movs	r0, #41	; 0x29
1000c308:	47a0      	blx	r4
}
1000c30a:	bd10      	pop	{r4, pc}
1000c30c:	10018e60 	.word	0x10018e60
1000c310:	10018e1c 	.word	0x10018e1c
1000c314:	40010000 	.word	0x40010000
1000c318:	40011000 	.word	0x40011000
1000c31c:	40013000 	.word	0x40013000
1000c320:	1000bbcd 	.word	0x1000bbcd
1000c324:	1000cef1 	.word	0x1000cef1
1000c328:	1000bc31 	.word	0x1000bc31
1000c32c:	1000bca1 	.word	0x1000bca1

1000c330 <system_clock_config>:
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_config(enum system_clock_resource resoure, \
				enum system_clock_freq freq)
{
	switch (resoure) {
1000c330:	2801      	cmp	r0, #1
1000c332:	d00d      	beq.n	1000c350 <system_clock_config+0x20>
1000c334:	2800      	cmp	r0, #0
1000c336:	d002      	beq.n	1000c33e <system_clock_config+0xe>
1000c338:	2802      	cmp	r0, #2
1000c33a:	d01c      	beq.n	1000c376 <system_clock_config+0x46>
1000c33c:	e02e      	b.n	1000c39c <system_clock_config+0x6c>
		case CLOCK_RESOURCE_XO_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c33e:	4a18      	ldr	r2, [pc, #96]	; (1000c3a0 <system_clock_config+0x70>)
1000c340:	6990      	ldr	r0, [r2, #24]
1000c342:	230c      	movs	r3, #12
1000c344:	4303      	orrs	r3, r0
1000c346:	6193      	str	r3, [r2, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			system_clock_value = 26000000;
1000c348:	4a16      	ldr	r2, [pc, #88]	; (1000c3a4 <system_clock_config+0x74>)
1000c34a:	4b17      	ldr	r3, [pc, #92]	; (1000c3a8 <system_clock_config+0x78>)
1000c34c:	601a      	str	r2, [r3, #0]
			break;
1000c34e:	e01a      	b.n	1000c386 <system_clock_config+0x56>

		case CLOCK_RESOURCE_LP_2_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c350:	4b13      	ldr	r3, [pc, #76]	; (1000c3a0 <system_clock_config+0x70>)
1000c352:	6998      	ldr	r0, [r3, #24]
1000c354:	2208      	movs	r2, #8
1000c356:	4302      	orrs	r2, r0
1000c358:	619a      	str	r2, [r3, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c35a:	699a      	ldr	r2, [r3, #24]
1000c35c:	2004      	movs	r0, #4
1000c35e:	4382      	bics	r2, r0
1000c360:	619a      	str	r2, [r3, #24]
					~LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK;
			AON_GP_REGS0->AON_PMU_CTRL.reg |= \
1000c362:	4a12      	ldr	r2, [pc, #72]	; (1000c3ac <system_clock_config+0x7c>)
1000c364:	6853      	ldr	r3, [r2, #4]
1000c366:	2080      	movs	r0, #128	; 0x80
1000c368:	0300      	lsls	r0, r0, #12
1000c36a:	4303      	orrs	r3, r0
1000c36c:	6053      	str	r3, [r2, #4]
					AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN;
			system_clock_value = 2000000;
1000c36e:	4a10      	ldr	r2, [pc, #64]	; (1000c3b0 <system_clock_config+0x80>)
1000c370:	4b0d      	ldr	r3, [pc, #52]	; (1000c3a8 <system_clock_config+0x78>)
1000c372:	601a      	str	r2, [r3, #0]
			break;
1000c374:	e007      	b.n	1000c386 <system_clock_config+0x56>

		case CLOCK_RESOURCE_RC_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c376:	4a0a      	ldr	r2, [pc, #40]	; (1000c3a0 <system_clock_config+0x70>)
1000c378:	6993      	ldr	r3, [r2, #24]
1000c37a:	200c      	movs	r0, #12
1000c37c:	4383      	bics	r3, r0
1000c37e:	6193      	str	r3, [r2, #24]
					~(LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
1000c380:	4a08      	ldr	r2, [pc, #32]	; (1000c3a4 <system_clock_config+0x74>)
1000c382:	4b09      	ldr	r3, [pc, #36]	; (1000c3a8 <system_clock_config+0x78>)
1000c384:	601a      	str	r2, [r3, #0]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c386:	4b06      	ldr	r3, [pc, #24]	; (1000c3a0 <system_clock_config+0x70>)
1000c388:	699a      	ldr	r2, [r3, #24]
1000c38a:	2003      	movs	r0, #3
1000c38c:	4382      	bics	r2, r0
1000c38e:	619a      	str	r2, [r3, #24]
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c390:	699a      	ldr	r2, [r3, #24]
1000c392:	4001      	ands	r1, r0
1000c394:	4311      	orrs	r1, r2
1000c396:	6199      	str	r1, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
1000c398:	2000      	movs	r0, #0
1000c39a:	e000      	b.n	1000c39e <system_clock_config+0x6e>
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
1000c39c:	2017      	movs	r0, #23
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
}
1000c39e:	4770      	bx	lr
1000c3a0:	4000b000 	.word	0x4000b000
1000c3a4:	018cba80 	.word	0x018cba80
1000c3a8:	10018ef4 	.word	0x10018ef4
1000c3ac:	4000f000 	.word	0x4000f000
1000c3b0:	001e8480 	.word	0x001e8480

1000c3b4 <system_clock_get_value>:
 *
 * \return system clock value.
 */
uint32_t system_clock_get_value(void)
{
	return system_clock_value;
1000c3b4:	4b01      	ldr	r3, [pc, #4]	; (1000c3bc <system_clock_get_value+0x8>)
1000c3b6:	6818      	ldr	r0, [r3, #0]
}
1000c3b8:	4770      	bx	lr
1000c3ba:	46c0      	nop			; (mov r8, r8)
1000c3bc:	10018ef4 	.word	0x10018ef4

1000c3c0 <system_clock_peripheral_enable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_enable(enum system_peripheral peripheral)
{
1000c3c0:	b500      	push	{lr}
	switch (peripheral) {
1000c3c2:	2835      	cmp	r0, #53	; 0x35
1000c3c4:	d900      	bls.n	1000c3c8 <system_clock_peripheral_enable+0x8>
1000c3c6:	e1a2      	b.n	1000c70e <system_clock_peripheral_enable+0x34e>
1000c3c8:	0080      	lsls	r0, r0, #2
1000c3ca:	4bd2      	ldr	r3, [pc, #840]	; (1000c714 <system_clock_peripheral_enable+0x354>)
1000c3cc:	581b      	ldr	r3, [r3, r0]
1000c3ce:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3d0:	4ad1      	ldr	r2, [pc, #836]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c3d2:	68d1      	ldr	r1, [r2, #12]
1000c3d4:	2302      	movs	r3, #2
1000c3d6:	430b      	orrs	r3, r1
1000c3d8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3da:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000c3dc:	e198      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3de:	4ace      	ldr	r2, [pc, #824]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c3e0:	68d1      	ldr	r1, [r2, #12]
1000c3e2:	2304      	movs	r3, #4
1000c3e4:	430b      	orrs	r3, r1
1000c3e6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000c3ea:	e191      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3ec:	4aca      	ldr	r2, [pc, #808]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c3ee:	68d1      	ldr	r1, [r2, #12]
1000c3f0:	2308      	movs	r3, #8
1000c3f2:	430b      	orrs	r3, r1
1000c3f4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3f6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000c3f8:	e18a      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3fa:	4ac7      	ldr	r2, [pc, #796]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c3fc:	68d1      	ldr	r1, [r2, #12]
1000c3fe:	2310      	movs	r3, #16
1000c400:	430b      	orrs	r3, r1
1000c402:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c404:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000c406:	e183      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c408:	4ac3      	ldr	r2, [pc, #780]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c40a:	68d1      	ldr	r1, [r2, #12]
1000c40c:	2320      	movs	r3, #32
1000c40e:	430b      	orrs	r3, r1
1000c410:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c412:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000c414:	e17c      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c416:	4ac0      	ldr	r2, [pc, #768]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c418:	68d1      	ldr	r1, [r2, #12]
1000c41a:	2380      	movs	r3, #128	; 0x80
1000c41c:	430b      	orrs	r3, r1
1000c41e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c420:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000c422:	e175      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c424:	4abc      	ldr	r2, [pc, #752]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c426:	68d3      	ldr	r3, [r2, #12]
1000c428:	2180      	movs	r1, #128	; 0x80
1000c42a:	0049      	lsls	r1, r1, #1
1000c42c:	430b      	orrs	r3, r1
1000c42e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c430:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000c432:	e16d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c434:	4ab8      	ldr	r2, [pc, #736]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c436:	68d3      	ldr	r3, [r2, #12]
1000c438:	2180      	movs	r1, #128	; 0x80
1000c43a:	0109      	lsls	r1, r1, #4
1000c43c:	430b      	orrs	r3, r1
1000c43e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c440:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000c442:	e165      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c444:	4ab4      	ldr	r2, [pc, #720]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c446:	68d3      	ldr	r3, [r2, #12]
1000c448:	2180      	movs	r1, #128	; 0x80
1000c44a:	0149      	lsls	r1, r1, #5
1000c44c:	430b      	orrs	r3, r1
1000c44e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c450:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000c452:	e15d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c454:	4ab0      	ldr	r2, [pc, #704]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c456:	68d3      	ldr	r3, [r2, #12]
1000c458:	2180      	movs	r1, #128	; 0x80
1000c45a:	0189      	lsls	r1, r1, #6
1000c45c:	430b      	orrs	r3, r1
1000c45e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c460:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000c462:	e155      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c464:	4aac      	ldr	r2, [pc, #688]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c466:	68d3      	ldr	r3, [r2, #12]
1000c468:	2180      	movs	r1, #128	; 0x80
1000c46a:	01c9      	lsls	r1, r1, #7
1000c46c:	430b      	orrs	r3, r1
1000c46e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c470:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000c472:	e14d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c474:	4aa8      	ldr	r2, [pc, #672]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c476:	68d3      	ldr	r3, [r2, #12]
1000c478:	2180      	movs	r1, #128	; 0x80
1000c47a:	0209      	lsls	r1, r1, #8
1000c47c:	430b      	orrs	r3, r1
1000c47e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c480:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000c482:	e145      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c484:	4aa4      	ldr	r2, [pc, #656]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c486:	68d3      	ldr	r3, [r2, #12]
1000c488:	2180      	movs	r1, #128	; 0x80
1000c48a:	0249      	lsls	r1, r1, #9
1000c48c:	430b      	orrs	r3, r1
1000c48e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c490:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000c492:	e13d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c494:	4aa0      	ldr	r2, [pc, #640]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c496:	68d3      	ldr	r3, [r2, #12]
1000c498:	2180      	movs	r1, #128	; 0x80
1000c49a:	0289      	lsls	r1, r1, #10
1000c49c:	430b      	orrs	r3, r1
1000c49e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4a0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000c4a2:	e135      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4a4:	4a9c      	ldr	r2, [pc, #624]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c4a6:	68d3      	ldr	r3, [r2, #12]
1000c4a8:	2180      	movs	r1, #128	; 0x80
1000c4aa:	02c9      	lsls	r1, r1, #11
1000c4ac:	430b      	orrs	r3, r1
1000c4ae:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000c4b2:	e12d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4b4:	4a98      	ldr	r2, [pc, #608]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c4b6:	68d3      	ldr	r3, [r2, #12]
1000c4b8:	2180      	movs	r1, #128	; 0x80
1000c4ba:	0309      	lsls	r1, r1, #12
1000c4bc:	430b      	orrs	r3, r1
1000c4be:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4c0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000c4c2:	e125      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4c4:	4a94      	ldr	r2, [pc, #592]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c4c6:	68d3      	ldr	r3, [r2, #12]
1000c4c8:	2180      	movs	r1, #128	; 0x80
1000c4ca:	0349      	lsls	r1, r1, #13
1000c4cc:	430b      	orrs	r3, r1
1000c4ce:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000c4d2:	e11d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4d4:	4a90      	ldr	r2, [pc, #576]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c4d6:	68d3      	ldr	r3, [r2, #12]
1000c4d8:	2180      	movs	r1, #128	; 0x80
1000c4da:	0389      	lsls	r1, r1, #14
1000c4dc:	430b      	orrs	r3, r1
1000c4de:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000c4e2:	e115      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4e4:	4a8c      	ldr	r2, [pc, #560]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c4e6:	68d3      	ldr	r3, [r2, #12]
1000c4e8:	2180      	movs	r1, #128	; 0x80
1000c4ea:	03c9      	lsls	r1, r1, #15
1000c4ec:	430b      	orrs	r3, r1
1000c4ee:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000c4f2:	e10d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c4f4:	4a88      	ldr	r2, [pc, #544]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c4f6:	68d3      	ldr	r3, [r2, #12]
1000c4f8:	2180      	movs	r1, #128	; 0x80
1000c4fa:	0409      	lsls	r1, r1, #16
1000c4fc:	430b      	orrs	r3, r1
1000c4fe:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c500:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000c502:	e105      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c504:	4a84      	ldr	r2, [pc, #528]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c506:	68d3      	ldr	r3, [r2, #12]
1000c508:	2180      	movs	r1, #128	; 0x80
1000c50a:	0449      	lsls	r1, r1, #17
1000c50c:	430b      	orrs	r3, r1
1000c50e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c510:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000c512:	e0fd      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c514:	4a80      	ldr	r2, [pc, #512]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c516:	68d3      	ldr	r3, [r2, #12]
1000c518:	2180      	movs	r1, #128	; 0x80
1000c51a:	0489      	lsls	r1, r1, #18
1000c51c:	430b      	orrs	r3, r1
1000c51e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c520:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000c522:	e0f5      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c524:	4a7c      	ldr	r2, [pc, #496]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c526:	68d3      	ldr	r3, [r2, #12]
1000c528:	2180      	movs	r1, #128	; 0x80
1000c52a:	04c9      	lsls	r1, r1, #19
1000c52c:	430b      	orrs	r3, r1
1000c52e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c530:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000c532:	e0ed      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c534:	4a78      	ldr	r2, [pc, #480]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c536:	68d3      	ldr	r3, [r2, #12]
1000c538:	2180      	movs	r1, #128	; 0x80
1000c53a:	0509      	lsls	r1, r1, #20
1000c53c:	430b      	orrs	r3, r1
1000c53e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c540:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000c542:	e0e5      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c544:	4a74      	ldr	r2, [pc, #464]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c546:	68d3      	ldr	r3, [r2, #12]
1000c548:	2180      	movs	r1, #128	; 0x80
1000c54a:	0549      	lsls	r1, r1, #21
1000c54c:	430b      	orrs	r3, r1
1000c54e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c550:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000c552:	e0dd      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c554:	4a70      	ldr	r2, [pc, #448]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c556:	68d3      	ldr	r3, [r2, #12]
1000c558:	2180      	movs	r1, #128	; 0x80
1000c55a:	0589      	lsls	r1, r1, #22
1000c55c:	430b      	orrs	r3, r1
1000c55e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c560:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000c562:	e0d5      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c564:	4a6c      	ldr	r2, [pc, #432]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c566:	68d3      	ldr	r3, [r2, #12]
1000c568:	2180      	movs	r1, #128	; 0x80
1000c56a:	05c9      	lsls	r1, r1, #23
1000c56c:	430b      	orrs	r3, r1
1000c56e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c570:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000c572:	e0cd      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c574:	4a68      	ldr	r2, [pc, #416]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c576:	6911      	ldr	r1, [r2, #16]
1000c578:	2301      	movs	r3, #1
1000c57a:	430b      	orrs	r3, r1
1000c57c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c57e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000c580:	e0c6      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c582:	4a65      	ldr	r2, [pc, #404]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c584:	6911      	ldr	r1, [r2, #16]
1000c586:	2302      	movs	r3, #2
1000c588:	430b      	orrs	r3, r1
1000c58a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c58c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000c58e:	e0bf      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c590:	4a61      	ldr	r2, [pc, #388]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c592:	6911      	ldr	r1, [r2, #16]
1000c594:	2304      	movs	r3, #4
1000c596:	430b      	orrs	r3, r1
1000c598:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c59a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000c59c:	e0b8      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c59e:	4a5e      	ldr	r2, [pc, #376]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5a0:	6911      	ldr	r1, [r2, #16]
1000c5a2:	2308      	movs	r3, #8
1000c5a4:	430b      	orrs	r3, r1
1000c5a6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5a8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000c5aa:	e0b1      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5ac:	4a5a      	ldr	r2, [pc, #360]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5ae:	6911      	ldr	r1, [r2, #16]
1000c5b0:	2310      	movs	r3, #16
1000c5b2:	430b      	orrs	r3, r1
1000c5b4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5b6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000c5b8:	e0aa      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5ba:	4a57      	ldr	r2, [pc, #348]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5bc:	6911      	ldr	r1, [r2, #16]
1000c5be:	2320      	movs	r3, #32
1000c5c0:	430b      	orrs	r3, r1
1000c5c2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5c4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000c5c6:	e0a3      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5c8:	4a53      	ldr	r2, [pc, #332]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5ca:	6911      	ldr	r1, [r2, #16]
1000c5cc:	2340      	movs	r3, #64	; 0x40
1000c5ce:	430b      	orrs	r3, r1
1000c5d0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5d2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000c5d4:	e09c      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5d6:	4a50      	ldr	r2, [pc, #320]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5d8:	6911      	ldr	r1, [r2, #16]
1000c5da:	2380      	movs	r3, #128	; 0x80
1000c5dc:	430b      	orrs	r3, r1
1000c5de:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000c5e2:	e095      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5e4:	4a4c      	ldr	r2, [pc, #304]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5e6:	6913      	ldr	r3, [r2, #16]
1000c5e8:	2180      	movs	r1, #128	; 0x80
1000c5ea:	0049      	lsls	r1, r1, #1
1000c5ec:	430b      	orrs	r3, r1
1000c5ee:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5f0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000c5f2:	e08d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c5f4:	4a48      	ldr	r2, [pc, #288]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c5f6:	6913      	ldr	r3, [r2, #16]
1000c5f8:	2180      	movs	r1, #128	; 0x80
1000c5fa:	0089      	lsls	r1, r1, #2
1000c5fc:	430b      	orrs	r3, r1
1000c5fe:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c600:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000c602:	e085      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c604:	4a44      	ldr	r2, [pc, #272]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c606:	6913      	ldr	r3, [r2, #16]
1000c608:	2180      	movs	r1, #128	; 0x80
1000c60a:	00c9      	lsls	r1, r1, #3
1000c60c:	430b      	orrs	r3, r1
1000c60e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c610:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000c612:	e07d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c614:	4a40      	ldr	r2, [pc, #256]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c616:	6913      	ldr	r3, [r2, #16]
1000c618:	2180      	movs	r1, #128	; 0x80
1000c61a:	0109      	lsls	r1, r1, #4
1000c61c:	430b      	orrs	r3, r1
1000c61e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c620:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000c622:	e075      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c624:	4a3c      	ldr	r2, [pc, #240]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c626:	6913      	ldr	r3, [r2, #16]
1000c628:	2180      	movs	r1, #128	; 0x80
1000c62a:	0149      	lsls	r1, r1, #5
1000c62c:	430b      	orrs	r3, r1
1000c62e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c630:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000c632:	e06d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c634:	4a38      	ldr	r2, [pc, #224]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c636:	6913      	ldr	r3, [r2, #16]
1000c638:	2180      	movs	r1, #128	; 0x80
1000c63a:	0189      	lsls	r1, r1, #6
1000c63c:	430b      	orrs	r3, r1
1000c63e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c640:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000c642:	e065      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c644:	4a34      	ldr	r2, [pc, #208]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c646:	6913      	ldr	r3, [r2, #16]
1000c648:	2180      	movs	r1, #128	; 0x80
1000c64a:	01c9      	lsls	r1, r1, #7
1000c64c:	430b      	orrs	r3, r1
1000c64e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c650:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000c652:	e05d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c654:	4a30      	ldr	r2, [pc, #192]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c656:	6913      	ldr	r3, [r2, #16]
1000c658:	2180      	movs	r1, #128	; 0x80
1000c65a:	0209      	lsls	r1, r1, #8
1000c65c:	430b      	orrs	r3, r1
1000c65e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c660:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000c662:	e055      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c664:	4a2c      	ldr	r2, [pc, #176]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c666:	6913      	ldr	r3, [r2, #16]
1000c668:	2180      	movs	r1, #128	; 0x80
1000c66a:	0249      	lsls	r1, r1, #9
1000c66c:	430b      	orrs	r3, r1
1000c66e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c670:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000c672:	e04d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c674:	4a28      	ldr	r2, [pc, #160]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c676:	6913      	ldr	r3, [r2, #16]
1000c678:	2180      	movs	r1, #128	; 0x80
1000c67a:	0289      	lsls	r1, r1, #10
1000c67c:	430b      	orrs	r3, r1
1000c67e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c680:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000c682:	e045      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c684:	4a24      	ldr	r2, [pc, #144]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c686:	6913      	ldr	r3, [r2, #16]
1000c688:	2180      	movs	r1, #128	; 0x80
1000c68a:	02c9      	lsls	r1, r1, #11
1000c68c:	430b      	orrs	r3, r1
1000c68e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c690:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000c692:	e03d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c694:	4a20      	ldr	r2, [pc, #128]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c696:	6913      	ldr	r3, [r2, #16]
1000c698:	2180      	movs	r1, #128	; 0x80
1000c69a:	0309      	lsls	r1, r1, #12
1000c69c:	430b      	orrs	r3, r1
1000c69e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6a0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000c6a2:	e035      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c6a4:	4a1c      	ldr	r2, [pc, #112]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c6a6:	6913      	ldr	r3, [r2, #16]
1000c6a8:	2180      	movs	r1, #128	; 0x80
1000c6aa:	0349      	lsls	r1, r1, #13
1000c6ac:	430b      	orrs	r3, r1
1000c6ae:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000c6b2:	e02d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c6b4:	4a18      	ldr	r2, [pc, #96]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c6b6:	6913      	ldr	r3, [r2, #16]
1000c6b8:	2180      	movs	r1, #128	; 0x80
1000c6ba:	0389      	lsls	r1, r1, #14
1000c6bc:	430b      	orrs	r3, r1
1000c6be:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6c0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000c6c2:	e025      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c6c4:	4a14      	ldr	r2, [pc, #80]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c6c6:	6913      	ldr	r3, [r2, #16]
1000c6c8:	2180      	movs	r1, #128	; 0x80
1000c6ca:	03c9      	lsls	r1, r1, #15
1000c6cc:	430b      	orrs	r3, r1
1000c6ce:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000c6d2:	e01d      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c6d4:	4a10      	ldr	r2, [pc, #64]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c6d6:	6913      	ldr	r3, [r2, #16]
1000c6d8:	2180      	movs	r1, #128	; 0x80
1000c6da:	0409      	lsls	r1, r1, #16
1000c6dc:	430b      	orrs	r3, r1
1000c6de:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000c6e2:	e015      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c6e4:	4a0c      	ldr	r2, [pc, #48]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c6e6:	7d11      	ldrb	r1, [r2, #20]
1000c6e8:	2301      	movs	r3, #1
1000c6ea:	430b      	orrs	r3, r1
1000c6ec:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6ee:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000c6f0:	e00e      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c6f2:	4a09      	ldr	r2, [pc, #36]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c6f4:	7d11      	ldrb	r1, [r2, #20]
1000c6f6:	2302      	movs	r3, #2
1000c6f8:	430b      	orrs	r3, r1
1000c6fa:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6fc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000c6fe:	e007      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c700:	4a05      	ldr	r2, [pc, #20]	; (1000c718 <system_clock_peripheral_enable+0x358>)
1000c702:	7d11      	ldrb	r1, [r2, #20]
1000c704:	2304      	movs	r3, #4
1000c706:	430b      	orrs	r3, r1
1000c708:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c70a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000c70c:	e000      	b.n	1000c710 <system_clock_peripheral_enable+0x350>

		default:
			return STATUS_ERR_INVALID_ARG;
1000c70e:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000c710:	bd00      	pop	{pc}
1000c712:	46c0      	nop			; (mov r8, r8)
1000c714:	10016390 	.word	0x10016390
1000c718:	4000b000 	.word	0x4000b000

1000c71c <system_clock_peripheral_disable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_disable(enum system_peripheral peripheral)
{
1000c71c:	b500      	push	{lr}
	switch (peripheral) {
1000c71e:	2835      	cmp	r0, #53	; 0x35
1000c720:	d900      	bls.n	1000c724 <system_clock_peripheral_disable+0x8>
1000c722:	e17d      	b.n	1000ca20 <system_clock_peripheral_disable+0x304>
1000c724:	0080      	lsls	r0, r0, #2
1000c726:	4bbf      	ldr	r3, [pc, #764]	; (1000ca24 <system_clock_peripheral_disable+0x308>)
1000c728:	581b      	ldr	r3, [r3, r0]
1000c72a:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c72c:	4abe      	ldr	r2, [pc, #760]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c72e:	68d3      	ldr	r3, [r2, #12]
1000c730:	2102      	movs	r1, #2
1000c732:	438b      	bics	r3, r1
1000c734:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c736:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000c738:	e173      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c73a:	4abb      	ldr	r2, [pc, #748]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c73c:	68d3      	ldr	r3, [r2, #12]
1000c73e:	2104      	movs	r1, #4
1000c740:	438b      	bics	r3, r1
1000c742:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c744:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000c746:	e16c      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c748:	4ab7      	ldr	r2, [pc, #732]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c74a:	68d3      	ldr	r3, [r2, #12]
1000c74c:	2108      	movs	r1, #8
1000c74e:	438b      	bics	r3, r1
1000c750:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c752:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000c754:	e165      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c756:	4ab4      	ldr	r2, [pc, #720]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c758:	68d3      	ldr	r3, [r2, #12]
1000c75a:	2110      	movs	r1, #16
1000c75c:	438b      	bics	r3, r1
1000c75e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c760:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000c762:	e15e      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c764:	4ab0      	ldr	r2, [pc, #704]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c766:	68d3      	ldr	r3, [r2, #12]
1000c768:	2120      	movs	r1, #32
1000c76a:	438b      	bics	r3, r1
1000c76c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c76e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000c770:	e157      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c772:	4aad      	ldr	r2, [pc, #692]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c774:	68d3      	ldr	r3, [r2, #12]
1000c776:	2180      	movs	r1, #128	; 0x80
1000c778:	438b      	bics	r3, r1
1000c77a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c77c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000c77e:	e150      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c780:	4aa9      	ldr	r2, [pc, #676]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c782:	68d1      	ldr	r1, [r2, #12]
1000c784:	4ba9      	ldr	r3, [pc, #676]	; (1000ca2c <system_clock_peripheral_disable+0x310>)
1000c786:	400b      	ands	r3, r1
1000c788:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c78a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000c78c:	e149      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c78e:	4aa6      	ldr	r2, [pc, #664]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c790:	68d1      	ldr	r1, [r2, #12]
1000c792:	4ba7      	ldr	r3, [pc, #668]	; (1000ca30 <system_clock_peripheral_disable+0x314>)
1000c794:	400b      	ands	r3, r1
1000c796:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c798:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000c79a:	e142      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c79c:	4aa2      	ldr	r2, [pc, #648]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c79e:	68d1      	ldr	r1, [r2, #12]
1000c7a0:	4ba4      	ldr	r3, [pc, #656]	; (1000ca34 <system_clock_peripheral_disable+0x318>)
1000c7a2:	400b      	ands	r3, r1
1000c7a4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7a6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000c7a8:	e13b      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7aa:	4a9f      	ldr	r2, [pc, #636]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c7ac:	68d1      	ldr	r1, [r2, #12]
1000c7ae:	4ba2      	ldr	r3, [pc, #648]	; (1000ca38 <system_clock_peripheral_disable+0x31c>)
1000c7b0:	400b      	ands	r3, r1
1000c7b2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7b4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000c7b6:	e134      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7b8:	4a9b      	ldr	r2, [pc, #620]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c7ba:	68d1      	ldr	r1, [r2, #12]
1000c7bc:	4b9f      	ldr	r3, [pc, #636]	; (1000ca3c <system_clock_peripheral_disable+0x320>)
1000c7be:	400b      	ands	r3, r1
1000c7c0:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7c2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000c7c4:	e12d      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7c6:	4a98      	ldr	r2, [pc, #608]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c7c8:	68d1      	ldr	r1, [r2, #12]
1000c7ca:	4b9d      	ldr	r3, [pc, #628]	; (1000ca40 <system_clock_peripheral_disable+0x324>)
1000c7cc:	400b      	ands	r3, r1
1000c7ce:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7d0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000c7d2:	e126      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7d4:	4a94      	ldr	r2, [pc, #592]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c7d6:	68d1      	ldr	r1, [r2, #12]
1000c7d8:	4b9a      	ldr	r3, [pc, #616]	; (1000ca44 <system_clock_peripheral_disable+0x328>)
1000c7da:	400b      	ands	r3, r1
1000c7dc:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7de:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000c7e0:	e11f      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7e2:	4a91      	ldr	r2, [pc, #580]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c7e4:	68d1      	ldr	r1, [r2, #12]
1000c7e6:	4b98      	ldr	r3, [pc, #608]	; (1000ca48 <system_clock_peripheral_disable+0x32c>)
1000c7e8:	400b      	ands	r3, r1
1000c7ea:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7ec:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000c7ee:	e118      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7f0:	4a8d      	ldr	r2, [pc, #564]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c7f2:	68d1      	ldr	r1, [r2, #12]
1000c7f4:	4b95      	ldr	r3, [pc, #596]	; (1000ca4c <system_clock_peripheral_disable+0x330>)
1000c7f6:	400b      	ands	r3, r1
1000c7f8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7fa:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000c7fc:	e111      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c7fe:	4a8a      	ldr	r2, [pc, #552]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c800:	68d1      	ldr	r1, [r2, #12]
1000c802:	4b93      	ldr	r3, [pc, #588]	; (1000ca50 <system_clock_peripheral_disable+0x334>)
1000c804:	400b      	ands	r3, r1
1000c806:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c808:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000c80a:	e10a      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c80c:	4a86      	ldr	r2, [pc, #536]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c80e:	68d1      	ldr	r1, [r2, #12]
1000c810:	4b90      	ldr	r3, [pc, #576]	; (1000ca54 <system_clock_peripheral_disable+0x338>)
1000c812:	400b      	ands	r3, r1
1000c814:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c816:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000c818:	e103      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c81a:	4a83      	ldr	r2, [pc, #524]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c81c:	68d1      	ldr	r1, [r2, #12]
1000c81e:	4b8e      	ldr	r3, [pc, #568]	; (1000ca58 <system_clock_peripheral_disable+0x33c>)
1000c820:	400b      	ands	r3, r1
1000c822:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c824:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000c826:	e0fc      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c828:	4a7f      	ldr	r2, [pc, #508]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c82a:	68d1      	ldr	r1, [r2, #12]
1000c82c:	4b8b      	ldr	r3, [pc, #556]	; (1000ca5c <system_clock_peripheral_disable+0x340>)
1000c82e:	400b      	ands	r3, r1
1000c830:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c832:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000c834:	e0f5      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c836:	4a7c      	ldr	r2, [pc, #496]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c838:	68d1      	ldr	r1, [r2, #12]
1000c83a:	4b89      	ldr	r3, [pc, #548]	; (1000ca60 <system_clock_peripheral_disable+0x344>)
1000c83c:	400b      	ands	r3, r1
1000c83e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c840:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000c842:	e0ee      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c844:	4a78      	ldr	r2, [pc, #480]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c846:	68d1      	ldr	r1, [r2, #12]
1000c848:	4b86      	ldr	r3, [pc, #536]	; (1000ca64 <system_clock_peripheral_disable+0x348>)
1000c84a:	400b      	ands	r3, r1
1000c84c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c84e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000c850:	e0e7      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c852:	4a75      	ldr	r2, [pc, #468]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c854:	68d1      	ldr	r1, [r2, #12]
1000c856:	4b84      	ldr	r3, [pc, #528]	; (1000ca68 <system_clock_peripheral_disable+0x34c>)
1000c858:	400b      	ands	r3, r1
1000c85a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c85c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000c85e:	e0e0      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c860:	4a71      	ldr	r2, [pc, #452]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c862:	68d1      	ldr	r1, [r2, #12]
1000c864:	4b81      	ldr	r3, [pc, #516]	; (1000ca6c <system_clock_peripheral_disable+0x350>)
1000c866:	400b      	ands	r3, r1
1000c868:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c86a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000c86c:	e0d9      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c86e:	4a6e      	ldr	r2, [pc, #440]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c870:	68d1      	ldr	r1, [r2, #12]
1000c872:	4b7f      	ldr	r3, [pc, #508]	; (1000ca70 <system_clock_peripheral_disable+0x354>)
1000c874:	400b      	ands	r3, r1
1000c876:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c878:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000c87a:	e0d2      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c87c:	4a6a      	ldr	r2, [pc, #424]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c87e:	68d1      	ldr	r1, [r2, #12]
1000c880:	4b7c      	ldr	r3, [pc, #496]	; (1000ca74 <system_clock_peripheral_disable+0x358>)
1000c882:	400b      	ands	r3, r1
1000c884:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c886:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000c888:	e0cb      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c88a:	4a67      	ldr	r2, [pc, #412]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c88c:	68d1      	ldr	r1, [r2, #12]
1000c88e:	4b7a      	ldr	r3, [pc, #488]	; (1000ca78 <system_clock_peripheral_disable+0x35c>)
1000c890:	400b      	ands	r3, r1
1000c892:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c894:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000c896:	e0c4      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c898:	4a63      	ldr	r2, [pc, #396]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c89a:	68d1      	ldr	r1, [r2, #12]
1000c89c:	4b77      	ldr	r3, [pc, #476]	; (1000ca7c <system_clock_peripheral_disable+0x360>)
1000c89e:	400b      	ands	r3, r1
1000c8a0:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8a2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000c8a4:	e0bd      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8a6:	4a60      	ldr	r2, [pc, #384]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8a8:	6913      	ldr	r3, [r2, #16]
1000c8aa:	2101      	movs	r1, #1
1000c8ac:	438b      	bics	r3, r1
1000c8ae:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000c8b2:	e0b6      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8b4:	4a5c      	ldr	r2, [pc, #368]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8b6:	6913      	ldr	r3, [r2, #16]
1000c8b8:	2102      	movs	r1, #2
1000c8ba:	438b      	bics	r3, r1
1000c8bc:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8be:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000c8c0:	e0af      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8c2:	4a59      	ldr	r2, [pc, #356]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8c4:	6913      	ldr	r3, [r2, #16]
1000c8c6:	2104      	movs	r1, #4
1000c8c8:	438b      	bics	r3, r1
1000c8ca:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8cc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000c8ce:	e0a8      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8d0:	4a55      	ldr	r2, [pc, #340]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8d2:	6913      	ldr	r3, [r2, #16]
1000c8d4:	2108      	movs	r1, #8
1000c8d6:	438b      	bics	r3, r1
1000c8d8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8da:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000c8dc:	e0a1      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8de:	4a52      	ldr	r2, [pc, #328]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8e0:	6913      	ldr	r3, [r2, #16]
1000c8e2:	2110      	movs	r1, #16
1000c8e4:	438b      	bics	r3, r1
1000c8e6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000c8ea:	e09a      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8ec:	4a4e      	ldr	r2, [pc, #312]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8ee:	6913      	ldr	r3, [r2, #16]
1000c8f0:	2120      	movs	r1, #32
1000c8f2:	438b      	bics	r3, r1
1000c8f4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8f6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000c8f8:	e093      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8fa:	4a4b      	ldr	r2, [pc, #300]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c8fc:	6913      	ldr	r3, [r2, #16]
1000c8fe:	2140      	movs	r1, #64	; 0x40
1000c900:	438b      	bics	r3, r1
1000c902:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c904:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000c906:	e08c      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c908:	4a47      	ldr	r2, [pc, #284]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c90a:	6913      	ldr	r3, [r2, #16]
1000c90c:	2180      	movs	r1, #128	; 0x80
1000c90e:	438b      	bics	r3, r1
1000c910:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c912:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000c914:	e085      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c916:	4a44      	ldr	r2, [pc, #272]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c918:	6911      	ldr	r1, [r2, #16]
1000c91a:	4b44      	ldr	r3, [pc, #272]	; (1000ca2c <system_clock_peripheral_disable+0x310>)
1000c91c:	400b      	ands	r3, r1
1000c91e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c920:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000c922:	e07e      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c924:	4a40      	ldr	r2, [pc, #256]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c926:	6911      	ldr	r1, [r2, #16]
1000c928:	4b55      	ldr	r3, [pc, #340]	; (1000ca80 <system_clock_peripheral_disable+0x364>)
1000c92a:	400b      	ands	r3, r1
1000c92c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c92e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000c930:	e077      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c932:	4a3d      	ldr	r2, [pc, #244]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c934:	6911      	ldr	r1, [r2, #16]
1000c936:	4b53      	ldr	r3, [pc, #332]	; (1000ca84 <system_clock_peripheral_disable+0x368>)
1000c938:	400b      	ands	r3, r1
1000c93a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c93c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000c93e:	e070      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c940:	4a39      	ldr	r2, [pc, #228]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c942:	6911      	ldr	r1, [r2, #16]
1000c944:	4b3a      	ldr	r3, [pc, #232]	; (1000ca30 <system_clock_peripheral_disable+0x314>)
1000c946:	400b      	ands	r3, r1
1000c948:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c94a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000c94c:	e069      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c94e:	4a36      	ldr	r2, [pc, #216]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c950:	6911      	ldr	r1, [r2, #16]
1000c952:	4b38      	ldr	r3, [pc, #224]	; (1000ca34 <system_clock_peripheral_disable+0x318>)
1000c954:	400b      	ands	r3, r1
1000c956:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c958:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000c95a:	e062      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c95c:	4a32      	ldr	r2, [pc, #200]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c95e:	6911      	ldr	r1, [r2, #16]
1000c960:	4b35      	ldr	r3, [pc, #212]	; (1000ca38 <system_clock_peripheral_disable+0x31c>)
1000c962:	400b      	ands	r3, r1
1000c964:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c966:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000c968:	e05b      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c96a:	4a2f      	ldr	r2, [pc, #188]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c96c:	6911      	ldr	r1, [r2, #16]
1000c96e:	4b33      	ldr	r3, [pc, #204]	; (1000ca3c <system_clock_peripheral_disable+0x320>)
1000c970:	400b      	ands	r3, r1
1000c972:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c974:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000c976:	e054      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c978:	4a2b      	ldr	r2, [pc, #172]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c97a:	6911      	ldr	r1, [r2, #16]
1000c97c:	4b30      	ldr	r3, [pc, #192]	; (1000ca40 <system_clock_peripheral_disable+0x324>)
1000c97e:	400b      	ands	r3, r1
1000c980:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c982:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000c984:	e04d      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c986:	4a28      	ldr	r2, [pc, #160]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c988:	6911      	ldr	r1, [r2, #16]
1000c98a:	4b2e      	ldr	r3, [pc, #184]	; (1000ca44 <system_clock_peripheral_disable+0x328>)
1000c98c:	400b      	ands	r3, r1
1000c98e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c990:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000c992:	e046      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c994:	4a24      	ldr	r2, [pc, #144]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c996:	6911      	ldr	r1, [r2, #16]
1000c998:	4b2b      	ldr	r3, [pc, #172]	; (1000ca48 <system_clock_peripheral_disable+0x32c>)
1000c99a:	400b      	ands	r3, r1
1000c99c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c99e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000c9a0:	e03f      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c9a2:	4a21      	ldr	r2, [pc, #132]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9a4:	6911      	ldr	r1, [r2, #16]
1000c9a6:	4b29      	ldr	r3, [pc, #164]	; (1000ca4c <system_clock_peripheral_disable+0x330>)
1000c9a8:	400b      	ands	r3, r1
1000c9aa:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9ac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000c9ae:	e038      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c9b0:	4a1d      	ldr	r2, [pc, #116]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9b2:	6911      	ldr	r1, [r2, #16]
1000c9b4:	4b26      	ldr	r3, [pc, #152]	; (1000ca50 <system_clock_peripheral_disable+0x334>)
1000c9b6:	400b      	ands	r3, r1
1000c9b8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9ba:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000c9bc:	e031      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c9be:	4a1a      	ldr	r2, [pc, #104]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9c0:	6911      	ldr	r1, [r2, #16]
1000c9c2:	4b24      	ldr	r3, [pc, #144]	; (1000ca54 <system_clock_peripheral_disable+0x338>)
1000c9c4:	400b      	ands	r3, r1
1000c9c6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9c8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000c9ca:	e02a      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c9cc:	4a16      	ldr	r2, [pc, #88]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9ce:	6911      	ldr	r1, [r2, #16]
1000c9d0:	4b21      	ldr	r3, [pc, #132]	; (1000ca58 <system_clock_peripheral_disable+0x33c>)
1000c9d2:	400b      	ands	r3, r1
1000c9d4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9d6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000c9d8:	e023      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c9da:	4a13      	ldr	r2, [pc, #76]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9dc:	6911      	ldr	r1, [r2, #16]
1000c9de:	4b1f      	ldr	r3, [pc, #124]	; (1000ca5c <system_clock_peripheral_disable+0x340>)
1000c9e0:	400b      	ands	r3, r1
1000c9e2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9e4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000c9e6:	e01c      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c9e8:	4a0f      	ldr	r2, [pc, #60]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9ea:	6911      	ldr	r1, [r2, #16]
1000c9ec:	4b1c      	ldr	r3, [pc, #112]	; (1000ca60 <system_clock_peripheral_disable+0x344>)
1000c9ee:	400b      	ands	r3, r1
1000c9f0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9f2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000c9f4:	e015      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c9f6:	4a0c      	ldr	r2, [pc, #48]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000c9f8:	7d13      	ldrb	r3, [r2, #20]
1000c9fa:	2101      	movs	r1, #1
1000c9fc:	438b      	bics	r3, r1
1000c9fe:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca00:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000ca02:	e00e      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000ca04:	4a08      	ldr	r2, [pc, #32]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000ca06:	7d13      	ldrb	r3, [r2, #20]
1000ca08:	2102      	movs	r1, #2
1000ca0a:	438b      	bics	r3, r1
1000ca0c:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca0e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000ca10:	e007      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000ca12:	4a05      	ldr	r2, [pc, #20]	; (1000ca28 <system_clock_peripheral_disable+0x30c>)
1000ca14:	7d13      	ldrb	r3, [r2, #20]
1000ca16:	2104      	movs	r1, #4
1000ca18:	438b      	bics	r3, r1
1000ca1a:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca1c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000ca1e:	e000      	b.n	1000ca22 <system_clock_peripheral_disable+0x306>

		default:
			return STATUS_ERR_INVALID_ARG;
1000ca20:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000ca22:	bd00      	pop	{pc}
1000ca24:	10016468 	.word	0x10016468
1000ca28:	4000b000 	.word	0x4000b000
1000ca2c:	fffffeff 	.word	0xfffffeff
1000ca30:	fffff7ff 	.word	0xfffff7ff
1000ca34:	ffffefff 	.word	0xffffefff
1000ca38:	ffffdfff 	.word	0xffffdfff
1000ca3c:	ffffbfff 	.word	0xffffbfff
1000ca40:	ffff7fff 	.word	0xffff7fff
1000ca44:	fffeffff 	.word	0xfffeffff
1000ca48:	fffdffff 	.word	0xfffdffff
1000ca4c:	fffbffff 	.word	0xfffbffff
1000ca50:	fff7ffff 	.word	0xfff7ffff
1000ca54:	ffefffff 	.word	0xffefffff
1000ca58:	ffdfffff 	.word	0xffdfffff
1000ca5c:	ffbfffff 	.word	0xffbfffff
1000ca60:	ff7fffff 	.word	0xff7fffff
1000ca64:	feffffff 	.word	0xfeffffff
1000ca68:	fdffffff 	.word	0xfdffffff
1000ca6c:	fbffffff 	.word	0xfbffffff
1000ca70:	f7ffffff 	.word	0xf7ffffff
1000ca74:	efffffff 	.word	0xefffffff
1000ca78:	dfffffff 	.word	0xdfffffff
1000ca7c:	bfffffff 	.word	0xbfffffff
1000ca80:	fffffdff 	.word	0xfffffdff
1000ca84:	fffffbff 	.word	0xfffffbff

1000ca88 <system_peripheral_reset>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_peripheral_reset(enum system_peripheral peripheral)
{
1000ca88:	b500      	push	{lr}
	switch (peripheral) {
1000ca8a:	2843      	cmp	r0, #67	; 0x43
1000ca8c:	d900      	bls.n	1000ca90 <system_peripheral_reset+0x8>
1000ca8e:	e223      	b.n	1000ced8 <system_peripheral_reset+0x450>
1000ca90:	0080      	lsls	r0, r0, #2
1000ca92:	4be0      	ldr	r3, [pc, #896]	; (1000ce14 <system_peripheral_reset+0x38c>)
1000ca94:	581b      	ldr	r3, [r3, r0]
1000ca96:	469f      	mov	pc, r3
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca98:	4bdf      	ldr	r3, [pc, #892]	; (1000ce18 <system_peripheral_reset+0x390>)
1000ca9a:	6859      	ldr	r1, [r3, #4]
1000ca9c:	2202      	movs	r2, #2
1000ca9e:	4391      	bics	r1, r2
1000caa0:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000caa2:	6859      	ldr	r1, [r3, #4]
1000caa4:	430a      	orrs	r2, r1
1000caa6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000caa8:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
		break;
1000caaa:	e216      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000caac:	4bda      	ldr	r3, [pc, #872]	; (1000ce18 <system_peripheral_reset+0x390>)
1000caae:	6859      	ldr	r1, [r3, #4]
1000cab0:	2204      	movs	r2, #4
1000cab2:	4391      	bics	r1, r2
1000cab4:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cab6:	6859      	ldr	r1, [r3, #4]
1000cab8:	430a      	orrs	r2, r1
1000caba:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cabc:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
		break;
1000cabe:	e20c      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cac0:	4bd5      	ldr	r3, [pc, #852]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cac2:	6859      	ldr	r1, [r3, #4]
1000cac4:	2208      	movs	r2, #8
1000cac6:	4391      	bics	r1, r2
1000cac8:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000caca:	6859      	ldr	r1, [r3, #4]
1000cacc:	430a      	orrs	r2, r1
1000cace:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cad0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
		break;
1000cad2:	e202      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cad4:	4bd0      	ldr	r3, [pc, #832]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cad6:	6859      	ldr	r1, [r3, #4]
1000cad8:	2210      	movs	r2, #16
1000cada:	4391      	bics	r1, r2
1000cadc:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cade:	6859      	ldr	r1, [r3, #4]
1000cae0:	430a      	orrs	r2, r1
1000cae2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cae4:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
		break;
1000cae6:	e1f8      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cae8:	4bcb      	ldr	r3, [pc, #812]	; (1000ce18 <system_peripheral_reset+0x390>)
1000caea:	6859      	ldr	r1, [r3, #4]
1000caec:	2220      	movs	r2, #32
1000caee:	4391      	bics	r1, r2
1000caf0:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000caf2:	6859      	ldr	r1, [r3, #4]
1000caf4:	430a      	orrs	r2, r1
1000caf6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000caf8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
		break;
1000cafa:	e1ee      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cafc:	4bc6      	ldr	r3, [pc, #792]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cafe:	6859      	ldr	r1, [r3, #4]
1000cb00:	2240      	movs	r2, #64	; 0x40
1000cb02:	4391      	bics	r1, r2
1000cb04:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb06:	6859      	ldr	r1, [r3, #4]
1000cb08:	430a      	orrs	r2, r1
1000cb0a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb0c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
		break;
1000cb0e:	e1e4      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb10:	4bc1      	ldr	r3, [pc, #772]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb12:	6859      	ldr	r1, [r3, #4]
1000cb14:	2280      	movs	r2, #128	; 0x80
1000cb16:	4391      	bics	r1, r2
1000cb18:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb1a:	6859      	ldr	r1, [r3, #4]
1000cb1c:	430a      	orrs	r2, r1
1000cb1e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb20:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
		break;
1000cb22:	e1da      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb24:	4bbc      	ldr	r3, [pc, #752]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb26:	6859      	ldr	r1, [r3, #4]
1000cb28:	4abc      	ldr	r2, [pc, #752]	; (1000ce1c <system_peripheral_reset+0x394>)
1000cb2a:	400a      	ands	r2, r1
1000cb2c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb2e:	685a      	ldr	r2, [r3, #4]
1000cb30:	2180      	movs	r1, #128	; 0x80
1000cb32:	0049      	lsls	r1, r1, #1
1000cb34:	430a      	orrs	r2, r1
1000cb36:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb38:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
		break;
1000cb3a:	e1ce      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb3c:	4bb6      	ldr	r3, [pc, #728]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb3e:	6859      	ldr	r1, [r3, #4]
1000cb40:	4ab7      	ldr	r2, [pc, #732]	; (1000ce20 <system_peripheral_reset+0x398>)
1000cb42:	400a      	ands	r2, r1
1000cb44:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb46:	685a      	ldr	r2, [r3, #4]
1000cb48:	2180      	movs	r1, #128	; 0x80
1000cb4a:	0089      	lsls	r1, r1, #2
1000cb4c:	430a      	orrs	r2, r1
1000cb4e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb50:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
		break;
1000cb52:	e1c2      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb54:	4bb0      	ldr	r3, [pc, #704]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb56:	6859      	ldr	r1, [r3, #4]
1000cb58:	4ab2      	ldr	r2, [pc, #712]	; (1000ce24 <system_peripheral_reset+0x39c>)
1000cb5a:	400a      	ands	r2, r1
1000cb5c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb5e:	685a      	ldr	r2, [r3, #4]
1000cb60:	2180      	movs	r1, #128	; 0x80
1000cb62:	00c9      	lsls	r1, r1, #3
1000cb64:	430a      	orrs	r2, r1
1000cb66:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb68:	2000      	movs	r0, #0
		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
		break;
1000cb6a:	e1b6      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb6c:	4baa      	ldr	r3, [pc, #680]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb6e:	6859      	ldr	r1, [r3, #4]
1000cb70:	4aad      	ldr	r2, [pc, #692]	; (1000ce28 <system_peripheral_reset+0x3a0>)
1000cb72:	400a      	ands	r2, r1
1000cb74:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb76:	685a      	ldr	r2, [r3, #4]
1000cb78:	2180      	movs	r1, #128	; 0x80
1000cb7a:	0109      	lsls	r1, r1, #4
1000cb7c:	430a      	orrs	r2, r1
1000cb7e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb80:	2000      	movs	r0, #0
		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
		break;
1000cb82:	e1aa      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb84:	4ba4      	ldr	r3, [pc, #656]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb86:	6859      	ldr	r1, [r3, #4]
1000cb88:	4aa8      	ldr	r2, [pc, #672]	; (1000ce2c <system_peripheral_reset+0x3a4>)
1000cb8a:	400a      	ands	r2, r1
1000cb8c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb8e:	685a      	ldr	r2, [r3, #4]
1000cb90:	2180      	movs	r1, #128	; 0x80
1000cb92:	0149      	lsls	r1, r1, #5
1000cb94:	430a      	orrs	r2, r1
1000cb96:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb98:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
		break;
1000cb9a:	e19e      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb9c:	4b9e      	ldr	r3, [pc, #632]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cb9e:	6859      	ldr	r1, [r3, #4]
1000cba0:	4aa3      	ldr	r2, [pc, #652]	; (1000ce30 <system_peripheral_reset+0x3a8>)
1000cba2:	400a      	ands	r2, r1
1000cba4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cba6:	685a      	ldr	r2, [r3, #4]
1000cba8:	2180      	movs	r1, #128	; 0x80
1000cbaa:	0189      	lsls	r1, r1, #6
1000cbac:	430a      	orrs	r2, r1
1000cbae:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbb0:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
		break;
1000cbb2:	e192      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbb4:	4b98      	ldr	r3, [pc, #608]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cbb6:	6859      	ldr	r1, [r3, #4]
1000cbb8:	4a9e      	ldr	r2, [pc, #632]	; (1000ce34 <system_peripheral_reset+0x3ac>)
1000cbba:	400a      	ands	r2, r1
1000cbbc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbbe:	685a      	ldr	r2, [r3, #4]
1000cbc0:	2180      	movs	r1, #128	; 0x80
1000cbc2:	01c9      	lsls	r1, r1, #7
1000cbc4:	430a      	orrs	r2, r1
1000cbc6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbc8:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
		break;
1000cbca:	e186      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbcc:	4b92      	ldr	r3, [pc, #584]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cbce:	6859      	ldr	r1, [r3, #4]
1000cbd0:	4a99      	ldr	r2, [pc, #612]	; (1000ce38 <system_peripheral_reset+0x3b0>)
1000cbd2:	400a      	ands	r2, r1
1000cbd4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbd6:	685a      	ldr	r2, [r3, #4]
1000cbd8:	2180      	movs	r1, #128	; 0x80
1000cbda:	0209      	lsls	r1, r1, #8
1000cbdc:	430a      	orrs	r2, r1
1000cbde:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbe0:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
		break;
1000cbe2:	e17a      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbe4:	4b8c      	ldr	r3, [pc, #560]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cbe6:	6859      	ldr	r1, [r3, #4]
1000cbe8:	4a94      	ldr	r2, [pc, #592]	; (1000ce3c <system_peripheral_reset+0x3b4>)
1000cbea:	400a      	ands	r2, r1
1000cbec:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbee:	685a      	ldr	r2, [r3, #4]
1000cbf0:	2180      	movs	r1, #128	; 0x80
1000cbf2:	0249      	lsls	r1, r1, #9
1000cbf4:	430a      	orrs	r2, r1
1000cbf6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbf8:	2000      	movs	r0, #0
		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
		break;
1000cbfa:	e16e      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbfc:	4b86      	ldr	r3, [pc, #536]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cbfe:	6859      	ldr	r1, [r3, #4]
1000cc00:	4a8f      	ldr	r2, [pc, #572]	; (1000ce40 <system_peripheral_reset+0x3b8>)
1000cc02:	400a      	ands	r2, r1
1000cc04:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc06:	685a      	ldr	r2, [r3, #4]
1000cc08:	2180      	movs	r1, #128	; 0x80
1000cc0a:	0289      	lsls	r1, r1, #10
1000cc0c:	430a      	orrs	r2, r1
1000cc0e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc10:	2000      	movs	r0, #0
		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
		break;
1000cc12:	e162      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc14:	4b80      	ldr	r3, [pc, #512]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cc16:	6859      	ldr	r1, [r3, #4]
1000cc18:	4a8a      	ldr	r2, [pc, #552]	; (1000ce44 <system_peripheral_reset+0x3bc>)
1000cc1a:	400a      	ands	r2, r1
1000cc1c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc1e:	685a      	ldr	r2, [r3, #4]
1000cc20:	2180      	movs	r1, #128	; 0x80
1000cc22:	02c9      	lsls	r1, r1, #11
1000cc24:	430a      	orrs	r2, r1
1000cc26:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc28:	2000      	movs	r0, #0
		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
		break;
1000cc2a:	e156      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc2c:	4b7a      	ldr	r3, [pc, #488]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cc2e:	6859      	ldr	r1, [r3, #4]
1000cc30:	4a85      	ldr	r2, [pc, #532]	; (1000ce48 <system_peripheral_reset+0x3c0>)
1000cc32:	400a      	ands	r2, r1
1000cc34:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc36:	685a      	ldr	r2, [r3, #4]
1000cc38:	2180      	movs	r1, #128	; 0x80
1000cc3a:	0309      	lsls	r1, r1, #12
1000cc3c:	430a      	orrs	r2, r1
1000cc3e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc40:	2000      	movs	r0, #0
		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
		break;
1000cc42:	e14a      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc44:	4b74      	ldr	r3, [pc, #464]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cc46:	6859      	ldr	r1, [r3, #4]
1000cc48:	4a80      	ldr	r2, [pc, #512]	; (1000ce4c <system_peripheral_reset+0x3c4>)
1000cc4a:	400a      	ands	r2, r1
1000cc4c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc4e:	685a      	ldr	r2, [r3, #4]
1000cc50:	2180      	movs	r1, #128	; 0x80
1000cc52:	0349      	lsls	r1, r1, #13
1000cc54:	430a      	orrs	r2, r1
1000cc56:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc58:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
		break;
1000cc5a:	e13e      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc5c:	4b6e      	ldr	r3, [pc, #440]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cc5e:	6859      	ldr	r1, [r3, #4]
1000cc60:	4a7b      	ldr	r2, [pc, #492]	; (1000ce50 <system_peripheral_reset+0x3c8>)
1000cc62:	400a      	ands	r2, r1
1000cc64:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc66:	685a      	ldr	r2, [r3, #4]
1000cc68:	2180      	movs	r1, #128	; 0x80
1000cc6a:	0389      	lsls	r1, r1, #14
1000cc6c:	430a      	orrs	r2, r1
1000cc6e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc70:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
		break;
1000cc72:	e132      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc74:	4b68      	ldr	r3, [pc, #416]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cc76:	6859      	ldr	r1, [r3, #4]
1000cc78:	4a76      	ldr	r2, [pc, #472]	; (1000ce54 <system_peripheral_reset+0x3cc>)
1000cc7a:	400a      	ands	r2, r1
1000cc7c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc7e:	685a      	ldr	r2, [r3, #4]
1000cc80:	2180      	movs	r1, #128	; 0x80
1000cc82:	03c9      	lsls	r1, r1, #15
1000cc84:	430a      	orrs	r2, r1
1000cc86:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc88:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
		break;
1000cc8a:	e126      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc8c:	4b62      	ldr	r3, [pc, #392]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cc8e:	6859      	ldr	r1, [r3, #4]
1000cc90:	4a71      	ldr	r2, [pc, #452]	; (1000ce58 <system_peripheral_reset+0x3d0>)
1000cc92:	400a      	ands	r2, r1
1000cc94:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc96:	685a      	ldr	r2, [r3, #4]
1000cc98:	2180      	movs	r1, #128	; 0x80
1000cc9a:	0409      	lsls	r1, r1, #16
1000cc9c:	430a      	orrs	r2, r1
1000cc9e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cca0:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
		break;
1000cca2:	e11a      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cca4:	4b5c      	ldr	r3, [pc, #368]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cca6:	6859      	ldr	r1, [r3, #4]
1000cca8:	4a6c      	ldr	r2, [pc, #432]	; (1000ce5c <system_peripheral_reset+0x3d4>)
1000ccaa:	400a      	ands	r2, r1
1000ccac:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ccae:	685a      	ldr	r2, [r3, #4]
1000ccb0:	2180      	movs	r1, #128	; 0x80
1000ccb2:	0449      	lsls	r1, r1, #17
1000ccb4:	430a      	orrs	r2, r1
1000ccb6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccb8:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
		break;
1000ccba:	e10e      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ccbc:	4b56      	ldr	r3, [pc, #344]	; (1000ce18 <system_peripheral_reset+0x390>)
1000ccbe:	6859      	ldr	r1, [r3, #4]
1000ccc0:	4a67      	ldr	r2, [pc, #412]	; (1000ce60 <system_peripheral_reset+0x3d8>)
1000ccc2:	400a      	ands	r2, r1
1000ccc4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ccc6:	685a      	ldr	r2, [r3, #4]
1000ccc8:	2180      	movs	r1, #128	; 0x80
1000ccca:	0489      	lsls	r1, r1, #18
1000cccc:	430a      	orrs	r2, r1
1000ccce:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccd0:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
		break;
1000ccd2:	e102      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ccd4:	4b50      	ldr	r3, [pc, #320]	; (1000ce18 <system_peripheral_reset+0x390>)
1000ccd6:	6859      	ldr	r1, [r3, #4]
1000ccd8:	4a62      	ldr	r2, [pc, #392]	; (1000ce64 <system_peripheral_reset+0x3dc>)
1000ccda:	400a      	ands	r2, r1
1000ccdc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ccde:	685a      	ldr	r2, [r3, #4]
1000cce0:	2180      	movs	r1, #128	; 0x80
1000cce2:	04c9      	lsls	r1, r1, #19
1000cce4:	430a      	orrs	r2, r1
1000cce6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cce8:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
		break;
1000ccea:	e0f6      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ccec:	4b4a      	ldr	r3, [pc, #296]	; (1000ce18 <system_peripheral_reset+0x390>)
1000ccee:	6859      	ldr	r1, [r3, #4]
1000ccf0:	4a5d      	ldr	r2, [pc, #372]	; (1000ce68 <system_peripheral_reset+0x3e0>)
1000ccf2:	400a      	ands	r2, r1
1000ccf4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ccf6:	685a      	ldr	r2, [r3, #4]
1000ccf8:	2180      	movs	r1, #128	; 0x80
1000ccfa:	0509      	lsls	r1, r1, #20
1000ccfc:	430a      	orrs	r2, r1
1000ccfe:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd00:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
		break;
1000cd02:	e0ea      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cd04:	4b44      	ldr	r3, [pc, #272]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd06:	6859      	ldr	r1, [r3, #4]
1000cd08:	4a58      	ldr	r2, [pc, #352]	; (1000ce6c <system_peripheral_reset+0x3e4>)
1000cd0a:	400a      	ands	r2, r1
1000cd0c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cd0e:	685a      	ldr	r2, [r3, #4]
1000cd10:	2180      	movs	r1, #128	; 0x80
1000cd12:	0549      	lsls	r1, r1, #21
1000cd14:	430a      	orrs	r2, r1
1000cd16:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd18:	2000      	movs	r0, #0
		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
		break;
1000cd1a:	e0de      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cd1c:	4b3e      	ldr	r3, [pc, #248]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd1e:	6859      	ldr	r1, [r3, #4]
1000cd20:	4a53      	ldr	r2, [pc, #332]	; (1000ce70 <system_peripheral_reset+0x3e8>)
1000cd22:	400a      	ands	r2, r1
1000cd24:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cd26:	685a      	ldr	r2, [r3, #4]
1000cd28:	2180      	movs	r1, #128	; 0x80
1000cd2a:	0589      	lsls	r1, r1, #22
1000cd2c:	430a      	orrs	r2, r1
1000cd2e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd30:	2000      	movs	r0, #0
		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
		break;
1000cd32:	e0d2      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cd34:	4b38      	ldr	r3, [pc, #224]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd36:	6859      	ldr	r1, [r3, #4]
1000cd38:	4a4e      	ldr	r2, [pc, #312]	; (1000ce74 <system_peripheral_reset+0x3ec>)
1000cd3a:	400a      	ands	r2, r1
1000cd3c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cd3e:	685a      	ldr	r2, [r3, #4]
1000cd40:	2180      	movs	r1, #128	; 0x80
1000cd42:	05c9      	lsls	r1, r1, #23
1000cd44:	430a      	orrs	r2, r1
1000cd46:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd48:	2000      	movs	r0, #0
		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
		break;
1000cd4a:	e0c6      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cd4c:	4a32      	ldr	r2, [pc, #200]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd4e:	6853      	ldr	r3, [r2, #4]
1000cd50:	005b      	lsls	r3, r3, #1
1000cd52:	085b      	lsrs	r3, r3, #1
1000cd54:	6053      	str	r3, [r2, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cd56:	6853      	ldr	r3, [r2, #4]
1000cd58:	2180      	movs	r1, #128	; 0x80
1000cd5a:	0609      	lsls	r1, r1, #24
1000cd5c:	430b      	orrs	r3, r1
1000cd5e:	6053      	str	r3, [r2, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd60:	2000      	movs	r0, #0
		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
		break;
1000cd62:	e0ba      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd64:	4b2c      	ldr	r3, [pc, #176]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd66:	891a      	ldrh	r2, [r3, #8]
1000cd68:	2101      	movs	r1, #1
1000cd6a:	438a      	bics	r2, r1
1000cd6c:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd6e:	8919      	ldrh	r1, [r3, #8]
1000cd70:	2201      	movs	r2, #1
1000cd72:	430a      	orrs	r2, r1
1000cd74:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd76:	2000      	movs	r0, #0
		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
		break;
1000cd78:	e0af      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd7a:	4b27      	ldr	r3, [pc, #156]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd7c:	891a      	ldrh	r2, [r3, #8]
1000cd7e:	2102      	movs	r1, #2
1000cd80:	438a      	bics	r2, r1
1000cd82:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd84:	8919      	ldrh	r1, [r3, #8]
1000cd86:	2202      	movs	r2, #2
1000cd88:	430a      	orrs	r2, r1
1000cd8a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd8c:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
		break;
1000cd8e:	e0a4      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd90:	4b21      	ldr	r3, [pc, #132]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cd92:	891a      	ldrh	r2, [r3, #8]
1000cd94:	2104      	movs	r1, #4
1000cd96:	438a      	bics	r2, r1
1000cd98:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd9a:	8919      	ldrh	r1, [r3, #8]
1000cd9c:	2204      	movs	r2, #4
1000cd9e:	430a      	orrs	r2, r1
1000cda0:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cda2:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
		break;
1000cda4:	e099      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cda6:	4b1c      	ldr	r3, [pc, #112]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cda8:	891a      	ldrh	r2, [r3, #8]
1000cdaa:	2108      	movs	r1, #8
1000cdac:	438a      	bics	r2, r1
1000cdae:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cdb0:	8919      	ldrh	r1, [r3, #8]
1000cdb2:	2208      	movs	r2, #8
1000cdb4:	430a      	orrs	r2, r1
1000cdb6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdb8:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
		break;
1000cdba:	e08e      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cdbc:	4b16      	ldr	r3, [pc, #88]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cdbe:	891a      	ldrh	r2, [r3, #8]
1000cdc0:	2110      	movs	r1, #16
1000cdc2:	438a      	bics	r2, r1
1000cdc4:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cdc6:	8919      	ldrh	r1, [r3, #8]
1000cdc8:	2210      	movs	r2, #16
1000cdca:	430a      	orrs	r2, r1
1000cdcc:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdce:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
		break;
1000cdd0:	e083      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cdd2:	4b11      	ldr	r3, [pc, #68]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cdd4:	891a      	ldrh	r2, [r3, #8]
1000cdd6:	2120      	movs	r1, #32
1000cdd8:	438a      	bics	r2, r1
1000cdda:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cddc:	8919      	ldrh	r1, [r3, #8]
1000cdde:	2220      	movs	r2, #32
1000cde0:	430a      	orrs	r2, r1
1000cde2:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cde4:	2000      	movs	r0, #0
		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
		break;
1000cde6:	e078      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cde8:	4b0b      	ldr	r3, [pc, #44]	; (1000ce18 <system_peripheral_reset+0x390>)
1000cdea:	891a      	ldrh	r2, [r3, #8]
1000cdec:	2140      	movs	r1, #64	; 0x40
1000cdee:	438a      	bics	r2, r1
1000cdf0:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cdf2:	8919      	ldrh	r1, [r3, #8]
1000cdf4:	2240      	movs	r2, #64	; 0x40
1000cdf6:	430a      	orrs	r2, r1
1000cdf8:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cdfa:	2000      	movs	r0, #0
		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
		break;
1000cdfc:	e06d      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cdfe:	4b06      	ldr	r3, [pc, #24]	; (1000ce18 <system_peripheral_reset+0x390>)
1000ce00:	891a      	ldrh	r2, [r3, #8]
1000ce02:	2180      	movs	r1, #128	; 0x80
1000ce04:	438a      	bics	r2, r1
1000ce06:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce08:	8919      	ldrh	r1, [r3, #8]
1000ce0a:	2280      	movs	r2, #128	; 0x80
1000ce0c:	430a      	orrs	r2, r1
1000ce0e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce10:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
		break;
1000ce12:	e062      	b.n	1000ceda <system_peripheral_reset+0x452>
1000ce14:	10016540 	.word	0x10016540
1000ce18:	4000b000 	.word	0x4000b000
1000ce1c:	fffffeff 	.word	0xfffffeff
1000ce20:	fffffdff 	.word	0xfffffdff
1000ce24:	fffffbff 	.word	0xfffffbff
1000ce28:	fffff7ff 	.word	0xfffff7ff
1000ce2c:	ffffefff 	.word	0xffffefff
1000ce30:	ffffdfff 	.word	0xffffdfff
1000ce34:	ffffbfff 	.word	0xffffbfff
1000ce38:	ffff7fff 	.word	0xffff7fff
1000ce3c:	fffeffff 	.word	0xfffeffff
1000ce40:	fffdffff 	.word	0xfffdffff
1000ce44:	fffbffff 	.word	0xfffbffff
1000ce48:	fff7ffff 	.word	0xfff7ffff
1000ce4c:	ffefffff 	.word	0xffefffff
1000ce50:	ffdfffff 	.word	0xffdfffff
1000ce54:	ffbfffff 	.word	0xffbfffff
1000ce58:	ff7fffff 	.word	0xff7fffff
1000ce5c:	feffffff 	.word	0xfeffffff
1000ce60:	fdffffff 	.word	0xfdffffff
1000ce64:	fbffffff 	.word	0xfbffffff
1000ce68:	f7ffffff 	.word	0xf7ffffff
1000ce6c:	efffffff 	.word	0xefffffff
1000ce70:	dfffffff 	.word	0xdfffffff
1000ce74:	bfffffff 	.word	0xbfffffff

		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ce78:	4b18      	ldr	r3, [pc, #96]	; (1000cedc <system_peripheral_reset+0x454>)
1000ce7a:	8919      	ldrh	r1, [r3, #8]
1000ce7c:	4a18      	ldr	r2, [pc, #96]	; (1000cee0 <system_peripheral_reset+0x458>)
1000ce7e:	400a      	ands	r2, r1
1000ce80:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce82:	8919      	ldrh	r1, [r3, #8]
1000ce84:	2280      	movs	r2, #128	; 0x80
1000ce86:	0052      	lsls	r2, r2, #1
1000ce88:	430a      	orrs	r2, r1
1000ce8a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ce8c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
		break;
1000ce8e:	e024      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ce90:	4b12      	ldr	r3, [pc, #72]	; (1000cedc <system_peripheral_reset+0x454>)
1000ce92:	8919      	ldrh	r1, [r3, #8]
1000ce94:	4a13      	ldr	r2, [pc, #76]	; (1000cee4 <system_peripheral_reset+0x45c>)
1000ce96:	400a      	ands	r2, r1
1000ce98:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ce9a:	8919      	ldrh	r1, [r3, #8]
1000ce9c:	2280      	movs	r2, #128	; 0x80
1000ce9e:	0092      	lsls	r2, r2, #2
1000cea0:	430a      	orrs	r2, r1
1000cea2:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cea4:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
		break;
1000cea6:	e018      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cea8:	4b0c      	ldr	r3, [pc, #48]	; (1000cedc <system_peripheral_reset+0x454>)
1000ceaa:	8919      	ldrh	r1, [r3, #8]
1000ceac:	4a0e      	ldr	r2, [pc, #56]	; (1000cee8 <system_peripheral_reset+0x460>)
1000ceae:	400a      	ands	r2, r1
1000ceb0:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ceb2:	8919      	ldrh	r1, [r3, #8]
1000ceb4:	2280      	movs	r2, #128	; 0x80
1000ceb6:	00d2      	lsls	r2, r2, #3
1000ceb8:	430a      	orrs	r2, r1
1000ceba:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cebc:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
		break;
1000cebe:	e00c      	b.n	1000ceda <system_peripheral_reset+0x452>

		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cec0:	4b06      	ldr	r3, [pc, #24]	; (1000cedc <system_peripheral_reset+0x454>)
1000cec2:	8919      	ldrh	r1, [r3, #8]
1000cec4:	4a09      	ldr	r2, [pc, #36]	; (1000ceec <system_peripheral_reset+0x464>)
1000cec6:	400a      	ands	r2, r1
1000cec8:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ceca:	8919      	ldrh	r1, [r3, #8]
1000cecc:	2280      	movs	r2, #128	; 0x80
1000cece:	0112      	lsls	r2, r2, #4
1000ced0:	430a      	orrs	r2, r1
1000ced2:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ced4:	2000      	movs	r0, #0
		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
		break;
1000ced6:	e000      	b.n	1000ceda <system_peripheral_reset+0x452>

		default:
			return STATUS_ERR_INVALID_ARG;
1000ced8:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000ceda:	bd00      	pop	{pc}
1000cedc:	4000b000 	.word	0x4000b000
1000cee0:	fffffeff 	.word	0xfffffeff
1000cee4:	fffffdff 	.word	0xfffffdff
1000cee8:	fffffbff 	.word	0xfffffbff
1000ceec:	fffff7ff 	.word	0xfffff7ff

1000cef0 <system_register_isr>:
void system_register_isr(enum ram_isr_table_index isr_index,
		uint32_t isr_address)
{
	uint32_t *temp;
	temp = (uint32_t *)(isr_index * 4 + ISR_RAM_MAP_START_ADDRESS);
	*temp = isr_address;
1000cef0:	2380      	movs	r3, #128	; 0x80
1000cef2:	04db      	lsls	r3, r3, #19
1000cef4:	469c      	mov	ip, r3
1000cef6:	4460      	add	r0, ip
1000cef8:	0080      	lsls	r0, r0, #2
1000cefa:	6001      	str	r1, [r0, #0]
}
1000cefc:	4770      	bx	lr
1000cefe:	46c0      	nop			; (mov r8, r8)

1000cf00 <uart_rx0_isr_handler>:
	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
}

static void uart_rx0_isr_handler(void)
{
1000cf00:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000cf02:	4b20      	ldr	r3, [pc, #128]	; (1000cf84 <uart_rx0_isr_handler+0x84>)
1000cf04:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000cf06:	6823      	ldr	r3, [r4, #0]
1000cf08:	7d1d      	ldrb	r5, [r3, #20]
1000cf0a:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000cf0c:	066a      	lsls	r2, r5, #25
1000cf0e:	d513      	bpl.n	1000cf38 <uart_rx0_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000cf10:	211e      	movs	r1, #30
1000cf12:	2222      	movs	r2, #34	; 0x22
1000cf14:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000cf16:	7e1a      	ldrb	r2, [r3, #24]
1000cf18:	3123      	adds	r1, #35	; 0x23
1000cf1a:	438a      	bics	r2, r1
1000cf1c:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cf1e:	2321      	movs	r3, #33	; 0x21
1000cf20:	5ce3      	ldrb	r3, [r4, r3]
1000cf22:	071b      	lsls	r3, r3, #28
1000cf24:	d506      	bpl.n	1000cf34 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000cf26:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cf28:	5ce3      	ldrb	r3, [r4, r3]
1000cf2a:	071b      	lsls	r3, r3, #28
1000cf2c:	d502      	bpl.n	1000cf34 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000cf2e:	0020      	movs	r0, r4
1000cf30:	6923      	ldr	r3, [r4, #16]
1000cf32:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000cf34:	6823      	ldr	r3, [r4, #0]
1000cf36:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000cf38:	07eb      	lsls	r3, r5, #31
1000cf3a:	d522      	bpl.n	1000cf82 <uart_rx0_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000cf3c:	6823      	ldr	r3, [r4, #0]
1000cf3e:	7c1b      	ldrb	r3, [r3, #16]
1000cf40:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000cf42:	6962      	ldr	r2, [r4, #20]
1000cf44:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000cf46:	6963      	ldr	r3, [r4, #20]
1000cf48:	3301      	adds	r3, #1
1000cf4a:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000cf4c:	8ba3      	ldrh	r3, [r4, #28]
1000cf4e:	3b01      	subs	r3, #1
1000cf50:	b29b      	uxth	r3, r3
1000cf52:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000cf54:	8ba3      	ldrh	r3, [r4, #28]
1000cf56:	b29b      	uxth	r3, r3
1000cf58:	2b00      	cmp	r3, #0
1000cf5a:	d112      	bne.n	1000cf82 <uart_rx0_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000cf5c:	3321      	adds	r3, #33	; 0x21
1000cf5e:	5ce3      	ldrb	r3, [r4, r3]
1000cf60:	075b      	lsls	r3, r3, #29
1000cf62:	d50e      	bpl.n	1000cf82 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000cf64:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000cf66:	5ce3      	ldrb	r3, [r4, r3]
1000cf68:	075b      	lsls	r3, r3, #29
1000cf6a:	d50a      	bpl.n	1000cf82 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000cf6c:	2200      	movs	r2, #0
1000cf6e:	2322      	movs	r3, #34	; 0x22
1000cf70:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000cf72:	6822      	ldr	r2, [r4, #0]
1000cf74:	7e13      	ldrb	r3, [r2, #24]
1000cf76:	2101      	movs	r1, #1
1000cf78:	438b      	bics	r3, r1
1000cf7a:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000cf7c:	68e3      	ldr	r3, [r4, #12]
1000cf7e:	0020      	movs	r0, r4
1000cf80:	4798      	blx	r3
			}
		}
	}
}
1000cf82:	bd70      	pop	{r4, r5, r6, pc}
1000cf84:	10018ef8 	.word	0x10018ef8

1000cf88 <uart_tx0_isr_handler>:

static void uart_tx0_isr_handler(void)
{
1000cf88:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000cf8a:	4b21      	ldr	r3, [pc, #132]	; (1000d010 <uart_tx0_isr_handler+0x88>)
1000cf8c:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000cf8e:	6823      	ldr	r3, [r4, #0]
1000cf90:	791d      	ldrb	r5, [r3, #4]
1000cf92:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000cf94:	07ea      	lsls	r2, r5, #31
1000cf96:	d517      	bpl.n	1000cfc8 <uart_tx0_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000cf98:	69a2      	ldr	r2, [r4, #24]
1000cf9a:	7811      	ldrb	r1, [r2, #0]
1000cf9c:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000cf9e:	3201      	adds	r2, #1
1000cfa0:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000cfa2:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000cfa4:	8be3      	ldrh	r3, [r4, #30]
1000cfa6:	3b01      	subs	r3, #1
1000cfa8:	b29b      	uxth	r3, r3
1000cfaa:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[0];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000cfac:	8be3      	ldrh	r3, [r4, #30]
1000cfae:	b29b      	uxth	r3, r3
1000cfb0:	2b00      	cmp	r3, #0
1000cfb2:	d109      	bne.n	1000cfc8 <uart_tx0_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cfb4:	6822      	ldr	r2, [r4, #0]
1000cfb6:	7a13      	ldrb	r3, [r2, #8]
1000cfb8:	2101      	movs	r1, #1
1000cfba:	438b      	bics	r3, r1
1000cfbc:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000cfbe:	6822      	ldr	r2, [r4, #0]
1000cfc0:	7a11      	ldrb	r1, [r2, #8]
1000cfc2:	2310      	movs	r3, #16
1000cfc4:	430b      	orrs	r3, r1
1000cfc6:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000cfc8:	06eb      	lsls	r3, r5, #27
1000cfca:	d512      	bpl.n	1000cff2 <uart_tx0_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000cfcc:	2321      	movs	r3, #33	; 0x21
1000cfce:	5ce3      	ldrb	r3, [r4, r3]
1000cfd0:	07db      	lsls	r3, r3, #31
1000cfd2:	d50e      	bpl.n	1000cff2 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000cfd4:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000cfd6:	5ce3      	ldrb	r3, [r4, r3]
1000cfd8:	07db      	lsls	r3, r3, #31
1000cfda:	d50a      	bpl.n	1000cff2 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000cfdc:	2200      	movs	r2, #0
1000cfde:	2322      	movs	r3, #34	; 0x22
1000cfe0:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cfe2:	6822      	ldr	r2, [r4, #0]
1000cfe4:	7a13      	ldrb	r3, [r2, #8]
1000cfe6:	2110      	movs	r1, #16
1000cfe8:	438b      	bics	r3, r1
1000cfea:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000cfec:	0020      	movs	r0, r4
1000cfee:	6863      	ldr	r3, [r4, #4]
1000cff0:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000cff2:	06ab      	lsls	r3, r5, #26
1000cff4:	d50a      	bpl.n	1000d00c <uart_tx0_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000cff6:	2321      	movs	r3, #33	; 0x21
1000cff8:	5ce3      	ldrb	r3, [r4, r3]
1000cffa:	079b      	lsls	r3, r3, #30
1000cffc:	d506      	bpl.n	1000d00c <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000cffe:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d000:	5ce3      	ldrb	r3, [r4, r3]
1000d002:	079b      	lsls	r3, r3, #30
1000d004:	d502      	bpl.n	1000d00c <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000d006:	68a3      	ldr	r3, [r4, #8]
1000d008:	0020      	movs	r0, r4
1000d00a:	4798      	blx	r3
		}

	}
}
1000d00c:	bd70      	pop	{r4, r5, r6, pc}
1000d00e:	46c0      	nop			; (mov r8, r8)
1000d010:	10018ef8 	.word	0x10018ef8

1000d014 <uart_rx1_isr_handler>:

static void uart_rx1_isr_handler(void)
{
1000d014:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000d016:	4b20      	ldr	r3, [pc, #128]	; (1000d098 <uart_rx1_isr_handler+0x84>)
1000d018:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000d01a:	6823      	ldr	r3, [r4, #0]
1000d01c:	7d1d      	ldrb	r5, [r3, #20]
1000d01e:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000d020:	066a      	lsls	r2, r5, #25
1000d022:	d513      	bpl.n	1000d04c <uart_rx1_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000d024:	211e      	movs	r1, #30
1000d026:	2222      	movs	r2, #34	; 0x22
1000d028:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000d02a:	7e1a      	ldrb	r2, [r3, #24]
1000d02c:	3123      	adds	r1, #35	; 0x23
1000d02e:	438a      	bics	r2, r1
1000d030:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000d032:	2321      	movs	r3, #33	; 0x21
1000d034:	5ce3      	ldrb	r3, [r4, r3]
1000d036:	071b      	lsls	r3, r3, #28
1000d038:	d506      	bpl.n	1000d048 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000d03a:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000d03c:	5ce3      	ldrb	r3, [r4, r3]
1000d03e:	071b      	lsls	r3, r3, #28
1000d040:	d502      	bpl.n	1000d048 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000d042:	0020      	movs	r0, r4
1000d044:	6923      	ldr	r3, [r4, #16]
1000d046:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000d048:	6823      	ldr	r3, [r4, #0]
1000d04a:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d04c:	07eb      	lsls	r3, r5, #31
1000d04e:	d522      	bpl.n	1000d096 <uart_rx1_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000d050:	6823      	ldr	r3, [r4, #0]
1000d052:	7c1b      	ldrb	r3, [r3, #16]
1000d054:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000d056:	6962      	ldr	r2, [r4, #20]
1000d058:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000d05a:	6963      	ldr	r3, [r4, #20]
1000d05c:	3301      	adds	r3, #1
1000d05e:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000d060:	8ba3      	ldrh	r3, [r4, #28]
1000d062:	3b01      	subs	r3, #1
1000d064:	b29b      	uxth	r3, r3
1000d066:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000d068:	8ba3      	ldrh	r3, [r4, #28]
1000d06a:	b29b      	uxth	r3, r3
1000d06c:	2b00      	cmp	r3, #0
1000d06e:	d112      	bne.n	1000d096 <uart_rx1_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d070:	3321      	adds	r3, #33	; 0x21
1000d072:	5ce3      	ldrb	r3, [r4, r3]
1000d074:	075b      	lsls	r3, r3, #29
1000d076:	d50e      	bpl.n	1000d096 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000d078:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000d07a:	5ce3      	ldrb	r3, [r4, r3]
1000d07c:	075b      	lsls	r3, r3, #29
1000d07e:	d50a      	bpl.n	1000d096 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000d080:	2200      	movs	r2, #0
1000d082:	2322      	movs	r3, #34	; 0x22
1000d084:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000d086:	6822      	ldr	r2, [r4, #0]
1000d088:	7e13      	ldrb	r3, [r2, #24]
1000d08a:	2101      	movs	r1, #1
1000d08c:	438b      	bics	r3, r1
1000d08e:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000d090:	68e3      	ldr	r3, [r4, #12]
1000d092:	0020      	movs	r0, r4
1000d094:	4798      	blx	r3
			}
		}
	}
}
1000d096:	bd70      	pop	{r4, r5, r6, pc}
1000d098:	10018ef8 	.word	0x10018ef8

1000d09c <uart_tx1_isr_handler>:

static void uart_tx1_isr_handler(void)
{
1000d09c:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000d09e:	4b21      	ldr	r3, [pc, #132]	; (1000d124 <uart_tx1_isr_handler+0x88>)
1000d0a0:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000d0a2:	6823      	ldr	r3, [r4, #0]
1000d0a4:	791d      	ldrb	r5, [r3, #4]
1000d0a6:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000d0a8:	07ea      	lsls	r2, r5, #31
1000d0aa:	d517      	bpl.n	1000d0dc <uart_tx1_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000d0ac:	69a2      	ldr	r2, [r4, #24]
1000d0ae:	7811      	ldrb	r1, [r2, #0]
1000d0b0:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000d0b2:	3201      	adds	r2, #1
1000d0b4:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000d0b6:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000d0b8:	8be3      	ldrh	r3, [r4, #30]
1000d0ba:	3b01      	subs	r3, #1
1000d0bc:	b29b      	uxth	r3, r3
1000d0be:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[1];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000d0c0:	8be3      	ldrh	r3, [r4, #30]
1000d0c2:	b29b      	uxth	r3, r3
1000d0c4:	2b00      	cmp	r3, #0
1000d0c6:	d109      	bne.n	1000d0dc <uart_tx1_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d0c8:	6822      	ldr	r2, [r4, #0]
1000d0ca:	7a13      	ldrb	r3, [r2, #8]
1000d0cc:	2101      	movs	r1, #1
1000d0ce:	438b      	bics	r3, r1
1000d0d0:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000d0d2:	6822      	ldr	r2, [r4, #0]
1000d0d4:	7a11      	ldrb	r1, [r2, #8]
1000d0d6:	2310      	movs	r3, #16
1000d0d8:	430b      	orrs	r3, r1
1000d0da:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000d0dc:	06eb      	lsls	r3, r5, #27
1000d0de:	d512      	bpl.n	1000d106 <uart_tx1_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d0e0:	2321      	movs	r3, #33	; 0x21
1000d0e2:	5ce3      	ldrb	r3, [r4, r3]
1000d0e4:	07db      	lsls	r3, r3, #31
1000d0e6:	d50e      	bpl.n	1000d106 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000d0e8:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000d0ea:	5ce3      	ldrb	r3, [r4, r3]
1000d0ec:	07db      	lsls	r3, r3, #31
1000d0ee:	d50a      	bpl.n	1000d106 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000d0f0:	2200      	movs	r2, #0
1000d0f2:	2322      	movs	r3, #34	; 0x22
1000d0f4:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000d0f6:	6822      	ldr	r2, [r4, #0]
1000d0f8:	7a13      	ldrb	r3, [r2, #8]
1000d0fa:	2110      	movs	r1, #16
1000d0fc:	438b      	bics	r3, r1
1000d0fe:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000d100:	0020      	movs	r0, r4
1000d102:	6863      	ldr	r3, [r4, #4]
1000d104:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000d106:	06ab      	lsls	r3, r5, #26
1000d108:	d50a      	bpl.n	1000d120 <uart_tx1_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d10a:	2321      	movs	r3, #33	; 0x21
1000d10c:	5ce3      	ldrb	r3, [r4, r3]
1000d10e:	079b      	lsls	r3, r3, #30
1000d110:	d506      	bpl.n	1000d120 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000d112:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000d114:	5ce3      	ldrb	r3, [r4, r3]
1000d116:	079b      	lsls	r3, r3, #30
1000d118:	d502      	bpl.n	1000d120 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000d11a:	68a3      	ldr	r3, [r4, #8]
1000d11c:	0020      	movs	r0, r4
1000d11e:	4798      	blx	r3
		}

	}
}
1000d120:	bd70      	pop	{r4, r5, r6, pc}
1000d122:	46c0      	nop			; (mov r8, r8)
1000d124:	10018ef8 	.word	0x10018ef8

1000d128 <uart_get_config_defaults>:
 * \param[out] config  Pointer to configuration structure to be initiated
 */
void uart_get_config_defaults(
		struct uart_config *const config)
{
	config->baud_rate = 115200;
1000d128:	23e1      	movs	r3, #225	; 0xe1
1000d12a:	025b      	lsls	r3, r3, #9
1000d12c:	6003      	str	r3, [r0, #0]
	config->data_bits = UART_8_BITS;
1000d12e:	2300      	movs	r3, #0
1000d130:	7103      	strb	r3, [r0, #4]
	config->stop_bits = UART_1_STOP_BIT;
1000d132:	7143      	strb	r3, [r0, #5]
	config->parity = UART_NO_PARITY;
1000d134:	7183      	strb	r3, [r0, #6]
	config->flow_control = false;
1000d136:	71c3      	strb	r3, [r0, #7]

	config->pin_number_pad[0] = PIN_LP_GPIO_2;
1000d138:	3302      	adds	r3, #2
1000d13a:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_3;
1000d13c:	2203      	movs	r2, #3
1000d13e:	60c2      	str	r2, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_4;
1000d140:	3201      	adds	r2, #1
1000d142:	6102      	str	r2, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_5;
1000d144:	3201      	adds	r2, #1
1000d146:	6142      	str	r2, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_2_UART0_RXD;
1000d148:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_3_UART0_TXD;
1000d14a:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_4_UART0_CTS;
1000d14c:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_5_UART0_RTS;
1000d14e:	6243      	str	r3, [r0, #36]	; 0x24
}
1000d150:	4770      	bx	lr
1000d152:	46c0      	nop			; (mov r8, r8)

1000d154 <uart_init>:
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d156:	464f      	mov	r7, r9
1000d158:	4646      	mov	r6, r8
1000d15a:	b4c0      	push	{r6, r7}
1000d15c:	0005      	movs	r5, r0
1000d15e:	0017      	movs	r7, r2

	uint8_t config_temp = 0;
	uint8_t i,index;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
1000d160:	6001      	str	r1, [r0, #0]

	for (i = 0; i < UART_CALLBACK_N; i++) {
		module->callback[i] = NULL;
1000d162:	2300      	movs	r3, #0
1000d164:	6043      	str	r3, [r0, #4]
1000d166:	6083      	str	r3, [r0, #8]
1000d168:	60c3      	str	r3, [r0, #12]
1000d16a:	6103      	str	r3, [r0, #16]
	}
	module->rx_buffer_ptr = NULL;
1000d16c:	6143      	str	r3, [r0, #20]
	module->tx_buffer_ptr = NULL;
1000d16e:	6183      	str	r3, [r0, #24]
	module->remaining_rx_buffer_length = 0;
1000d170:	2200      	movs	r2, #0
1000d172:	8383      	strh	r3, [r0, #28]
	module->remaining_tx_buffer_length = 0;
1000d174:	83c3      	strh	r3, [r0, #30]
	module->callback_reg_mask = 0;
1000d176:	3320      	adds	r3, #32
1000d178:	54c2      	strb	r2, [r0, r3]
	module->callback_enable_mask = 0;
1000d17a:	3301      	adds	r3, #1
1000d17c:	54c2      	strb	r2, [r0, r3]
	module->status = STATUS_OK;
1000d17e:	3301      	adds	r3, #1
1000d180:	54c2      	strb	r2, [r0, r3]

	if (hw == UART0) {
1000d182:	4b55      	ldr	r3, [pc, #340]	; (1000d2d8 <uart_init+0x184>)
1000d184:	4299      	cmp	r1, r3
1000d186:	d118      	bne.n	1000d1ba <uart_init+0x66>
		system_peripheral_reset(PERIPHERAL_UART0_CORE);
1000d188:	2009      	movs	r0, #9
1000d18a:	4c54      	ldr	r4, [pc, #336]	; (1000d2dc <uart_init+0x188>)
1000d18c:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART0_IF);
1000d18e:	200a      	movs	r0, #10
1000d190:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_CORE);
1000d192:	2009      	movs	r0, #9
1000d194:	4c52      	ldr	r4, [pc, #328]	; (1000d2e0 <uart_init+0x18c>)
1000d196:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_IF);
1000d198:	200a      	movs	r0, #10
1000d19a:	47a0      	blx	r4
		_uart_instances[0] = module;
1000d19c:	4b51      	ldr	r3, [pc, #324]	; (1000d2e4 <uart_init+0x190>)
1000d19e:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_UARTRX0_INDEX, (uint32_t)uart_rx0_isr_handler);
1000d1a0:	4951      	ldr	r1, [pc, #324]	; (1000d2e8 <uart_init+0x194>)
1000d1a2:	2010      	movs	r0, #16
1000d1a4:	4c51      	ldr	r4, [pc, #324]	; (1000d2ec <uart_init+0x198>)
1000d1a6:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX0_INDEX, (uint32_t)uart_tx0_isr_handler);
1000d1a8:	4951      	ldr	r1, [pc, #324]	; (1000d2f0 <uart_init+0x19c>)
1000d1aa:	2011      	movs	r0, #17
1000d1ac:	47a0      	blx	r4
1000d1ae:	4b51      	ldr	r3, [pc, #324]	; (1000d2f4 <uart_init+0x1a0>)
1000d1b0:	2201      	movs	r2, #1
1000d1b2:	601a      	str	r2, [r3, #0]
1000d1b4:	3201      	adds	r2, #1
1000d1b6:	601a      	str	r2, [r3, #0]
1000d1b8:	e01a      	b.n	1000d1f0 <uart_init+0x9c>
		NVIC_EnableIRQ(UART0_RX_IRQn);
		NVIC_EnableIRQ(UART0_TX_IRQn);
	} else if (hw == UART1) {
1000d1ba:	4b4f      	ldr	r3, [pc, #316]	; (1000d2f8 <uart_init+0x1a4>)
1000d1bc:	4299      	cmp	r1, r3
1000d1be:	d117      	bne.n	1000d1f0 <uart_init+0x9c>
		system_peripheral_reset(PERIPHERAL_UART1_CORE);
1000d1c0:	200b      	movs	r0, #11
1000d1c2:	4c46      	ldr	r4, [pc, #280]	; (1000d2dc <uart_init+0x188>)
1000d1c4:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART1_IF);
1000d1c6:	200c      	movs	r0, #12
1000d1c8:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_CORE);
1000d1ca:	200b      	movs	r0, #11
1000d1cc:	4c44      	ldr	r4, [pc, #272]	; (1000d2e0 <uart_init+0x18c>)
1000d1ce:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_IF);
1000d1d0:	200c      	movs	r0, #12
1000d1d2:	47a0      	blx	r4
		_uart_instances[1] = module;
1000d1d4:	4b43      	ldr	r3, [pc, #268]	; (1000d2e4 <uart_init+0x190>)
1000d1d6:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_UARTRX1_INDEX, (uint32_t)uart_rx1_isr_handler);
1000d1d8:	4948      	ldr	r1, [pc, #288]	; (1000d2fc <uart_init+0x1a8>)
1000d1da:	2012      	movs	r0, #18
1000d1dc:	4c43      	ldr	r4, [pc, #268]	; (1000d2ec <uart_init+0x198>)
1000d1de:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX1_INDEX, (uint32_t)uart_tx1_isr_handler);
1000d1e0:	4947      	ldr	r1, [pc, #284]	; (1000d300 <uart_init+0x1ac>)
1000d1e2:	2013      	movs	r0, #19
1000d1e4:	47a0      	blx	r4
1000d1e6:	4b43      	ldr	r3, [pc, #268]	; (1000d2f4 <uart_init+0x1a0>)
1000d1e8:	2204      	movs	r2, #4
1000d1ea:	601a      	str	r2, [r3, #0]
1000d1ec:	3204      	adds	r2, #4
1000d1ee:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000d1f0:	79fb      	ldrb	r3, [r7, #7]
		index = 4;
1000d1f2:	2204      	movs	r2, #4
1000d1f4:	4690      	mov	r8, r2
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000d1f6:	2b00      	cmp	r3, #0
1000d1f8:	d152      	bne.n	1000d2a0 <uart_init+0x14c>
		index = 4;
	} else {
		index = 2;
1000d1fa:	3302      	adds	r3, #2
1000d1fc:	4698      	mov	r8, r3
1000d1fe:	e04f      	b.n	1000d2a0 <uart_init+0x14c>
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000d200:	8a31      	ldrh	r1, [r6, #16]
1000d202:	ce01      	ldmia	r6!, {r0}
1000d204:	b2c0      	uxtb	r0, r0
1000d206:	47c8      	blx	r9

#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
1000d208:	3401      	adds	r4, #1
1000d20a:	b2e4      	uxtb	r4, r4
1000d20c:	4544      	cmp	r4, r8
1000d20e:	d3f7      	bcc.n	1000d200 <uart_init+0xac>
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d210:	682b      	ldr	r3, [r5, #0]
1000d212:	7d1a      	ldrb	r2, [r3, #20]
1000d214:	07d2      	lsls	r2, r2, #31
1000d216:	d504      	bpl.n	1000d222 <uart_init+0xce>
1000d218:	2101      	movs	r1, #1
		i = module->hw->RECEIVE_DATA.reg;
1000d21a:	7c1a      	ldrb	r2, [r3, #16]
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d21c:	7d1a      	ldrb	r2, [r3, #20]
1000d21e:	420a      	tst	r2, r1
1000d220:	d1fb      	bne.n	1000d21a <uart_init+0xc6>
		i = module->hw->RECEIVE_DATA.reg;
	}
	
	/* reset configuration register */
	module->hw->UART_CONFIGURATION.reg = 0;
1000d222:	2100      	movs	r1, #0
1000d224:	2220      	movs	r2, #32
1000d226:	5499      	strb	r1, [r3, r2]

	/* program the uart configuration. */
	if(config->flow_control) {
1000d228:	79fb      	ldrb	r3, [r7, #7]
		config_temp |= UART_CONFIGURATION_CTS_ENABLE_1;
1000d22a:	1e59      	subs	r1, r3, #1
1000d22c:	418b      	sbcs	r3, r1
1000d22e:	0159      	lsls	r1, r3, #5
	}
	config_temp |= config->data_bits;
	config_temp |= config->stop_bits;
1000d230:	793b      	ldrb	r3, [r7, #4]
1000d232:	797a      	ldrb	r2, [r7, #5]
1000d234:	4313      	orrs	r3, r2
1000d236:	430b      	orrs	r3, r1
	switch(config->parity) {
1000d238:	79ba      	ldrb	r2, [r7, #6]
1000d23a:	2a02      	cmp	r2, #2
1000d23c:	d00d      	beq.n	1000d25a <uart_init+0x106>
1000d23e:	b2d1      	uxtb	r1, r2
1000d240:	2902      	cmp	r1, #2
1000d242:	d802      	bhi.n	1000d24a <uart_init+0xf6>
1000d244:	2a01      	cmp	r2, #1
1000d246:	d005      	beq.n	1000d254 <uart_init+0x100>
1000d248:	e00f      	b.n	1000d26a <uart_init+0x116>
1000d24a:	2a03      	cmp	r2, #3
1000d24c:	d008      	beq.n	1000d260 <uart_init+0x10c>
1000d24e:	2a04      	cmp	r2, #4
1000d250:	d009      	beq.n	1000d266 <uart_init+0x112>
1000d252:	e00a      	b.n	1000d26a <uart_init+0x116>
		case UART_NO_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_0;
			break;

		case UART_EVEN_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
1000d254:	2202      	movs	r2, #2
1000d256:	4313      	orrs	r3, r2
			config_temp |= UART_CONFIGURATION_PARITY_MODE_0;
			break;
1000d258:	e007      	b.n	1000d26a <uart_init+0x116>

		case UART_ODD_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_1;
1000d25a:	2206      	movs	r2, #6
1000d25c:	4313      	orrs	r3, r2
			break;
1000d25e:	e004      	b.n	1000d26a <uart_init+0x116>

		case UART_SPACE_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_2;
1000d260:	220a      	movs	r2, #10
1000d262:	4313      	orrs	r3, r2
			break;
1000d264:	e001      	b.n	1000d26a <uart_init+0x116>

		case UART_MARK_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_3;
1000d266:	220e      	movs	r2, #14
1000d268:	4313      	orrs	r3, r2
			break;

		default:
			break;
	}	
	module->hw->UART_CONFIGURATION.reg = config_temp;
1000d26a:	2220      	movs	r2, #32
1000d26c:	6829      	ldr	r1, [r5, #0]
1000d26e:	548b      	strb	r3, [r1, r2]

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);
1000d270:	683e      	ldr	r6, [r7, #0]
	uint16_t integerpart = 0;
	uint8_t fractionalpart = 0;
	uint32_t diff;
	uint8_t i = 0;

	clock = system_clock_get_value();
1000d272:	4b24      	ldr	r3, [pc, #144]	; (1000d304 <uart_init+0x1b0>)
1000d274:	4798      	blx	r3
1000d276:	0004      	movs	r4, r0
	integerpart = clock / baud_rate;
1000d278:	0031      	movs	r1, r6
1000d27a:	4b23      	ldr	r3, [pc, #140]	; (1000d308 <uart_init+0x1b4>)
1000d27c:	4798      	blx	r3
1000d27e:	b282      	uxth	r2, r0
	diff = clock - (baud_rate * integerpart);
1000d280:	0400      	lsls	r0, r0, #16
1000d282:	0c00      	lsrs	r0, r0, #16
1000d284:	4370      	muls	r0, r6
1000d286:	1a20      	subs	r0, r4, r0
	i = 0;
	while(diff > (baud_rate / 16)) {
1000d288:	0931      	lsrs	r1, r6, #4
1000d28a:	4288      	cmp	r0, r1
1000d28c:	d906      	bls.n	1000d29c <uart_init+0x148>
1000d28e:	2300      	movs	r3, #0
		i++;
1000d290:	3301      	adds	r3, #1
1000d292:	b2db      	uxtb	r3, r3
		diff -= (baud_rate / 16);
1000d294:	1a40      	subs	r0, r0, r1

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
	while(diff > (baud_rate / 16)) {
1000d296:	4288      	cmp	r0, r1
1000d298:	d8fa      	bhi.n	1000d290 <uart_init+0x13c>
1000d29a:	e007      	b.n	1000d2ac <uart_init+0x158>
	uint8_t i = 0;

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
1000d29c:	2300      	movs	r3, #0
1000d29e:	e005      	b.n	1000d2ac <uart_init+0x158>
1000d2a0:	003e      	movs	r6, r7
1000d2a2:	3608      	adds	r6, #8
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d2a4:	2400      	movs	r4, #0
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000d2a6:	4b19      	ldr	r3, [pc, #100]	; (1000d30c <uart_init+0x1b8>)
1000d2a8:	4699      	mov	r9, r3
1000d2aa:	e7a9      	b.n	1000d200 <uart_init+0xac>
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;

	module->hw->UART_CLOCK_SOURCE.reg = UART_CLOCK_SOURCE_CLOCK_SELECT_0;
1000d2ac:	2100      	movs	r1, #0
1000d2ae:	2028      	movs	r0, #40	; 0x28
1000d2b0:	682c      	ldr	r4, [r5, #0]
1000d2b2:	5421      	strb	r1, [r4, r0]
	module->hw->UART_BAUD_RATE.reg =
1000d2b4:	3301      	adds	r3, #1
1000d2b6:	071b      	lsls	r3, r3, #28
1000d2b8:	0f5b      	lsrs	r3, r3, #29
1000d2ba:	00d2      	lsls	r2, r2, #3
1000d2bc:	4313      	orrs	r3, r2
1000d2be:	b29b      	uxth	r3, r3
1000d2c0:	682a      	ldr	r2, [r5, #0]
1000d2c2:	8493      	strh	r3, [r2, #36]	; 0x24
	module->hw->UART_CONFIGURATION.reg = config_temp;

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);

	module->hw->RX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at read time
1000d2c4:	682b      	ldr	r3, [r5, #0]
1000d2c6:	7619      	strb	r1, [r3, #24]
	module->hw->TX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at write time
1000d2c8:	682b      	ldr	r3, [r5, #0]
1000d2ca:	7219      	strb	r1, [r3, #8]
	
	return STATUS_OK;
}
1000d2cc:	2000      	movs	r0, #0
1000d2ce:	bc0c      	pop	{r2, r3}
1000d2d0:	4690      	mov	r8, r2
1000d2d2:	4699      	mov	r9, r3
1000d2d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d2d6:	46c0      	nop			; (mov r8, r8)
1000d2d8:	40004000 	.word	0x40004000
1000d2dc:	1000ca89 	.word	0x1000ca89
1000d2e0:	1000c3c1 	.word	0x1000c3c1
1000d2e4:	10018ef8 	.word	0x10018ef8
1000d2e8:	1000cf01 	.word	0x1000cf01
1000d2ec:	1000cef1 	.word	0x1000cef1
1000d2f0:	1000cf89 	.word	0x1000cf89
1000d2f4:	e000e100 	.word	0xe000e100
1000d2f8:	40005000 	.word	0x40005000
1000d2fc:	1000d015 	.word	0x1000d015
1000d300:	1000d09d 	.word	0x1000d09d
1000d304:	1000c3b5 	.word	0x1000c3b5
1000d308:	100128c5 	.word	0x100128c5
1000d30c:	1000c011 	.word	0x1000c011

1000d310 <uart_write_wait>:
* \retval STATUS_OK         If the operation was completed
*/
enum status_code uart_write_wait(struct uart_module *const module,
		const uint8_t tx_data)
{
	while (!(module->hw->TRANSMIT_STATUS.reg & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL));
1000d310:	6802      	ldr	r2, [r0, #0]
1000d312:	2001      	movs	r0, #1
1000d314:	7913      	ldrb	r3, [r2, #4]
1000d316:	4203      	tst	r3, r0
1000d318:	d0fc      	beq.n	1000d314 <uart_write_wait+0x4>

	module->hw->TRANSMIT_DATA.reg = tx_data;
1000d31a:	7011      	strb	r1, [r2, #0]
	
	return STATUS_OK;
}
1000d31c:	2000      	movs	r0, #0
1000d31e:	4770      	bx	lr

1000d320 <uart_read_wait>:
* \retval STATUS_OK                If the operation was completed
*/
enum status_code uart_read_wait(struct uart_module *const module,
		uint8_t *const rx_data)
{
	while (!(module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY));
1000d320:	6802      	ldr	r2, [r0, #0]
1000d322:	2001      	movs	r0, #1
1000d324:	7d13      	ldrb	r3, [r2, #20]
1000d326:	4203      	tst	r3, r0
1000d328:	d0fc      	beq.n	1000d324 <uart_read_wait+0x4>

	*rx_data = module->hw->RECEIVE_DATA.reg;
1000d32a:	7c13      	ldrb	r3, [r2, #16]
1000d32c:	700b      	strb	r3, [r1, #0]
	
	return STATUS_OK;
}
1000d32e:	2000      	movs	r0, #0
1000d330:	4770      	bx	lr
1000d332:	46c0      	nop			; (mov r8, r8)

1000d334 <uart_read_buffer_job>:
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000d334:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
1000d336:	2a00      	cmp	r2, #0
1000d338:	d00d      	beq.n	1000d356 <uart_read_buffer_job+0x22>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the UART is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
1000d33a:	330b      	adds	r3, #11
1000d33c:	5cc3      	ldrb	r3, [r0, r3]
1000d33e:	b2db      	uxtb	r3, r3
1000d340:	2b05      	cmp	r3, #5
1000d342:	d008      	beq.n	1000d356 <uart_read_buffer_job+0x22>
	Assert(module);
	Assert(rx_data);

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
1000d344:	8382      	strh	r2, [r0, #28]
	module->rx_buffer_ptr = rx_data;
1000d346:	6141      	str	r1, [r0, #20]
	module->status = STATUS_BUSY;
1000d348:	2205      	movs	r2, #5
1000d34a:	2322      	movs	r3, #34	; 0x22
1000d34c:	54c2      	strb	r2, [r0, r3]

	module->hw->RX_INTERRUPT_MASK.reg = UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK;
1000d34e:	6803      	ldr	r3, [r0, #0]
1000d350:	3a04      	subs	r2, #4
1000d352:	761a      	strb	r2, [r3, #24]
		return STATUS_BUSY;
	}

	/* Issue internal read */
	_uart_read_buffer(module, rx_data, length);
	return STATUS_OK;
1000d354:	2300      	movs	r3, #0
}
1000d356:	0018      	movs	r0, r3
1000d358:	4770      	bx	lr
1000d35a:	46c0      	nop			; (mov r8, r8)

1000d35c <uart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
1000d35c:	0093      	lsls	r3, r2, #2
1000d35e:	18c3      	adds	r3, r0, r3
1000d360:	6059      	str	r1, [r3, #4]
	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
1000d362:	2120      	movs	r1, #32
1000d364:	2301      	movs	r3, #1
1000d366:	4093      	lsls	r3, r2
1000d368:	5c42      	ldrb	r2, [r0, r1]
1000d36a:	4313      	orrs	r3, r2
1000d36c:	5443      	strb	r3, [r0, r1]
}
1000d36e:	4770      	bx	lr

1000d370 <uart_enable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_enable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000d370:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
1000d372:	2221      	movs	r2, #33	; 0x21
1000d374:	2301      	movs	r3, #1
1000d376:	408b      	lsls	r3, r1
1000d378:	5c84      	ldrb	r4, [r0, r2]
1000d37a:	4323      	orrs	r3, r4
1000d37c:	5483      	strb	r3, [r0, r2]

	if (callback_type == UART_CTS_ACTIVE) {
1000d37e:	2901      	cmp	r1, #1
1000d380:	d104      	bne.n	1000d38c <uart_enable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg |= UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000d382:	6802      	ldr	r2, [r0, #0]
1000d384:	7a11      	ldrb	r1, [r2, #8]
1000d386:	2320      	movs	r3, #32
1000d388:	430b      	orrs	r3, r1
1000d38a:	7213      	strb	r3, [r2, #8]
	}
}
1000d38c:	bd10      	pop	{r4, pc}
1000d38e:	46c0      	nop			; (mov r8, r8)

1000d390 <uart_disable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_disable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000d390:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
1000d392:	2201      	movs	r2, #1
1000d394:	408a      	lsls	r2, r1
1000d396:	2421      	movs	r4, #33	; 0x21
1000d398:	5d03      	ldrb	r3, [r0, r4]
1000d39a:	4393      	bics	r3, r2
1000d39c:	5503      	strb	r3, [r0, r4]

	if (callback_type == UART_CTS_ACTIVE) {
1000d39e:	2901      	cmp	r1, #1
1000d3a0:	d104      	bne.n	1000d3ac <uart_disable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg &= ~UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000d3a2:	6802      	ldr	r2, [r0, #0]
1000d3a4:	7a13      	ldrb	r3, [r2, #8]
1000d3a6:	311f      	adds	r1, #31
1000d3a8:	438b      	bics	r3, r1
1000d3aa:	7213      	strb	r3, [r2, #8]
	}

}
1000d3ac:	bd10      	pop	{r4, pc}
1000d3ae:	46c0      	nop			; (mov r8, r8)

1000d3b0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
1000d3b0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d3b2:	4647      	mov	r7, r8
1000d3b4:	b480      	push	{r7}
1000d3b6:	000c      	movs	r4, r1
1000d3b8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
1000d3ba:	2800      	cmp	r0, #0
1000d3bc:	d10d      	bne.n	1000d3da <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
1000d3be:	2a00      	cmp	r2, #0
1000d3c0:	dd0e      	ble.n	1000d3e0 <_read+0x30>
1000d3c2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
1000d3c4:	4e08      	ldr	r6, [pc, #32]	; (1000d3e8 <_read+0x38>)
1000d3c6:	4d09      	ldr	r5, [pc, #36]	; (1000d3ec <_read+0x3c>)
1000d3c8:	6830      	ldr	r0, [r6, #0]
1000d3ca:	0021      	movs	r1, r4
1000d3cc:	682b      	ldr	r3, [r5, #0]
1000d3ce:	4798      	blx	r3
		ptr++;
1000d3d0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
1000d3d2:	42a7      	cmp	r7, r4
1000d3d4:	d1f8      	bne.n	1000d3c8 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
1000d3d6:	4640      	mov	r0, r8
1000d3d8:	e003      	b.n	1000d3e2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
1000d3da:	2001      	movs	r0, #1
1000d3dc:	4240      	negs	r0, r0
1000d3de:	e000      	b.n	1000d3e2 <_read+0x32>
	}

	for (; len > 0; --len) {
1000d3e0:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
1000d3e2:	bc04      	pop	{r2}
1000d3e4:	4690      	mov	r8, r2
1000d3e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d3e8:	10018f08 	.word	0x10018f08
1000d3ec:	10018f00 	.word	0x10018f00

1000d3f0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
1000d3f0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d3f2:	4647      	mov	r7, r8
1000d3f4:	b480      	push	{r7}
1000d3f6:	000e      	movs	r6, r1
1000d3f8:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
1000d3fa:	3801      	subs	r0, #1
1000d3fc:	2802      	cmp	r0, #2
1000d3fe:	d811      	bhi.n	1000d424 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
1000d400:	2a00      	cmp	r2, #0
1000d402:	d012      	beq.n	1000d42a <_write+0x3a>
1000d404:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
1000d406:	4b0c      	ldr	r3, [pc, #48]	; (1000d438 <_write+0x48>)
1000d408:	4698      	mov	r8, r3
1000d40a:	4f0c      	ldr	r7, [pc, #48]	; (1000d43c <_write+0x4c>)
1000d40c:	4643      	mov	r3, r8
1000d40e:	6818      	ldr	r0, [r3, #0]
1000d410:	5d31      	ldrb	r1, [r6, r4]
1000d412:	683b      	ldr	r3, [r7, #0]
1000d414:	4798      	blx	r3
1000d416:	2800      	cmp	r0, #0
1000d418:	db09      	blt.n	1000d42e <_write+0x3e>
			return -1;
		}
		++nChars;
1000d41a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
1000d41c:	42a5      	cmp	r5, r4
1000d41e:	d1f5      	bne.n	1000d40c <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
1000d420:	0020      	movs	r0, r4
1000d422:	e006      	b.n	1000d432 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
1000d424:	2001      	movs	r0, #1
1000d426:	4240      	negs	r0, r0
1000d428:	e003      	b.n	1000d432 <_write+0x42>
	}

	for (; len != 0; --len) {
1000d42a:	2000      	movs	r0, #0
1000d42c:	e001      	b.n	1000d432 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
1000d42e:	2001      	movs	r0, #1
1000d430:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
1000d432:	bc04      	pop	{r2}
1000d434:	4690      	mov	r8, r2
1000d436:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d438:	10018f08 	.word	0x10018f08
1000d43c:	10018f04 	.word	0x10018f04

1000d440 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
1000d440:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
1000d442:	4a06      	ldr	r2, [pc, #24]	; (1000d45c <_sbrk+0x1c>)
1000d444:	6812      	ldr	r2, [r2, #0]
1000d446:	2a00      	cmp	r2, #0
1000d448:	d102      	bne.n	1000d450 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
1000d44a:	4905      	ldr	r1, [pc, #20]	; (1000d460 <_sbrk+0x20>)
1000d44c:	4a03      	ldr	r2, [pc, #12]	; (1000d45c <_sbrk+0x1c>)
1000d44e:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
1000d450:	4a02      	ldr	r2, [pc, #8]	; (1000d45c <_sbrk+0x1c>)
1000d452:	6810      	ldr	r0, [r2, #0]

	heap += incr;
1000d454:	18c3      	adds	r3, r0, r3
1000d456:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
1000d458:	4770      	bx	lr
1000d45a:	46c0      	nop			; (mov r8, r8)
1000d45c:	100171a4 	.word	0x100171a4
1000d460:	1001a810 	.word	0x1001a810

1000d464 <_close>:
}

extern int _close(int file)
{
	return -1;
}
1000d464:	2001      	movs	r0, #1
1000d466:	4240      	negs	r0, r0
1000d468:	4770      	bx	lr
1000d46a:	46c0      	nop			; (mov r8, r8)

1000d46c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
1000d46c:	2380      	movs	r3, #128	; 0x80
1000d46e:	019b      	lsls	r3, r3, #6
1000d470:	604b      	str	r3, [r1, #4]

	return 0;
}
1000d472:	2000      	movs	r0, #0
1000d474:	4770      	bx	lr
1000d476:	46c0      	nop			; (mov r8, r8)

1000d478 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
1000d478:	2001      	movs	r0, #1
1000d47a:	4770      	bx	lr

1000d47c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
1000d47c:	2000      	movs	r0, #0
1000d47e:	4770      	bx	lr

1000d480 <ble_undefined_event_handler>:
at_ble_status_t ble_undefined_event_handler(void *params)
{
	DBG_LOG_DEV("Undefined Event Received");
    ALL_UNUSED(params);
	return AT_BLE_SUCCESS;
}
1000d480:	2000      	movs	r0, #0
1000d482:	4770      	bx	lr

1000d484 <ble_mtu_changed_indication_handler>:
	mtu_changed_ind = (at_ble_mtu_changed_ind_t *)params;
	DBG_LOG_DEV("BLE-MTU Changed, Connection Handle: %d, New Value: %d", 
										mtu_changed_ind->conhdl, 
										mtu_changed_ind->mtu_value);
	return AT_BLE_SUCCESS;
}
1000d484:	2000      	movs	r0, #0
1000d486:	4770      	bx	lr

1000d488 <ble_characteristic_write_cmd_complete_handler>:

at_ble_status_t ble_characteristic_write_cmd_complete_handler(void *params)
{
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000d488:	78c0      	ldrb	r0, [r0, #3]
1000d48a:	2800      	cmp	r0, #0
1000d48c:	d000      	beq.n	1000d490 <ble_characteristic_write_cmd_complete_handler+0x8>
	{
		DBG_LOG_DEV("Char Write Cmd Failed, Connection Handle:%d, Operation:%d",
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000d48e:	20e2      	movs	r0, #226	; 0xe2
}
1000d490:	4770      	bx	lr
1000d492:	46c0      	nop			; (mov r8, r8)

1000d494 <ble_conn_param_update>:
	at_ble_conn_param_update_done_t * conn_param_update;
	conn_param_update = (at_ble_conn_param_update_done_t *)params;
	DBG_LOG_DEV("AT_BLE_CONN_PARAM_UPDATE ");
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}
1000d494:	2000      	movs	r0, #0
1000d496:	4770      	bx	lr

1000d498 <ble_scan_report_handler>:
	}
}

/** @brief function handles scan report */
at_ble_status_t ble_scan_report_handler(void *params)
{
1000d498:	b510      	push	{r4, lr}
	at_ble_scan_report_t *scan_report;
	scan_report = (at_ble_scan_report_t *)params;
	if (scan_report->status == AT_BLE_SUCCESS)
1000d49a:	7800      	ldrb	r0, [r0, #0]
1000d49c:	2800      	cmp	r0, #0
1000d49e:	d006      	beq.n	1000d4ae <ble_scan_report_handler+0x16>
		/* All scan data should be handled */
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Scanning  failed");
1000d4a0:	4803      	ldr	r0, [pc, #12]	; (1000d4b0 <ble_scan_report_handler+0x18>)
1000d4a2:	4b04      	ldr	r3, [pc, #16]	; (1000d4b4 <ble_scan_report_handler+0x1c>)
1000d4a4:	4798      	blx	r3
1000d4a6:	4804      	ldr	r0, [pc, #16]	; (1000d4b8 <ble_scan_report_handler+0x20>)
1000d4a8:	4b04      	ldr	r3, [pc, #16]	; (1000d4bc <ble_scan_report_handler+0x24>)
1000d4aa:	4798      	blx	r3
	}
	return AT_BLE_FAILURE;
1000d4ac:	20e2      	movs	r0, #226	; 0xe2
}
1000d4ae:	bd10      	pop	{r4, pc}
1000d4b0:	10015ddc 	.word	0x10015ddc
1000d4b4:	10014c31 	.word	0x10014c31
1000d4b8:	100167b4 	.word	0x100167b4
1000d4bc:	10014b11 	.word	0x10014b11

1000d4c0 <ble_adv_report_handler>:

/** @brief function handles advertising report */
at_ble_status_t ble_adv_report_handler(void *params)
{
1000d4c0:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report;
    adv_report = (at_ble_adv_report_t *)params;
    if(adv_report->status == AT_BLE_SUCCESS)
1000d4c2:	7800      	ldrb	r0, [r0, #0]
1000d4c4:	2800      	cmp	r0, #0
1000d4c6:	d006      	beq.n	1000d4d6 <ble_adv_report_handler+0x16>
    {
        return AT_BLE_SUCCESS;
    }
    else 
    {
        DBG_LOG("Advertising failed");
1000d4c8:	4803      	ldr	r0, [pc, #12]	; (1000d4d8 <ble_adv_report_handler+0x18>)
1000d4ca:	4b04      	ldr	r3, [pc, #16]	; (1000d4dc <ble_adv_report_handler+0x1c>)
1000d4cc:	4798      	blx	r3
1000d4ce:	4804      	ldr	r0, [pc, #16]	; (1000d4e0 <ble_adv_report_handler+0x20>)
1000d4d0:	4b04      	ldr	r3, [pc, #16]	; (1000d4e4 <ble_adv_report_handler+0x24>)
1000d4d2:	4798      	blx	r3
    }
    return AT_BLE_FAILURE;
1000d4d4:	20e2      	movs	r0, #226	; 0xe2
}
1000d4d6:	bd10      	pop	{r4, pc}
1000d4d8:	10015ddc 	.word	0x10015ddc
1000d4dc:	10014c31 	.word	0x10014c31
1000d4e0:	100167c8 	.word	0x100167c8
1000d4e4:	10014b11 	.word	0x10014b11

1000d4e8 <ble_mtu_changed_cmd_complete_handler>:
										mtu_changed_ind->mtu_value);
	return AT_BLE_SUCCESS;
}

at_ble_status_t ble_mtu_changed_cmd_complete_handler(void *params)
{
1000d4e8:	b510      	push	{r4, lr}
1000d4ea:	0004      	movs	r4, r0
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000d4ec:	78c0      	ldrb	r0, [r0, #3]
1000d4ee:	2800      	cmp	r0, #0
1000d4f0:	d008      	beq.n	1000d504 <ble_mtu_changed_cmd_complete_handler+0x1c>
		cmd_complete_event->operation);
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("MTU Change Failed, Connection Handle:%d, Operation:%d",
1000d4f2:	4805      	ldr	r0, [pc, #20]	; (1000d508 <ble_mtu_changed_cmd_complete_handler+0x20>)
1000d4f4:	4b05      	ldr	r3, [pc, #20]	; (1000d50c <ble_mtu_changed_cmd_complete_handler+0x24>)
1000d4f6:	4798      	blx	r3
1000d4f8:	78a2      	ldrb	r2, [r4, #2]
1000d4fa:	8821      	ldrh	r1, [r4, #0]
1000d4fc:	4804      	ldr	r0, [pc, #16]	; (1000d510 <ble_mtu_changed_cmd_complete_handler+0x28>)
1000d4fe:	4b05      	ldr	r3, [pc, #20]	; (1000d514 <ble_mtu_changed_cmd_complete_handler+0x2c>)
1000d500:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000d502:	20e2      	movs	r0, #226	; 0xe2
}
1000d504:	bd10      	pop	{r4, pc}
1000d506:	46c0      	nop			; (mov r8, r8)
1000d508:	10015ddc 	.word	0x10015ddc
1000d50c:	10014c31 	.word	0x10014c31
1000d510:	100167dc 	.word	0x100167dc
1000d514:	10014b11 	.word	0x10014b11

1000d518 <ble_disconnected_state_handler>:
	return AT_BLE_FAILURE;
}

/** @brief function handles disconnection event received from stack */
at_ble_status_t ble_disconnected_state_handler(void *params)
{
1000d518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d51a:	0004      	movs	r4, r0
1000d51c:	4b19      	ldr	r3, [pc, #100]	; (1000d584 <ble_disconnected_state_handler+0x6c>)
1000d51e:	229b      	movs	r2, #155	; 0x9b
1000d520:	0092      	lsls	r2, r2, #2
1000d522:	189d      	adds	r5, r3, r2
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_DISCONNECTED;
1000d524:	2701      	movs	r7, #1
				case BLE_DEVICE_DISCONNECTED:
				break;
				
				default:
				DBG_LOG_DEV("State Not Handled %d", ble_dev_info[idx].conn_state);
				ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d526:	2600      	movs	r6, #0
1000d528:	0018      	movs	r0, r3
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000d52a:	001a      	movs	r2, r3
1000d52c:	3a56      	subs	r2, #86	; 0x56
1000d52e:	8811      	ldrh	r1, [r2, #0]
1000d530:	8822      	ldrh	r2, [r4, #0]
1000d532:	4291      	cmp	r1, r2
1000d534:	d119      	bne.n	1000d56a <ble_disconnected_state_handler+0x52>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000d536:	781a      	ldrb	r2, [r3, #0]
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000d538:	2a05      	cmp	r2, #5
1000d53a:	d001      	beq.n	1000d540 <ble_disconnected_state_handler+0x28>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000d53c:	2a08      	cmp	r2, #8
1000d53e:	d101      	bne.n	1000d544 <ble_disconnected_state_handler+0x2c>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_DISCONNECTED;
1000d540:	7007      	strb	r7, [r0, #0]
1000d542:	e012      	b.n	1000d56a <ble_disconnected_state_handler+0x52>
		}		
		else if(ble_dev_info[idx].conn_info.handle == disconnect->handle)
		{
			switch (ble_dev_info[idx].conn_state)
1000d544:	2a07      	cmp	r2, #7
1000d546:	d80f      	bhi.n	1000d568 <ble_disconnected_state_handler+0x50>
1000d548:	0092      	lsls	r2, r2, #2
1000d54a:	490f      	ldr	r1, [pc, #60]	; (1000d588 <ble_disconnected_state_handler+0x70>)
1000d54c:	588a      	ldr	r2, [r1, r2]
1000d54e:	4697      	mov	pc, r2
				case BLE_DEVICE_PAIRING_FAILED:
				case BLE_DEVICE_ENCRYPTION_STATE:
				case BLE_DEVICE_ENCRYPTION_FAILED:
				{
					/* Device is not paired so remove the device information */
					ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d550:	701e      	strb	r6, [r3, #0]
					if (ble_device_count > 0)
1000d552:	4a0e      	ldr	r2, [pc, #56]	; (1000d58c <ble_disconnected_state_handler+0x74>)
1000d554:	7812      	ldrb	r2, [r2, #0]
1000d556:	2a00      	cmp	r2, #0
1000d558:	d007      	beq.n	1000d56a <ble_disconnected_state_handler+0x52>
					{
						ble_device_count--;
1000d55a:	4a0c      	ldr	r2, [pc, #48]	; (1000d58c <ble_disconnected_state_handler+0x74>)
1000d55c:	7812      	ldrb	r2, [r2, #0]
1000d55e:	3a01      	subs	r2, #1
1000d560:	b2d2      	uxtb	r2, r2
1000d562:	490a      	ldr	r1, [pc, #40]	; (1000d58c <ble_disconnected_state_handler+0x74>)
1000d564:	700a      	strb	r2, [r1, #0]
1000d566:	e000      	b.n	1000d56a <ble_disconnected_state_handler+0x52>
				case BLE_DEVICE_DISCONNECTED:
				break;
				
				default:
				DBG_LOG_DEV("State Not Handled %d", ble_dev_info[idx].conn_state);
				ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d568:	7006      	strb	r6, [r0, #0]
1000d56a:	337c      	adds	r3, #124	; 0x7c
{
	at_ble_disconnected_t *disconnect;
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d56c:	42ab      	cmp	r3, r5
1000d56e:	d1db      	bne.n	1000d528 <ble_disconnected_state_handler+0x10>
				break;				
			}
		} 
	}
	
	DBG_LOG("Device disconnected Reason:0x%02x Handle=0x%x", disconnect->reason, disconnect->handle);
1000d570:	4807      	ldr	r0, [pc, #28]	; (1000d590 <ble_disconnected_state_handler+0x78>)
1000d572:	4b08      	ldr	r3, [pc, #32]	; (1000d594 <ble_disconnected_state_handler+0x7c>)
1000d574:	4798      	blx	r3
1000d576:	8822      	ldrh	r2, [r4, #0]
1000d578:	78a1      	ldrb	r1, [r4, #2]
1000d57a:	4807      	ldr	r0, [pc, #28]	; (1000d598 <ble_disconnected_state_handler+0x80>)
1000d57c:	4b07      	ldr	r3, [pc, #28]	; (1000d59c <ble_disconnected_state_handler+0x84>)
1000d57e:	4798      	blx	r3
	return AT_BLE_SUCCESS;
}
1000d580:	2000      	movs	r0, #0
1000d582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d584:	10018f82 	.word	0x10018f82
1000d588:	10016650 	.word	0x10016650
1000d58c:	10019190 	.word	0x10019190
1000d590:	10015ddc 	.word	0x10015ddc
1000d594:	10014c31 	.word	0x10014c31
1000d598:	10016814 	.word	0x10016814
1000d59c:	10014b11 	.word	0x10014b11

1000d5a0 <ble_encryption_status_change_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption status change */
at_ble_status_t ble_encryption_status_change_handler(void *params)
{
1000d5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d5a2:	0006      	movs	r6, r0
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000d5a4:	8801      	ldrh	r1, [r0, #0]
1000d5a6:	4b28      	ldr	r3, [pc, #160]	; (1000d648 <ble_encryption_status_change_handler+0xa8>)
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d5a8:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000d5aa:	891a      	ldrh	r2, [r3, #8]
1000d5ac:	428a      	cmp	r2, r1
1000d5ae:	d104      	bne.n	1000d5ba <ble_encryption_status_change_handler+0x1a>
1000d5b0:	001a      	movs	r2, r3
1000d5b2:	325e      	adds	r2, #94	; 0x5e
1000d5b4:	7812      	ldrb	r2, [r2, #0]
1000d5b6:	2a06      	cmp	r2, #6
1000d5b8:	d02e      	beq.n	1000d618 <ble_encryption_status_change_handler+0x78>
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d5ba:	3401      	adds	r4, #1
1000d5bc:	b2e4      	uxtb	r4, r4
1000d5be:	337c      	adds	r3, #124	; 0x7c
1000d5c0:	2c05      	cmp	r4, #5
1000d5c2:	d1f2      	bne.n	1000d5aa <ble_encryption_status_change_handler+0xa>
1000d5c4:	e039      	b.n	1000d63a <ble_encryption_status_change_handler+0x9a>
			return AT_BLE_FAILURE;
		}
	}
	else
	{
		ble_dev_info[idx].bond_info.status = enc_status->status;
1000d5c6:	4920      	ldr	r1, [pc, #128]	; (1000d648 <ble_encryption_status_change_handler+0xa8>)
1000d5c8:	0163      	lsls	r3, r4, #5
1000d5ca:	1b1a      	subs	r2, r3, r4
1000d5cc:	0092      	lsls	r2, r2, #2
1000d5ce:	188a      	adds	r2, r1, r2
1000d5d0:	7615      	strb	r5, [r2, #24]
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
1000d5d2:	0014      	movs	r4, r2
1000d5d4:	345e      	adds	r4, #94	; 0x5e
1000d5d6:	2307      	movs	r3, #7
1000d5d8:	7023      	strb	r3, [r4, #0]
		DBG_LOG("Encryption failed");
1000d5da:	481c      	ldr	r0, [pc, #112]	; (1000d64c <ble_encryption_status_change_handler+0xac>)
1000d5dc:	4b1c      	ldr	r3, [pc, #112]	; (1000d650 <ble_encryption_status_change_handler+0xb0>)
1000d5de:	4798      	blx	r3
1000d5e0:	481c      	ldr	r0, [pc, #112]	; (1000d654 <ble_encryption_status_change_handler+0xb4>)
1000d5e2:	4b1d      	ldr	r3, [pc, #116]	; (1000d658 <ble_encryption_status_change_handler+0xb8>)
1000d5e4:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000d5e6:	25e2      	movs	r5, #226	; 0xe2
1000d5e8:	e02b      	b.n	1000d642 <ble_encryption_status_change_handler+0xa2>
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Encryption completed successfully");
1000d5ea:	4818      	ldr	r0, [pc, #96]	; (1000d64c <ble_encryption_status_change_handler+0xac>)
1000d5ec:	4b18      	ldr	r3, [pc, #96]	; (1000d650 <ble_encryption_status_change_handler+0xb0>)
1000d5ee:	4798      	blx	r3
1000d5f0:	481a      	ldr	r0, [pc, #104]	; (1000d65c <ble_encryption_status_change_handler+0xbc>)
1000d5f2:	4b19      	ldr	r3, [pc, #100]	; (1000d658 <ble_encryption_status_change_handler+0xb8>)
1000d5f4:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_COMPLETED;
1000d5f6:	4914      	ldr	r1, [pc, #80]	; (1000d648 <ble_encryption_status_change_handler+0xa8>)
1000d5f8:	0163      	lsls	r3, r4, #5
1000d5fa:	1b1a      	subs	r2, r3, r4
1000d5fc:	0092      	lsls	r2, r2, #2
1000d5fe:	188a      	adds	r2, r1, r2
1000d600:	0010      	movs	r0, r2
1000d602:	305e      	adds	r0, #94	; 0x5e
1000d604:	2708      	movs	r7, #8
1000d606:	7007      	strb	r7, [r0, #0]
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
1000d608:	78f0      	ldrb	r0, [r6, #3]
1000d60a:	7510      	strb	r0, [r2, #20]
			ble_dev_info[idx].bond_info.status = enc_status->status;
1000d60c:	78b2      	ldrb	r2, [r6, #2]
1000d60e:	1b1c      	subs	r4, r3, r4
1000d610:	00a4      	lsls	r4, r4, #2
1000d612:	190c      	adds	r4, r1, r4
1000d614:	7622      	strb	r2, [r4, #24]
		ble_dev_info[idx].bond_info.status = enc_status->status;
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
1000d616:	e014      	b.n	1000d642 <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000d618:	78b5      	ldrb	r5, [r6, #2]
1000d61a:	2d00      	cmp	r5, #0
1000d61c:	d0e5      	beq.n	1000d5ea <ble_encryption_status_change_handler+0x4a>
1000d61e:	e7d2      	b.n	1000d5c6 <ble_encryption_status_change_handler+0x26>
	{
		DBG_LOG("Encryption completed successfully");
1000d620:	4e0a      	ldr	r6, [pc, #40]	; (1000d64c <ble_encryption_status_change_handler+0xac>)
1000d622:	0030      	movs	r0, r6
1000d624:	4d0a      	ldr	r5, [pc, #40]	; (1000d650 <ble_encryption_status_change_handler+0xb0>)
1000d626:	47a8      	blx	r5
1000d628:	480c      	ldr	r0, [pc, #48]	; (1000d65c <ble_encryption_status_change_handler+0xbc>)
1000d62a:	4c0b      	ldr	r4, [pc, #44]	; (1000d658 <ble_encryption_status_change_handler+0xb8>)
1000d62c:	47a0      	blx	r4
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
			ble_dev_info[idx].bond_info.status = enc_status->status;
		}
		else
		{
			DBG_LOG("BLE Device not found encryption info");
1000d62e:	0030      	movs	r0, r6
1000d630:	47a8      	blx	r5
1000d632:	480b      	ldr	r0, [pc, #44]	; (1000d660 <ble_encryption_status_change_handler+0xc0>)
1000d634:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000d636:	25e2      	movs	r5, #226	; 0xe2
1000d638:	e003      	b.n	1000d642 <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000d63a:	78b5      	ldrb	r5, [r6, #2]
1000d63c:	2d00      	cmp	r5, #0
1000d63e:	d1c2      	bne.n	1000d5c6 <ble_encryption_status_change_handler+0x26>
1000d640:	e7ee      	b.n	1000d620 <ble_encryption_status_change_handler+0x80>
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
}
1000d642:	0028      	movs	r0, r5
1000d644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d646:	46c0      	nop			; (mov r8, r8)
1000d648:	10018f24 	.word	0x10018f24
1000d64c:	10015ddc 	.word	0x10015ddc
1000d650:	10014c31 	.word	0x10014c31
1000d654:	10016844 	.word	0x10016844
1000d658:	10014b11 	.word	0x10014b11
1000d65c:	10016858 	.word	0x10016858
1000d660:	1001687c 	.word	0x1001687c

1000d664 <ble_scan_info_handler>:
	return found;
}
#endif
/** @brief function handling scaned information */
at_ble_status_t ble_scan_info_handler(void *params)
{
1000d664:	b510      	push	{r4, lr}
1000d666:	0001      	movs	r1, r0
	at_ble_scan_info_t *scan_param;
	scan_param = (at_ble_scan_info_t *)params;
	if(scan_response_count < MAX_SCAN_DEVICE)
1000d668:	4b15      	ldr	r3, [pc, #84]	; (1000d6c0 <ble_scan_info_handler+0x5c>)
1000d66a:	781b      	ldrb	r3, [r3, #0]
1000d66c:	b2db      	uxtb	r3, r3
1000d66e:	2b13      	cmp	r3, #19
1000d670:	d812      	bhi.n	1000d698 <ble_scan_info_handler+0x34>
	{
		memcpy((uint8_t *)&scan_info[scan_response_count], scan_param, sizeof(at_ble_scan_info_t));
1000d672:	4c13      	ldr	r4, [pc, #76]	; (1000d6c0 <ble_scan_info_handler+0x5c>)
1000d674:	7823      	ldrb	r3, [r4, #0]
1000d676:	b2db      	uxtb	r3, r3
1000d678:	0098      	lsls	r0, r3, #2
1000d67a:	18c0      	adds	r0, r0, r3
1000d67c:	00c0      	lsls	r0, r0, #3
1000d67e:	18c3      	adds	r3, r0, r3
1000d680:	4810      	ldr	r0, [pc, #64]	; (1000d6c4 <ble_scan_info_handler+0x60>)
1000d682:	1818      	adds	r0, r3, r0
1000d684:	2229      	movs	r2, #41	; 0x29
1000d686:	4b10      	ldr	r3, [pc, #64]	; (1000d6c8 <ble_scan_info_handler+0x64>)
1000d688:	4798      	blx	r3
		DBG_LOG_DEV("Info:Device found address [%d]  0x%02X%02X%02X%02X%02X%02X ",
1000d68a:	7823      	ldrb	r3, [r4, #0]
		scan_param->dev_addr.addr[4],
		scan_param->dev_addr.addr[3],
		scan_param->dev_addr.addr[2],
		scan_param->dev_addr.addr[1],
		scan_param->dev_addr.addr[0]);
		scan_response_count++;
1000d68c:	7823      	ldrb	r3, [r4, #0]
1000d68e:	3301      	adds	r3, #1
1000d690:	b2db      	uxtb	r3, r3
1000d692:	7023      	strb	r3, [r4, #0]
		return AT_BLE_SUCCESS;
1000d694:	2300      	movs	r3, #0
1000d696:	e011      	b.n	1000d6bc <ble_scan_info_handler+0x58>
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
1000d698:	480c      	ldr	r0, [pc, #48]	; (1000d6cc <ble_scan_info_handler+0x68>)
1000d69a:	4b0d      	ldr	r3, [pc, #52]	; (1000d6d0 <ble_scan_info_handler+0x6c>)
1000d69c:	4798      	blx	r3
1000d69e:	480d      	ldr	r0, [pc, #52]	; (1000d6d4 <ble_scan_info_handler+0x70>)
1000d6a0:	4b0d      	ldr	r3, [pc, #52]	; (1000d6d8 <ble_scan_info_handler+0x74>)
1000d6a2:	4798      	blx	r3
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000d6a4:	4b0d      	ldr	r3, [pc, #52]	; (1000d6dc <ble_scan_info_handler+0x78>)
1000d6a6:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000d6a8:	23e2      	movs	r3, #226	; 0xe2
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000d6aa:	2800      	cmp	r0, #0
1000d6ac:	d006      	beq.n	1000d6bc <ble_scan_info_handler+0x58>
		{
			DBG_LOG("Failed to stop scanning");
1000d6ae:	4807      	ldr	r0, [pc, #28]	; (1000d6cc <ble_scan_info_handler+0x68>)
1000d6b0:	4b07      	ldr	r3, [pc, #28]	; (1000d6d0 <ble_scan_info_handler+0x6c>)
1000d6b2:	4798      	blx	r3
1000d6b4:	480a      	ldr	r0, [pc, #40]	; (1000d6e0 <ble_scan_info_handler+0x7c>)
1000d6b6:	4b08      	ldr	r3, [pc, #32]	; (1000d6d8 <ble_scan_info_handler+0x74>)
1000d6b8:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000d6ba:	23e2      	movs	r3, #226	; 0xe2
	}
}
1000d6bc:	0018      	movs	r0, r3
1000d6be:	bd10      	pop	{r4, pc}
1000d6c0:	10017a8c 	.word	0x10017a8c
1000d6c4:	10019208 	.word	0x10019208
1000d6c8:	100149b7 	.word	0x100149b7
1000d6cc:	10015ddc 	.word	0x10015ddc
1000d6d0:	10014c31 	.word	0x10014c31
1000d6d4:	100168a4 	.word	0x100168a4
1000d6d8:	10014b11 	.word	0x10014b11
1000d6dc:	100101d9 	.word	0x100101d9
1000d6e0:	100168dc 	.word	0x100168dc

1000d6e4 <ble_pair_done_handler>:
	return AT_BLE_SUCCESS;	
}

/** @brief function handles pair done event */
at_ble_status_t ble_pair_done_handler(void *params)
{
1000d6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d6e6:	464f      	mov	r7, r9
1000d6e8:	4646      	mov	r6, r8
1000d6ea:	b4c0      	push	{r6, r7}
1000d6ec:	0005      	movs	r5, r0
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000d6ee:	8841      	ldrh	r1, [r0, #2]
1000d6f0:	4b3a      	ldr	r3, [pc, #232]	; (1000d7dc <ble_pair_done_handler+0xf8>)
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d6f2:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000d6f4:	891a      	ldrh	r2, [r3, #8]
1000d6f6:	428a      	cmp	r2, r1
1000d6f8:	d104      	bne.n	1000d704 <ble_pair_done_handler+0x20>
1000d6fa:	001a      	movs	r2, r3
1000d6fc:	325e      	adds	r2, #94	; 0x5e
1000d6fe:	7812      	ldrb	r2, [r2, #0]
1000d700:	2a03      	cmp	r2, #3
1000d702:	d062      	beq.n	1000d7ca <ble_pair_done_handler+0xe6>
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d704:	3401      	adds	r4, #1
1000d706:	b2e4      	uxtb	r4, r4
1000d708:	337c      	adds	r3, #124	; 0x7c
1000d70a:	2c05      	cmp	r4, #5
1000d70c:	d1f2      	bne.n	1000d6f4 <ble_pair_done_handler+0x10>
1000d70e:	e02b      	b.n	1000d768 <ble_pair_done_handler+0x84>
			return AT_BLE_FAILURE;
		}		
	}
	else
	{
		if(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE && ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) {
1000d710:	0163      	lsls	r3, r4, #5
1000d712:	1b1c      	subs	r4, r3, r4
1000d714:	00a4      	lsls	r4, r4, #2
1000d716:	4b31      	ldr	r3, [pc, #196]	; (1000d7dc <ble_pair_done_handler+0xf8>)
1000d718:	191c      	adds	r4, r3, r4
1000d71a:	345e      	adds	r4, #94	; 0x5e
1000d71c:	7823      	ldrb	r3, [r4, #0]
1000d71e:	2b01      	cmp	r3, #1
1000d720:	d913      	bls.n	1000d74a <ble_pair_done_handler+0x66>
			DBG_LOG("Pairing failed...Disconnecting");
1000d722:	482f      	ldr	r0, [pc, #188]	; (1000d7e0 <ble_pair_done_handler+0xfc>)
1000d724:	4b2f      	ldr	r3, [pc, #188]	; (1000d7e4 <ble_pair_done_handler+0x100>)
1000d726:	4798      	blx	r3
1000d728:	482f      	ldr	r0, [pc, #188]	; (1000d7e8 <ble_pair_done_handler+0x104>)
1000d72a:	4b30      	ldr	r3, [pc, #192]	; (1000d7ec <ble_pair_done_handler+0x108>)
1000d72c:	4798      	blx	r3
			if(!(at_ble_disconnect(pairing_params->handle, AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS))
1000d72e:	8868      	ldrh	r0, [r5, #2]
1000d730:	2113      	movs	r1, #19
1000d732:	4b2f      	ldr	r3, [pc, #188]	; (1000d7f0 <ble_pair_done_handler+0x10c>)
1000d734:	4798      	blx	r3
1000d736:	1e06      	subs	r6, r0, #0
1000d738:	d04b      	beq.n	1000d7d2 <ble_pair_done_handler+0xee>
			{
				DBG_LOG("Disconnect Request Failed");
1000d73a:	4829      	ldr	r0, [pc, #164]	; (1000d7e0 <ble_pair_done_handler+0xfc>)
1000d73c:	4b29      	ldr	r3, [pc, #164]	; (1000d7e4 <ble_pair_done_handler+0x100>)
1000d73e:	4798      	blx	r3
1000d740:	482c      	ldr	r0, [pc, #176]	; (1000d7f4 <ble_pair_done_handler+0x110>)
1000d742:	4b2a      	ldr	r3, [pc, #168]	; (1000d7ec <ble_pair_done_handler+0x108>)
1000d744:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000d746:	26e2      	movs	r6, #226	; 0xe2
1000d748:	e043      	b.n	1000d7d2 <ble_pair_done_handler+0xee>
			}
		}
	}
	return AT_BLE_SUCCESS;
1000d74a:	2600      	movs	r6, #0
1000d74c:	e041      	b.n	1000d7d2 <ble_pair_done_handler+0xee>
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Pairing procedure completed successfully");
1000d74e:	4e24      	ldr	r6, [pc, #144]	; (1000d7e0 <ble_pair_done_handler+0xfc>)
1000d750:	0030      	movs	r0, r6
1000d752:	4d24      	ldr	r5, [pc, #144]	; (1000d7e4 <ble_pair_done_handler+0x100>)
1000d754:	47a8      	blx	r5
1000d756:	4828      	ldr	r0, [pc, #160]	; (1000d7f8 <ble_pair_done_handler+0x114>)
1000d758:	4c24      	ldr	r4, [pc, #144]	; (1000d7ec <ble_pair_done_handler+0x108>)
1000d75a:	47a0      	blx	r4
				
			}
		}
		else
		{
			DBG_LOG("BLE Device not found to store the pairing info");
1000d75c:	0030      	movs	r0, r6
1000d75e:	47a8      	blx	r5
1000d760:	4826      	ldr	r0, [pc, #152]	; (1000d7fc <ble_pair_done_handler+0x118>)
1000d762:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000d764:	26e2      	movs	r6, #226	; 0xe2
1000d766:	e034      	b.n	1000d7d2 <ble_pair_done_handler+0xee>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000d768:	792b      	ldrb	r3, [r5, #4]
1000d76a:	2b00      	cmp	r3, #0
1000d76c:	d1d0      	bne.n	1000d710 <ble_pair_done_handler+0x2c>
1000d76e:	e7ee      	b.n	1000d74e <ble_pair_done_handler+0x6a>
	{
		DBG_LOG("Pairing procedure completed successfully");
1000d770:	481b      	ldr	r0, [pc, #108]	; (1000d7e0 <ble_pair_done_handler+0xfc>)
1000d772:	4b1c      	ldr	r3, [pc, #112]	; (1000d7e4 <ble_pair_done_handler+0x100>)
1000d774:	4798      	blx	r3
1000d776:	4820      	ldr	r0, [pc, #128]	; (1000d7f8 <ble_pair_done_handler+0x114>)
1000d778:	4b1c      	ldr	r3, [pc, #112]	; (1000d7ec <ble_pair_done_handler+0x108>)
1000d77a:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].bond_info.auth = pairing_params->auth;
1000d77c:	782a      	ldrb	r2, [r5, #0]
1000d77e:	4b17      	ldr	r3, [pc, #92]	; (1000d7dc <ble_pair_done_handler+0xf8>)
1000d780:	4699      	mov	r9, r3
1000d782:	0167      	lsls	r7, r4, #5
1000d784:	1b3b      	subs	r3, r7, r4
1000d786:	009b      	lsls	r3, r3, #2
1000d788:	444b      	add	r3, r9
1000d78a:	751a      	strb	r2, [r3, #20]
			ble_dev_info[idx].bond_info.status = pairing_params->status;
1000d78c:	792a      	ldrb	r2, [r5, #4]
1000d78e:	761a      	strb	r2, [r3, #24]
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRED;
1000d790:	335e      	adds	r3, #94	; 0x5e
1000d792:	2205      	movs	r2, #5
1000d794:	701a      	strb	r2, [r3, #0]
			
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_csrk, (uint8_t *)&pairing_params->peer_csrk, sizeof(at_ble_CSRK_t));
1000d796:	1b38      	subs	r0, r7, r4
1000d798:	0080      	lsls	r0, r0, #2
1000d79a:	4448      	add	r0, r9
1000d79c:	3036      	adds	r0, #54	; 0x36
1000d79e:	0029      	movs	r1, r5
1000d7a0:	3122      	adds	r1, #34	; 0x22
1000d7a2:	320b      	adds	r2, #11
1000d7a4:	4b16      	ldr	r3, [pc, #88]	; (1000d800 <ble_pair_done_handler+0x11c>)
1000d7a6:	4698      	mov	r8, r3
1000d7a8:	4798      	blx	r3
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_irk, (uint8_t *)&pairing_params->peer_irk, sizeof(at_ble_IRK_t));
1000d7aa:	1b38      	subs	r0, r7, r4
1000d7ac:	0080      	lsls	r0, r0, #2
1000d7ae:	4448      	add	r0, r9
1000d7b0:	3046      	adds	r0, #70	; 0x46
1000d7b2:	0029      	movs	r1, r5
1000d7b4:	3132      	adds	r1, #50	; 0x32
1000d7b6:	2217      	movs	r2, #23
1000d7b8:	47c0      	blx	r8
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
1000d7ba:	1b38      	subs	r0, r7, r4
1000d7bc:	0080      	lsls	r0, r0, #2
1000d7be:	4448      	add	r0, r9
1000d7c0:	301a      	adds	r0, #26
1000d7c2:	1da9      	adds	r1, r5, #6
1000d7c4:	221c      	movs	r2, #28
1000d7c6:	47c0      	blx	r8
1000d7c8:	e003      	b.n	1000d7d2 <ble_pair_done_handler+0xee>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000d7ca:	792e      	ldrb	r6, [r5, #4]
1000d7cc:	2e00      	cmp	r6, #0
1000d7ce:	d0cf      	beq.n	1000d770 <ble_pair_done_handler+0x8c>
1000d7d0:	e79e      	b.n	1000d710 <ble_pair_done_handler+0x2c>
				return AT_BLE_FAILURE;
			}
		}
	}
	return AT_BLE_SUCCESS;
}
1000d7d2:	0030      	movs	r0, r6
1000d7d4:	bc0c      	pop	{r2, r3}
1000d7d6:	4690      	mov	r8, r2
1000d7d8:	4699      	mov	r9, r3
1000d7da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d7dc:	10018f24 	.word	0x10018f24
1000d7e0:	10015ddc 	.word	0x10015ddc
1000d7e4:	10014c31 	.word	0x10014c31
1000d7e8:	100168f4 	.word	0x100168f4
1000d7ec:	10014b11 	.word	0x10014b11
1000d7f0:	100101f9 	.word	0x100101f9
1000d7f4:	10016914 	.word	0x10016914
1000d7f8:	10016930 	.word	0x10016930
1000d7fc:	1001695c 	.word	0x1001695c
1000d800:	100149b7 	.word	0x100149b7

1000d804 <ble_conn_param_update_req>:
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}

at_ble_status_t ble_conn_param_update_req(void *params)
{
1000d804:	b510      	push	{r4, lr}
	at_ble_conn_param_update_request_t * conn_param_req;
	conn_param_req = (at_ble_conn_param_update_request_t *)params;
	at_ble_conn_update_reply(conn_param_req->handle, true, 1, 120);
1000d806:	8800      	ldrh	r0, [r0, #0]
1000d808:	2378      	movs	r3, #120	; 0x78
1000d80a:	2201      	movs	r2, #1
1000d80c:	2101      	movs	r1, #1
1000d80e:	4c02      	ldr	r4, [pc, #8]	; (1000d818 <ble_conn_param_update_req+0x14>)
1000d810:	47a0      	blx	r4
	return AT_BLE_SUCCESS;
}
1000d812:	2000      	movs	r0, #0
1000d814:	bd10      	pop	{r4, pc}
1000d816:	46c0      	nop			; (mov r8, r8)
1000d818:	10010219 	.word	0x10010219

1000d81c <ble_slave_security_request_handler>:

at_ble_status_t ble_slave_security_request_handler(void* params)
{
1000d81c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d81e:	4657      	mov	r7, sl
1000d820:	464e      	mov	r6, r9
1000d822:	4645      	mov	r5, r8
1000d824:	b4e0      	push	{r5, r6, r7}
1000d826:	b084      	sub	sp, #16
1000d828:	0004      	movs	r4, r0
	uint8_t i = 0, idx;
	at_ble_slave_sec_request_t* slave_sec_req;
	bool device_found = false;
	
	slave_sec_req = (at_ble_slave_sec_request_t*)params;	
	memset(&features, 0x00, sizeof(at_ble_pair_features_t));
1000d82a:	2209      	movs	r2, #9
1000d82c:	2100      	movs	r1, #0
1000d82e:	a801      	add	r0, sp, #4
1000d830:	4b6a      	ldr	r3, [pc, #424]	; (1000d9dc <ble_slave_security_request_handler+0x1c0>)
1000d832:	4798      	blx	r3
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d834:	8825      	ldrh	r5, [r4, #0]
1000d836:	496a      	ldr	r1, [pc, #424]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d838:	000a      	movs	r2, r1
1000d83a:	2300      	movs	r3, #0
1000d83c:	8910      	ldrh	r0, [r2, #8]
1000d83e:	42a8      	cmp	r0, r5
1000d840:	d116      	bne.n	1000d870 <ble_slave_security_request_handler+0x54>
1000d842:	0010      	movs	r0, r2
1000d844:	305e      	adds	r0, #94	; 0x5e
1000d846:	7800      	ldrb	r0, [r0, #0]
1000d848:	2802      	cmp	r0, #2
1000d84a:	d111      	bne.n	1000d870 <ble_slave_security_request_handler+0x54>
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000d84c:	4864      	ldr	r0, [pc, #400]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d84e:	015a      	lsls	r2, r3, #5
1000d850:	1ad6      	subs	r6, r2, r3
1000d852:	00b6      	lsls	r6, r6, #2
1000d854:	1986      	adds	r6, r0, r6
1000d856:	365e      	adds	r6, #94	; 0x5e
1000d858:	2206      	movs	r2, #6
1000d85a:	7032      	strb	r2, [r6, #0]
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000d85c:	32f9      	adds	r2, #249	; 0xf9
1000d85e:	4013      	ands	r3, r2
1000d860:	015a      	lsls	r2, r3, #5
1000d862:	1ad2      	subs	r2, r2, r3
1000d864:	0092      	lsls	r2, r2, #2
1000d866:	1882      	adds	r2, r0, r2
1000d868:	7d12      	ldrb	r2, [r2, #20]
1000d86a:	07d0      	lsls	r0, r2, #31
1000d86c:	d405      	bmi.n	1000d87a <ble_slave_security_request_handler+0x5e>
1000d86e:	e01b      	b.n	1000d8a8 <ble_slave_security_request_handler+0x8c>
1000d870:	3301      	adds	r3, #1
1000d872:	327c      	adds	r2, #124	; 0x7c
		//at_ble_disconnect(slave_sec_req->handle, AT_BLE_AUTH_FAILURE);		
		//return AT_BLE_FAILURE;
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d874:	2b05      	cmp	r3, #5
1000d876:	d1e1      	bne.n	1000d83c <ble_slave_security_request_handler+0x20>
1000d878:	e01e      	b.n	1000d8b8 <ble_slave_security_request_handler+0x9c>
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000d87a:	78e0      	ldrb	r0, [r4, #3]
1000d87c:	2800      	cmp	r0, #0
1000d87e:	d013      	beq.n	1000d8a8 <ble_slave_security_request_handler+0x8c>
		{
			if(at_ble_encryption_start(slave_sec_req->handle, &ble_dev_info[idx].bond_info.peer_ltk, ble_dev_info[idx].bond_info.auth) == AT_BLE_SUCCESS)
1000d880:	0159      	lsls	r1, r3, #5
1000d882:	1ac9      	subs	r1, r1, r3
1000d884:	008b      	lsls	r3, r1, #2
1000d886:	4956      	ldr	r1, [pc, #344]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d888:	18c9      	adds	r1, r1, r3
1000d88a:	311a      	adds	r1, #26
1000d88c:	8820      	ldrh	r0, [r4, #0]
1000d88e:	4b55      	ldr	r3, [pc, #340]	; (1000d9e4 <ble_slave_security_request_handler+0x1c8>)
1000d890:	4798      	blx	r3
1000d892:	2800      	cmp	r0, #0
1000d894:	d100      	bne.n	1000d898 <ble_slave_security_request_handler+0x7c>
1000d896:	e09b      	b.n	1000d9d0 <ble_slave_security_request_handler+0x1b4>
			{
				return  AT_BLE_SUCCESS;
			}
			else
			{
				DBG_LOG("Encryption Not started");
1000d898:	4853      	ldr	r0, [pc, #332]	; (1000d9e8 <ble_slave_security_request_handler+0x1cc>)
1000d89a:	4b54      	ldr	r3, [pc, #336]	; (1000d9ec <ble_slave_security_request_handler+0x1d0>)
1000d89c:	4798      	blx	r3
1000d89e:	4854      	ldr	r0, [pc, #336]	; (1000d9f0 <ble_slave_security_request_handler+0x1d4>)
1000d8a0:	4b54      	ldr	r3, [pc, #336]	; (1000d9f4 <ble_slave_security_request_handler+0x1d8>)
1000d8a2:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000d8a4:	20e2      	movs	r0, #226	; 0xe2
1000d8a6:	e093      	b.n	1000d9d0 <ble_slave_security_request_handler+0x1b4>
			}			
		}
		else
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000d8a8:	015a      	lsls	r2, r3, #5
1000d8aa:	1ad3      	subs	r3, r2, r3
1000d8ac:	009b      	lsls	r3, r3, #2
1000d8ae:	4a4c      	ldr	r2, [pc, #304]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d8b0:	18d3      	adds	r3, r2, r3
1000d8b2:	335e      	adds	r3, #94	; 0x5e
1000d8b4:	2202      	movs	r2, #2
1000d8b6:	701a      	strb	r2, [r3, #0]
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d8b8:	8825      	ldrh	r5, [r4, #0]
1000d8ba:	2200      	movs	r2, #0
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d8bc:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d8be:	0016      	movs	r6, r2
1000d8c0:	8908      	ldrh	r0, [r1, #8]
1000d8c2:	42a8      	cmp	r0, r5
1000d8c4:	d10d      	bne.n	1000d8e2 <ble_slave_security_request_handler+0xc6>
1000d8c6:	0008      	movs	r0, r1
1000d8c8:	305e      	adds	r0, #94	; 0x5e
1000d8ca:	7800      	ldrb	r0, [r0, #0]
1000d8cc:	2802      	cmp	r0, #2
1000d8ce:	d108      	bne.n	1000d8e2 <ble_slave_security_request_handler+0xc6>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000d8d0:	0152      	lsls	r2, r2, #5
1000d8d2:	1b92      	subs	r2, r2, r6
1000d8d4:	0096      	lsls	r6, r2, #2
1000d8d6:	4a42      	ldr	r2, [pc, #264]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d8d8:	1992      	adds	r2, r2, r6
1000d8da:	325e      	adds	r2, #94	; 0x5e
1000d8dc:	2103      	movs	r1, #3
1000d8de:	7011      	strb	r1, [r2, #0]
			break;
1000d8e0:	e005      	b.n	1000d8ee <ble_slave_security_request_handler+0xd2>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d8e2:	3301      	adds	r3, #1
1000d8e4:	b2db      	uxtb	r3, r3
1000d8e6:	3201      	adds	r2, #1
1000d8e8:	317c      	adds	r1, #124	; 0x7c
1000d8ea:	2b05      	cmp	r3, #5
1000d8ec:	d1e7      	bne.n	1000d8be <ble_slave_security_request_handler+0xa2>
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
	features.bond = slave_sec_req->bond;
1000d8ee:	aa01      	add	r2, sp, #4
1000d8f0:	78e1      	ldrb	r1, [r4, #3]
1000d8f2:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = true;
1000d8f4:	2101      	movs	r1, #1
1000d8f6:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = AT_BLE_IO_CAP_KB_DISPLAY;
1000d8f8:	3103      	adds	r1, #3
1000d8fa:	7011      	strb	r1, [r2, #0]

	features.oob_avaiable = false;
			
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000d8fc:	001f      	movs	r7, r3
1000d8fe:	015a      	lsls	r2, r3, #5
1000d900:	1ad2      	subs	r2, r2, r3
1000d902:	0092      	lsls	r2, r2, #2
1000d904:	4936      	ldr	r1, [pc, #216]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d906:	5c52      	ldrb	r2, [r2, r1]
1000d908:	2a02      	cmp	r2, #2
1000d90a:	d104      	bne.n	1000d916 <ble_slave_security_request_handler+0xfa>
	{
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000d90c:	aa01      	add	r2, sp, #4
1000d90e:	2103      	movs	r1, #3
1000d910:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000d912:	71d1      	strb	r1, [r2, #7]
1000d914:	e003      	b.n	1000d91e <ble_slave_security_request_handler+0x102>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000d916:	aa01      	add	r2, sp, #4
1000d918:	2101      	movs	r1, #1
1000d91a:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000d91c:	71d1      	strb	r1, [r2, #7]
	}
	features.max_key_size = 16;
1000d91e:	aa01      	add	r2, sp, #4
1000d920:	2110      	movs	r1, #16
1000d922:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000d924:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000d926:	017a      	lsls	r2, r7, #5
1000d928:	1bd2      	subs	r2, r2, r7
1000d92a:	0092      	lsls	r2, r2, #2
1000d92c:	492c      	ldr	r1, [pc, #176]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d92e:	188a      	adds	r2, r1, r2
1000d930:	7e12      	ldrb	r2, [r2, #24]
1000d932:	2a40      	cmp	r2, #64	; 0x40
1000d934:	d134      	bne.n	1000d9a0 <ble_slave_security_request_handler+0x184>
1000d936:	015a      	lsls	r2, r3, #5
1000d938:	1ad3      	subs	r3, r2, r3
1000d93a:	009b      	lsls	r3, r3, #2
1000d93c:	469a      	mov	sl, r3
1000d93e:	001e      	movs	r6, r3
1000d940:	3660      	adds	r6, #96	; 0x60
1000d942:	1876      	adds	r6, r6, r1
1000d944:	4655      	mov	r5, sl
1000d946:	3568      	adds	r5, #104	; 0x68
1000d948:	186d      	adds	r5, r5, r1
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000d94a:	4b2b      	ldr	r3, [pc, #172]	; (1000d9f8 <ble_slave_security_request_handler+0x1dc>)
1000d94c:	4699      	mov	r9, r3
1000d94e:	230f      	movs	r3, #15
1000d950:	4698      	mov	r8, r3
1000d952:	47c8      	blx	r9
1000d954:	4643      	mov	r3, r8
1000d956:	4018      	ands	r0, r3
1000d958:	7030      	strb	r0, [r6, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000d95a:	47c8      	blx	r9
1000d95c:	4643      	mov	r3, r8
1000d95e:	4018      	ands	r0, r3
1000d960:	74b0      	strb	r0, [r6, #18]
1000d962:	3601      	adds	r6, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000d964:	42ae      	cmp	r6, r5
1000d966:	d1f4      	bne.n	1000d952 <ble_slave_security_request_handler+0x136>
1000d968:	4656      	mov	r6, sl
1000d96a:	3670      	adds	r6, #112	; 0x70
1000d96c:	4a1c      	ldr	r2, [pc, #112]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d96e:	18b6      	adds	r6, r6, r2
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000d970:	4b21      	ldr	r3, [pc, #132]	; (1000d9f8 <ble_slave_security_request_handler+0x1dc>)
1000d972:	4699      	mov	r9, r3
1000d974:	230f      	movs	r3, #15
1000d976:	4698      	mov	r8, r3
1000d978:	47c8      	blx	r9
1000d97a:	4643      	mov	r3, r8
1000d97c:	4018      	ands	r0, r3
1000d97e:	7028      	strb	r0, [r5, #0]
1000d980:	3501      	adds	r5, #1
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000d982:	42b5      	cmp	r5, r6
1000d984:	d1f8      	bne.n	1000d978 <ble_slave_security_request_handler+0x15c>
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000d986:	4b1c      	ldr	r3, [pc, #112]	; (1000d9f8 <ble_slave_security_request_handler+0x1dc>)
1000d988:	4798      	blx	r3
1000d98a:	017b      	lsls	r3, r7, #5
1000d98c:	1bdb      	subs	r3, r3, r7
1000d98e:	009b      	lsls	r3, r3, #2
1000d990:	4a13      	ldr	r2, [pc, #76]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d992:	18d3      	adds	r3, r2, r3
1000d994:	001a      	movs	r2, r3
1000d996:	3270      	adds	r2, #112	; 0x70
1000d998:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000d99a:	337a      	adds	r3, #122	; 0x7a
1000d99c:	2210      	movs	r2, #16
1000d99e:	701a      	strb	r2, [r3, #0]
	{
		/* Bonding information already exists */
		
	}

	if(at_ble_authenticate(slave_sec_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000d9a0:	017a      	lsls	r2, r7, #5
1000d9a2:	1bd7      	subs	r7, r2, r7
1000d9a4:	00bf      	lsls	r7, r7, #2
1000d9a6:	3760      	adds	r7, #96	; 0x60
1000d9a8:	4a0d      	ldr	r2, [pc, #52]	; (1000d9e0 <ble_slave_security_request_handler+0x1c4>)
1000d9aa:	18ba      	adds	r2, r7, r2
1000d9ac:	8820      	ldrh	r0, [r4, #0]
1000d9ae:	2300      	movs	r3, #0
1000d9b0:	a901      	add	r1, sp, #4
1000d9b2:	4c12      	ldr	r4, [pc, #72]	; (1000d9fc <ble_slave_security_request_handler+0x1e0>)
1000d9b4:	47a0      	blx	r4
1000d9b6:	2800      	cmp	r0, #0
1000d9b8:	d00a      	beq.n	1000d9d0 <ble_slave_security_request_handler+0x1b4>
	{
		features.bond = false;
1000d9ba:	ab01      	add	r3, sp, #4
1000d9bc:	2200      	movs	r2, #0
1000d9be:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000d9c0:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Slave Security Req - Authentication Failed");
1000d9c2:	4809      	ldr	r0, [pc, #36]	; (1000d9e8 <ble_slave_security_request_handler+0x1cc>)
1000d9c4:	4b09      	ldr	r3, [pc, #36]	; (1000d9ec <ble_slave_security_request_handler+0x1d0>)
1000d9c6:	4798      	blx	r3
1000d9c8:	480d      	ldr	r0, [pc, #52]	; (1000da00 <ble_slave_security_request_handler+0x1e4>)
1000d9ca:	4b0a      	ldr	r3, [pc, #40]	; (1000d9f4 <ble_slave_security_request_handler+0x1d8>)
1000d9cc:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000d9ce:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000d9d0:	b004      	add	sp, #16
1000d9d2:	bc1c      	pop	{r2, r3, r4}
1000d9d4:	4690      	mov	r8, r2
1000d9d6:	4699      	mov	r9, r3
1000d9d8:	46a2      	mov	sl, r4
1000d9da:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d9dc:	100149c9 	.word	0x100149c9
1000d9e0:	10018f24 	.word	0x10018f24
1000d9e4:	10010ddd 	.word	0x10010ddd
1000d9e8:	10015ddc 	.word	0x10015ddc
1000d9ec:	10014c31 	.word	0x10014c31
1000d9f0:	1001698c 	.word	0x1001698c
1000d9f4:	10014b11 	.word	0x10014b11
1000d9f8:	10014c45 	.word	0x10014c45
1000d9fc:	10010bf1 	.word	0x10010bf1
1000da00:	100169a4 	.word	0x100169a4

1000da04 <ble_pair_request_handler>:

/** @brief function handles pair request */
at_ble_status_t ble_pair_request_handler(void *params)
{
1000da04:	b5f0      	push	{r4, r5, r6, r7, lr}
1000da06:	465f      	mov	r7, fp
1000da08:	4656      	mov	r6, sl
1000da0a:	464d      	mov	r5, r9
1000da0c:	4644      	mov	r4, r8
1000da0e:	b4f0      	push	{r4, r5, r6, r7}
1000da10:	b085      	sub	sp, #20
1000da12:	4683      	mov	fp, r0
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000da14:	8804      	ldrh	r4, [r0, #0]
1000da16:	4a48      	ldr	r2, [pc, #288]	; (1000db38 <ble_pair_request_handler+0x134>)
1000da18:	2100      	movs	r1, #0
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000da1a:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000da1c:	8910      	ldrh	r0, [r2, #8]
1000da1e:	42a0      	cmp	r0, r4
1000da20:	d10d      	bne.n	1000da3e <ble_pair_request_handler+0x3a>
1000da22:	0010      	movs	r0, r2
1000da24:	305e      	adds	r0, #94	; 0x5e
1000da26:	7800      	ldrb	r0, [r0, #0]
1000da28:	2802      	cmp	r0, #2
1000da2a:	d108      	bne.n	1000da3e <ble_pair_request_handler+0x3a>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000da2c:	014a      	lsls	r2, r1, #5
1000da2e:	1a52      	subs	r2, r2, r1
1000da30:	0095      	lsls	r5, r2, #2
1000da32:	4a41      	ldr	r2, [pc, #260]	; (1000db38 <ble_pair_request_handler+0x134>)
1000da34:	1952      	adds	r2, r2, r5
1000da36:	325e      	adds	r2, #94	; 0x5e
1000da38:	2103      	movs	r1, #3
1000da3a:	7011      	strb	r1, [r2, #0]
			break;
1000da3c:	e005      	b.n	1000da4a <ble_pair_request_handler+0x46>
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000da3e:	3301      	adds	r3, #1
1000da40:	b2db      	uxtb	r3, r3
1000da42:	3101      	adds	r1, #1
1000da44:	327c      	adds	r2, #124	; 0x7c
1000da46:	2b05      	cmp	r3, #5
1000da48:	d1e8      	bne.n	1000da1c <ble_pair_request_handler+0x18>
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
1000da4a:	aa01      	add	r2, sp, #4
1000da4c:	2100      	movs	r1, #0
1000da4e:	7211      	strb	r1, [r2, #8]
	features.bond = BLE_BOND_REQ;
1000da50:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = BLE_MITM_REQ;
1000da52:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = BLE_IO_CAPABALITIES;
1000da54:	2003      	movs	r0, #3
1000da56:	7010      	strb	r0, [r2, #0]
	features.oob_avaiable = BLE_OOB_REQ;
1000da58:	70d1      	strb	r1, [r2, #3]
	
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000da5a:	001f      	movs	r7, r3
1000da5c:	015a      	lsls	r2, r3, #5
1000da5e:	1ad2      	subs	r2, r2, r3
1000da60:	0092      	lsls	r2, r2, #2
1000da62:	4935      	ldr	r1, [pc, #212]	; (1000db38 <ble_pair_request_handler+0x134>)
1000da64:	5c52      	ldrb	r2, [r2, r1]
1000da66:	2a02      	cmp	r2, #2
1000da68:	d104      	bne.n	1000da74 <ble_pair_request_handler+0x70>
	{
		/* Distribution of IRK is required */
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000da6a:	aa01      	add	r2, sp, #4
1000da6c:	2103      	movs	r1, #3
1000da6e:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000da70:	71d1      	strb	r1, [r2, #7]
1000da72:	e003      	b.n	1000da7c <ble_pair_request_handler+0x78>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000da74:	aa01      	add	r2, sp, #4
1000da76:	2101      	movs	r1, #1
1000da78:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000da7a:	71d1      	strb	r1, [r2, #7]
	}
			
	features.max_key_size = 16;
1000da7c:	aa01      	add	r2, sp, #4
1000da7e:	2110      	movs	r1, #16
1000da80:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000da82:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000da84:	017a      	lsls	r2, r7, #5
1000da86:	1bd2      	subs	r2, r2, r7
1000da88:	0092      	lsls	r2, r2, #2
1000da8a:	492b      	ldr	r1, [pc, #172]	; (1000db38 <ble_pair_request_handler+0x134>)
1000da8c:	188a      	adds	r2, r1, r2
1000da8e:	7e12      	ldrb	r2, [r2, #24]
1000da90:	2a40      	cmp	r2, #64	; 0x40
1000da92:	d131      	bne.n	1000daf8 <ble_pair_request_handler+0xf4>
1000da94:	015a      	lsls	r2, r3, #5
1000da96:	1ad3      	subs	r3, r2, r3
1000da98:	009b      	lsls	r3, r3, #2
1000da9a:	469a      	mov	sl, r3
1000da9c:	001d      	movs	r5, r3
1000da9e:	3560      	adds	r5, #96	; 0x60
1000daa0:	186d      	adds	r5, r5, r1
1000daa2:	4654      	mov	r4, sl
1000daa4:	3468      	adds	r4, #104	; 0x68
1000daa6:	1864      	adds	r4, r4, r1
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000daa8:	4b24      	ldr	r3, [pc, #144]	; (1000db3c <ble_pair_request_handler+0x138>)
1000daaa:	4699      	mov	r9, r3
1000daac:	260f      	movs	r6, #15
1000daae:	47c8      	blx	r9
1000dab0:	4030      	ands	r0, r6
1000dab2:	7028      	strb	r0, [r5, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000dab4:	47c8      	blx	r9
1000dab6:	4030      	ands	r0, r6
1000dab8:	74a8      	strb	r0, [r5, #18]
1000daba:	3501      	adds	r5, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000dabc:	42a5      	cmp	r5, r4
1000dabe:	d1f6      	bne.n	1000daae <ble_pair_request_handler+0xaa>
1000dac0:	4655      	mov	r5, sl
1000dac2:	3570      	adds	r5, #112	; 0x70
1000dac4:	4a1c      	ldr	r2, [pc, #112]	; (1000db38 <ble_pair_request_handler+0x134>)
1000dac6:	18ad      	adds	r5, r5, r2
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000dac8:	4b1c      	ldr	r3, [pc, #112]	; (1000db3c <ble_pair_request_handler+0x138>)
1000daca:	4699      	mov	r9, r3
1000dacc:	230f      	movs	r3, #15
1000dace:	4698      	mov	r8, r3
1000dad0:	47c8      	blx	r9
1000dad2:	4643      	mov	r3, r8
1000dad4:	4018      	ands	r0, r3
1000dad6:	7020      	strb	r0, [r4, #0]
1000dad8:	3401      	adds	r4, #1
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000dada:	42ac      	cmp	r4, r5
1000dadc:	d1f8      	bne.n	1000dad0 <ble_pair_request_handler+0xcc>
		for (i = 0; i < 16; i++)
		{
			DBG_LOG_CONT_DEV("0x%02X ", ble_dev_info[idx].host_ltk.key[i]);
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000dade:	4b17      	ldr	r3, [pc, #92]	; (1000db3c <ble_pair_request_handler+0x138>)
1000dae0:	4798      	blx	r3
1000dae2:	017b      	lsls	r3, r7, #5
1000dae4:	1bdb      	subs	r3, r3, r7
1000dae6:	009b      	lsls	r3, r3, #2
1000dae8:	4a13      	ldr	r2, [pc, #76]	; (1000db38 <ble_pair_request_handler+0x134>)
1000daea:	18d3      	adds	r3, r2, r3
1000daec:	001a      	movs	r2, r3
1000daee:	3270      	adds	r2, #112	; 0x70
1000daf0:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000daf2:	337a      	adds	r3, #122	; 0x7a
1000daf4:	2210      	movs	r2, #16
1000daf6:	701a      	strb	r2, [r3, #0]
	}

	/* Send pairing response */
	DBG_LOG_DEV("Sending pairing response");

	if(at_ble_authenticate(pair_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000daf8:	017a      	lsls	r2, r7, #5
1000dafa:	1bd7      	subs	r7, r2, r7
1000dafc:	00bf      	lsls	r7, r7, #2
1000dafe:	3760      	adds	r7, #96	; 0x60
1000db00:	4a0d      	ldr	r2, [pc, #52]	; (1000db38 <ble_pair_request_handler+0x134>)
1000db02:	18ba      	adds	r2, r7, r2
1000db04:	465b      	mov	r3, fp
1000db06:	8818      	ldrh	r0, [r3, #0]
1000db08:	2300      	movs	r3, #0
1000db0a:	a901      	add	r1, sp, #4
1000db0c:	4c0c      	ldr	r4, [pc, #48]	; (1000db40 <ble_pair_request_handler+0x13c>)
1000db0e:	47a0      	blx	r4
1000db10:	2800      	cmp	r0, #0
1000db12:	d00a      	beq.n	1000db2a <ble_pair_request_handler+0x126>
	{
		features.bond = false;
1000db14:	ab01      	add	r3, sp, #4
1000db16:	2200      	movs	r2, #0
1000db18:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000db1a:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Pair Request - Authentication Failed");
1000db1c:	4809      	ldr	r0, [pc, #36]	; (1000db44 <ble_pair_request_handler+0x140>)
1000db1e:	4b0a      	ldr	r3, [pc, #40]	; (1000db48 <ble_pair_request_handler+0x144>)
1000db20:	4798      	blx	r3
1000db22:	480a      	ldr	r0, [pc, #40]	; (1000db4c <ble_pair_request_handler+0x148>)
1000db24:	4b0a      	ldr	r3, [pc, #40]	; (1000db50 <ble_pair_request_handler+0x14c>)
1000db26:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000db28:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000db2a:	b005      	add	sp, #20
1000db2c:	bc3c      	pop	{r2, r3, r4, r5}
1000db2e:	4690      	mov	r8, r2
1000db30:	4699      	mov	r9, r3
1000db32:	46a2      	mov	sl, r4
1000db34:	46ab      	mov	fp, r5
1000db36:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000db38:	10018f24 	.word	0x10018f24
1000db3c:	10014c45 	.word	0x10014c45
1000db40:	10010bf1 	.word	0x10010bf1
1000db44:	10015ddc 	.word	0x10015ddc
1000db48:	10014c31 	.word	0x10014c31
1000db4c:	100169d0 	.word	0x100169d0
1000db50:	10014b11 	.word	0x10014b11

1000db54 <ble_pair_key_request_handler>:

/** @brief function handles pair key request */
at_ble_status_t ble_pair_key_request_handler (void *params)
{
1000db54:	b5f0      	push	{r4, r5, r6, r7, lr}
1000db56:	b085      	sub	sp, #20
1000db58:	0005      	movs	r5, r0
	at_ble_pair_key_request_t *pair_key;
	pair_key = (at_ble_pair_key_request_t *)params;
	/* Passkey has fixed value in this example MSB */
	uint8_t passkey[6]={'1','2','3','4','5','6'};
1000db5a:	2206      	movs	r2, #6
1000db5c:	493d      	ldr	r1, [pc, #244]	; (1000dc54 <ble_pair_key_request_handler+0x100>)
1000db5e:	a802      	add	r0, sp, #8
1000db60:	4e3d      	ldr	r6, [pc, #244]	; (1000dc58 <ble_pair_key_request_handler+0x104>)
1000db62:	47b0      	blx	r6
	uint8_t idx = 0;
        uint8_t pin;
        
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
1000db64:	ac01      	add	r4, sp, #4
1000db66:	2204      	movs	r2, #4
1000db68:	0029      	movs	r1, r5
1000db6a:	0020      	movs	r0, r4
1000db6c:	47b0      	blx	r6
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
1000db6e:	78e3      	ldrb	r3, [r4, #3]
1000db70:	2b00      	cmp	r3, #0
1000db72:	d162      	bne.n	1000dc3a <ble_pair_key_request_handler+0xe6>
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000db74:	4839      	ldr	r0, [pc, #228]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000db76:	4b3a      	ldr	r3, [pc, #232]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000db78:	4798      	blx	r3
1000db7a:	483a      	ldr	r0, [pc, #232]	; (1000dc64 <ble_pair_key_request_handler+0x110>)
1000db7c:	4b3a      	ldr	r3, [pc, #232]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000db7e:	4798      	blx	r3
1000db80:	2600      	movs	r6, #0
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000db82:	4c3a      	ldr	r4, [pc, #232]	; (1000dc6c <ble_pair_key_request_handler+0x118>)
				return AT_BLE_FAILURE;
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
			  passkey[idx++] = pin;
			  DBG_LOG_CONT("%c", pin);
1000db84:	27ff      	movs	r7, #255	; 0xff
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000db86:	201e      	movs	r0, #30
1000db88:	47a0      	blx	r4
1000db8a:	b2c3      	uxtb	r3, r0

			if (!pin) {
1000db8c:	2b00      	cmp	r3, #0
1000db8e:	d11a      	bne.n	1000dbc6 <ble_pair_key_request_handler+0x72>
			DBG_LOG("Pin Timeout");
1000db90:	4f32      	ldr	r7, [pc, #200]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000db92:	0038      	movs	r0, r7
1000db94:	4e32      	ldr	r6, [pc, #200]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000db96:	47b0      	blx	r6
1000db98:	4835      	ldr	r0, [pc, #212]	; (1000dc70 <ble_pair_key_request_handler+0x11c>)
1000db9a:	4c33      	ldr	r4, [pc, #204]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000db9c:	47a0      	blx	r4
				DBG_LOG("Disconnecting ...");
1000db9e:	0038      	movs	r0, r7
1000dba0:	47b0      	blx	r6
1000dba2:	4834      	ldr	r0, [pc, #208]	; (1000dc74 <ble_pair_key_request_handler+0x120>)
1000dba4:	47a0      	blx	r4
				if (!(at_ble_disconnect(pair_key->handle,
1000dba6:	8828      	ldrh	r0, [r5, #0]
1000dba8:	2113      	movs	r1, #19
1000dbaa:	4b33      	ldr	r3, [pc, #204]	; (1000dc78 <ble_pair_key_request_handler+0x124>)
1000dbac:	4798      	blx	r3
1000dbae:	0003      	movs	r3, r0
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
				}
				return AT_BLE_FAILURE;
1000dbb0:	20e2      	movs	r0, #226	; 0xe2
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);

			if (!pin) {
			DBG_LOG("Pin Timeout");
				DBG_LOG("Disconnecting ...");
				if (!(at_ble_disconnect(pair_key->handle,
1000dbb2:	2b00      	cmp	r3, #0
1000dbb4:	d04c      	beq.n	1000dc50 <ble_pair_key_request_handler+0xfc>
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
1000dbb6:	4829      	ldr	r0, [pc, #164]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000dbb8:	4b29      	ldr	r3, [pc, #164]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000dbba:	4798      	blx	r3
1000dbbc:	482f      	ldr	r0, [pc, #188]	; (1000dc7c <ble_pair_key_request_handler+0x128>)
1000dbbe:	4b2a      	ldr	r3, [pc, #168]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000dbc0:	4798      	blx	r3
				}
				return AT_BLE_FAILURE;
1000dbc2:	20e2      	movs	r0, #226	; 0xe2
1000dbc4:	e044      	b.n	1000dc50 <ble_pair_key_request_handler+0xfc>
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
1000dbc6:	001a      	movs	r2, r3
1000dbc8:	3a30      	subs	r2, #48	; 0x30
1000dbca:	2a09      	cmp	r2, #9
1000dbcc:	d8db      	bhi.n	1000db86 <ble_pair_key_request_handler+0x32>
			  passkey[idx++] = pin;
1000dbce:	aa02      	add	r2, sp, #8
1000dbd0:	54b3      	strb	r3, [r6, r2]
			  DBG_LOG_CONT("%c", pin);
1000dbd2:	4038      	ands	r0, r7
1000dbd4:	4b2a      	ldr	r3, [pc, #168]	; (1000dc80 <ble_pair_key_request_handler+0x12c>)
1000dbd6:	4798      	blx	r3
1000dbd8:	3601      	adds	r6, #1
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
1000dbda:	2e06      	cmp	r6, #6
1000dbdc:	d026      	beq.n	1000dc2c <ble_pair_key_request_handler+0xd8>
1000dbde:	e7d2      	b.n	1000db86 <ble_pair_key_request_handler+0x32>
          {
            DBG_LOG("Entered Pass-code:");
          }
          else
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
1000dbe0:	481e      	ldr	r0, [pc, #120]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000dbe2:	4b1f      	ldr	r3, [pc, #124]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000dbe4:	4798      	blx	r3
1000dbe6:	4827      	ldr	r0, [pc, #156]	; (1000dc84 <ble_pair_key_request_handler+0x130>)
1000dbe8:	4b1f      	ldr	r3, [pc, #124]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000dbea:	4798      	blx	r3
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000dbec:	2400      	movs	r4, #0
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
1000dbee:	4e24      	ldr	r6, [pc, #144]	; (1000dc80 <ble_pair_key_request_handler+0x12c>)
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
1000dbf0:	ab02      	add	r3, sp, #8
                  DBG_LOG_CONT("%c",passkey[idx]);
1000dbf2:	5ce0      	ldrb	r0, [r4, r3]
1000dbf4:	47b0      	blx	r6
1000dbf6:	3401      	adds	r4, #1
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
1000dbf8:	2c06      	cmp	r4, #6
1000dbfa:	d1f9      	bne.n	1000dbf0 <ble_pair_key_request_handler+0x9c>
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
          }		
          
          if(!((at_ble_pair_key_reply(pair_key->handle, pair_key_request.type, passkey)) == AT_BLE_SUCCESS))
1000dbfc:	ab01      	add	r3, sp, #4
1000dbfe:	7899      	ldrb	r1, [r3, #2]
1000dc00:	8828      	ldrh	r0, [r5, #0]
1000dc02:	aa02      	add	r2, sp, #8
1000dc04:	4b20      	ldr	r3, [pc, #128]	; (1000dc88 <ble_pair_key_request_handler+0x134>)
1000dc06:	4798      	blx	r3
1000dc08:	2800      	cmp	r0, #0
1000dc0a:	d021      	beq.n	1000dc50 <ble_pair_key_request_handler+0xfc>
          {
                  DBG_LOG("Pair-key reply failed");
1000dc0c:	4813      	ldr	r0, [pc, #76]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000dc0e:	4b14      	ldr	r3, [pc, #80]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000dc10:	4798      	blx	r3
1000dc12:	481e      	ldr	r0, [pc, #120]	; (1000dc8c <ble_pair_key_request_handler+0x138>)
1000dc14:	4b14      	ldr	r3, [pc, #80]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000dc16:	4798      	blx	r3
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000dc18:	2000      	movs	r0, #0
1000dc1a:	e019      	b.n	1000dc50 <ble_pair_key_request_handler+0xfc>
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
1000dc1c:	480f      	ldr	r0, [pc, #60]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000dc1e:	4b10      	ldr	r3, [pc, #64]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000dc20:	4798      	blx	r3
1000dc22:	481b      	ldr	r0, [pc, #108]	; (1000dc90 <ble_pair_key_request_handler+0x13c>)
1000dc24:	4b10      	ldr	r3, [pc, #64]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000dc26:	4798      	blx	r3
		}
	}
	return AT_BLE_SUCCESS;	
1000dc28:	2000      	movs	r0, #0
1000dc2a:	e011      	b.n	1000dc50 <ble_pair_key_request_handler+0xfc>
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
	   (pair_key_request.type == AT_BLE_PAIR_PASSKEY)) || (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY))
	{
          if(pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY)
          {
            DBG_LOG("Entered Pass-code:");
1000dc2c:	480b      	ldr	r0, [pc, #44]	; (1000dc5c <ble_pair_key_request_handler+0x108>)
1000dc2e:	4b0c      	ldr	r3, [pc, #48]	; (1000dc60 <ble_pair_key_request_handler+0x10c>)
1000dc30:	4798      	blx	r3
1000dc32:	4818      	ldr	r0, [pc, #96]	; (1000dc94 <ble_pair_key_request_handler+0x140>)
1000dc34:	4b0c      	ldr	r3, [pc, #48]	; (1000dc68 <ble_pair_key_request_handler+0x114>)
1000dc36:	4798      	blx	r3
1000dc38:	e7d8      	b.n	1000dbec <ble_pair_key_request_handler+0x98>
			} 
	  }
	}	
	
	/* Display passkey */
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
1000dc3a:	ab01      	add	r3, sp, #4
1000dc3c:	885a      	ldrh	r2, [r3, #2]
1000dc3e:	2380      	movs	r3, #128	; 0x80
1000dc40:	005b      	lsls	r3, r3, #1
1000dc42:	429a      	cmp	r2, r3
1000dc44:	d0cc      	beq.n	1000dbe0 <ble_pair_key_request_handler+0x8c>
                  DBG_LOG("Pair-key reply failed");
          }
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
1000dc46:	ab01      	add	r3, sp, #4
1000dc48:	789b      	ldrb	r3, [r3, #2]
1000dc4a:	2b01      	cmp	r3, #1
1000dc4c:	d0e6      	beq.n	1000dc1c <ble_pair_key_request_handler+0xc8>
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000dc4e:	2000      	movs	r0, #0
}
1000dc50:	b005      	add	sp, #20
1000dc52:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dc54:	1001677c 	.word	0x1001677c
1000dc58:	100149b7 	.word	0x100149b7
1000dc5c:	10015ddc 	.word	0x10015ddc
1000dc60:	10014c31 	.word	0x10014c31
1000dc64:	100169f8 	.word	0x100169f8
1000dc68:	10014b11 	.word	0x10014b11
1000dc6c:	1000e7dd 	.word	0x1000e7dd
1000dc70:	10016a20 	.word	0x10016a20
1000dc74:	10016a2c 	.word	0x10016a2c
1000dc78:	100101f9 	.word	0x100101f9
1000dc7c:	10016914 	.word	0x10016914
1000dc80:	10014b45 	.word	0x10014b45
1000dc84:	10016a40 	.word	0x10016a40
1000dc88:	10010d21 	.word	0x10010d21
1000dc8c:	10016a78 	.word	0x10016a78
1000dc90:	10016a90 	.word	0x10016a90
1000dc94:	10016aac 	.word	0x10016aac

1000dc98 <ble_encryption_request_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption requests */
at_ble_status_t ble_encryption_request_handler(void *params)
{
1000dc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000dc9a:	0006      	movs	r6, r0
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000dc9c:	8805      	ldrh	r5, [r0, #0]
1000dc9e:	4b2f      	ldr	r3, [pc, #188]	; (1000dd5c <ble_encryption_request_handler+0xc4>)
1000dca0:	2200      	movs	r2, #0
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dca2:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000dca4:	0010      	movs	r0, r2
1000dca6:	8919      	ldrh	r1, [r3, #8]
1000dca8:	42a9      	cmp	r1, r5
1000dcaa:	d116      	bne.n	1000dcda <ble_encryption_request_handler+0x42>
1000dcac:	0019      	movs	r1, r3
1000dcae:	315e      	adds	r1, #94	; 0x5e
1000dcb0:	7809      	ldrb	r1, [r1, #0]
1000dcb2:	2901      	cmp	r1, #1
1000dcb4:	d911      	bls.n	1000dcda <ble_encryption_request_handler+0x42>
		(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE))
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000dcb6:	4929      	ldr	r1, [pc, #164]	; (1000dd5c <ble_encryption_request_handler+0xc4>)
1000dcb8:	0152      	lsls	r2, r2, #5
1000dcba:	1a10      	subs	r0, r2, r0
1000dcbc:	0080      	lsls	r0, r0, #2
1000dcbe:	1808      	adds	r0, r1, r0
1000dcc0:	305e      	adds	r0, #94	; 0x5e
1000dcc2:	2306      	movs	r3, #6
1000dcc4:	7003      	strb	r3, [r0, #0]
	{
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
		DBG_LOG_DEV("The index is %d",idx);
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
1000dcc6:	0162      	lsls	r2, r4, #5
1000dcc8:	1b13      	subs	r3, r2, r4
1000dcca:	009b      	lsls	r3, r3, #2
1000dccc:	18cb      	adds	r3, r1, r3
1000dcce:	3370      	adds	r3, #112	; 0x70
1000dcd0:	881a      	ldrh	r2, [r3, #0]
1000dcd2:	8873      	ldrh	r3, [r6, #2]
1000dcd4:	429a      	cmp	r2, r3
1000dcd6:	d113      	bne.n	1000dd00 <ble_encryption_request_handler+0x68>
1000dcd8:	e006      	b.n	1000dce8 <ble_encryption_request_handler+0x50>
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dcda:	3401      	adds	r4, #1
1000dcdc:	b2e4      	uxtb	r4, r4
1000dcde:	3201      	adds	r2, #1
1000dce0:	337c      	adds	r3, #124	; 0x7c
1000dce2:	2c05      	cmp	r4, #5
1000dce4:	d1de      	bne.n	1000dca4 <ble_encryption_request_handler+0xc>
1000dce6:	e00b      	b.n	1000dd00 <ble_encryption_request_handler+0x68>
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
		DBG_LOG_DEV("The index is %d",idx);
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
		&& !memcmp(&enc_req->nb[0],&ble_dev_info[idx].host_ltk.nb[0],8))
1000dce8:	0161      	lsls	r1, r4, #5
1000dcea:	1b09      	subs	r1, r1, r4
1000dcec:	0089      	lsls	r1, r1, #2
1000dcee:	4b1b      	ldr	r3, [pc, #108]	; (1000dd5c <ble_encryption_request_handler+0xc4>)
1000dcf0:	1859      	adds	r1, r3, r1
1000dcf2:	3172      	adds	r1, #114	; 0x72
1000dcf4:	1d30      	adds	r0, r6, #4
1000dcf6:	2208      	movs	r2, #8
1000dcf8:	4b19      	ldr	r3, [pc, #100]	; (1000dd60 <ble_encryption_request_handler+0xc8>)
1000dcfa:	4798      	blx	r3
			DBG_LOG_DEV("ENC-Req: Key Found");
		}
	}
	
	
    if(key_found == false)
1000dcfc:	2800      	cmp	r0, #0
1000dcfe:	d015      	beq.n	1000dd2c <ble_encryption_request_handler+0x94>
    {
	    DBG_LOG("Pairing information of peer device is not available.");
1000dd00:	4f18      	ldr	r7, [pc, #96]	; (1000dd64 <ble_encryption_request_handler+0xcc>)
1000dd02:	0038      	movs	r0, r7
1000dd04:	4e18      	ldr	r6, [pc, #96]	; (1000dd68 <ble_encryption_request_handler+0xd0>)
1000dd06:	47b0      	blx	r6
1000dd08:	4818      	ldr	r0, [pc, #96]	; (1000dd6c <ble_encryption_request_handler+0xd4>)
1000dd0a:	4d19      	ldr	r5, [pc, #100]	; (1000dd70 <ble_encryption_request_handler+0xd8>)
1000dd0c:	47a8      	blx	r5
	    DBG_LOG("Please unpair the device from peer device(mobile) settings menu and start pairing again");
1000dd0e:	0038      	movs	r0, r7
1000dd10:	47b0      	blx	r6
1000dd12:	4818      	ldr	r0, [pc, #96]	; (1000dd74 <ble_encryption_request_handler+0xdc>)
1000dd14:	47a8      	blx	r5
		at_ble_disconnect(ble_dev_info[idx].conn_info.handle, AT_BLE_AUTH_FAILURE);
1000dd16:	0163      	lsls	r3, r4, #5
1000dd18:	1b1c      	subs	r4, r3, r4
1000dd1a:	00a4      	lsls	r4, r4, #2
1000dd1c:	4b0f      	ldr	r3, [pc, #60]	; (1000dd5c <ble_encryption_request_handler+0xc4>)
1000dd1e:	191c      	adds	r4, r3, r4
1000dd20:	8920      	ldrh	r0, [r4, #8]
1000dd22:	2105      	movs	r1, #5
1000dd24:	4b14      	ldr	r3, [pc, #80]	; (1000dd78 <ble_encryption_request_handler+0xe0>)
1000dd26:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000dd28:	20e2      	movs	r0, #226	; 0xe2
1000dd2a:	e016      	b.n	1000dd5a <ble_encryption_request_handler+0xc2>
    }

	if(!(at_ble_encryption_request_reply(enc_req->handle, ble_dev_info[idx].bond_info.auth, key_found, &ble_dev_info[idx].host_ltk) == AT_BLE_SUCCESS))
1000dd2c:	0162      	lsls	r2, r4, #5
1000dd2e:	1b13      	subs	r3, r2, r4
1000dd30:	009b      	lsls	r3, r3, #2
1000dd32:	3360      	adds	r3, #96	; 0x60
1000dd34:	4909      	ldr	r1, [pc, #36]	; (1000dd5c <ble_encryption_request_handler+0xc4>)
1000dd36:	185b      	adds	r3, r3, r1
1000dd38:	1b14      	subs	r4, r2, r4
1000dd3a:	00a4      	lsls	r4, r4, #2
1000dd3c:	190c      	adds	r4, r1, r4
1000dd3e:	7d21      	ldrb	r1, [r4, #20]
1000dd40:	8830      	ldrh	r0, [r6, #0]
1000dd42:	2201      	movs	r2, #1
1000dd44:	4c0d      	ldr	r4, [pc, #52]	; (1000dd7c <ble_encryption_request_handler+0xe4>)
1000dd46:	47a0      	blx	r4
1000dd48:	2800      	cmp	r0, #0
1000dd4a:	d006      	beq.n	1000dd5a <ble_encryption_request_handler+0xc2>
	{
		DBG_LOG("Encryption Request Reply Failed");
1000dd4c:	4805      	ldr	r0, [pc, #20]	; (1000dd64 <ble_encryption_request_handler+0xcc>)
1000dd4e:	4b06      	ldr	r3, [pc, #24]	; (1000dd68 <ble_encryption_request_handler+0xd0>)
1000dd50:	4798      	blx	r3
1000dd52:	480b      	ldr	r0, [pc, #44]	; (1000dd80 <ble_encryption_request_handler+0xe8>)
1000dd54:	4b06      	ldr	r3, [pc, #24]	; (1000dd70 <ble_encryption_request_handler+0xd8>)
1000dd56:	4798      	blx	r3
	}
	else
	{      
		DBG_LOG_DEV("Encryption Request Reply");
	}
	return AT_BLE_SUCCESS;
1000dd58:	2000      	movs	r0, #0
}
1000dd5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000dd5c:	10018f24 	.word	0x10018f24
1000dd60:	10014999 	.word	0x10014999
1000dd64:	10015ddc 	.word	0x10015ddc
1000dd68:	10014c31 	.word	0x10014c31
1000dd6c:	10016ac0 	.word	0x10016ac0
1000dd70:	10014b11 	.word	0x10014b11
1000dd74:	10016af8 	.word	0x10016af8
1000dd78:	100101f9 	.word	0x100101f9
1000dd7c:	10010e55 	.word	0x10010e55
1000dd80:	10016b50 	.word	0x10016b50

1000dd84 <ble_mgr_events_callback_handler>:
}

bool ble_mgr_events_callback_handler(ble_mgr_event_cb_t event_cb_type, 
									ble_mgr_event_t event_type,
									const ble_event_callback_t *ble_event_handler)
{
1000dd84:	b530      	push	{r4, r5, lr}
	uint8_t idx;
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
1000dd86:	2a00      	cmp	r2, #0
1000dd88:	d047      	beq.n	1000de1a <ble_mgr_events_callback_handler+0x96>
	{
		switch(event_type)
1000dd8a:	2906      	cmp	r1, #6
1000dd8c:	d847      	bhi.n	1000de1e <ble_mgr_events_callback_handler+0x9a>
1000dd8e:	0089      	lsls	r1, r1, #2
1000dd90:	4b28      	ldr	r3, [pc, #160]	; (1000de34 <ble_mgr_events_callback_handler+0xb0>)
1000dd92:	585b      	ldr	r3, [r3, r1]
1000dd94:	469f      	mov	pc, r3
			}
			break;
			
			case BLE_GATT_SERVER_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_server_event_cb;
1000dd96:	4b28      	ldr	r3, [pc, #160]	; (1000de38 <ble_mgr_events_callback_handler+0xb4>)
				max_event_handler = MAX_GATT_SERVER_SUBSCRIBERS;
1000dd98:	2405      	movs	r4, #5
1000dd9a:	e00a      	b.n	1000ddb2 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_GATT_HTPT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_htpt_event_cb;
1000dd9c:	4b27      	ldr	r3, [pc, #156]	; (1000de3c <ble_mgr_events_callback_handler+0xb8>)
				max_event_handler = MAX_HTPT_EVENT_SUBSCRIBERS;
1000dd9e:	2401      	movs	r4, #1
			}
			break;
1000dda0:	e007      	b.n	1000ddb2 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_DTM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_dtm_event_cb;
1000dda2:	4b27      	ldr	r3, [pc, #156]	; (1000de40 <ble_mgr_events_callback_handler+0xbc>)
				max_event_handler = MAX_DTM_EVENT_SUBSCRIBERS;
1000dda4:	2405      	movs	r4, #5
			}
			break;
1000dda6:	e004      	b.n	1000ddb2 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_CUSTOM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_custom_event_cb;
1000dda8:	4b26      	ldr	r3, [pc, #152]	; (1000de44 <ble_mgr_events_callback_handler+0xc0>)
				max_event_handler = MAX_CUSTOM_EVENT_SUBSCRIBERS;
1000ddaa:	2401      	movs	r4, #1
			}
			break;
1000ddac:	e001      	b.n	1000ddb2 <ble_mgr_events_callback_handler+0x2e>
	{
		switch(event_type)
		{
			case BLE_GAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gap_event_cb;
1000ddae:	4b26      	ldr	r3, [pc, #152]	; (1000de48 <ble_mgr_events_callback_handler+0xc4>)
				max_event_handler = MAX_GAP_EVENT_SUBSCRIBERS;
1000ddb0:	2405      	movs	r4, #5
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
1000ddb2:	2800      	cmp	r0, #0
1000ddb4:	d116      	bne.n	1000dde4 <ble_mgr_events_callback_handler+0x60>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000ddb6:	6819      	ldr	r1, [r3, #0]
1000ddb8:	2900      	cmp	r1, #0
1000ddba:	d10b      	bne.n	1000ddd4 <ble_mgr_events_callback_handler+0x50>
1000ddbc:	e006      	b.n	1000ddcc <ble_mgr_events_callback_handler+0x48>
1000ddbe:	001d      	movs	r5, r3
1000ddc0:	3304      	adds	r3, #4
1000ddc2:	1f18      	subs	r0, r3, #4
1000ddc4:	6800      	ldr	r0, [r0, #0]
1000ddc6:	2800      	cmp	r0, #0
1000ddc8:	d106      	bne.n	1000ddd8 <ble_mgr_events_callback_handler+0x54>
1000ddca:	e000      	b.n	1000ddce <ble_mgr_events_callback_handler+0x4a>
1000ddcc:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = ble_event_handler;
1000ddce:	602a      	str	r2, [r5, #0]
						status = true; //Successfully registered to table
1000ddd0:	2101      	movs	r1, #1
						break;
1000ddd2:	e02c      	b.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
1000ddd4:	3304      	adds	r3, #4
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000ddd6:	2100      	movs	r1, #0
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000ddd8:	3101      	adds	r1, #1
1000ddda:	b2c9      	uxtb	r1, r1
1000dddc:	42a1      	cmp	r1, r4
1000ddde:	d3ee      	bcc.n	1000ddbe <ble_mgr_events_callback_handler+0x3a>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000dde0:	2100      	movs	r1, #0
1000dde2:	e024      	b.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
1000dde4:	2100      	movs	r1, #0
						status = true; //Successfully registered to table
						break;
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
1000dde6:	2801      	cmp	r0, #1
1000dde8:	d121      	bne.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000ddea:	6819      	ldr	r1, [r3, #0]
1000ddec:	428a      	cmp	r2, r1
1000ddee:	d10c      	bne.n	1000de0a <ble_mgr_events_callback_handler+0x86>
1000ddf0:	e006      	b.n	1000de00 <ble_mgr_events_callback_handler+0x7c>
1000ddf2:	001d      	movs	r5, r3
1000ddf4:	3304      	adds	r3, #4
1000ddf6:	1f18      	subs	r0, r3, #4
1000ddf8:	6800      	ldr	r0, [r0, #0]
1000ddfa:	4282      	cmp	r2, r0
1000ddfc:	d107      	bne.n	1000de0e <ble_mgr_events_callback_handler+0x8a>
1000ddfe:	e000      	b.n	1000de02 <ble_mgr_events_callback_handler+0x7e>
1000de00:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = NULL;
1000de02:	2300      	movs	r3, #0
1000de04:	602b      	str	r3, [r5, #0]
						status = true;//Successfully unregistered from table
1000de06:	2101      	movs	r1, #1
						break;
1000de08:	e011      	b.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
1000de0a:	3304      	adds	r3, #4
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000de0c:	2100      	movs	r1, #0
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000de0e:	3101      	adds	r1, #1
1000de10:	b2c9      	uxtb	r1, r1
1000de12:	42a1      	cmp	r1, r4
1000de14:	d3ed      	bcc.n	1000ddf2 <ble_mgr_events_callback_handler+0x6e>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000de16:	2100      	movs	r1, #0
1000de18:	e009      	b.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
			}			
		}
	}
	else
	{
		status = false; //Invalid parameter
1000de1a:	2100      	movs	r1, #0
1000de1c:	e007      	b.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
	{
		switch(event_type)
1000de1e:	2100      	movs	r1, #0
1000de20:	e005      	b.n	1000de2e <ble_mgr_events_callback_handler+0xaa>
			}
			break;
			
			case BLE_GATT_CLIENT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_client_event_cb;
1000de22:	4b0a      	ldr	r3, [pc, #40]	; (1000de4c <ble_mgr_events_callback_handler+0xc8>)
				max_event_handler = MAX_GATT_CLIENT_SUBSCRIBERS;
1000de24:	2405      	movs	r4, #5
1000de26:	e7c4      	b.n	1000ddb2 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_L2CAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_l2cap_event_cb;
1000de28:	4b09      	ldr	r3, [pc, #36]	; (1000de50 <ble_mgr_events_callback_handler+0xcc>)
				max_event_handler = MAX_L2CAP_EVENT_SUBSCRIBERS;
1000de2a:	2401      	movs	r4, #1
1000de2c:	e7c1      	b.n	1000ddb2 <ble_mgr_events_callback_handler+0x2e>
	else
	{
		status = false; //Invalid parameter
	}
	return status;
}
1000de2e:	0008      	movs	r0, r1
1000de30:	bd30      	pop	{r4, r5, pc}
1000de32:	46c0      	nop			; (mov r8, r8)
1000de34:	10016670 	.word	0x10016670
1000de38:	10018f10 	.word	0x10018f10
1000de3c:	10018f0c 	.word	0x10018f0c
1000de40:	10019194 	.word	0x10019194
1000de44:	10019748 	.word	0x10019748
1000de48:	100191a8 	.word	0x100191a8
1000de4c:	100191bc 	.word	0x100191bc
1000de50:	10019204 	.word	0x10019204

1000de54 <ble_device_init>:
volatile uint32_t 	event_params_memory[1024] 	= {0};


/** @brief BLE device initialization */
void ble_device_init(at_ble_addr_t *addr)
{
1000de54:	b5f0      	push	{r4, r5, r6, r7, lr}
1000de56:	465f      	mov	r7, fp
1000de58:	4656      	mov	r6, sl
1000de5a:	464d      	mov	r5, r9
1000de5c:	4644      	mov	r4, r8
1000de5e:	b4f0      	push	{r4, r5, r6, r7}
1000de60:	b08d      	sub	sp, #52	; 0x34
1000de62:	0006      	movs	r6, r0
static bool ble_scan_duplication_check(at_ble_scan_info_t * info);
#endif

static void init_global_var(void)
{
	ble_user_event_cb = 0;
1000de64:	2400      	movs	r4, #0
1000de66:	4b72      	ldr	r3, [pc, #456]	; (1000e030 <ble_device_init+0x1dc>)
1000de68:	601c      	str	r4, [r3, #0]
	
	memset(&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000de6a:	2207      	movs	r2, #7
1000de6c:	2100      	movs	r1, #0
1000de6e:	4871      	ldr	r0, [pc, #452]	; (1000e034 <ble_device_init+0x1e0>)
1000de70:	4d71      	ldr	r5, [pc, #452]	; (1000e038 <ble_device_init+0x1e4>)
1000de72:	47a8      	blx	r5
	memset(&connected_state_info, 0, sizeof(at_ble_connected_t));
1000de74:	2212      	movs	r2, #18
1000de76:	2100      	movs	r1, #0
1000de78:	4870      	ldr	r0, [pc, #448]	; (1000e03c <ble_device_init+0x1e8>)
1000de7a:	47a8      	blx	r5
		
#if defined ATT_DB_MEMORY
	memset(att_db_data, 0, sizeof(uint32_t) * BLE_ATT_DB_MEMORY_SIZE/4);
1000de7c:	4a70      	ldr	r2, [pc, #448]	; (1000e040 <ble_device_init+0x1ec>)
1000de7e:	2100      	movs	r1, #0
1000de80:	4870      	ldr	r0, [pc, #448]	; (1000e044 <ble_device_init+0x1f0>)
1000de82:	47a8      	blx	r5
#endif

	scan_response_count = 0;
1000de84:	4b70      	ldr	r3, [pc, #448]	; (1000e048 <ble_device_init+0x1f4>)
1000de86:	701c      	strb	r4, [r3, #0]
	memset(scan_info, 0, sizeof(scan_info));
1000de88:	22cd      	movs	r2, #205	; 0xcd
1000de8a:	0092      	lsls	r2, r2, #2
1000de8c:	2100      	movs	r1, #0
1000de8e:	486f      	ldr	r0, [pc, #444]	; (1000e04c <ble_device_init+0x1f8>)
1000de90:	47a8      	blx	r5

	event = AT_BLE_UNDEFINED_EVENT;
1000de92:	4b6f      	ldr	r3, [pc, #444]	; (1000e050 <ble_device_init+0x1fc>)
1000de94:	701c      	strb	r4, [r3, #0]
	memset(ble_event_params, 0, BLE_EVENT_PARAM_MAX_SIZE);
1000de96:	2283      	movs	r2, #131	; 0x83
1000de98:	0092      	lsls	r2, r2, #2
1000de9a:	2100      	movs	r1, #0
1000de9c:	486d      	ldr	r0, [pc, #436]	; (1000e054 <ble_device_init+0x200>)
1000de9e:	47a8      	blx	r5
{
	uint8_t idx;	
	char *dev_name = NULL;
	init_global_var();

	memset((uint8_t *)event_pool_memory, 0, sizeof(event_pool_memory));
1000dea0:	4b6d      	ldr	r3, [pc, #436]	; (1000e058 <ble_device_init+0x204>)
1000dea2:	469b      	mov	fp, r3
1000dea4:	2380      	movs	r3, #128	; 0x80
1000dea6:	00db      	lsls	r3, r3, #3
1000dea8:	469a      	mov	sl, r3
1000deaa:	001a      	movs	r2, r3
1000deac:	2100      	movs	r1, #0
1000deae:	4658      	mov	r0, fp
1000deb0:	47a8      	blx	r5
	memset((uint8_t *)event_params_memory, 0, sizeof(event_params_memory));
1000deb2:	4b6a      	ldr	r3, [pc, #424]	; (1000e05c <ble_device_init+0x208>)
1000deb4:	4699      	mov	r9, r3
1000deb6:	2380      	movs	r3, #128	; 0x80
1000deb8:	015b      	lsls	r3, r3, #5
1000deba:	4698      	mov	r8, r3
1000debc:	001a      	movs	r2, r3
1000debe:	2100      	movs	r1, #0
1000dec0:	4648      	mov	r0, r9
1000dec2:	47a8      	blx	r5

	memset(&pf_cfg, 0, sizeof(pf_cfg));
1000dec4:	4f66      	ldr	r7, [pc, #408]	; (1000e060 <ble_device_init+0x20c>)
1000dec6:	221c      	movs	r2, #28
1000dec8:	2100      	movs	r1, #0
1000deca:	0038      	movs	r0, r7
1000decc:	47a8      	blx	r5

	pf_cfg.event_mem_pool.memStartAdd        = (uint8_t *)event_pool_memory;
1000dece:	465b      	mov	r3, fp
1000ded0:	60bb      	str	r3, [r7, #8]
	pf_cfg.event_mem_pool.memSize            = sizeof(event_pool_memory);
1000ded2:	4653      	mov	r3, sl
1000ded4:	60fb      	str	r3, [r7, #12]
	pf_cfg.event_params_mem_pool.memStartAdd = (uint8_t *)event_params_memory;
1000ded6:	464b      	mov	r3, r9
1000ded8:	613b      	str	r3, [r7, #16]
	pf_cfg.event_params_mem_pool.memSize     = sizeof(event_params_memory);
1000deda:	4643      	mov	r3, r8
1000dedc:	617b      	str	r3, [r7, #20]

	/* Initialize the BLE Event callbacks */
	for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gap_event_cb[idx] = NULL;
1000dede:	4b61      	ldr	r3, [pc, #388]	; (1000e064 <ble_device_init+0x210>)
1000dee0:	601c      	str	r4, [r3, #0]
1000dee2:	605c      	str	r4, [r3, #4]
1000dee4:	609c      	str	r4, [r3, #8]
1000dee6:	60dc      	str	r4, [r3, #12]
1000dee8:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_client_event_cb[idx] = NULL;
1000deea:	4b5f      	ldr	r3, [pc, #380]	; (1000e068 <ble_device_init+0x214>)
1000deec:	601c      	str	r4, [r3, #0]
1000deee:	605c      	str	r4, [r3, #4]
1000def0:	609c      	str	r4, [r3, #8]
1000def2:	60dc      	str	r4, [r3, #12]
1000def4:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_server_event_cb[idx] = NULL;
1000def6:	4b5d      	ldr	r3, [pc, #372]	; (1000e06c <ble_device_init+0x218>)
1000def8:	601c      	str	r4, [r3, #0]
1000defa:	605c      	str	r4, [r3, #4]
1000defc:	609c      	str	r4, [r3, #8]
1000defe:	60dc      	str	r4, [r3, #12]
1000df00:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_l2cap_event_cb[idx] = NULL;
1000df02:	4b5b      	ldr	r3, [pc, #364]	; (1000e070 <ble_device_init+0x21c>)
1000df04:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_htpt_event_cb[idx] = NULL;
1000df06:	4b5b      	ldr	r3, [pc, #364]	; (1000e074 <ble_device_init+0x220>)
1000df08:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_dtm_event_cb[idx] = NULL;
1000df0a:	4b5b      	ldr	r3, [pc, #364]	; (1000e078 <ble_device_init+0x224>)
1000df0c:	601c      	str	r4, [r3, #0]
1000df0e:	605c      	str	r4, [r3, #4]
1000df10:	609c      	str	r4, [r3, #8]
1000df12:	60dc      	str	r4, [r3, #12]
1000df14:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_custom_event_cb[idx] = NULL;
1000df16:	4b59      	ldr	r3, [pc, #356]	; (1000e07c <ble_device_init+0x228>)
1000df18:	601c      	str	r4, [r3, #0]
1000df1a:	4c59      	ldr	r4, [pc, #356]	; (1000e080 <ble_device_init+0x22c>)
1000df1c:	239b      	movs	r3, #155	; 0x9b
1000df1e:	009b      	lsls	r3, r3, #2
1000df20:	4698      	mov	r8, r3
1000df22:	44a0      	add	r8, r4
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000df24:	4f44      	ldr	r7, [pc, #272]	; (1000e038 <ble_device_init+0x1e4>)
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000df26:	2540      	movs	r5, #64	; 0x40
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000df28:	227c      	movs	r2, #124	; 0x7c
1000df2a:	2100      	movs	r1, #0
1000df2c:	0020      	movs	r0, r4
1000df2e:	47b8      	blx	r7
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000df30:	0023      	movs	r3, r4
1000df32:	335e      	adds	r3, #94	; 0x5e
1000df34:	2200      	movs	r2, #0
1000df36:	701a      	strb	r2, [r3, #0]
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000df38:	7625      	strb	r5, [r4, #24]
1000df3a:	347c      	adds	r4, #124	; 0x7c
	{
		ble_mgr_custom_event_cb[idx] = NULL;
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000df3c:	45a0      	cmp	r8, r4
1000df3e:	d1f3      	bne.n	1000df28 <ble_device_init+0xd4>
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
    }
	/* Need to reset the count to 0 for storing it only in SRAM */
	ble_device_count = 0; 
1000df40:	4b50      	ldr	r3, [pc, #320]	; (1000e084 <ble_device_init+0x230>)
1000df42:	701a      	strb	r2, [r3, #0]
	
	
#if defined ATT_DB_MEMORY
	pf_cfg.memPool.memSize = BLE_ATT_DB_MEMORY_SIZE;
1000df44:	4846      	ldr	r0, [pc, #280]	; (1000e060 <ble_device_init+0x20c>)
1000df46:	4b3e      	ldr	r3, [pc, #248]	; (1000e040 <ble_device_init+0x1ec>)
1000df48:	6043      	str	r3, [r0, #4]
	pf_cfg.memPool.memStartAdd = (uint8_t *)att_db_data;
1000df4a:	4b3e      	ldr	r3, [pc, #248]	; (1000e044 <ble_device_init+0x1f0>)
1000df4c:	6003      	str	r3, [r0, #0]
{
	/* Initialize the platform */
	DBG_LOG_DEV("[ble_init]\t\t\tInitializing SAMB11");
	
	/* Init BLE device */
	if(at_ble_init(args) != AT_BLE_SUCCESS)
1000df4e:	4b4e      	ldr	r3, [pc, #312]	; (1000e088 <ble_device_init+0x234>)
1000df50:	4798      	blx	r3
1000df52:	2800      	cmp	r0, #0
1000df54:	d00b      	beq.n	1000df6e <ble_device_init+0x11a>
	{
		DBG_LOG("[ble_init]\t\tSAMB11 Initialization failed");
1000df56:	4e4d      	ldr	r6, [pc, #308]	; (1000e08c <ble_device_init+0x238>)
1000df58:	0030      	movs	r0, r6
1000df5a:	4d4d      	ldr	r5, [pc, #308]	; (1000e090 <ble_device_init+0x23c>)
1000df5c:	47a8      	blx	r5
1000df5e:	484d      	ldr	r0, [pc, #308]	; (1000e094 <ble_device_init+0x240>)
1000df60:	4c4d      	ldr	r4, [pc, #308]	; (1000e098 <ble_device_init+0x244>)
1000df62:	47a0      	blx	r4
		DBG_LOG("[ble_init]\t\tPlease check the power and connection / hardware connector");	
1000df64:	0030      	movs	r0, r6
1000df66:	47a8      	blx	r5
1000df68:	484c      	ldr	r0, [pc, #304]	; (1000e09c <ble_device_init+0x248>)
1000df6a:	47a0      	blx	r4
1000df6c:	e7fe      	b.n	1000df6c <ble_device_init+0x118>
#endif
	
	ble_init(&pf_cfg);

	/* Register it in first index of callback handler */
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK, 
1000df6e:	4a4c      	ldr	r2, [pc, #304]	; (1000e0a0 <ble_device_init+0x24c>)
1000df70:	2100      	movs	r1, #0
1000df72:	2000      	movs	r0, #0
1000df74:	4c4b      	ldr	r4, [pc, #300]	; (1000e0a4 <ble_device_init+0x250>)
1000df76:	47a0      	blx	r4
									BLE_GAP_EVENT_TYPE, 
									ble_mgr_gap_handle);
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
1000df78:	4a4b      	ldr	r2, [pc, #300]	; (1000e0a8 <ble_device_init+0x254>)
1000df7a:	2102      	movs	r1, #2
1000df7c:	2000      	movs	r0, #0
1000df7e:	47a0      	blx	r4
{
	if ((name == NULL) || (name_len < 1))
	{
		return AT_BLE_INVALID_PARAM;
	}
	return at_ble_device_name_set(name, name_len);
1000df80:	2109      	movs	r1, #9
1000df82:	484a      	ldr	r0, [pc, #296]	; (1000e0ac <ble_device_init+0x258>)
1000df84:	4b4a      	ldr	r3, [pc, #296]	; (1000e0b0 <ble_device_init+0x25c>)
1000df86:	4798      	blx	r3
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
									BLE_GATT_SERVER_EVENT_TYPE,
									ble_mgr_gatt_server_handle);
									
	dev_name = (char *)BLE_DEVICE_NAME;
	if (ble_set_device_name((uint8_t *)dev_name, strlen(dev_name)) != AT_BLE_SUCCESS)
1000df88:	2800      	cmp	r0, #0
1000df8a:	d005      	beq.n	1000df98 <ble_device_init+0x144>
	{
		DBG_LOG("Device name set failed");
1000df8c:	483f      	ldr	r0, [pc, #252]	; (1000e08c <ble_device_init+0x238>)
1000df8e:	4b40      	ldr	r3, [pc, #256]	; (1000e090 <ble_device_init+0x23c>)
1000df90:	4798      	blx	r3
1000df92:	4848      	ldr	r0, [pc, #288]	; (1000e0b4 <ble_device_init+0x260>)
1000df94:	4b40      	ldr	r3, [pc, #256]	; (1000e098 <ble_device_init+0x244>)
1000df96:	4798      	blx	r3

/* Set BLE Address and device configuration, If address is NULL then it will use BD public address */
static void ble_set_dev_config(at_ble_addr_t *addr)
{
	at_ble_dev_config_t stDevConfig;
	at_ble_addr_t address = {AT_BLE_ADDRESS_PUBLIC, {0xAB, 0xCD, 0xEF, 0xAB, 0xCD, 0xEF}};
1000df98:	2207      	movs	r2, #7
1000df9a:	4947      	ldr	r1, [pc, #284]	; (1000e0b8 <ble_device_init+0x264>)
1000df9c:	3108      	adds	r1, #8
1000df9e:	4668      	mov	r0, sp
1000dfa0:	4b46      	ldr	r3, [pc, #280]	; (1000e0bc <ble_device_init+0x268>)
1000dfa2:	4798      	blx	r3
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
1000dfa4:	2226      	movs	r2, #38	; 0x26
1000dfa6:	2100      	movs	r1, #0
1000dfa8:	a802      	add	r0, sp, #8
1000dfaa:	4b23      	ldr	r3, [pc, #140]	; (1000e038 <ble_device_init+0x1e4>)
1000dfac:	4798      	blx	r3
	
	if (addr == NULL)
1000dfae:	2e00      	cmp	r6, #0
1000dfb0:	d10c      	bne.n	1000dfcc <ble_device_init+0x178>
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000dfb2:	4668      	mov	r0, sp
1000dfb4:	4b42      	ldr	r3, [pc, #264]	; (1000e0c0 <ble_device_init+0x26c>)
1000dfb6:	4798      	blx	r3
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000dfb8:	466e      	mov	r6, sp
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
	
	if (addr == NULL)
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000dfba:	2800      	cmp	r0, #0
1000dfbc:	d006      	beq.n	1000dfcc <ble_device_init+0x178>
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
1000dfbe:	4833      	ldr	r0, [pc, #204]	; (1000e08c <ble_device_init+0x238>)
1000dfc0:	4b33      	ldr	r3, [pc, #204]	; (1000e090 <ble_device_init+0x23c>)
1000dfc2:	4798      	blx	r3
1000dfc4:	483f      	ldr	r0, [pc, #252]	; (1000e0c4 <ble_device_init+0x270>)
1000dfc6:	4b34      	ldr	r3, [pc, #208]	; (1000e098 <ble_device_init+0x244>)
1000dfc8:	4798      	blx	r3
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000dfca:	466e      	mov	r6, sp
	addr->addr[1],
	addr->addr[0], addr->type);
	
	/* Set device configuration */
	/* Device role */
	stDevConfig.role = (at_ble_dev_role_t)BLE_DEVICE_ROLE;
1000dfcc:	ac02      	add	r4, sp, #8
1000dfce:	230a      	movs	r3, #10
1000dfd0:	7023      	strb	r3, [r4, #0]
	/* device renew duration */
	stDevConfig.renew_dur = AT_RENEW_DUR_VAL_MIN;
1000dfd2:	4b3d      	ldr	r3, [pc, #244]	; (1000e0c8 <ble_device_init+0x274>)
1000dfd4:	8063      	strh	r3, [r4, #2]
	/* device address type */
	memcpy((uint8_t *)&stDevConfig.address, (uint8_t *)addr, sizeof(at_ble_addr_t));
1000dfd6:	2207      	movs	r2, #7
1000dfd8:	0031      	movs	r1, r6
1000dfda:	a803      	add	r0, sp, #12
1000dfdc:	4b37      	ldr	r3, [pc, #220]	; (1000e0bc <ble_device_init+0x268>)
1000dfde:	4798      	blx	r3
	/* Attributes */
	stDevConfig.att_cfg.b2NamePerm = AT_BLE_WRITE_DISABLE;
1000dfe0:	2300      	movs	r3, #0
1000dfe2:	76e3      	strb	r3, [r4, #27]
	stDevConfig.att_cfg.b2AppearancePerm = AT_BLE_WRITE_DISABLE;
1000dfe4:	7723      	strb	r3, [r4, #28]
	stDevConfig.att_cfg.b1EnableSpcs = 0;
1000dfe6:	7763      	strb	r3, [r4, #29]
	stDevConfig.att_cfg.b1EnableServiceChanged = 0;
1000dfe8:	77a3      	strb	r3, [r4, #30]
	stDevConfig.att_cfg.b2Rfu = AT_BLE_WRITE_DISABLE;
1000dfea:	77e3      	strb	r3, [r4, #31]
	/* Handles */
	stDevConfig.gap_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000dfec:	8423      	strh	r3, [r4, #32]
	stDevConfig.gatt_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000dfee:	8463      	strh	r3, [r4, #34]	; 0x22
	/* MTU */
	stDevConfig.max_mtu = AT_MTU_VAL_RECOMMENDED;
1000dff0:	2380      	movs	r3, #128	; 0x80
1000dff2:	009b      	lsls	r3, r3, #2
1000dff4:	84a3      	strh	r3, [r4, #36]	; 0x24
	
	if(at_ble_set_dev_config(&stDevConfig) != AT_BLE_SUCCESS)
1000dff6:	0020      	movs	r0, r4
1000dff8:	4b34      	ldr	r3, [pc, #208]	; (1000e0cc <ble_device_init+0x278>)
1000dffa:	4798      	blx	r3
1000dffc:	2800      	cmp	r0, #0
1000dffe:	d005      	beq.n	1000e00c <ble_device_init+0x1b8>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device configuration failed");
1000e000:	4822      	ldr	r0, [pc, #136]	; (1000e08c <ble_device_init+0x238>)
1000e002:	4b23      	ldr	r3, [pc, #140]	; (1000e090 <ble_device_init+0x23c>)
1000e004:	4798      	blx	r3
1000e006:	4832      	ldr	r0, [pc, #200]	; (1000e0d0 <ble_device_init+0x27c>)
1000e008:	4b23      	ldr	r3, [pc, #140]	; (1000e098 <ble_device_init+0x244>)
1000e00a:	4798      	blx	r3
	}
	
	if (at_ble_addr_set(addr) != AT_BLE_SUCCESS)
1000e00c:	0030      	movs	r0, r6
1000e00e:	4b31      	ldr	r3, [pc, #196]	; (1000e0d4 <ble_device_init+0x280>)
1000e010:	4798      	blx	r3
1000e012:	2800      	cmp	r0, #0
1000e014:	d005      	beq.n	1000e022 <ble_device_init+0x1ce>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device Address failed");
1000e016:	481d      	ldr	r0, [pc, #116]	; (1000e08c <ble_device_init+0x238>)
1000e018:	4b1d      	ldr	r3, [pc, #116]	; (1000e090 <ble_device_init+0x23c>)
1000e01a:	4798      	blx	r3
1000e01c:	482e      	ldr	r0, [pc, #184]	; (1000e0d8 <ble_device_init+0x284>)
1000e01e:	4b1e      	ldr	r3, [pc, #120]	; (1000e098 <ble_device_init+0x244>)
1000e020:	4798      	blx	r3
	{
		DBG_LOG("Device name set failed");
	}
	
	ble_set_dev_config(addr);	
}
1000e022:	b00d      	add	sp, #52	; 0x34
1000e024:	bc3c      	pop	{r2, r3, r4, r5}
1000e026:	4690      	mov	r8, r2
1000e028:	4699      	mov	r9, r3
1000e02a:	46a2      	mov	sl, r4
1000e02c:	46ab      	mov	fp, r5
1000e02e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e030:	10017a88 	.word	0x10017a88
1000e034:	10017a90 	.word	0x10017a90
1000e038:	100149c9 	.word	0x100149c9
1000e03c:	100191d0 	.word	0x100191d0
1000e040:	000004e2 	.word	0x000004e2
1000e044:	100175a8 	.word	0x100175a8
1000e048:	10017a8c 	.word	0x10017a8c
1000e04c:	10019208 	.word	0x10019208
1000e050:	10019200 	.word	0x10019200
1000e054:	1001953c 	.word	0x1001953c
1000e058:	100171a8 	.word	0x100171a8
1000e05c:	10017a98 	.word	0x10017a98
1000e060:	100191e4 	.word	0x100191e4
1000e064:	100191a8 	.word	0x100191a8
1000e068:	100191bc 	.word	0x100191bc
1000e06c:	10018f10 	.word	0x10018f10
1000e070:	10019204 	.word	0x10019204
1000e074:	10018f0c 	.word	0x10018f0c
1000e078:	10019194 	.word	0x10019194
1000e07c:	10019748 	.word	0x10019748
1000e080:	10018f24 	.word	0x10018f24
1000e084:	10019190 	.word	0x10019190
1000e088:	1000fe05 	.word	0x1000fe05
1000e08c:	10015ddc 	.word	0x10015ddc
1000e090:	10014c31 	.word	0x10014c31
1000e094:	10016b70 	.word	0x10016b70
1000e098:	10014b11 	.word	0x10014b11
1000e09c:	10016b9c 	.word	0x10016b9c
1000e0a0:	10016df0 	.word	0x10016df0
1000e0a4:	1000dd85 	.word	0x1000dd85
1000e0a8:	1001678c 	.word	0x1001678c
1000e0ac:	10016be4 	.word	0x10016be4
1000e0b0:	1000fd1d 	.word	0x1000fd1d
1000e0b4:	10016bf0 	.word	0x10016bf0
1000e0b8:	1001677c 	.word	0x1001677c
1000e0bc:	100149b7 	.word	0x100149b7
1000e0c0:	1000fd51 	.word	0x1000fd51
1000e0c4:	10016c08 	.word	0x10016c08
1000e0c8:	00003a98 	.word	0x00003a98
1000e0cc:	1000fd75 	.word	0x1000fd75
1000e0d0:	10016c34 	.word	0x10016c34
1000e0d4:	1000ffb9 	.word	0x1000ffb9
1000e0d8:	10016c70 	.word	0x10016c70

1000e0dc <ble_send_slave_sec_request>:
	return AT_BLE_FAILURE;
}

/** @brief function to send slave security request */
at_ble_status_t ble_send_slave_sec_request(at_ble_handle_t conn_handle)
{
1000e0dc:	b510      	push	{r4, lr}
	#if BLE_PAIR_ENABLE
		if (at_ble_send_slave_sec_request(conn_handle, BLE_MITM_REQ, BLE_BOND_REQ) == AT_BLE_SUCCESS)
1000e0de:	2200      	movs	r2, #0
1000e0e0:	2100      	movs	r1, #0
1000e0e2:	4b06      	ldr	r3, [pc, #24]	; (1000e0fc <ble_send_slave_sec_request+0x20>)
1000e0e4:	4798      	blx	r3
1000e0e6:	2800      	cmp	r0, #0
1000e0e8:	d006      	beq.n	1000e0f8 <ble_send_slave_sec_request+0x1c>
			DBG_LOG_DEV("Slave security request successful");
			return AT_BLE_SUCCESS;
		}
		else
		{
			DBG_LOG("Slave security request failed");
1000e0ea:	4805      	ldr	r0, [pc, #20]	; (1000e100 <ble_send_slave_sec_request+0x24>)
1000e0ec:	4b05      	ldr	r3, [pc, #20]	; (1000e104 <ble_send_slave_sec_request+0x28>)
1000e0ee:	4798      	blx	r3
1000e0f0:	4805      	ldr	r0, [pc, #20]	; (1000e108 <ble_send_slave_sec_request+0x2c>)
1000e0f2:	4b06      	ldr	r3, [pc, #24]	; (1000e10c <ble_send_slave_sec_request+0x30>)
1000e0f4:	4798      	blx	r3
		}
	#endif
	return AT_BLE_FAILURE;
1000e0f6:	20e2      	movs	r0, #226	; 0xe2
}
1000e0f8:	bd10      	pop	{r4, pc}
1000e0fa:	46c0      	nop			; (mov r8, r8)
1000e0fc:	10010d9d 	.word	0x10010d9d
1000e100:	10015ddc 	.word	0x10015ddc
1000e104:	10014c31 	.word	0x10014c31
1000e108:	10016cc0 	.word	0x10016cc0
1000e10c:	10014b11 	.word	0x10014b11

1000e110 <ble_connected_state_handler>:
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e110:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e112:	465f      	mov	r7, fp
1000e114:	464e      	mov	r6, r9
1000e116:	4645      	mov	r5, r8
1000e118:	b4e0      	push	{r5, r6, r7}
1000e11a:	b09a      	sub	sp, #104	; 0x68
1000e11c:	0005      	movs	r5, r0
	at_ble_connected_t *conn_params;
	uint8_t idx = 0;
	conn_params = (at_ble_connected_t *)params;
	bool peripheral_device_added = false;
	
	if (conn_params->conn_status == AT_BLE_SUCCESS)
1000e11e:	7a86      	ldrb	r6, [r0, #10]
1000e120:	2e00      	cmp	r6, #0
1000e122:	d000      	beq.n	1000e126 <ble_connected_state_handler+0x16>
1000e124:	e0c6      	b.n	1000e2b4 <ble_connected_state_handler+0x1a4>
	{
		DBG_LOG("Connected to peer device with address 0x%02x%02x%02x%02x%02x%02x",
1000e126:	4875      	ldr	r0, [pc, #468]	; (1000e2fc <ble_connected_state_handler+0x1ec>)
1000e128:	4f75      	ldr	r7, [pc, #468]	; (1000e300 <ble_connected_state_handler+0x1f0>)
1000e12a:	47b8      	blx	r7
1000e12c:	792b      	ldrb	r3, [r5, #4]
1000e12e:	796a      	ldrb	r2, [r5, #5]
1000e130:	79a9      	ldrb	r1, [r5, #6]
1000e132:	7868      	ldrb	r0, [r5, #1]
1000e134:	9002      	str	r0, [sp, #8]
1000e136:	78a8      	ldrb	r0, [r5, #2]
1000e138:	9001      	str	r0, [sp, #4]
1000e13a:	78e8      	ldrb	r0, [r5, #3]
1000e13c:	9000      	str	r0, [sp, #0]
1000e13e:	4871      	ldr	r0, [pc, #452]	; (1000e304 <ble_connected_state_handler+0x1f4>)
1000e140:	4c71      	ldr	r4, [pc, #452]	; (1000e308 <ble_connected_state_handler+0x1f8>)
1000e142:	47a0      	blx	r4
		conn_params->peer_addr.addr[3],
		conn_params->peer_addr.addr[2],
		conn_params->peer_addr.addr[1],
		conn_params->peer_addr.addr[0]);
		
		DBG_LOG("Connection Handle %d", conn_params->handle);
1000e144:	486d      	ldr	r0, [pc, #436]	; (1000e2fc <ble_connected_state_handler+0x1ec>)
1000e146:	47b8      	blx	r7
1000e148:	8929      	ldrh	r1, [r5, #8]
1000e14a:	4870      	ldr	r0, [pc, #448]	; (1000e30c <ble_connected_state_handler+0x1fc>)
1000e14c:	47a0      	blx	r4
		
		memcpy((uint8_t *)&connected_state_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));	
1000e14e:	2212      	movs	r2, #18
1000e150:	0029      	movs	r1, r5
1000e152:	486f      	ldr	r0, [pc, #444]	; (1000e310 <ble_connected_state_handler+0x200>)
1000e154:	4b6f      	ldr	r3, [pc, #444]	; (1000e314 <ble_connected_state_handler+0x204>)
1000e156:	4798      	blx	r3
		if(memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e158:	9504      	str	r5, [sp, #16]
1000e15a:	2207      	movs	r2, #7
1000e15c:	0029      	movs	r1, r5
1000e15e:	486e      	ldr	r0, [pc, #440]	; (1000e318 <ble_connected_state_handler+0x208>)
1000e160:	4b6e      	ldr	r3, [pc, #440]	; (1000e31c <ble_connected_state_handler+0x20c>)
1000e162:	4798      	blx	r3
1000e164:	2800      	cmp	r0, #0
1000e166:	d100      	bne.n	1000e16a <ble_connected_state_handler+0x5a>
1000e168:	e0ad      	b.n	1000e2c6 <ble_connected_state_handler+0x1b6>
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
1000e16a:	782b      	ldrb	r3, [r5, #0]
1000e16c:	2b02      	cmp	r3, #2
1000e16e:	d000      	beq.n	1000e172 <ble_connected_state_handler+0x62>
1000e170:	e0a9      	b.n	1000e2c6 <ble_connected_state_handler+0x1b6>
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
1000e172:	2250      	movs	r2, #80	; 0x50
1000e174:	2100      	movs	r1, #0
1000e176:	a806      	add	r0, sp, #24
1000e178:	4b69      	ldr	r3, [pc, #420]	; (1000e320 <ble_connected_state_handler+0x210>)
1000e17a:	4798      	blx	r3
1000e17c:	4f69      	ldr	r7, [pc, #420]	; (1000e324 <ble_connected_state_handler+0x214>)
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
1000e17e:	2300      	movs	r3, #0
1000e180:	e00b      	b.n	1000e19a <ble_connected_state_handler+0x8a>
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e182:	1c59      	adds	r1, r3, #1
1000e184:	7814      	ldrb	r4, [r2, #0]
1000e186:	a806      	add	r0, sp, #24
1000e188:	54c4      	strb	r4, [r0, r3]
1000e18a:	3201      	adds	r2, #1
1000e18c:	b28b      	uxth	r3, r1
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
1000e18e:	42b3      	cmp	r3, r6
1000e190:	d1f7      	bne.n	1000e182 <ble_connected_state_handler+0x72>
1000e192:	377c      	adds	r7, #124	; 0x7c
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e194:	1e33      	subs	r3, r6, #0
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
1000e196:	2b50      	cmp	r3, #80	; 0x50
1000e198:	d004      	beq.n	1000e1a4 <ble_connected_state_handler+0x94>
1000e19a:	001e      	movs	r6, r3
1000e19c:	3610      	adds	r6, #16
1000e19e:	b2b6      	uxth	r6, r6
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e1a0:	003a      	movs	r2, r7
1000e1a2:	e7ee      	b.n	1000e182 <ble_connected_state_handler+0x72>
					}
					
				}
				if (nb_keys)
				{
					if(at_ble_random_address_resolve(BLE_MAX_DEVICE_CONNECTED, &conn_params->peer_addr, irk_key) == AT_BLE_SUCCESS)
1000e1a4:	aa06      	add	r2, sp, #24
1000e1a6:	0029      	movs	r1, r5
1000e1a8:	2005      	movs	r0, #5
1000e1aa:	4b5f      	ldr	r3, [pc, #380]	; (1000e328 <ble_connected_state_handler+0x218>)
1000e1ac:	4798      	blx	r3
1000e1ae:	1e06      	subs	r6, r0, #0
1000e1b0:	d100      	bne.n	1000e1b4 <ble_connected_state_handler+0xa4>
1000e1b2:	e09c      	b.n	1000e2ee <ble_connected_state_handler+0x1de>
						DBG_LOG_DEV("Resolving Random address success**");
						return AT_BLE_SUCCESS;
					}
					else
					{
						DBG_LOG("Resolving Random address failed**");
1000e1b4:	4851      	ldr	r0, [pc, #324]	; (1000e2fc <ble_connected_state_handler+0x1ec>)
1000e1b6:	4b52      	ldr	r3, [pc, #328]	; (1000e300 <ble_connected_state_handler+0x1f0>)
1000e1b8:	4798      	blx	r3
1000e1ba:	485c      	ldr	r0, [pc, #368]	; (1000e32c <ble_connected_state_handler+0x21c>)
1000e1bc:	4b52      	ldr	r3, [pc, #328]	; (1000e308 <ble_connected_state_handler+0x1f8>)
1000e1be:	4798      	blx	r3
						return AT_BLE_FAILURE;
1000e1c0:	26e2      	movs	r6, #226	; 0xe2
1000e1c2:	e094      	b.n	1000e2ee <ble_connected_state_handler+0x1de>
1000e1c4:	b2e7      	uxtb	r7, r4
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e1c6:	9405      	str	r4, [sp, #20]
1000e1c8:	2207      	movs	r2, #7
1000e1ca:	9904      	ldr	r1, [sp, #16]
1000e1cc:	4648      	mov	r0, r9
1000e1ce:	47d8      	blx	fp
1000e1d0:	2800      	cmp	r0, #0
1000e1d2:	d109      	bne.n	1000e1e8 <ble_connected_state_handler+0xd8>
				{
					ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e1d4:	9a05      	ldr	r2, [sp, #20]
1000e1d6:	0153      	lsls	r3, r2, #5
1000e1d8:	1a9b      	subs	r3, r3, r2
1000e1da:	009a      	lsls	r2, r3, #2
1000e1dc:	4b54      	ldr	r3, [pc, #336]	; (1000e330 <ble_connected_state_handler+0x220>)
1000e1de:	189b      	adds	r3, r3, r2
1000e1e0:	335e      	adds	r3, #94	; 0x5e
1000e1e2:	2202      	movs	r2, #2
1000e1e4:	701a      	strb	r2, [r3, #0]
1000e1e6:	e02b      	b.n	1000e240 <ble_connected_state_handler+0x130>
1000e1e8:	3401      	adds	r4, #1
1000e1ea:	237c      	movs	r3, #124	; 0x7c
1000e1ec:	469c      	mov	ip, r3
1000e1ee:	44e1      	add	r9, ip
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e1f0:	2c05      	cmp	r4, #5
1000e1f2:	d1e7      	bne.n	1000e1c4 <ble_connected_state_handler+0xb4>
1000e1f4:	e072      	b.n	1000e2dc <ble_connected_state_handler+0x1cc>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e1f6:	001c      	movs	r4, r3
1000e1f8:	7811      	ldrb	r1, [r2, #0]
1000e1fa:	2900      	cmp	r1, #0
1000e1fc:	d11a      	bne.n	1000e234 <ble_connected_state_handler+0x124>
1000e1fe:	e001      	b.n	1000e204 <ble_connected_state_handler+0xf4>
1000e200:	2400      	movs	r4, #0
1000e202:	2700      	movs	r7, #0
					{
						/* @Todo Need to Handle Random Address */
						memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));
1000e204:	0163      	lsls	r3, r4, #5
1000e206:	4699      	mov	r9, r3
1000e208:	1b18      	subs	r0, r3, r4
1000e20a:	0080      	lsls	r0, r0, #2
1000e20c:	4b48      	ldr	r3, [pc, #288]	; (1000e330 <ble_connected_state_handler+0x220>)
1000e20e:	4698      	mov	r8, r3
1000e210:	4440      	add	r0, r8
1000e212:	2212      	movs	r2, #18
1000e214:	0029      	movs	r1, r5
1000e216:	4b3f      	ldr	r3, [pc, #252]	; (1000e314 <ble_connected_state_handler+0x204>)
1000e218:	4798      	blx	r3
						ble_device_count++;
1000e21a:	4a46      	ldr	r2, [pc, #280]	; (1000e334 <ble_connected_state_handler+0x224>)
1000e21c:	7813      	ldrb	r3, [r2, #0]
1000e21e:	3301      	adds	r3, #1
1000e220:	b2db      	uxtb	r3, r3
1000e222:	7013      	strb	r3, [r2, #0]
						ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e224:	464b      	mov	r3, r9
1000e226:	1b1b      	subs	r3, r3, r4
1000e228:	009b      	lsls	r3, r3, #2
1000e22a:	4443      	add	r3, r8
1000e22c:	335e      	adds	r3, #94	; 0x5e
1000e22e:	2202      	movs	r2, #2
1000e230:	701a      	strb	r2, [r3, #0]
						break;
1000e232:	e005      	b.n	1000e240 <ble_connected_state_handler+0x130>
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e234:	1c79      	adds	r1, r7, #1
1000e236:	b2cf      	uxtb	r7, r1
1000e238:	3301      	adds	r3, #1
1000e23a:	327c      	adds	r2, #124	; 0x7c
1000e23c:	2f05      	cmp	r7, #5
1000e23e:	d1da      	bne.n	1000e1f6 <ble_connected_state_handler+0xe6>
						break;
					}
				}
			}
			
			if(!memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e240:	2207      	movs	r2, #7
1000e242:	0029      	movs	r1, r5
1000e244:	4834      	ldr	r0, [pc, #208]	; (1000e318 <ble_connected_state_handler+0x208>)
1000e246:	4b35      	ldr	r3, [pc, #212]	; (1000e31c <ble_connected_state_handler+0x20c>)
1000e248:	4798      	blx	r3
1000e24a:	2800      	cmp	r0, #0
1000e24c:	d10c      	bne.n	1000e268 <ble_connected_state_handler+0x158>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
1000e24e:	017b      	lsls	r3, r7, #5
1000e250:	1bdb      	subs	r3, r3, r7
1000e252:	009b      	lsls	r3, r3, #2
1000e254:	4a36      	ldr	r2, [pc, #216]	; (1000e330 <ble_connected_state_handler+0x220>)
1000e256:	18d3      	adds	r3, r2, r3
1000e258:	2205      	movs	r2, #5
1000e25a:	749a      	strb	r2, [r3, #18]
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e25c:	3202      	adds	r2, #2
1000e25e:	2100      	movs	r1, #0
1000e260:	482d      	ldr	r0, [pc, #180]	; (1000e318 <ble_connected_state_handler+0x208>)
1000e262:	4b2f      	ldr	r3, [pc, #188]	; (1000e320 <ble_connected_state_handler+0x210>)
1000e264:	4798      	blx	r3
1000e266:	e042      	b.n	1000e2ee <ble_connected_state_handler+0x1de>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
			}
			else
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e268:	4b31      	ldr	r3, [pc, #196]	; (1000e330 <ble_connected_state_handler+0x220>)
1000e26a:	4698      	mov	r8, r3
1000e26c:	017c      	lsls	r4, r7, #5
1000e26e:	1be3      	subs	r3, r4, r7
1000e270:	009b      	lsls	r3, r3, #2
1000e272:	4443      	add	r3, r8
1000e274:	220a      	movs	r2, #10
1000e276:	749a      	strb	r2, [r3, #18]
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e278:	3a03      	subs	r2, #3
1000e27a:	2100      	movs	r1, #0
1000e27c:	4826      	ldr	r0, [pc, #152]	; (1000e318 <ble_connected_state_handler+0x208>)
1000e27e:	4b28      	ldr	r3, [pc, #160]	; (1000e320 <ble_connected_state_handler+0x210>)
1000e280:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
		}		
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000e282:	1be4      	subs	r4, r4, r7
1000e284:	00a4      	lsls	r4, r4, #2
1000e286:	4444      	add	r4, r8
1000e288:	7ca3      	ldrb	r3, [r4, #18]
1000e28a:	2b0a      	cmp	r3, #10
1000e28c:	d12f      	bne.n	1000e2ee <ble_connected_state_handler+0x1de>
1000e28e:	e00d      	b.n	1000e2ac <ble_connected_state_handler+0x19c>
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
					
		}
		else
		{
			DBG_LOG("Max number of connection reached: %d ===>Disconnecting...", ble_device_count);
1000e290:	481a      	ldr	r0, [pc, #104]	; (1000e2fc <ble_connected_state_handler+0x1ec>)
1000e292:	4b1b      	ldr	r3, [pc, #108]	; (1000e300 <ble_connected_state_handler+0x1f0>)
1000e294:	4798      	blx	r3
1000e296:	4b27      	ldr	r3, [pc, #156]	; (1000e334 <ble_connected_state_handler+0x224>)
1000e298:	7819      	ldrb	r1, [r3, #0]
1000e29a:	b2c9      	uxtb	r1, r1
1000e29c:	4826      	ldr	r0, [pc, #152]	; (1000e338 <ble_connected_state_handler+0x228>)
1000e29e:	4b1a      	ldr	r3, [pc, #104]	; (1000e308 <ble_connected_state_handler+0x1f8>)
1000e2a0:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
1000e2a2:	8928      	ldrh	r0, [r5, #8]
1000e2a4:	2113      	movs	r1, #19
1000e2a6:	4b25      	ldr	r3, [pc, #148]	; (1000e33c <ble_connected_state_handler+0x22c>)
1000e2a8:	4798      	blx	r3
1000e2aa:	e020      	b.n	1000e2ee <ble_connected_state_handler+0x1de>
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
        {
	 		ble_send_slave_sec_request(conn_params->handle);
1000e2ac:	8928      	ldrh	r0, [r5, #8]
1000e2ae:	4b24      	ldr	r3, [pc, #144]	; (1000e340 <ble_connected_state_handler+0x230>)
1000e2b0:	4798      	blx	r3
1000e2b2:	e01c      	b.n	1000e2ee <ble_connected_state_handler+0x1de>
        }
#endif
	} 
	else
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
1000e2b4:	4811      	ldr	r0, [pc, #68]	; (1000e2fc <ble_connected_state_handler+0x1ec>)
1000e2b6:	4b12      	ldr	r3, [pc, #72]	; (1000e300 <ble_connected_state_handler+0x1f0>)
1000e2b8:	4798      	blx	r3
1000e2ba:	7aa9      	ldrb	r1, [r5, #10]
1000e2bc:	4821      	ldr	r0, [pc, #132]	; (1000e344 <ble_connected_state_handler+0x234>)
1000e2be:	4b12      	ldr	r3, [pc, #72]	; (1000e308 <ble_connected_state_handler+0x1f8>)
1000e2c0:	4798      	blx	r3
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
1000e2c2:	2600      	movs	r6, #0
1000e2c4:	e013      	b.n	1000e2ee <ble_connected_state_handler+0x1de>
					DBG_LOG_DEV("New Connection");
				}				
			}
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
1000e2c6:	4b1b      	ldr	r3, [pc, #108]	; (1000e334 <ble_connected_state_handler+0x224>)
1000e2c8:	781b      	ldrb	r3, [r3, #0]
1000e2ca:	b2db      	uxtb	r3, r3
1000e2cc:	2b04      	cmp	r3, #4
1000e2ce:	d8df      	bhi.n	1000e290 <ble_connected_state_handler+0x180>
1000e2d0:	4b17      	ldr	r3, [pc, #92]	; (1000e330 <ble_connected_state_handler+0x220>)
1000e2d2:	4699      	mov	r9, r3
1000e2d4:	2400      	movs	r4, #0
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e2d6:	4b11      	ldr	r3, [pc, #68]	; (1000e31c <ble_connected_state_handler+0x20c>)
1000e2d8:	469b      	mov	fp, r3
1000e2da:	e773      	b.n	1000e1c4 <ble_connected_state_handler+0xb4>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e2dc:	235e      	movs	r3, #94	; 0x5e
1000e2de:	4a14      	ldr	r2, [pc, #80]	; (1000e330 <ble_connected_state_handler+0x220>)
1000e2e0:	5cd3      	ldrb	r3, [r2, r3]
1000e2e2:	2b00      	cmp	r3, #0
1000e2e4:	d08c      	beq.n	1000e200 <ble_connected_state_handler+0xf0>
1000e2e6:	4a18      	ldr	r2, [pc, #96]	; (1000e348 <ble_connected_state_handler+0x238>)
1000e2e8:	2301      	movs	r3, #1
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e2ea:	2701      	movs	r7, #1
1000e2ec:	e783      	b.n	1000e1f6 <ble_connected_state_handler+0xe6>
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
}
1000e2ee:	0030      	movs	r0, r6
1000e2f0:	b01a      	add	sp, #104	; 0x68
1000e2f2:	bc1c      	pop	{r2, r3, r4}
1000e2f4:	4690      	mov	r8, r2
1000e2f6:	4699      	mov	r9, r3
1000e2f8:	46a3      	mov	fp, r4
1000e2fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e2fc:	10015ddc 	.word	0x10015ddc
1000e300:	10014c31 	.word	0x10014c31
1000e304:	10016ce0 	.word	0x10016ce0
1000e308:	10014b11 	.word	0x10014b11
1000e30c:	10016d24 	.word	0x10016d24
1000e310:	100191d0 	.word	0x100191d0
1000e314:	100149b7 	.word	0x100149b7
1000e318:	10017a90 	.word	0x10017a90
1000e31c:	10014999 	.word	0x10014999
1000e320:	100149c9 	.word	0x100149c9
1000e324:	10018f6a 	.word	0x10018f6a
1000e328:	10010225 	.word	0x10010225
1000e32c:	10016d3c 	.word	0x10016d3c
1000e330:	10018f24 	.word	0x10018f24
1000e334:	10019190 	.word	0x10019190
1000e338:	10016d60 	.word	0x10016d60
1000e33c:	100101f9 	.word	0x100101f9
1000e340:	1000e0dd 	.word	0x1000e0dd
1000e344:	10016d9c 	.word	0x10016d9c
1000e348:	10018ffe 	.word	0x10018ffe

1000e34c <ble_resolv_rand_addr_handler>:

at_ble_status_t ble_resolv_rand_addr_handler(void *params)
{
1000e34c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e34e:	4647      	mov	r7, r8
1000e350:	b480      	push	{r7}
	uint8_t idx;	
	bool device_found = false;
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
1000e352:	7803      	ldrb	r3, [r0, #0]
1000e354:	2b00      	cmp	r3, #0
1000e356:	d141      	bne.n	1000e3dc <ble_resolv_rand_addr_handler+0x90>
1000e358:	4d2f      	ldr	r5, [pc, #188]	; (1000e418 <ble_resolv_rand_addr_handler+0xcc>)
1000e35a:	2400      	movs	r4, #0
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			/* Check the Resolved Address */
			if (!memcmp((uint8_t *)ble_resolv_rand_addr_status->irk, (uint8_t *)ble_dev_info[idx].bond_info.peer_irk.key, AT_BLE_MAX_KEY_LEN))
1000e35c:	1c46      	adds	r6, r0, #1
1000e35e:	4f2f      	ldr	r7, [pc, #188]	; (1000e41c <ble_resolv_rand_addr_handler+0xd0>)
1000e360:	2210      	movs	r2, #16
1000e362:	0029      	movs	r1, r5
1000e364:	0030      	movs	r0, r6
1000e366:	47b8      	blx	r7
1000e368:	2800      	cmp	r0, #0
1000e36a:	d03f      	beq.n	1000e3ec <ble_resolv_rand_addr_handler+0xa0>
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e36c:	3401      	adds	r4, #1
1000e36e:	b2e4      	uxtb	r4, r4
1000e370:	357c      	adds	r5, #124	; 0x7c
1000e372:	2c05      	cmp	r4, #5
1000e374:	d1f4      	bne.n	1000e360 <ble_resolv_rand_addr_handler+0x14>
1000e376:	e031      	b.n	1000e3dc <ble_resolv_rand_addr_handler+0x90>
1000e378:	b2dd      	uxtb	r5, r3
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e37a:	001c      	movs	r4, r3
1000e37c:	7811      	ldrb	r1, [r2, #0]
1000e37e:	2900      	cmp	r1, #0
1000e380:	d122      	bne.n	1000e3c8 <ble_resolv_rand_addr_handler+0x7c>
1000e382:	e001      	b.n	1000e388 <ble_resolv_rand_addr_handler+0x3c>
1000e384:	2400      	movs	r4, #0
1000e386:	2500      	movs	r5, #0
			{
				memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000e388:	4b25      	ldr	r3, [pc, #148]	; (1000e420 <ble_resolv_rand_addr_handler+0xd4>)
1000e38a:	4698      	mov	r8, r3
1000e38c:	0166      	lsls	r6, r4, #5
1000e38e:	1b37      	subs	r7, r6, r4
1000e390:	00bf      	lsls	r7, r7, #2
1000e392:	4447      	add	r7, r8
1000e394:	2212      	movs	r2, #18
1000e396:	4923      	ldr	r1, [pc, #140]	; (1000e424 <ble_resolv_rand_addr_handler+0xd8>)
1000e398:	0038      	movs	r0, r7
1000e39a:	4b23      	ldr	r3, [pc, #140]	; (1000e428 <ble_resolv_rand_addr_handler+0xdc>)
1000e39c:	4798      	blx	r3
				ble_device_count++;
1000e39e:	4a23      	ldr	r2, [pc, #140]	; (1000e42c <ble_resolv_rand_addr_handler+0xe0>)
1000e3a0:	7813      	ldrb	r3, [r2, #0]
1000e3a2:	3301      	adds	r3, #1
1000e3a4:	b2db      	uxtb	r3, r3
1000e3a6:	7013      	strb	r3, [r2, #0]
				ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e3a8:	375e      	adds	r7, #94	; 0x5e
1000e3aa:	2302      	movs	r3, #2
1000e3ac:	703b      	strb	r3, [r7, #0]
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e3ae:	1b34      	subs	r4, r6, r4
1000e3b0:	00a4      	lsls	r4, r4, #2
1000e3b2:	4444      	add	r4, r8
1000e3b4:	3308      	adds	r3, #8
1000e3b6:	74a3      	strb	r3, [r4, #18]
			}
		}
	}
	DBG_LOG_DEV("Device idx:%d",idx);
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000e3b8:	016b      	lsls	r3, r5, #5
1000e3ba:	1b5d      	subs	r5, r3, r5
1000e3bc:	00ad      	lsls	r5, r5, #2
1000e3be:	4445      	add	r5, r8
1000e3c0:	7cab      	ldrb	r3, [r5, #18]
1000e3c2:	2b0a      	cmp	r3, #10
1000e3c4:	d123      	bne.n	1000e40e <ble_resolv_rand_addr_handler+0xc2>
1000e3c6:	e004      	b.n	1000e3d2 <ble_resolv_rand_addr_handler+0x86>
1000e3c8:	3301      	adds	r3, #1
1000e3ca:	327c      	adds	r2, #124	; 0x7c
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e3cc:	2b05      	cmp	r3, #5
1000e3ce:	d1d3      	bne.n	1000e378 <ble_resolv_rand_addr_handler+0x2c>
1000e3d0:	e01d      	b.n	1000e40e <ble_resolv_rand_addr_handler+0xc2>
	}
	DBG_LOG_DEV("Device idx:%d",idx);
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
	{
		ble_send_slave_sec_request(connected_state_info.handle);
1000e3d2:	4b14      	ldr	r3, [pc, #80]	; (1000e424 <ble_resolv_rand_addr_handler+0xd8>)
1000e3d4:	8918      	ldrh	r0, [r3, #8]
1000e3d6:	4b16      	ldr	r3, [pc, #88]	; (1000e430 <ble_resolv_rand_addr_handler+0xe4>)
1000e3d8:	4798      	blx	r3
	}
	#endif
	ALL_UNUSED(peripheral_device_added);

	return AT_BLE_SUCCESS;
1000e3da:	e018      	b.n	1000e40e <ble_resolv_rand_addr_handler+0xc2>
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e3dc:	235e      	movs	r3, #94	; 0x5e
1000e3de:	4a10      	ldr	r2, [pc, #64]	; (1000e420 <ble_resolv_rand_addr_handler+0xd4>)
1000e3e0:	5cd3      	ldrb	r3, [r2, r3]
1000e3e2:	2b00      	cmp	r3, #0
1000e3e4:	d0ce      	beq.n	1000e384 <ble_resolv_rand_addr_handler+0x38>
1000e3e6:	4a13      	ldr	r2, [pc, #76]	; (1000e434 <ble_resolv_rand_addr_handler+0xe8>)
1000e3e8:	2301      	movs	r3, #1
1000e3ea:	e7c5      	b.n	1000e378 <ble_resolv_rand_addr_handler+0x2c>
	}
	
	if (device_found)
	{
		DBG_LOG_DEV("##########Device Found");
		ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e3ec:	480c      	ldr	r0, [pc, #48]	; (1000e420 <ble_resolv_rand_addr_handler+0xd4>)
1000e3ee:	0163      	lsls	r3, r4, #5
1000e3f0:	1b1a      	subs	r2, r3, r4
1000e3f2:	0092      	lsls	r2, r2, #2
1000e3f4:	1882      	adds	r2, r0, r2
1000e3f6:	0011      	movs	r1, r2
1000e3f8:	315e      	adds	r1, #94	; 0x5e
1000e3fa:	2502      	movs	r5, #2
1000e3fc:	700d      	strb	r5, [r1, #0]
		ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e3fe:	210a      	movs	r1, #10
1000e400:	7491      	strb	r1, [r2, #18]
		memcpy((uint8_t *)&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000e402:	0010      	movs	r0, r2
1000e404:	2212      	movs	r2, #18
1000e406:	4907      	ldr	r1, [pc, #28]	; (1000e424 <ble_resolv_rand_addr_handler+0xd8>)
1000e408:	4b07      	ldr	r3, [pc, #28]	; (1000e428 <ble_resolv_rand_addr_handler+0xdc>)
1000e40a:	4798      	blx	r3
1000e40c:	e7e1      	b.n	1000e3d2 <ble_resolv_rand_addr_handler+0x86>
	#endif
	ALL_UNUSED(peripheral_device_added);

	return AT_BLE_SUCCESS;
	
}
1000e40e:	2000      	movs	r0, #0
1000e410:	bc04      	pop	{r2}
1000e412:	4690      	mov	r8, r2
1000e414:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e416:	46c0      	nop			; (mov r8, r8)
1000e418:	10018f6a 	.word	0x10018f6a
1000e41c:	10014999 	.word	0x10014999
1000e420:	10018f24 	.word	0x10018f24
1000e424:	100191d0 	.word	0x100191d0
1000e428:	100149b7 	.word	0x100149b7
1000e42c:	10019190 	.word	0x10019190
1000e430:	1000e0dd 	.word	0x1000e0dd
1000e434:	10018ffe 	.word	0x10018ffe

1000e438 <ble_event_manager>:
	}
	return AT_BLE_SUCCESS;
}

void ble_event_manager(at_ble_events_t events, void *event_params)
{
1000e438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e43a:	000d      	movs	r5, r1
	DBG_LOG_DEV("\r\nBLE-Event:%d", events);
	switch(events)
1000e43c:	283b      	cmp	r0, #59	; 0x3b
1000e43e:	d872      	bhi.n	1000e526 <ble_event_manager+0xee>
1000e440:	0083      	lsls	r3, r0, #2
1000e442:	4a3c      	ldr	r2, [pc, #240]	; (1000e534 <ble_event_manager+0xfc>)
1000e444:	58d3      	ldr	r3, [r2, r3]
1000e446:	469f      	mov	pc, r3
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e448:	0084      	lsls	r4, r0, #2
1000e44a:	2600      	movs	r6, #0
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
1000e44c:	4f3a      	ldr	r7, [pc, #232]	; (1000e538 <ble_event_manager+0x100>)
1000e44e:	59bb      	ldr	r3, [r7, r6]
1000e450:	2b00      	cmp	r3, #0
1000e452:	d004      	beq.n	1000e45e <ble_event_manager+0x26>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e454:	591b      	ldr	r3, [r3, r4]
1000e456:	2b00      	cmp	r3, #0
1000e458:	d001      	beq.n	1000e45e <ble_event_manager+0x26>
				{
					event_cb_fn[events](event_params);		
1000e45a:	0028      	movs	r0, r5
1000e45c:	4798      	blx	r3
1000e45e:	3604      	adds	r6, #4
			if( ble_scan_duplication_check((at_ble_scan_info_t*)event_params) )
				return;
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
1000e460:	2e14      	cmp	r6, #20
1000e462:	d1f4      	bne.n	1000e44e <ble_event_manager+0x16>
1000e464:	e065      	b.n	1000e532 <ble_event_manager+0xfa>
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e466:	3813      	subs	r0, #19
1000e468:	b2c4      	uxtb	r4, r0
1000e46a:	00a4      	lsls	r4, r4, #2
1000e46c:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
1000e46e:	4f33      	ldr	r7, [pc, #204]	; (1000e53c <ble_event_manager+0x104>)
1000e470:	59bb      	ldr	r3, [r7, r6]
1000e472:	2b00      	cmp	r3, #0
1000e474:	d004      	beq.n	1000e480 <ble_event_manager+0x48>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e476:	591b      	ldr	r3, [r3, r4]
1000e478:	2b00      	cmp	r3, #0
1000e47a:	d001      	beq.n	1000e480 <ble_event_manager+0x48>
				{
					event_cb_fn[events](event_params);
1000e47c:	0028      	movs	r0, r5
1000e47e:	4798      	blx	r3
1000e480:	3604      	adds	r6, #4
	case AT_BLE_NOTIFICATION_RECIEVED:
	case AT_BLE_INDICATION_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
1000e482:	2e14      	cmp	r6, #20
1000e484:	d1f4      	bne.n	1000e470 <ble_event_manager+0x38>
1000e486:	e054      	b.n	1000e532 <ble_event_manager+0xfa>
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e488:	381d      	subs	r0, #29
1000e48a:	b2c4      	uxtb	r4, r0
1000e48c:	00a4      	lsls	r4, r4, #2
1000e48e:	2600      	movs	r6, #0
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
1000e490:	4f2b      	ldr	r7, [pc, #172]	; (1000e540 <ble_event_manager+0x108>)
1000e492:	59bb      	ldr	r3, [r7, r6]
1000e494:	2b00      	cmp	r3, #0
1000e496:	d004      	beq.n	1000e4a2 <ble_event_manager+0x6a>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e498:	591b      	ldr	r3, [r3, r4]
1000e49a:	2b00      	cmp	r3, #0
1000e49c:	d001      	beq.n	1000e4a2 <ble_event_manager+0x6a>
				{
					event_cb_fn[events](event_params);
1000e49e:	0028      	movs	r0, r5
1000e4a0:	4798      	blx	r3
1000e4a2:	3604      	adds	r6, #4
	case AT_BLE_READ_AUTHORIZE_REQUEST:
	{
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
1000e4a4:	2e14      	cmp	r6, #20
1000e4a6:	d1f4      	bne.n	1000e492 <ble_event_manager+0x5a>
1000e4a8:	e043      	b.n	1000e532 <ble_event_manager+0xfa>
	case AT_BLE_LECB_ADD_CREDIT_IND:
	case AT_BLE_LECB_SEND_RESP:
	case AT_BLE_LECB_DATA_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_READ_AUTHORIZE_REQUEST + 1);
1000e4aa:	3827      	subs	r0, #39	; 0x27
1000e4ac:	b2c0      	uxtb	r0, r0
		for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_l2cap_event_cb[idx] != NULL)
1000e4ae:	4b25      	ldr	r3, [pc, #148]	; (1000e544 <ble_event_manager+0x10c>)
1000e4b0:	681b      	ldr	r3, [r3, #0]
1000e4b2:	2b00      	cmp	r3, #0
1000e4b4:	d03d      	beq.n	1000e532 <ble_event_manager+0xfa>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_l2cap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e4b6:	0080      	lsls	r0, r0, #2
1000e4b8:	58c3      	ldr	r3, [r0, r3]
1000e4ba:	2b00      	cmp	r3, #0
1000e4bc:	d039      	beq.n	1000e532 <ble_event_manager+0xfa>
				{
					event_cb_fn[events](event_params);
1000e4be:	0008      	movs	r0, r1
1000e4c0:	4798      	blx	r3
1000e4c2:	e036      	b.n	1000e532 <ble_event_manager+0xfa>
	case AT_BLE_HTPT_ENABLE_RSP:
	case AT_BLE_HTPT_MEAS_INTV_UPD_RSP:
	case AT_BLE_HTPT_MEAS_INTV_CHG_REQ:
	{
		uint8_t idx;
		events -= (AT_BLE_LECB_DATA_RECIEVED + 1);
1000e4c4:	382d      	subs	r0, #45	; 0x2d
1000e4c6:	b2c0      	uxtb	r0, r0
		for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_htpt_event_cb[idx] != NULL)
1000e4c8:	4b1f      	ldr	r3, [pc, #124]	; (1000e548 <ble_event_manager+0x110>)
1000e4ca:	681b      	ldr	r3, [r3, #0]
1000e4cc:	2b00      	cmp	r3, #0
1000e4ce:	d030      	beq.n	1000e532 <ble_event_manager+0xfa>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_htpt_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e4d0:	0080      	lsls	r0, r0, #2
1000e4d2:	58c3      	ldr	r3, [r0, r3]
1000e4d4:	2b00      	cmp	r3, #0
1000e4d6:	d02c      	beq.n	1000e532 <ble_event_manager+0xfa>
				{
					event_cb_fn[events](event_params);
1000e4d8:	0008      	movs	r0, r1
1000e4da:	4798      	blx	r3
1000e4dc:	e029      	b.n	1000e532 <ble_event_manager+0xfa>
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e4de:	3836      	subs	r0, #54	; 0x36
1000e4e0:	b2c4      	uxtb	r4, r0
1000e4e2:	00a4      	lsls	r4, r4, #2
1000e4e4:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
1000e4e6:	4f19      	ldr	r7, [pc, #100]	; (1000e54c <ble_event_manager+0x114>)
1000e4e8:	59bb      	ldr	r3, [r7, r6]
1000e4ea:	2b00      	cmp	r3, #0
1000e4ec:	d004      	beq.n	1000e4f8 <ble_event_manager+0xc0>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e4ee:	591b      	ldr	r3, [r3, r4]
1000e4f0:	2b00      	cmp	r3, #0
1000e4f2:	d001      	beq.n	1000e4f8 <ble_event_manager+0xc0>
				{
					event_cb_fn[events](event_params);
1000e4f4:	0028      	movs	r0, r5
1000e4f6:	4798      	blx	r3
1000e4f8:	3604      	adds	r6, #4
	case AT_BLE_LE_TEST_STATUS:
	case AT_BLE_LE_PACKET_REPORT:
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
1000e4fa:	2e14      	cmp	r6, #20
1000e4fc:	d1f4      	bne.n	1000e4e8 <ble_event_manager+0xb0>
1000e4fe:	e018      	b.n	1000e532 <ble_event_manager+0xfa>
	case AT_BLE_CUSTOM_EVENT:
	case AT_BLE_DEVICE_READY:
	case AT_BLE_EVENT_MAX:
	{
		uint8_t idx;
		events -= (AT_BLE_LE_PACKET_REPORT + 1);
1000e500:	3838      	subs	r0, #56	; 0x38
1000e502:	b2c0      	uxtb	r0, r0
		for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_custom_event_cb[idx] != NULL)
1000e504:	4b12      	ldr	r3, [pc, #72]	; (1000e550 <ble_event_manager+0x118>)
1000e506:	681b      	ldr	r3, [r3, #0]
1000e508:	2b00      	cmp	r3, #0
1000e50a:	d012      	beq.n	1000e532 <ble_event_manager+0xfa>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_custom_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e50c:	0080      	lsls	r0, r0, #2
1000e50e:	58c3      	ldr	r3, [r0, r3]
1000e510:	2b00      	cmp	r3, #0
1000e512:	d00e      	beq.n	1000e532 <ble_event_manager+0xfa>
				{
					event_cb_fn[events](event_params);
1000e514:	0008      	movs	r0, r1
1000e516:	4798      	blx	r3
1000e518:	e00b      	b.n	1000e532 <ble_event_manager+0xfa>
	}
	break;

	case AT_PLATFORM_EVENT:
	{
		if (ble_user_event_cb) {
1000e51a:	4b0e      	ldr	r3, [pc, #56]	; (1000e554 <ble_event_manager+0x11c>)
1000e51c:	681b      	ldr	r3, [r3, #0]
1000e51e:	2b00      	cmp	r3, #0
1000e520:	d007      	beq.n	1000e532 <ble_event_manager+0xfa>
			ble_user_event_cb();
1000e522:	4798      	blx	r3
1000e524:	e005      	b.n	1000e532 <ble_event_manager+0xfa>
	break;

	default:
	{
		DBG_LOG_DEV("BLE-Manager:Unknown Event=0x%X", events);
		DBG_LOG("\r\n");
1000e526:	4d0c      	ldr	r5, [pc, #48]	; (1000e558 <ble_event_manager+0x120>)
1000e528:	0028      	movs	r0, r5
1000e52a:	4c0c      	ldr	r4, [pc, #48]	; (1000e55c <ble_event_manager+0x124>)
1000e52c:	47a0      	blx	r4
1000e52e:	0028      	movs	r0, r5
1000e530:	47a0      	blx	r4
	}
	break;		
	}
}
1000e532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e534:	1001668c 	.word	0x1001668c
1000e538:	100191a8 	.word	0x100191a8
1000e53c:	100191bc 	.word	0x100191bc
1000e540:	10018f10 	.word	0x10018f10
1000e544:	10019204 	.word	0x10019204
1000e548:	10018f0c 	.word	0x10018f0c
1000e54c:	10019194 	.word	0x10019194
1000e550:	10019748 	.word	0x10019748
1000e554:	10017a88 	.word	0x10017a88
1000e558:	10015ddc 	.word	0x10015ddc
1000e55c:	10014c31 	.word	0x10014c31

1000e560 <ble_event_task>:
	return ulp_status;
}

/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
1000e560:	b570      	push	{r4, r5, r6, lr}
1000e562:	0004      	movs	r4, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000e564:	4b0d      	ldr	r3, [pc, #52]	; (1000e59c <ble_event_task+0x3c>)
1000e566:	781b      	ldrb	r3, [r3, #0]
/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
	at_ble_status_t status;
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000e568:	2b01      	cmp	r3, #1
1000e56a:	d101      	bne.n	1000e570 <ble_event_task+0x10>
	{
		release_sleep_lock();
1000e56c:	4b0c      	ldr	r3, [pc, #48]	; (1000e5a0 <ble_event_task+0x40>)
1000e56e:	4798      	blx	r3
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
1000e570:	0022      	movs	r2, r4
1000e572:	490c      	ldr	r1, [pc, #48]	; (1000e5a4 <ble_event_task+0x44>)
1000e574:	480c      	ldr	r0, [pc, #48]	; (1000e5a8 <ble_event_task+0x48>)
1000e576:	4b0d      	ldr	r3, [pc, #52]	; (1000e5ac <ble_event_task+0x4c>)
1000e578:	4798      	blx	r3
1000e57a:	0004      	movs	r4, r0
1000e57c:	0005      	movs	r5, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000e57e:	4b07      	ldr	r3, [pc, #28]	; (1000e59c <ble_event_task+0x3c>)
1000e580:	781b      	ldrb	r3, [r3, #0]
	{
		release_sleep_lock();
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000e582:	2b01      	cmp	r3, #1
1000e584:	d101      	bne.n	1000e58a <ble_event_task+0x2a>
	{
		acquire_sleep_lock();
1000e586:	4b0a      	ldr	r3, [pc, #40]	; (1000e5b0 <ble_event_task+0x50>)
1000e588:	4798      	blx	r3
	}
	
    if (status == AT_BLE_SUCCESS) 
1000e58a:	2d00      	cmp	r5, #0
1000e58c:	d104      	bne.n	1000e598 <ble_event_task+0x38>
    {		
            ble_event_manager(event, ble_event_params);
1000e58e:	4b06      	ldr	r3, [pc, #24]	; (1000e5a8 <ble_event_task+0x48>)
1000e590:	7818      	ldrb	r0, [r3, #0]
1000e592:	4904      	ldr	r1, [pc, #16]	; (1000e5a4 <ble_event_task+0x44>)
1000e594:	4b07      	ldr	r3, [pc, #28]	; (1000e5b4 <ble_event_task+0x54>)
1000e596:	4798      	blx	r3
    }
    
    return status;
}
1000e598:	0020      	movs	r0, r4
1000e59a:	bd70      	pop	{r4, r5, r6, pc}
1000e59c:	10017a97 	.word	0x10017a97
1000e5a0:	1000ef55 	.word	0x1000ef55
1000e5a4:	1001953c 	.word	0x1001953c
1000e5a8:	10019200 	.word	0x10019200
1000e5ac:	1000f5ad 	.word	0x1000f5ad
1000e5b0:	1000ef2d 	.word	0x1000ef2d
1000e5b4:	1000e439 	.word	0x1000e439

1000e5b8 <ble_advertisement_data_set>:
	}
}

/* Advertisement Data will be set based on the advertisement configuration */
at_ble_status_t ble_advertisement_data_set(void)
{
1000e5b8:	b510      	push	{r4, lr}
1000e5ba:	b090      	sub	sp, #64	; 0x40
		uint8_t length_field_ind;
		uint8_t adv_element_len;
		adv_buf[adv_data_element.len] = adv_data_element.len;
		length_field_ind = adv_data_element.len;
		adv_data_element.len++;
		adv_buf[adv_data_element.len++] = COMPLETE_LIST_16BIT_SERV_UUIDS;
1000e5bc:	ac08      	add	r4, sp, #32
1000e5be:	2203      	movs	r2, #3
1000e5c0:	7062      	strb	r2, [r4, #1]
		MREPEAT(SERVICE_UUID16_MAX_NUM, _CONF_SERVICE_16BIT_UUID, &adv_data_element);
1000e5c2:	2302      	movs	r3, #2
1000e5c4:	70a3      	strb	r3, [r4, #2]
1000e5c6:	3316      	adds	r3, #22
1000e5c8:	70e3      	strb	r3, [r4, #3]
1000e5ca:	7122      	strb	r2, [r4, #4]
1000e5cc:	7163      	strb	r3, [r4, #5]
1000e5ce:	3201      	adds	r2, #1
1000e5d0:	71a2      	strb	r2, [r4, #6]
1000e5d2:	71e3      	strb	r3, [r4, #7]
1000e5d4:	320b      	adds	r2, #11
1000e5d6:	7222      	strb	r2, [r4, #8]
1000e5d8:	7263      	strb	r3, [r4, #9]
		adv_element_len = adv_data_element.len - (length_field_ind + ADV_ELEMENT_SIZE);
		if(adv_element_len) 
		{			
			adv_buf[length_field_ind] = adv_element_len+ADV_TYPE_SIZE;
1000e5da:	3b0f      	subs	r3, #15
1000e5dc:	7023      	strb	r3, [r4, #0]
	#endif
	
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_ENABLE && !BLE_GAP_ADV_SHORTENED_LOCAL_NAME_ENABLE)
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_SCN_RSP_ENABLE != SCAN_RESPONSE_ONLY_ENABLE)
	if((adv_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_TYPE_FLAG_SIZE + ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH))) {
		adv_buf[adv_data_element.len++] = BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH + ADV_TYPE_SIZE;
1000e5de:	3a05      	subs	r2, #5
1000e5e0:	72a2      	strb	r2, [r4, #10]
		adv_buf[adv_data_element.len++] = COMPLETE_LOCAL_NAME;
1000e5e2:	72e3      	strb	r3, [r4, #11]
		memcpy(&adv_buf[adv_data_element.len], BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME, BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH);
1000e5e4:	aa0b      	add	r2, sp, #44	; 0x2c
1000e5e6:	4b10      	ldr	r3, [pc, #64]	; (1000e628 <ble_advertisement_data_set+0x70>)
1000e5e8:	cb03      	ldmia	r3!, {r0, r1}
1000e5ea:	c203      	stmia	r2!, {r0, r1}
1000e5ec:	781b      	ldrb	r3, [r3, #0]
1000e5ee:	7013      	strb	r3, [r2, #0]
    DBG_LOG_DEV("[ble_manager]\t\tManufacturer specific data NOT enabled");
	if(false){}
	#endif
	#if ((BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ENABLE) || (BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ONLY_ENABLE))
	else if((scan_resp_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE))) {
		scn_resp[scan_resp_data_element.len++] = BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE + ADV_TYPE_SIZE;
1000e5f0:	2307      	movs	r3, #7
1000e5f2:	466a      	mov	r2, sp
1000e5f4:	7013      	strb	r3, [r2, #0]
		scn_resp[scan_resp_data_element.len++] = MANUFACTURER_SPECIFIC_DATA;
1000e5f6:	33f8      	adds	r3, #248	; 0xf8
1000e5f8:	7053      	strb	r3, [r2, #1]
		memcpy(&scn_resp[scan_resp_data_element.len], BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA, BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE);
1000e5fa:	2206      	movs	r2, #6
1000e5fc:	490b      	ldr	r1, [pc, #44]	; (1000e62c <ble_advertisement_data_set+0x74>)
1000e5fe:	466b      	mov	r3, sp
1000e600:	1c98      	adds	r0, r3, #2
1000e602:	4b0b      	ldr	r3, [pc, #44]	; (1000e630 <ble_advertisement_data_set+0x78>)
1000e604:	4798      	blx	r3
		DBG_LOG_ADV("Failed to add Manufacturer specific data");
		return AT_BLE_GAP_INVALID_PARAM;
	}
	#endif
	
	if (at_ble_adv_data_set(adv_buf, adv_data_element.len, scn_resp,
1000e606:	2308      	movs	r3, #8
1000e608:	466a      	mov	r2, sp
1000e60a:	2115      	movs	r1, #21
1000e60c:	0020      	movs	r0, r4
1000e60e:	4c09      	ldr	r4, [pc, #36]	; (1000e634 <ble_advertisement_data_set+0x7c>)
1000e610:	47a0      	blx	r4
1000e612:	2800      	cmp	r0, #0
1000e614:	d005      	beq.n	1000e622 <ble_advertisement_data_set+0x6a>
	scan_resp_data_element.len) != AT_BLE_SUCCESS) {
		DBG_LOG("BLE Advertisement data set failed");
1000e616:	4808      	ldr	r0, [pc, #32]	; (1000e638 <ble_advertisement_data_set+0x80>)
1000e618:	4b08      	ldr	r3, [pc, #32]	; (1000e63c <ble_advertisement_data_set+0x84>)
1000e61a:	4798      	blx	r3
1000e61c:	4808      	ldr	r0, [pc, #32]	; (1000e640 <ble_advertisement_data_set+0x88>)
1000e61e:	4b09      	ldr	r3, [pc, #36]	; (1000e644 <ble_advertisement_data_set+0x8c>)
1000e620:	4798      	blx	r3
            //DBG_LOG_ADV("- 0x%02x(%c) ", adv_buf[i], adv_buf[i]);
        //}
		//DBG_LOG_ADV("BLE Advertisement data set success");
		return AT_BLE_SUCCESS;
    }
}
1000e622:	2000      	movs	r0, #0
1000e624:	b010      	add	sp, #64	; 0x40
1000e626:	bd10      	pop	{r4, pc}
1000e628:	10016be4 	.word	0x10016be4
1000e62c:	10016dc4 	.word	0x10016dc4
1000e630:	100149b7 	.word	0x100149b7
1000e634:	1001000d 	.word	0x1001000d
1000e638:	10015ddc 	.word	0x10015ddc
1000e63c:	10014c31 	.word	0x10014c31
1000e640:	10016dcc 	.word	0x10016dcc
1000e644:	10014b11 	.word	0x10014b11

1000e648 <uart_read_complete_callback>:

void _time_start(unsigned int sec);
unsigned int _time_done(void);

static void uart_read_complete_callback(struct uart_module *const module)
{
1000e648:	b510      	push	{r4, lr}
	if(read_status == UART_READ_WAITING) {
1000e64a:	4b0e      	ldr	r3, [pc, #56]	; (1000e684 <uart_read_complete_callback+0x3c>)
1000e64c:	781b      	ldrb	r3, [r3, #0]
1000e64e:	2b01      	cmp	r3, #1
1000e650:	d10b      	bne.n	1000e66a <uart_read_complete_callback+0x22>
		read_status = UART_READ_DONE;
1000e652:	2202      	movs	r2, #2
1000e654:	4b0b      	ldr	r3, [pc, #44]	; (1000e684 <uart_read_complete_callback+0x3c>)
1000e656:	701a      	strb	r2, [r3, #0]
		
		if(user_callback_func == NULL)
1000e658:	4b0b      	ldr	r3, [pc, #44]	; (1000e688 <uart_read_complete_callback+0x40>)
1000e65a:	681b      	ldr	r3, [r3, #0]
1000e65c:	2b00      	cmp	r3, #0
1000e65e:	d110      	bne.n	1000e682 <uart_read_complete_callback+0x3a>
			uart_disable_callback(&uart_instance, UART_RX_COMPLETE);
1000e660:	2102      	movs	r1, #2
1000e662:	480a      	ldr	r0, [pc, #40]	; (1000e68c <uart_read_complete_callback+0x44>)
1000e664:	4b0a      	ldr	r3, [pc, #40]	; (1000e690 <uart_read_complete_callback+0x48>)
1000e666:	4798      	blx	r3
1000e668:	e00b      	b.n	1000e682 <uart_read_complete_callback+0x3a>
	}
	else if(user_callback_func != NULL) {
1000e66a:	4b07      	ldr	r3, [pc, #28]	; (1000e688 <uart_read_complete_callback+0x40>)
1000e66c:	681b      	ldr	r3, [r3, #0]
1000e66e:	2b00      	cmp	r3, #0
1000e670:	d007      	beq.n	1000e682 <uart_read_complete_callback+0x3a>
		user_callback_func(string_input[0]);
1000e672:	4c08      	ldr	r4, [pc, #32]	; (1000e694 <uart_read_complete_callback+0x4c>)
1000e674:	7820      	ldrb	r0, [r4, #0]
1000e676:	4798      	blx	r3
		uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000e678:	2201      	movs	r2, #1
1000e67a:	0021      	movs	r1, r4
1000e67c:	4803      	ldr	r0, [pc, #12]	; (1000e68c <uart_read_complete_callback+0x44>)
1000e67e:	4b06      	ldr	r3, [pc, #24]	; (1000e698 <uart_read_complete_callback+0x50>)
1000e680:	4798      	blx	r3
	}
	else {
		//Nothing to do.
	}
}
1000e682:	bd10      	pop	{r4, pc}
1000e684:	10018a9c 	.word	0x10018a9c
1000e688:	10018aa4 	.word	0x10018aa4
1000e68c:	1001974c 	.word	0x1001974c
1000e690:	1000d391 	.word	0x1000d391
1000e694:	10018aa0 	.word	0x10018aa0
1000e698:	1000d335 	.word	0x1000d335

1000e69c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct uart_module *const module,
		uint8_t *c)
{
1000e69c:	b570      	push	{r4, r5, r6, lr}
1000e69e:	0006      	movs	r6, r0
1000e6a0:	000d      	movs	r5, r1
	while(STATUS_OK != uart_read_wait(module, c));
1000e6a2:	4c03      	ldr	r4, [pc, #12]	; (1000e6b0 <usart_serial_getchar+0x14>)
1000e6a4:	0029      	movs	r1, r5
1000e6a6:	0030      	movs	r0, r6
1000e6a8:	47a0      	blx	r4
1000e6aa:	2800      	cmp	r0, #0
1000e6ac:	d1fa      	bne.n	1000e6a4 <usart_serial_getchar+0x8>
}
1000e6ae:	bd70      	pop	{r4, r5, r6, pc}
1000e6b0:	1000d321 	.word	0x1000d321

1000e6b4 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct uart_module *const module,
		uint8_t c)
{
1000e6b4:	b570      	push	{r4, r5, r6, lr}
1000e6b6:	0006      	movs	r6, r0
1000e6b8:	000d      	movs	r5, r1
	while(STATUS_OK !=uart_write_wait(module, c));
1000e6ba:	4c03      	ldr	r4, [pc, #12]	; (1000e6c8 <usart_serial_putchar+0x14>)
1000e6bc:	0029      	movs	r1, r5
1000e6be:	0030      	movs	r0, r6
1000e6c0:	47a0      	blx	r4
1000e6c2:	2800      	cmp	r0, #0
1000e6c4:	d1fa      	bne.n	1000e6bc <usart_serial_putchar+0x8>

	return STATUS_OK;
}
1000e6c6:	bd70      	pop	{r4, r5, r6, pc}
1000e6c8:	1000d311 	.word	0x1000d311

1000e6cc <serial_console_init>:

void serial_console_init(void)
{
1000e6cc:	b570      	push	{r4, r5, r6, lr}
	system_clock_config(CLOCK_RESOURCE_XO_26_MHZ, CLOCK_FREQ_26_MHZ);
1000e6ce:	2100      	movs	r1, #0
1000e6d0:	2000      	movs	r0, #0
1000e6d2:	4b19      	ldr	r3, [pc, #100]	; (1000e738 <serial_console_init+0x6c>)
1000e6d4:	4798      	blx	r3

	uart_get_config_defaults(&config_uart);
1000e6d6:	4c19      	ldr	r4, [pc, #100]	; (1000e73c <serial_console_init+0x70>)
1000e6d8:	0020      	movs	r0, r4
1000e6da:	4b19      	ldr	r3, [pc, #100]	; (1000e740 <serial_console_init+0x74>)
1000e6dc:	4798      	blx	r3

	config_uart.baud_rate = CONF_STDIO_BAUDRATE;
1000e6de:	23e1      	movs	r3, #225	; 0xe1
1000e6e0:	025b      	lsls	r3, r3, #9
1000e6e2:	6023      	str	r3, [r4, #0]
	config_uart.pin_number_pad[0] = EDBG_CDC_PIN_PAD0;
1000e6e4:	2302      	movs	r3, #2
1000e6e6:	60a3      	str	r3, [r4, #8]
	config_uart.pin_number_pad[1] = EDBG_CDC_PIN_PAD1;
1000e6e8:	2203      	movs	r2, #3
1000e6ea:	60e2      	str	r2, [r4, #12]
	config_uart.pin_number_pad[2] = EDBG_CDC_PIN_PAD2;
1000e6ec:	3201      	adds	r2, #1
1000e6ee:	6122      	str	r2, [r4, #16]
	config_uart.pin_number_pad[3] = EDBG_CDC_PIN_PAD3;
1000e6f0:	3201      	adds	r2, #1
1000e6f2:	6162      	str	r2, [r4, #20]
	
	config_uart.pinmux_sel_pad[0] = EDBG_CDC_MUX_PAD0;
1000e6f4:	61a3      	str	r3, [r4, #24]
	config_uart.pinmux_sel_pad[1] = EDBG_CDC_MUX_PAD1;
1000e6f6:	61e3      	str	r3, [r4, #28]
	config_uart.pinmux_sel_pad[2] = EDBG_CDC_MUX_PAD2;
1000e6f8:	6223      	str	r3, [r4, #32]
	config_uart.pinmux_sel_pad[3] = EDBG_CDC_MUX_PAD3;
1000e6fa:	6263      	str	r3, [r4, #36]	; 0x24
static inline void stdio_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	stdio_base = (void *)module;
1000e6fc:	4d11      	ldr	r5, [pc, #68]	; (1000e744 <serial_console_init+0x78>)
1000e6fe:	4b12      	ldr	r3, [pc, #72]	; (1000e748 <serial_console_init+0x7c>)
1000e700:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
1000e702:	4a12      	ldr	r2, [pc, #72]	; (1000e74c <serial_console_init+0x80>)
1000e704:	4b12      	ldr	r3, [pc, #72]	; (1000e750 <serial_console_init+0x84>)
1000e706:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
1000e708:	4a12      	ldr	r2, [pc, #72]	; (1000e754 <serial_console_init+0x88>)
1000e70a:	4b13      	ldr	r3, [pc, #76]	; (1000e758 <serial_console_init+0x8c>)
1000e70c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	if (uart_init(module, hw, config) == STATUS_OK) {
1000e70e:	0022      	movs	r2, r4
1000e710:	4912      	ldr	r1, [pc, #72]	; (1000e75c <serial_console_init+0x90>)
1000e712:	0028      	movs	r0, r5
1000e714:	4b12      	ldr	r3, [pc, #72]	; (1000e760 <serial_console_init+0x94>)
1000e716:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
1000e718:	4e12      	ldr	r6, [pc, #72]	; (1000e764 <serial_console_init+0x98>)
1000e71a:	6833      	ldr	r3, [r6, #0]
1000e71c:	6898      	ldr	r0, [r3, #8]
1000e71e:	2100      	movs	r1, #0
1000e720:	4c11      	ldr	r4, [pc, #68]	; (1000e768 <serial_console_init+0x9c>)
1000e722:	47a0      	blx	r4
	setbuf(stdin, NULL);
1000e724:	6833      	ldr	r3, [r6, #0]
1000e726:	6858      	ldr	r0, [r3, #4]
1000e728:	2100      	movs	r1, #0
1000e72a:	47a0      	blx	r4

	stdio_serial_init(&uart_instance, CONF_STDIO_USART_MODULE, &config_uart);
	
	uart_register_callback(&uart_instance, uart_read_complete_callback, UART_RX_COMPLETE);
1000e72c:	2202      	movs	r2, #2
1000e72e:	490f      	ldr	r1, [pc, #60]	; (1000e76c <serial_console_init+0xa0>)
1000e730:	0028      	movs	r0, r5
1000e732:	4b0f      	ldr	r3, [pc, #60]	; (1000e770 <serial_console_init+0xa4>)
1000e734:	4798      	blx	r3
}
1000e736:	bd70      	pop	{r4, r5, r6, pc}
1000e738:	1000c331 	.word	0x1000c331
1000e73c:	10019770 	.word	0x10019770
1000e740:	1000d129 	.word	0x1000d129
1000e744:	1001974c 	.word	0x1001974c
1000e748:	10018f08 	.word	0x10018f08
1000e74c:	1000e6b5 	.word	0x1000e6b5
1000e750:	10018f04 	.word	0x10018f04
1000e754:	1000e69d 	.word	0x1000e69d
1000e758:	10018f00 	.word	0x10018f00
1000e75c:	40004000 	.word	0x40004000
1000e760:	1000d155 	.word	0x1000d155
1000e764:	10017168 	.word	0x10017168
1000e768:	10014ce1 	.word	0x10014ce1
1000e76c:	1000e649 	.word	0x1000e649
1000e770:	1000d35d 	.word	0x1000d35d

1000e774 <_time_start>:

void _time_start(unsigned int sec)
{
1000e774:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e776:	b083      	sub	sp, #12
1000e778:	0005      	movs	r5, r0
	system_clock_get_value();
1000e77a:	4c0d      	ldr	r4, [pc, #52]	; (1000e7b0 <_time_start+0x3c>)
1000e77c:	47a0      	blx	r4
	unsigned int main_clk = system_clock_get_value();
1000e77e:	47a0      	blx	r4

	tick = (((double)(main_clk)) * ((double)0.0000493)) * (sec * 1000);
1000e780:	4f0c      	ldr	r7, [pc, #48]	; (1000e7b4 <_time_start+0x40>)
1000e782:	47b8      	blx	r7
1000e784:	4e0c      	ldr	r6, [pc, #48]	; (1000e7b8 <_time_start+0x44>)
1000e786:	4a0d      	ldr	r2, [pc, #52]	; (1000e7bc <_time_start+0x48>)
1000e788:	4b0d      	ldr	r3, [pc, #52]	; (1000e7c0 <_time_start+0x4c>)
1000e78a:	47b0      	blx	r6
1000e78c:	9000      	str	r0, [sp, #0]
1000e78e:	9101      	str	r1, [sp, #4]
1000e790:	20fa      	movs	r0, #250	; 0xfa
1000e792:	0080      	lsls	r0, r0, #2
1000e794:	4368      	muls	r0, r5
1000e796:	47b8      	blx	r7
1000e798:	0002      	movs	r2, r0
1000e79a:	000b      	movs	r3, r1
1000e79c:	9800      	ldr	r0, [sp, #0]
1000e79e:	9901      	ldr	r1, [sp, #4]
1000e7a0:	47b0      	blx	r6
1000e7a2:	4b08      	ldr	r3, [pc, #32]	; (1000e7c4 <_time_start+0x50>)
1000e7a4:	4798      	blx	r3
1000e7a6:	4b08      	ldr	r3, [pc, #32]	; (1000e7c8 <_time_start+0x54>)
1000e7a8:	6018      	str	r0, [r3, #0]
}
1000e7aa:	b003      	add	sp, #12
1000e7ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e7ae:	46c0      	nop			; (mov r8, r8)
1000e7b0:	1000c3b5 	.word	0x1000c3b5
1000e7b4:	1001488d 	.word	0x1001488d
1000e7b8:	10013c85 	.word	0x10013c85
1000e7bc:	19feaec7 	.word	0x19feaec7
1000e7c0:	3f09d8ef 	.word	0x3f09d8ef
1000e7c4:	10012d29 	.word	0x10012d29
1000e7c8:	10018a98 	.word	0x10018a98

1000e7cc <_time_done>:

unsigned int _time_done()
{
	return --tick;
1000e7cc:	4b02      	ldr	r3, [pc, #8]	; (1000e7d8 <_time_done+0xc>)
1000e7ce:	681a      	ldr	r2, [r3, #0]
1000e7d0:	1e50      	subs	r0, r2, #1
1000e7d2:	6018      	str	r0, [r3, #0]
}
1000e7d4:	4770      	bx	lr
1000e7d6:	46c0      	nop			; (mov r8, r8)
1000e7d8:	10018a98 	.word	0x10018a98

1000e7dc <getchar_b11_timeout>:

int getchar_b11_timeout(unsigned int sec)
{
1000e7dc:	b570      	push	{r4, r5, r6, lr}
1000e7de:	0004      	movs	r4, r0
	read_status = UART_READ_WAITING;
1000e7e0:	2201      	movs	r2, #1
1000e7e2:	4b11      	ldr	r3, [pc, #68]	; (1000e828 <getchar_b11_timeout+0x4c>)
1000e7e4:	701a      	strb	r2, [r3, #0]
	
	if(user_callback_func == NULL)
1000e7e6:	4b11      	ldr	r3, [pc, #68]	; (1000e82c <getchar_b11_timeout+0x50>)
1000e7e8:	681b      	ldr	r3, [r3, #0]
1000e7ea:	2b00      	cmp	r3, #0
1000e7ec:	d103      	bne.n	1000e7f6 <getchar_b11_timeout+0x1a>
		uart_enable_callback(&uart_instance, UART_RX_COMPLETE);
1000e7ee:	2102      	movs	r1, #2
1000e7f0:	480f      	ldr	r0, [pc, #60]	; (1000e830 <getchar_b11_timeout+0x54>)
1000e7f2:	4b10      	ldr	r3, [pc, #64]	; (1000e834 <getchar_b11_timeout+0x58>)
1000e7f4:	4798      	blx	r3

	_time_start(sec);
1000e7f6:	0020      	movs	r0, r4
1000e7f8:	4b0f      	ldr	r3, [pc, #60]	; (1000e838 <getchar_b11_timeout+0x5c>)
1000e7fa:	4798      	blx	r3
	
	string_input[0] = 0;
1000e7fc:	490f      	ldr	r1, [pc, #60]	; (1000e83c <getchar_b11_timeout+0x60>)
1000e7fe:	2300      	movs	r3, #0
1000e800:	700b      	strb	r3, [r1, #0]
	uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000e802:	2201      	movs	r2, #1
1000e804:	480a      	ldr	r0, [pc, #40]	; (1000e830 <getchar_b11_timeout+0x54>)
1000e806:	4b0e      	ldr	r3, [pc, #56]	; (1000e840 <getchar_b11_timeout+0x64>)
1000e808:	4798      	blx	r3
	
	while (read_status != UART_READ_DONE && _time_done() > 0 );
1000e80a:	4c07      	ldr	r4, [pc, #28]	; (1000e828 <getchar_b11_timeout+0x4c>)
1000e80c:	4d0d      	ldr	r5, [pc, #52]	; (1000e844 <getchar_b11_timeout+0x68>)
1000e80e:	7823      	ldrb	r3, [r4, #0]
1000e810:	2b02      	cmp	r3, #2
1000e812:	d002      	beq.n	1000e81a <getchar_b11_timeout+0x3e>
1000e814:	47a8      	blx	r5
1000e816:	2800      	cmp	r0, #0
1000e818:	d1f9      	bne.n	1000e80e <getchar_b11_timeout+0x32>
	
	read_status = UART_READ_NONE;
1000e81a:	2200      	movs	r2, #0
1000e81c:	4b02      	ldr	r3, [pc, #8]	; (1000e828 <getchar_b11_timeout+0x4c>)
1000e81e:	701a      	strb	r2, [r3, #0]

	return string_input[0];
1000e820:	4b06      	ldr	r3, [pc, #24]	; (1000e83c <getchar_b11_timeout+0x60>)
1000e822:	7818      	ldrb	r0, [r3, #0]
}
1000e824:	bd70      	pop	{r4, r5, r6, pc}
1000e826:	46c0      	nop			; (mov r8, r8)
1000e828:	10018a9c 	.word	0x10018a9c
1000e82c:	10018aa4 	.word	0x10018aa4
1000e830:	1001974c 	.word	0x1001974c
1000e834:	1000d371 	.word	0x1000d371
1000e838:	1000e775 	.word	0x1000e775
1000e83c:	10018aa0 	.word	0x10018aa0
1000e840:	1000d335 	.word	0x1000d335
1000e844:	1000e7cd 	.word	0x1000e7cd

1000e848 <platform_event_free>:
void platform_event_free(struct platform_event* event);
//struct str_watched_event watched_event;

void platform_event_free(struct platform_event* event)
{
	event->next = platform_event_free_list;
1000e848:	4b02      	ldr	r3, [pc, #8]	; (1000e854 <platform_event_free+0xc>)
1000e84a:	681a      	ldr	r2, [r3, #0]
1000e84c:	6002      	str	r2, [r0, #0]
	platform_event_free_list = event;
1000e84e:	6018      	str	r0, [r3, #0]
}
1000e850:	4770      	bx	lr
1000e852:	46c0      	nop			; (mov r8, r8)
1000e854:	10018aac 	.word	0x10018aac

1000e858 <platform_event_post>:

void platform_event_post(uint16_t event_type, void * data, uint16_t data_len)
{
1000e858:	b530      	push	{r4, r5, lr}
	// get a free event object
	struct platform_event* evt = platform_event_free_list;
1000e85a:	4b0b      	ldr	r3, [pc, #44]	; (1000e888 <platform_event_post+0x30>)
1000e85c:	681c      	ldr	r4, [r3, #0]
	if(evt != NULL)
1000e85e:	2c00      	cmp	r4, #0
1000e860:	d011      	beq.n	1000e886 <platform_event_post+0x2e>
	{
		platform_event_free_list = evt->next;
1000e862:	6825      	ldr	r5, [r4, #0]
1000e864:	601d      	str	r5, [r3, #0]
		
		evt->next = NULL;
1000e866:	2300      	movs	r3, #0
1000e868:	6023      	str	r3, [r4, #0]
		evt->data = data;
1000e86a:	60a1      	str	r1, [r4, #8]
		evt->data_len = data_len;
1000e86c:	80e2      	strh	r2, [r4, #6]
		evt->event_type = event_type;
1000e86e:	80a0      	strh	r0, [r4, #4]

		if(platform_event_pending_list == NULL)
1000e870:	4b06      	ldr	r3, [pc, #24]	; (1000e88c <platform_event_post+0x34>)
1000e872:	681a      	ldr	r2, [r3, #0]
1000e874:	2a00      	cmp	r2, #0
1000e876:	d102      	bne.n	1000e87e <platform_event_post+0x26>
		{
			platform_event_pending_list = evt;
1000e878:	601c      	str	r4, [r3, #0]
1000e87a:	e004      	b.n	1000e886 <platform_event_post+0x2e>
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
			{
				cur = cur->next;
1000e87c:	001a      	movs	r2, r3
			platform_event_pending_list = evt;
		}
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
1000e87e:	6813      	ldr	r3, [r2, #0]
1000e880:	2b00      	cmp	r3, #0
1000e882:	d1fb      	bne.n	1000e87c <platform_event_post+0x24>
			{
				cur = cur->next;
			}
			cur->next = evt;
1000e884:	6014      	str	r4, [r2, #0]
		}
		
		//platform_event_signal();
	}
	
}
1000e886:	bd30      	pop	{r4, r5, pc}
1000e888:	10018aac 	.word	0x10018aac
1000e88c:	10018aa8 	.word	0x10018aa8

1000e890 <platform_event_init>:
	return status;
	
}

void platform_event_init()
{
1000e890:	b570      	push	{r4, r5, r6, lr}
	uint32_t i;
	platform_event_free_list = NULL;
1000e892:	2300      	movs	r3, #0
1000e894:	4a06      	ldr	r2, [pc, #24]	; (1000e8b0 <platform_event_init+0x20>)
1000e896:	6013      	str	r3, [r2, #0]
	platform_event_pending_list = NULL;
1000e898:	4a06      	ldr	r2, [pc, #24]	; (1000e8b4 <platform_event_init+0x24>)
1000e89a:	6013      	str	r3, [r2, #0]
1000e89c:	4c06      	ldr	r4, [pc, #24]	; (1000e8b8 <platform_event_init+0x28>)
1000e89e:	0026      	movs	r6, r4
1000e8a0:	3678      	adds	r6, #120	; 0x78
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
	{
		platform_event_free(&platform_event_pool[i]);
1000e8a2:	4d06      	ldr	r5, [pc, #24]	; (1000e8bc <platform_event_init+0x2c>)
1000e8a4:	0020      	movs	r0, r4
1000e8a6:	47a8      	blx	r5
1000e8a8:	340c      	adds	r4, #12
{
	uint32_t i;
	platform_event_free_list = NULL;
	platform_event_pending_list = NULL;
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
1000e8aa:	42b4      	cmp	r4, r6
1000e8ac:	d1fa      	bne.n	1000e8a4 <platform_event_init+0x14>
	{
		platform_event_free(&platform_event_pool[i]);
	}
}
1000e8ae:	bd70      	pop	{r4, r5, r6, pc}
1000e8b0:	10018aac 	.word	0x10018aac
1000e8b4:	10018aa8 	.word	0x10018aa8
1000e8b8:	10018ab0 	.word	0x10018ab0
1000e8bc:	1000e849 	.word	0x1000e849

1000e8c0 <at_ke_msg_send>:
	}
	return status;
}

static void at_ke_msg_send(void const * param_ptr)
{
1000e8c0:	b570      	push	{r4, r5, r6, lr}
1000e8c2:	0004      	movs	r4, r0
	struct ke_msg *kemsg;
	uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
1000e8c4:	4b13      	ldr	r3, [pc, #76]	; (1000e914 <at_ke_msg_send+0x54>)
1000e8c6:	681d      	ldr	r5, [r3, #0]
	ke_msg_send(param_ptr);
1000e8c8:	4b13      	ldr	r3, [pc, #76]	; (1000e918 <at_ke_msg_send+0x58>)
1000e8ca:	681b      	ldr	r3, [r3, #0]
1000e8cc:	4798      	blx	r3
	kemsg = ke_param2msg(param_ptr);

	if((kemsg != NULL) && (kemsg->dest_id != TASK_INTERNAL_APP)) {
1000e8ce:	2c0c      	cmp	r4, #12
1000e8d0:	d01f      	beq.n	1000e912 <at_ke_msg_send+0x52>
1000e8d2:	3c0c      	subs	r4, #12
1000e8d4:	88e3      	ldrh	r3, [r4, #6]
1000e8d6:	2b05      	cmp	r3, #5
1000e8d8:	d01b      	beq.n	1000e912 <at_ke_msg_send+0x52>
		if(osc_en == 0)
1000e8da:	07eb      	lsls	r3, r5, #31
1000e8dc:	d414      	bmi.n	1000e908 <at_ke_msg_send+0x48>
		{
			/* BLE Core is off, issue a wakeup request*/
			/* First, make sure PD4 is powered up and out of reset */
			pwr_enable_arm_wakeup(1<<1);
1000e8de:	4b0f      	ldr	r3, [pc, #60]	; (1000e91c <at_ke_msg_send+0x5c>)
1000e8e0:	681b      	ldr	r3, [r3, #0]
1000e8e2:	2002      	movs	r0, #2
1000e8e4:	4798      	blx	r3
			pwr_arm_wakeup_req();
1000e8e6:	4b0e      	ldr	r3, [pc, #56]	; (1000e920 <at_ke_msg_send+0x60>)
1000e8e8:	681b      	ldr	r3, [r3, #0]
1000e8ea:	4798      	blx	r3
			while (pwr_wait_BLE_out_of_reset(3));
1000e8ec:	4c0d      	ldr	r4, [pc, #52]	; (1000e924 <at_ke_msg_send+0x64>)
1000e8ee:	2003      	movs	r0, #3
1000e8f0:	6823      	ldr	r3, [r4, #0]
1000e8f2:	4798      	blx	r3
1000e8f4:	2800      	cmp	r0, #0
1000e8f6:	d1fa      	bne.n	1000e8ee <at_ke_msg_send+0x2e>
			pwr_disable_arm_wakeup(1<<1);
1000e8f8:	4b0b      	ldr	r3, [pc, #44]	; (1000e928 <at_ke_msg_send+0x68>)
1000e8fa:	681b      	ldr	r3, [r3, #0]
1000e8fc:	3002      	adds	r0, #2
1000e8fe:	4798      	blx	r3
			REG_PL_WR(0x4000B020, 1);
1000e900:	2201      	movs	r2, #1
1000e902:	4b0a      	ldr	r3, [pc, #40]	; (1000e92c <at_ke_msg_send+0x6c>)
1000e904:	601a      	str	r2, [r3, #0]
1000e906:	e004      	b.n	1000e912 <at_ke_msg_send+0x52>
#endif	//CHIPVERSION_B0
		}
		else
		{
			/*  */
			os_sem_up(gstrFwSem);
1000e908:	4b09      	ldr	r3, [pc, #36]	; (1000e930 <at_ke_msg_send+0x70>)
1000e90a:	6818      	ldr	r0, [r3, #0]
1000e90c:	4b09      	ldr	r3, [pc, #36]	; (1000e934 <at_ke_msg_send+0x74>)
1000e90e:	681b      	ldr	r3, [r3, #0]
1000e910:	4798      	blx	r3
		}
	}
}
1000e912:	bd70      	pop	{r4, r5, r6, pc}
1000e914:	4000b1ec 	.word	0x4000b1ec
1000e918:	10018b58 	.word	0x10018b58
1000e91c:	10018b50 	.word	0x10018b50
1000e920:	10018b64 	.word	0x10018b64
1000e924:	10018b38 	.word	0x10018b38
1000e928:	10018b40 	.word	0x10018b40
1000e92c:	4000b020 	.word	0x4000b020
1000e930:	10018b44 	.word	0x10018b44
1000e934:	10018b34 	.word	0x10018b34

1000e938 <samb11_plf_resume_callback>:
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
	return status;
}

void samb11_plf_resume_callback(void)
{
1000e938:	b510      	push	{r4, lr}
	//spi_flash_turn_off();
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,default_samb11_clock_init[0]);
1000e93a:	4b06      	ldr	r3, [pc, #24]	; (1000e954 <samb11_plf_resume_callback+0x1c>)
1000e93c:	4a06      	ldr	r2, [pc, #24]	; (1000e958 <samb11_plf_resume_callback+0x20>)
1000e93e:	6819      	ldr	r1, [r3, #0]
1000e940:	6011      	str	r1, [r2, #0]
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,default_samb11_clock_init[1]);
1000e942:	685a      	ldr	r2, [r3, #4]
1000e944:	4b05      	ldr	r3, [pc, #20]	; (1000e95c <samb11_plf_resume_callback+0x24>)
1000e946:	601a      	str	r2, [r3, #0]
	if(samb11_app_resume_cb != NULL)
1000e948:	4b05      	ldr	r3, [pc, #20]	; (1000e960 <samb11_plf_resume_callback+0x28>)
1000e94a:	681b      	ldr	r3, [r3, #0]
1000e94c:	2b00      	cmp	r3, #0
1000e94e:	d000      	beq.n	1000e952 <samb11_plf_resume_callback+0x1a>
	{
		samb11_app_resume_cb();
1000e950:	4798      	blx	r3
	}
}
1000e952:	bd10      	pop	{r4, pc}
1000e954:	10019798 	.word	0x10019798
1000e958:	4000b00c 	.word	0x4000b00c
1000e95c:	4000b010 	.word	0x4000b010
1000e960:	10019a74 	.word	0x10019a74

1000e964 <init_port_list>:
port port_list[LPGPIO_MAX];
uint32_t default_samb11_clock_init[2];
void samb11_plf_resume_callback(void);

void init_port_list(void)
{
1000e964:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
1000e966:	2232      	movs	r2, #50	; 0x32
1000e968:	2100      	movs	r1, #0
1000e96a:	480d      	ldr	r0, [pc, #52]	; (1000e9a0 <init_port_list+0x3c>)
1000e96c:	4b0d      	ldr	r3, [pc, #52]	; (1000e9a4 <init_port_list+0x40>)
1000e96e:	4798      	blx	r3
1000e970:	2100      	movs	r1, #0
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000e972:	480b      	ldr	r0, [pc, #44]	; (1000e9a0 <init_port_list+0x3c>)
		port_list[i].bit.available = 1;
1000e974:	2501      	movs	r5, #1
		port_list[i].bit.configured = 0;
1000e976:	2402      	movs	r4, #2
void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000e978:	004a      	lsls	r2, r1, #1
1000e97a:	5411      	strb	r1, [r2, r0]
		port_list[i].bit.available = 1;
1000e97c:	1882      	adds	r2, r0, r2
1000e97e:	7853      	ldrb	r3, [r2, #1]
1000e980:	432b      	orrs	r3, r5
		port_list[i].bit.configured = 0;
1000e982:	b2db      	uxtb	r3, r3
1000e984:	43a3      	bics	r3, r4
1000e986:	7053      	strb	r3, [r2, #1]
1000e988:	3101      	adds	r1, #1

void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
1000e98a:	2919      	cmp	r1, #25
1000e98c:	d1f4      	bne.n	1000e978 <init_port_list+0x14>
		port_list[i].bit.gpio_num = i;
		port_list[i].bit.available = 1;
		port_list[i].bit.configured = 0;
	}
	//Set the GPIO for SWD is not available
	port_list[0].bit.available = 0;
1000e98e:	4b04      	ldr	r3, [pc, #16]	; (1000e9a0 <init_port_list+0x3c>)
1000e990:	785a      	ldrb	r2, [r3, #1]
1000e992:	3918      	subs	r1, #24
1000e994:	438a      	bics	r2, r1
1000e996:	705a      	strb	r2, [r3, #1]
	port_list[1].bit.available = 0;
1000e998:	78da      	ldrb	r2, [r3, #3]
1000e99a:	438a      	bics	r2, r1
1000e99c:	70da      	strb	r2, [r3, #3]
	//GPIO 14 is used for Coex and controlled by Firmware
	//port_list[14].bit.available = 0;
}
1000e99e:	bd70      	pop	{r4, r5, r6, pc}
1000e9a0:	100197b4 	.word	0x100197b4
1000e9a4:	100149c9 	.word	0x100149c9

1000e9a8 <init_clock>:

void init_clock(void)
{
	uint32_t regval;
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0);
1000e9a8:	4a06      	ldr	r2, [pc, #24]	; (1000e9c4 <init_clock+0x1c>)
1000e9aa:	6811      	ldr	r1, [r2, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_1_CLK_EN);
	//disable UART core & interface clocks
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_IF_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_IF_CLK_EN);
1000e9ac:	4b06      	ldr	r3, [pc, #24]	; (1000e9c8 <init_clock+0x20>)
1000e9ae:	400b      	ands	r3, r1
	//disable I2C core 1 clocks
	//regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C1_CORE_CLK_EN);		//do not disable I2C because I2C driver in ASF will not enable.
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,regval);
1000e9b0:	6013      	str	r3, [r2, #0]
	default_samb11_clock_init[0] = regval;
1000e9b2:	4a06      	ldr	r2, [pc, #24]	; (1000e9cc <init_clock+0x24>)
1000e9b4:	6013      	str	r3, [r2, #0]
	
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1);
1000e9b6:	4906      	ldr	r1, [pc, #24]	; (1000e9d0 <init_clock+0x28>)
1000e9b8:	6808      	ldr	r0, [r1, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_4_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_5_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_6_CLK_EN);
	//disable SPI SCK Phase int clock 
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN);
1000e9ba:	4b06      	ldr	r3, [pc, #24]	; (1000e9d4 <init_clock+0x2c>)
1000e9bc:	4003      	ands	r3, r0
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,regval);
1000e9be:	600b      	str	r3, [r1, #0]
	default_samb11_clock_init[1] = regval;
1000e9c0:	6053      	str	r3, [r2, #4]
	//ARM debugger
	
	//store default values
}
1000e9c2:	4770      	bx	lr
1000e9c4:	4000b00c 	.word	0x4000b00c
1000e9c8:	fffe0fd3 	.word	0xfffe0fd3
1000e9cc:	10019798 	.word	0x10019798
1000e9d0:	4000b010 	.word	0x4000b010
1000e9d4:	ffffe7c0 	.word	0xffffe7c0

1000e9d8 <platform_driver_init>:

plf_drv_status platform_driver_init()
{
1000e9d8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e9da:	4657      	mov	r7, sl
1000e9dc:	464e      	mov	r6, r9
1000e9de:	4645      	mov	r5, r8
1000e9e0:	b4e0      	push	{r5, r6, r7}
	plf_drv_status status = STATUS_NOT_INITIALIZED;
	if((platform_initialized == 0) || (platform_initialized != 1)) {
1000e9e2:	4b4f      	ldr	r3, [pc, #316]	; (1000eb20 <platform_driver_init+0x148>)
1000e9e4:	781b      	ldrb	r3, [r3, #0]
1000e9e6:	2b00      	cmp	r3, #0
1000e9e8:	d004      	beq.n	1000e9f4 <platform_driver_init+0x1c>
1000e9ea:	4b4d      	ldr	r3, [pc, #308]	; (1000eb20 <platform_driver_init+0x148>)
1000e9ec:	781b      	ldrb	r3, [r3, #0]
1000e9ee:	2b01      	cmp	r3, #1
1000e9f0:	d100      	bne.n	1000e9f4 <platform_driver_init+0x1c>
1000e9f2:	e08c      	b.n	1000eb0e <platform_driver_init+0x136>
		init_port_list();
1000e9f4:	4b4b      	ldr	r3, [pc, #300]	; (1000eb24 <platform_driver_init+0x14c>)
1000e9f6:	4798      	blx	r3
		init_clock();
1000e9f8:	4b4b      	ldr	r3, [pc, #300]	; (1000eb28 <platform_driver_init+0x150>)
1000e9fa:	4798      	blx	r3
		// Initialize the ble stack message handler to NULL
		ble_stack_message_handler = NULL;
1000e9fc:	2300      	movs	r3, #0
1000e9fe:	4698      	mov	r8, r3
1000ea00:	4b4a      	ldr	r3, [pc, #296]	; (1000eb2c <platform_driver_init+0x154>)
1000ea02:	4642      	mov	r2, r8
1000ea04:	601a      	str	r2, [r3, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000ea06:	4c4a      	ldr	r4, [pc, #296]	; (1000eb30 <platform_driver_init+0x158>)
1000ea08:	2380      	movs	r3, #128	; 0x80
1000ea0a:	2280      	movs	r2, #128	; 0x80
1000ea0c:	0412      	lsls	r2, r2, #16
1000ea0e:	4692      	mov	sl, r2
1000ea10:	50e2      	str	r2, [r4, r3]
1000ea12:	2280      	movs	r2, #128	; 0x80
1000ea14:	0452      	lsls	r2, r2, #17
1000ea16:	4691      	mov	r9, r2
1000ea18:	50e2      	str	r2, [r4, r3]
#ifdef CHIPVERSION_B0
		NVIC_DisableIRQ(GPIO0_IRQn);
		NVIC_DisableIRQ(GPIO1_IRQn);
		/* NVIC_DisableIRQ(PORT0_COMB_IRQn); */
		/* NVIC_DisableIRQ(PORT1_COMB_IRQn); */
		platform_register_isr = (uint8_t (*)(uint8_t ,void *))0x000007d7;
1000ea1a:	4d46      	ldr	r5, [pc, #280]	; (1000eb34 <platform_driver_init+0x15c>)
1000ea1c:	4b46      	ldr	r3, [pc, #280]	; (1000eb38 <platform_driver_init+0x160>)
1000ea1e:	602b      	str	r3, [r5, #0]
		platform_unregister_isr = (uint8_t (*)(uint8_t ))0x000007bd;
1000ea20:	4b46      	ldr	r3, [pc, #280]	; (1000eb3c <platform_driver_init+0x164>)
1000ea22:	4a47      	ldr	r2, [pc, #284]	; (1000eb40 <platform_driver_init+0x168>)
1000ea24:	6013      	str	r3, [r2, #0]
		handle_ext_wakeup_isr = (void (*)(void))0x1bc51;
1000ea26:	4947      	ldr	r1, [pc, #284]	; (1000eb44 <platform_driver_init+0x16c>)
1000ea28:	4a47      	ldr	r2, [pc, #284]	; (1000eb48 <platform_driver_init+0x170>)
1000ea2a:	6011      	str	r1, [r2, #0]
		gapm_get_task_from_id = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400bc));
1000ea2c:	4a47      	ldr	r2, [pc, #284]	; (1000eb4c <platform_driver_init+0x174>)
1000ea2e:	6811      	ldr	r1, [r2, #0]
1000ea30:	4a47      	ldr	r2, [pc, #284]	; (1000eb50 <platform_driver_init+0x178>)
1000ea32:	6011      	str	r1, [r2, #0]
		gapm_get_id_from_task = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400b8));
1000ea34:	4a47      	ldr	r2, [pc, #284]	; (1000eb54 <platform_driver_init+0x17c>)
1000ea36:	6811      	ldr	r1, [r2, #0]
1000ea38:	4a47      	ldr	r2, [pc, #284]	; (1000eb58 <platform_driver_init+0x180>)
1000ea3a:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_set = (void (*)(uint16_t))0x0001b99f;
1000ea3c:	4947      	ldr	r1, [pc, #284]	; (1000eb5c <platform_driver_init+0x184>)
1000ea3e:	4a48      	ldr	r2, [pc, #288]	; (1000eb60 <platform_driver_init+0x188>)
1000ea40:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_clear = (void (*)(uint16_t))0x0001b9db;
1000ea42:	4948      	ldr	r1, [pc, #288]	; (1000eb64 <platform_driver_init+0x18c>)
1000ea44:	4a48      	ldr	r2, [pc, #288]	; (1000eb68 <platform_driver_init+0x190>)
1000ea46:	6011      	str	r1, [r2, #0]
		apps_resume_cb = (uint32_t *)0x1004003c;
1000ea48:	4f48      	ldr	r7, [pc, #288]	; (1000eb6c <platform_driver_init+0x194>)
1000ea4a:	4a49      	ldr	r2, [pc, #292]	; (1000eb70 <platform_driver_init+0x198>)
1000ea4c:	603a      	str	r2, [r7, #0]
		actualfreq = (uint32_t *)0x10041FC0; /* set to NULL for now as clock calibration is disabled for the time being */  /*(uint32_t *)0x10006bd8;*/
1000ea4e:	4949      	ldr	r1, [pc, #292]	; (1000eb74 <platform_driver_init+0x19c>)
1000ea50:	4a49      	ldr	r2, [pc, #292]	; (1000eb78 <platform_driver_init+0x1a0>)
1000ea52:	6011      	str	r1, [r2, #0]
		updateuartbr_fp = (void (*)())0x10041FC4;
1000ea54:	4949      	ldr	r1, [pc, #292]	; (1000eb7c <platform_driver_init+0x1a4>)
1000ea56:	4a4a      	ldr	r2, [pc, #296]	; (1000eb80 <platform_driver_init+0x1a8>)
1000ea58:	6011      	str	r1, [r2, #0]
		wakeup_source_active_cb = (uint32_t *)0x10041FD4;
1000ea5a:	4e4a      	ldr	r6, [pc, #296]	; (1000eb84 <platform_driver_init+0x1ac>)
1000ea5c:	4a4a      	ldr	r2, [pc, #296]	; (1000eb88 <platform_driver_init+0x1b0>)
1000ea5e:	6032      	str	r2, [r6, #0]
		wakeup_event_pending = (uint32_t *)0x10041FD8;
1000ea60:	494a      	ldr	r1, [pc, #296]	; (1000eb8c <platform_driver_init+0x1b4>)
1000ea62:	4a4b      	ldr	r2, [pc, #300]	; (1000eb90 <platform_driver_init+0x1b8>)
1000ea64:	6011      	str	r1, [r2, #0]
		/* power APIs */
		pwr_enable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cbe9;
1000ea66:	494b      	ldr	r1, [pc, #300]	; (1000eb94 <platform_driver_init+0x1bc>)
1000ea68:	4a4b      	ldr	r2, [pc, #300]	; (1000eb98 <platform_driver_init+0x1c0>)
1000ea6a:	6011      	str	r1, [r2, #0]
		pwr_disable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cd8f;
1000ea6c:	494b      	ldr	r1, [pc, #300]	; (1000eb9c <platform_driver_init+0x1c4>)
1000ea6e:	4a4c      	ldr	r2, [pc, #304]	; (1000eba0 <platform_driver_init+0x1c8>)
1000ea70:	6011      	str	r1, [r2, #0]
		pwr_arm_wakeup_req = (int (*)(void))0x0001cea3;
1000ea72:	494c      	ldr	r1, [pc, #304]	; (1000eba4 <platform_driver_init+0x1cc>)
1000ea74:	4a4c      	ldr	r2, [pc, #304]	; (1000eba8 <platform_driver_init+0x1d0>)
1000ea76:	6011      	str	r1, [r2, #0]
		pwr_wait_BLE_out_of_reset = (int (*)(uint32_t threshold))0x0001cbcf;
1000ea78:	494c      	ldr	r1, [pc, #304]	; (1000ebac <platform_driver_init+0x1d4>)
1000ea7a:	4a4d      	ldr	r2, [pc, #308]	; (1000ebb0 <platform_driver_init+0x1d8>)
1000ea7c:	6011      	str	r1, [r2, #0]
		NVIC_DisableIRQ(PORT1_ALL_IRQn);
		platform_register_isr = register_isr;
		platform_unregister_isr = unregister_isr;
		handle_ext_wakeup_isr = (void (*)(void))0x14085;
#endif
		platform_unregister_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX);
1000ea7e:	2028      	movs	r0, #40	; 0x28
1000ea80:	4798      	blx	r3
		platform_register_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX,(void*)PORT1_COMB_Handler);
1000ea82:	494c      	ldr	r1, [pc, #304]	; (1000ebb4 <platform_driver_init+0x1dc>)
1000ea84:	2028      	movs	r0, #40	; 0x28
1000ea86:	682b      	ldr	r3, [r5, #0]
1000ea88:	4798      	blx	r3
		platform_register_isr(GPIO0_COMBINED_VECTOR_TABLE_INDEX,(void*)gpio0_combined_isr_handler);
1000ea8a:	682b      	ldr	r3, [r5, #0]
1000ea8c:	494a      	ldr	r1, [pc, #296]	; (1000ebb8 <platform_driver_init+0x1e0>)
1000ea8e:	2027      	movs	r0, #39	; 0x27
1000ea90:	4798      	blx	r3
		//gstrFwSem               = (void *)0x100004e4;
		//NMI_MsgQueueRecv = (int (*)(void *, void ** )) 0x00017f67;
		//InternalAppMsgQHandle = (void *)0x10001158;
		//ke_free = (void (*)(void *)) 0x00015e3d;
#elif CHIPVERSION_B0
		ke_msg_send 	= (void (*)(void const *))(*((unsigned int *)0x100400e4));
1000ea92:	4b4a      	ldr	r3, [pc, #296]	; (1000ebbc <platform_driver_init+0x1e4>)
1000ea94:	681a      	ldr	r2, [r3, #0]
1000ea96:	4b4a      	ldr	r3, [pc, #296]	; (1000ebc0 <platform_driver_init+0x1e8>)
1000ea98:	601a      	str	r2, [r3, #0]
		ke_msg_alloc 	= (void* (*)(ke_msg_id_t const id, ke_task_id_t const dest_id,
1000ea9a:	4a4a      	ldr	r2, [pc, #296]	; (1000ebc4 <platform_driver_init+0x1ec>)
1000ea9c:	4b4a      	ldr	r3, [pc, #296]	; (1000ebc8 <platform_driver_init+0x1f0>)
1000ea9e:	601a      	str	r2, [r3, #0]
										ke_task_id_t const src_id, uint16_t const param_len) )0x00019fe9;
		os_sem_up 		= (int (*)(void*))0x0001dbdd;
1000eaa0:	4a4a      	ldr	r2, [pc, #296]	; (1000ebcc <platform_driver_init+0x1f4>)
1000eaa2:	4b4b      	ldr	r3, [pc, #300]	; (1000ebd0 <platform_driver_init+0x1f8>)
1000eaa4:	601a      	str	r2, [r3, #0]
		os_sem_down		= (int (*)(void*))0x0001dc5b;
1000eaa6:	4a4b      	ldr	r2, [pc, #300]	; (1000ebd4 <platform_driver_init+0x1fc>)
1000eaa8:	4b4b      	ldr	r3, [pc, #300]	; (1000ebd8 <platform_driver_init+0x200>)
1000eaaa:	601a      	str	r2, [r3, #0]
		gstrFwSem 		= (void*)0x100405ec;
1000eaac:	4a4b      	ldr	r2, [pc, #300]	; (1000ebdc <platform_driver_init+0x204>)
1000eaae:	4b4c      	ldr	r3, [pc, #304]	; (1000ebe0 <platform_driver_init+0x208>)
1000eab0:	601a      	str	r2, [r3, #0]
		NMI_MsgQueueRecv = (int(*)(void*, void ** ))0x0001d5e3;
1000eab2:	4a4c      	ldr	r2, [pc, #304]	; (1000ebe4 <platform_driver_init+0x20c>)
1000eab4:	4b4c      	ldr	r3, [pc, #304]	; (1000ebe8 <platform_driver_init+0x210>)
1000eab6:	601a      	str	r2, [r3, #0]
		InternalAppMsgQHandle = (void*)0x10040c20;
1000eab8:	4a4c      	ldr	r2, [pc, #304]	; (1000ebec <platform_driver_init+0x214>)
1000eaba:	4b4d      	ldr	r3, [pc, #308]	; (1000ebf0 <platform_driver_init+0x218>)
1000eabc:	601a      	str	r2, [r3, #0]
		ke_free = (void(*)(void*))0x00019f09;
1000eabe:	4a4d      	ldr	r2, [pc, #308]	; (1000ebf4 <platform_driver_init+0x21c>)
1000eac0:	4b4d      	ldr	r3, [pc, #308]	; (1000ebf8 <platform_driver_init+0x220>)
1000eac2:	601a      	str	r2, [r3, #0]
#endif
		memset(rx_buffer,0,sizeof(rx_buffer));
1000eac4:	22a0      	movs	r2, #160	; 0xa0
1000eac6:	0092      	lsls	r2, r2, #2
1000eac8:	2100      	movs	r1, #0
1000eaca:	484c      	ldr	r0, [pc, #304]	; (1000ebfc <platform_driver_init+0x224>)
1000eacc:	4b4c      	ldr	r3, [pc, #304]	; (1000ec00 <platform_driver_init+0x228>)
1000eace:	4798      	blx	r3
		plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000ead0:	2280      	movs	r2, #128	; 0x80
1000ead2:	0092      	lsls	r2, r2, #2
1000ead4:	4b4b      	ldr	r3, [pc, #300]	; (1000ec04 <platform_driver_init+0x22c>)
1000ead6:	801a      	strh	r2, [r3, #0]
		platform_event_init();
1000ead8:	4b4b      	ldr	r3, [pc, #300]	; (1000ec08 <platform_driver_init+0x230>)
1000eada:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000eadc:	4653      	mov	r3, sl
1000eade:	6023      	str	r3, [r4, #0]
1000eae0:	464b      	mov	r3, r9
1000eae2:	6023      	str	r3, [r4, #0]
		
#ifndef CHIPVERSION_B0		
		// spi_flash clock fix.
		spi_flash_clock_init();
#endif
		samb11_app_resume_cb = NULL;
1000eae4:	4b49      	ldr	r3, [pc, #292]	; (1000ec0c <platform_driver_init+0x234>)
1000eae6:	4642      	mov	r2, r8
1000eae8:	601a      	str	r2, [r3, #0]
		*apps_resume_cb = (uint32_t)((resume_callback)samb11_plf_resume_callback);
1000eaea:	683b      	ldr	r3, [r7, #0]
1000eaec:	4a48      	ldr	r2, [pc, #288]	; (1000ec10 <platform_driver_init+0x238>)
1000eaee:	601a      	str	r2, [r3, #0]
		*wakeup_source_active_cb = (uint32_t)((wakeup_source_active_callback)wakeup_active_event_callback);
1000eaf0:	6833      	ldr	r3, [r6, #0]
1000eaf2:	4a48      	ldr	r2, [pc, #288]	; (1000ec14 <platform_driver_init+0x23c>)
1000eaf4:	601a      	str	r2, [r3, #0]
		wakeup_int_unregister_callback(0);
1000eaf6:	2000      	movs	r0, #0
1000eaf8:	4c47      	ldr	r4, [pc, #284]	; (1000ec18 <platform_driver_init+0x240>)
1000eafa:	47a0      	blx	r4
		wakeup_int_unregister_callback(1);
1000eafc:	2001      	movs	r0, #1
1000eafe:	47a0      	blx	r4
		wakeup_int_unregister_callback(2);
1000eb00:	2002      	movs	r0, #2
1000eb02:	47a0      	blx	r4
		platform_initialized = 1;
1000eb04:	2201      	movs	r2, #1
1000eb06:	4b06      	ldr	r3, [pc, #24]	; (1000eb20 <platform_driver_init+0x148>)
1000eb08:	701a      	strb	r2, [r3, #0]
		status = STATUS_SUCCESS;
1000eb0a:	2000      	movs	r0, #0
1000eb0c:	e003      	b.n	1000eb16 <platform_driver_init+0x13e>
	}
	else {
		platform_initialized = 1;
1000eb0e:	2201      	movs	r2, #1
1000eb10:	4b03      	ldr	r3, [pc, #12]	; (1000eb20 <platform_driver_init+0x148>)
1000eb12:	701a      	strb	r2, [r3, #0]
		status = STATUS_ALREADY_INITIALIZED;
1000eb14:	2001      	movs	r0, #1
	}
	return status;
}
1000eb16:	bc1c      	pop	{r2, r3, r4}
1000eb18:	4690      	mov	r8, r2
1000eb1a:	4699      	mov	r9, r3
1000eb1c:	46a2      	mov	sl, r4
1000eb1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000eb20:	10018b3c 	.word	0x10018b3c
1000eb24:	1000e965 	.word	0x1000e965
1000eb28:	1000e9a9 	.word	0x1000e9a9
1000eb2c:	10018b5c 	.word	0x10018b5c
1000eb30:	e000e100 	.word	0xe000e100
1000eb34:	10019a68 	.word	0x10019a68
1000eb38:	000007d7 	.word	0x000007d7
1000eb3c:	000007bd 	.word	0x000007bd
1000eb40:	100197a4 	.word	0x100197a4
1000eb44:	0001bc51 	.word	0x0001bc51
1000eb48:	10019a6c 	.word	0x10019a6c
1000eb4c:	100400bc 	.word	0x100400bc
1000eb50:	10018b30 	.word	0x10018b30
1000eb54:	100400b8 	.word	0x100400b8
1000eb58:	10018b2c 	.word	0x10018b2c
1000eb5c:	0001b99f 	.word	0x0001b99f
1000eb60:	100197a0 	.word	0x100197a0
1000eb64:	0001b9db 	.word	0x0001b9db
1000eb68:	100197ac 	.word	0x100197ac
1000eb6c:	10019a7c 	.word	0x10019a7c
1000eb70:	1004003c 	.word	0x1004003c
1000eb74:	10041fc0 	.word	0x10041fc0
1000eb78:	100197b0 	.word	0x100197b0
1000eb7c:	10041fc4 	.word	0x10041fc4
1000eb80:	10019a78 	.word	0x10019a78
1000eb84:	10019a70 	.word	0x10019a70
1000eb88:	10041fd4 	.word	0x10041fd4
1000eb8c:	10041fd8 	.word	0x10041fd8
1000eb90:	100197a8 	.word	0x100197a8
1000eb94:	0001cbe9 	.word	0x0001cbe9
1000eb98:	10018b50 	.word	0x10018b50
1000eb9c:	0001cd8f 	.word	0x0001cd8f
1000eba0:	10018b40 	.word	0x10018b40
1000eba4:	0001cea3 	.word	0x0001cea3
1000eba8:	10018b64 	.word	0x10018b64
1000ebac:	0001cbcf 	.word	0x0001cbcf
1000ebb0:	10018b38 	.word	0x10018b38
1000ebb4:	1000f061 	.word	0x1000f061
1000ebb8:	1000eff5 	.word	0x1000eff5
1000ebbc:	100400e4 	.word	0x100400e4
1000ebc0:	10018b58 	.word	0x10018b58
1000ebc4:	00019fe9 	.word	0x00019fe9
1000ebc8:	10018b68 	.word	0x10018b68
1000ebcc:	0001dbdd 	.word	0x0001dbdd
1000ebd0:	10018b34 	.word	0x10018b34
1000ebd4:	0001dc5b 	.word	0x0001dc5b
1000ebd8:	10018b48 	.word	0x10018b48
1000ebdc:	100405ec 	.word	0x100405ec
1000ebe0:	10018b44 	.word	0x10018b44
1000ebe4:	0001d5e3 	.word	0x0001d5e3
1000ebe8:	10018b54 	.word	0x10018b54
1000ebec:	10040c20 	.word	0x10040c20
1000ebf0:	10018b6c 	.word	0x10018b6c
1000ebf4:	00019f09 	.word	0x00019f09
1000ebf8:	10018b28 	.word	0x10018b28
1000ebfc:	100197e8 	.word	0x100197e8
1000ec00:	100149c9 	.word	0x100149c9
1000ec04:	10019a80 	.word	0x10019a80
1000ec08:	1000e891 	.word	0x1000e891
1000ec0c:	10019a74 	.word	0x10019a74
1000ec10:	1000e939 	.word	0x1000e939
1000ec14:	1000f0bd 	.word	0x1000f0bd
1000ec18:	1000f0a5 	.word	0x1000f0a5

1000ec1c <platform_register_ble_msg_handler>:


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000ec1c:	4b04      	ldr	r3, [pc, #16]	; (1000ec30 <platform_register_ble_msg_handler+0x14>)
1000ec1e:	781a      	ldrb	r2, [r3, #0]
		ble_stack_message_handler = fp;
		status = STATUS_SUCCESS;
	}
	else {
		status = STATUS_NOT_INITIALIZED;
1000ec20:	2305      	movs	r3, #5


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000ec22:	2a01      	cmp	r2, #1
1000ec24:	d102      	bne.n	1000ec2c <platform_register_ble_msg_handler+0x10>
		ble_stack_message_handler = fp;
1000ec26:	4b03      	ldr	r3, [pc, #12]	; (1000ec34 <platform_register_ble_msg_handler+0x18>)
1000ec28:	6018      	str	r0, [r3, #0]
		status = STATUS_SUCCESS;
1000ec2a:	2300      	movs	r3, #0
	}
	else {
		status = STATUS_NOT_INITIALIZED;
	}
	return status;
}
1000ec2c:	0018      	movs	r0, r3
1000ec2e:	4770      	bx	lr
1000ec30:	10018b3c 	.word	0x10018b3c
1000ec34:	10018b5c 	.word	0x10018b5c

1000ec38 <platform_interface_send>:


//Sends a message through RW kernel messaging API
//struct ke_msg * p_msg;
void platform_interface_send(uint8_t* data, uint32_t len)
{
1000ec38:	b570      	push	{r4, r5, r6, lr}
1000ec3a:	0004      	movs	r4, r0
	void* params;
	
	#if (CHIPVERSION_B0)
	ke_task_id_t dest_id;
	dest_id = p_msg_hdr->dest_id;
	if(gapm_get_task_from_id != NULL)
1000ec3c:	4b0e      	ldr	r3, [pc, #56]	; (1000ec78 <platform_interface_send+0x40>)
1000ec3e:	681b      	ldr	r3, [r3, #0]
1000ec40:	2b00      	cmp	r3, #0
1000ec42:	d002      	beq.n	1000ec4a <platform_interface_send+0x12>
		p_msg_hdr->dest_id = gapm_get_task_from_id(dest_id);
1000ec44:	8840      	ldrh	r0, [r0, #2]
1000ec46:	4798      	blx	r3
1000ec48:	8060      	strh	r0, [r4, #2]
	#endif	//CHIPVERSION_B0
	// Allocate the kernel message
	params = ke_msg_alloc(p_msg_hdr->id, p_msg_hdr->dest_id, p_msg_hdr->src_id, p_msg_hdr->param_len);
1000ec4a:	88e3      	ldrh	r3, [r4, #6]
1000ec4c:	88a2      	ldrh	r2, [r4, #4]
1000ec4e:	8861      	ldrh	r1, [r4, #2]
1000ec50:	8820      	ldrh	r0, [r4, #0]
1000ec52:	4d0a      	ldr	r5, [pc, #40]	; (1000ec7c <platform_interface_send+0x44>)
1000ec54:	682d      	ldr	r5, [r5, #0]
1000ec56:	47a8      	blx	r5
1000ec58:	0005      	movs	r5, r0
											
	//no params
	if (p_msg_hdr->param_len == 0)
1000ec5a:	88e2      	ldrh	r2, [r4, #6]
1000ec5c:	2a00      	cmp	r2, #0
1000ec5e:	d102      	bne.n	1000ec66 <platform_interface_send+0x2e>
	{
		// Send message directly
		at_ke_msg_send(params);
1000ec60:	4b07      	ldr	r3, [pc, #28]	; (1000ec80 <platform_interface_send+0x48>)
1000ec62:	4798      	blx	r3
1000ec64:	e006      	b.n	1000ec74 <platform_interface_send+0x3c>
	}
	else
	{
		//copy params
		memcpy(params,&(data[KE_MSG_HDR_LENGTH]),p_msg_hdr->param_len);
1000ec66:	0021      	movs	r1, r4
1000ec68:	3108      	adds	r1, #8
1000ec6a:	4b06      	ldr	r3, [pc, #24]	; (1000ec84 <platform_interface_send+0x4c>)
1000ec6c:	4798      	blx	r3
		// Send the kernel message
		at_ke_msg_send(params);
1000ec6e:	0028      	movs	r0, r5
1000ec70:	4b03      	ldr	r3, [pc, #12]	; (1000ec80 <platform_interface_send+0x48>)
1000ec72:	4798      	blx	r3
	}
}
1000ec74:	bd70      	pop	{r4, r5, r6, pc}
1000ec76:	46c0      	nop			; (mov r8, r8)
1000ec78:	10018b30 	.word	0x10018b30
1000ec7c:	10018b68 	.word	0x10018b68
1000ec80:	1000e8c1 	.word	0x1000e8c1
1000ec84:	100149b7 	.word	0x100149b7

1000ec88 <send_plf_int_msg_ind>:

void send_plf_int_msg_ind(uint8_t intr_index, uint8_t callback_id, void *data, uint16_t data_len)
{
1000ec88:	b570      	push	{r4, r5, r6, lr}
1000ec8a:	0015      	movs	r5, r2
1000ec8c:	001c      	movs	r4, r3
	void* params;
//#if (CHIPVERSION_A4)	
	//os_sem_up(gstrFwSem);
//#endif
	// Allocate the kernel message
	params = ke_msg_alloc(PERIPHERAL_INTERRUPT_EVENT, TASK_INTERNAL_APP, BUILD_INTR_SRCID(callback_id,intr_index), data_len);
1000ec8e:	020a      	lsls	r2, r1, #8
1000ec90:	4302      	orrs	r2, r0
1000ec92:	4b0a      	ldr	r3, [pc, #40]	; (1000ecbc <send_plf_int_msg_ind+0x34>)
1000ec94:	681e      	ldr	r6, [r3, #0]
1000ec96:	0023      	movs	r3, r4
1000ec98:	2105      	movs	r1, #5
1000ec9a:	20a0      	movs	r0, #160	; 0xa0
1000ec9c:	00c0      	lsls	r0, r0, #3
1000ec9e:	47b0      	blx	r6
1000eca0:	1e06      	subs	r6, r0, #0
											
	//no params
	if(params != NULL) {
1000eca2:	d00a      	beq.n	1000ecba <send_plf_int_msg_ind+0x32>
		if((data_len != 0) && (NULL != data))
1000eca4:	2c00      	cmp	r4, #0
1000eca6:	d005      	beq.n	1000ecb4 <send_plf_int_msg_ind+0x2c>
1000eca8:	2d00      	cmp	r5, #0
1000ecaa:	d003      	beq.n	1000ecb4 <send_plf_int_msg_ind+0x2c>
		{
			//copy params
			memcpy(params, data, data_len);
1000ecac:	0022      	movs	r2, r4
1000ecae:	0029      	movs	r1, r5
1000ecb0:	4b03      	ldr	r3, [pc, #12]	; (1000ecc0 <send_plf_int_msg_ind+0x38>)
1000ecb2:	4798      	blx	r3
		}
		// Send the kernel message
		at_ke_msg_send(params);
1000ecb4:	0030      	movs	r0, r6
1000ecb6:	4b03      	ldr	r3, [pc, #12]	; (1000ecc4 <send_plf_int_msg_ind+0x3c>)
1000ecb8:	4798      	blx	r3
	}
}
1000ecba:	bd70      	pop	{r4, r5, r6, pc}
1000ecbc:	10018b68 	.word	0x10018b68
1000ecc0:	100149b7 	.word	0x100149b7
1000ecc4:	1000e8c1 	.word	0x1000e8c1

1000ecc8 <platform_event_wait>:
//Waits on InternalAppMsgQHandle Queue
// This function won't busy wait if nothing on queue but will down the semaphore and go to a blocking state
// The OS then will move control to other higher priority tasks and will only return if these tasks finish processing AND the queue has received 
//a msg
plf_drv_status platform_event_wait(uint32_t timeout)
{
1000ecc8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ecca:	465f      	mov	r7, fp
1000eccc:	4656      	mov	r6, sl
1000ecce:	464d      	mov	r5, r9
1000ecd0:	4644      	mov	r4, r8
1000ecd2:	b4f0      	push	{r4, r5, r6, r7}
1000ecd4:	b087      	sub	sp, #28
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000ecd6:	1e44      	subs	r4, r0, #1
plf_drv_status platform_event_wait(uint32_t timeout)
{
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
1000ecd8:	2300      	movs	r3, #0
1000ecda:	4699      	mov	r9, r3
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000ecdc:	1ce3      	adds	r3, r4, #3
1000ecde:	d81c      	bhi.n	1000ed1a <platform_event_wait+0x52>
	return num_of_freed;
}

static void platform_start_event_timeout(uint32_t timeout)
{
	uint8_t msg[8+5] = {0};
1000ece0:	220d      	movs	r2, #13
1000ece2:	2100      	movs	r1, #0
1000ece4:	a802      	add	r0, sp, #8
1000ece6:	4b82      	ldr	r3, [pc, #520]	; (1000eef0 <platform_event_wait+0x228>)
1000ece8:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000ecea:	2333      	movs	r3, #51	; 0x33
1000ecec:	aa02      	add	r2, sp, #8
1000ecee:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000ecf0:	3b30      	subs	r3, #48	; 0x30
1000ecf2:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000ecf4:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000ecf6:	3302      	adds	r3, #2
1000ecf8:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000ecfa:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (((5)>>8) & 0x00FF );
	
	msg[u16TxLen++] = (uint8_t)((timeout) & 0x00FF );
1000ecfc:	7214      	strb	r4, [r2, #8]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 8) & 0x00FF) ;
1000ecfe:	0a23      	lsrs	r3, r4, #8
1000ed00:	7253      	strb	r3, [r2, #9]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 16) & 0x00FF);
1000ed02:	0c23      	lsrs	r3, r4, #16
1000ed04:	7293      	strb	r3, [r2, #10]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 24) & 0x00FF);
1000ed06:	0e24      	lsrs	r4, r4, #24
1000ed08:	72d4      	strb	r4, [r2, #11]
	
	msg[u16TxLen++] = ((1) & 0x00FF );
1000ed0a:	2301      	movs	r3, #1
1000ed0c:	7313      	strb	r3, [r2, #12]
	
	platform_interface_send(msg, u16TxLen);
1000ed0e:	210d      	movs	r1, #13
1000ed10:	0010      	movs	r0, r2
1000ed12:	4b78      	ldr	r3, [pc, #480]	; (1000eef4 <platform_event_wait+0x22c>)
1000ed14:	4798      	blx	r3
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
	{			
		platform_start_event_timeout(timeout-1);
		bEventTimeoutFlag = 1;
1000ed16:	2301      	movs	r3, #1
1000ed18:	4699      	mov	r9, r3
1000ed1a:	2400      	movs	r4, #0
1000ed1c:	2500      	movs	r5, #0
	}

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
1000ed1e:	4f76      	ldr	r7, [pc, #472]	; (1000eef8 <platform_event_wait+0x230>)
1000ed20:	4e76      	ldr	r6, [pc, #472]	; (1000eefc <platform_event_wait+0x234>)
1000ed22:	4977      	ldr	r1, [pc, #476]	; (1000ef00 <platform_event_wait+0x238>)
1000ed24:	6838      	ldr	r0, [r7, #0]
1000ed26:	6833      	ldr	r3, [r6, #0]
1000ed28:	4798      	blx	r3
1000ed2a:	2800      	cmp	r0, #0
1000ed2c:	d000      	beq.n	1000ed30 <platform_event_wait+0x68>
1000ed2e:	e088      	b.n	1000ee42 <platform_event_wait+0x17a>
		{
			uint16_t msg_id = rcv_msg->id;
1000ed30:	4b73      	ldr	r3, [pc, #460]	; (1000ef00 <platform_event_wait+0x238>)
1000ed32:	681c      	ldr	r4, [r3, #0]
1000ed34:	88a3      	ldrh	r3, [r4, #4]
1000ed36:	469a      	mov	sl, r3
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000ed38:	23cd      	movs	r3, #205	; 0xcd
1000ed3a:	009b      	lsls	r3, r3, #2
1000ed3c:	459a      	cmp	sl, r3
1000ed3e:	d100      	bne.n	1000ed42 <platform_event_wait+0x7a>
1000ed40:	e0c7      	b.n	1000eed2 <platform_event_wait+0x20a>

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
1000ed42:	8923      	ldrh	r3, [r4, #8]
1000ed44:	469b      	mov	fp, r3
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
1000ed46:	8963      	ldrh	r3, [r4, #10]
1000ed48:	4698      	mov	r8, r3
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000ed4a:	464b      	mov	r3, r9
1000ed4c:	2b00      	cmp	r3, #0
1000ed4e:	d011      	beq.n	1000ed74 <platform_event_wait+0xac>
	platform_interface_send(msg, u16TxLen);
}

static void platform_stop_event_timeout(void)
{
	uint8_t msg[8+5] = {0};
1000ed50:	220d      	movs	r2, #13
1000ed52:	2100      	movs	r1, #0
1000ed54:	a802      	add	r0, sp, #8
1000ed56:	4b66      	ldr	r3, [pc, #408]	; (1000eef0 <platform_event_wait+0x228>)
1000ed58:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000ed5a:	2333      	movs	r3, #51	; 0x33
1000ed5c:	aa02      	add	r2, sp, #8
1000ed5e:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000ed60:	3b30      	subs	r3, #48	; 0x30
1000ed62:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000ed64:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000ed66:	3302      	adds	r3, #2
1000ed68:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000ed6a:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (uint8_t)(( (0) >> 16) & 0x00FF);
	msg[u16TxLen++] = (uint8_t)(( (0) >> 24) & 0x00FF);
	
	msg[u16TxLen++] = ((0) & 0x00FF );
	
	platform_interface_send(msg, u16TxLen);
1000ed6c:	210d      	movs	r1, #13
1000ed6e:	0010      	movs	r0, r2
1000ed70:	4b60      	ldr	r3, [pc, #384]	; (1000eef4 <platform_event_wait+0x22c>)
1000ed72:	4798      	blx	r3
			{
				//Stop timer if it is still running
				platform_stop_event_timeout();
			}
				
			if(msg_id == PERIPHERAL_INTERRUPT_EVENT)
1000ed74:	23a0      	movs	r3, #160	; 0xa0
1000ed76:	00db      	lsls	r3, r3, #3
1000ed78:	459a      	cmp	sl, r3
1000ed7a:	d121      	bne.n	1000edc0 <platform_event_wait+0xf8>
			{
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
1000ed7c:	4b61      	ldr	r3, [pc, #388]	; (1000ef04 <platform_event_wait+0x23c>)
1000ed7e:	881b      	ldrh	r3, [r3, #0]
1000ed80:	4443      	add	r3, r8
1000ed82:	22a0      	movs	r2, #160	; 0xa0
1000ed84:	0092      	lsls	r2, r2, #2
1000ed86:	4293      	cmp	r3, r2
1000ed88:	dd02      	ble.n	1000ed90 <platform_event_wait+0xc8>
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000ed8a:	3a80      	subs	r2, #128	; 0x80
1000ed8c:	4b5d      	ldr	r3, [pc, #372]	; (1000ef04 <platform_event_wait+0x23c>)
1000ed8e:	801a      	strh	r2, [r3, #0]
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
1000ed90:	4b5c      	ldr	r3, [pc, #368]	; (1000ef04 <platform_event_wait+0x23c>)
1000ed92:	469a      	mov	sl, r3
1000ed94:	881d      	ldrh	r5, [r3, #0]
1000ed96:	4b5c      	ldr	r3, [pc, #368]	; (1000ef08 <platform_event_wait+0x240>)
1000ed98:	18ed      	adds	r5, r5, r3
1000ed9a:	0021      	movs	r1, r4
1000ed9c:	310c      	adds	r1, #12
1000ed9e:	4642      	mov	r2, r8
1000eda0:	0028      	movs	r0, r5
1000eda2:	4b5a      	ldr	r3, [pc, #360]	; (1000ef0c <platform_event_wait+0x244>)
1000eda4:	4798      	blx	r3
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
1000eda6:	4642      	mov	r2, r8
1000eda8:	0029      	movs	r1, r5
1000edaa:	4658      	mov	r0, fp
1000edac:	4b58      	ldr	r3, [pc, #352]	; (1000ef10 <platform_event_wait+0x248>)
1000edae:	4798      	blx	r3
				plf_event_buff_index += len;
1000edb0:	4653      	mov	r3, sl
1000edb2:	881b      	ldrh	r3, [r3, #0]
1000edb4:	4443      	add	r3, r8
1000edb6:	4652      	mov	r2, sl
1000edb8:	8013      	strh	r3, [r2, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000edba:	2400      	movs	r4, #0
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
				plf_event_buff_index += len;
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
1000edbc:	2502      	movs	r5, #2
1000edbe:	e03a      	b.n	1000ee36 <platform_event_wait+0x16e>
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000edc0:	4b54      	ldr	r3, [pc, #336]	; (1000ef14 <platform_event_wait+0x24c>)
1000edc2:	681b      	ldr	r3, [r3, #0]
1000edc4:	2b00      	cmp	r3, #0
1000edc6:	d032      	beq.n	1000ee2e <platform_event_wait+0x166>
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
1000edc8:	4b4d      	ldr	r3, [pc, #308]	; (1000ef00 <platform_event_wait+0x238>)
1000edca:	681a      	ldr	r2, [r3, #0]
1000edcc:	8893      	ldrh	r3, [r2, #4]
1000edce:	21cd      	movs	r1, #205	; 0xcd
1000edd0:	0089      	lsls	r1, r1, #2
1000edd2:	428b      	cmp	r3, r1
1000edd4:	d104      	bne.n	1000ede0 <platform_event_wait+0x118>
					{
						if(bEventTimeoutFlag)
1000edd6:	464b      	mov	r3, r9
						{
							status = STATUS_TIMEOUT;	
						}
						else
						{
							bLoopAgain = 1;
1000edd8:	2401      	movs	r4, #1
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
1000edda:	2b00      	cmp	r3, #0
1000eddc:	d02b      	beq.n	1000ee36 <platform_event_wait+0x16e>
1000edde:	e028      	b.n	1000ee32 <platform_event_wait+0x16a>
							bLoopAgain = 1;
						}
					}
					else
					{
						ke_msg_hdr = (struct ke_msghdr *)((void *)(rx_buffer+BLE_EVENT_BUFFER_START_INDEX));
1000ede0:	4c4d      	ldr	r4, [pc, #308]	; (1000ef18 <platform_event_wait+0x250>)
1000ede2:	4d49      	ldr	r5, [pc, #292]	; (1000ef08 <platform_event_wait+0x240>)
1000ede4:	6025      	str	r5, [r4, #0]
						ke_msg_hdr->id = rcv_msg->id;
1000ede6:	702b      	strb	r3, [r5, #0]
1000ede8:	0a1b      	lsrs	r3, r3, #8
1000edea:	706b      	strb	r3, [r5, #1]
//#if (CHIPVERSION_A3 || CHIPVERSION_A4)
					//ke_msg_hdr->src_id = rcv_msg->src_id;
//#else
					ke_msg_hdr->src_id = gapm_get_id_from_task(rcv_msg->src_id);
1000edec:	8910      	ldrh	r0, [r2, #8]
1000edee:	4b4b      	ldr	r3, [pc, #300]	; (1000ef1c <platform_event_wait+0x254>)
1000edf0:	681b      	ldr	r3, [r3, #0]
1000edf2:	4798      	blx	r3
1000edf4:	7128      	strb	r0, [r5, #4]
1000edf6:	0a00      	lsrs	r0, r0, #8
1000edf8:	7168      	strb	r0, [r5, #5]
//#endif  /* (CHIPVERSION_A3 || CHIPVERSION_A4) */
						ke_msg_hdr->dest_id = rcv_msg->dest_id;
1000edfa:	6820      	ldr	r0, [r4, #0]
1000edfc:	4b40      	ldr	r3, [pc, #256]	; (1000ef00 <platform_event_wait+0x238>)
1000edfe:	681a      	ldr	r2, [r3, #0]
1000ee00:	88d2      	ldrh	r2, [r2, #6]
1000ee02:	8042      	strh	r2, [r0, #2]
						ke_msg_hdr->param_len = rcv_msg->param_len;
1000ee04:	681d      	ldr	r5, [r3, #0]
1000ee06:	896b      	ldrh	r3, [r5, #10]
1000ee08:	80c3      	strh	r3, [r0, #6]
						ke_msg_hdr++;
1000ee0a:	3008      	adds	r0, #8
1000ee0c:	6020      	str	r0, [r4, #0]
						if(rcv_msg->param_len > 0) {
1000ee0e:	896a      	ldrh	r2, [r5, #10]
1000ee10:	2a00      	cmp	r2, #0
1000ee12:	d003      	beq.n	1000ee1c <platform_event_wait+0x154>
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
1000ee14:	0029      	movs	r1, r5
1000ee16:	310c      	adds	r1, #12
1000ee18:	4b3c      	ldr	r3, [pc, #240]	; (1000ef0c <platform_event_wait+0x244>)
1000ee1a:	4798      	blx	r3
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
1000ee1c:	8969      	ldrh	r1, [r5, #10]
1000ee1e:	3108      	adds	r1, #8
1000ee20:	4b3c      	ldr	r3, [pc, #240]	; (1000ef14 <platform_event_wait+0x24c>)
1000ee22:	681b      	ldr	r3, [r3, #0]
1000ee24:	4838      	ldr	r0, [pc, #224]	; (1000ef08 <platform_event_wait+0x240>)
1000ee26:	4798      	blx	r3
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000ee28:	2400      	movs	r4, #0
						ke_msg_hdr++;
						if(rcv_msg->param_len > 0) {
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
1000ee2a:	2503      	movs	r5, #3
1000ee2c:	e003      	b.n	1000ee36 <platform_event_wait+0x16e>
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000ee2e:	2400      	movs	r4, #0
1000ee30:	e001      	b.n	1000ee36 <platform_event_wait+0x16e>
1000ee32:	2400      	movs	r4, #0
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
						{
							status = STATUS_TIMEOUT;	
1000ee34:	25d0      	movs	r5, #208	; 0xd0
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
					}
				}
			}
			ke_free(rcv_msg);
1000ee36:	4b32      	ldr	r3, [pc, #200]	; (1000ef00 <platform_event_wait+0x238>)
1000ee38:	6818      	ldr	r0, [r3, #0]
1000ee3a:	4b39      	ldr	r3, [pc, #228]	; (1000ef20 <platform_event_wait+0x258>)
1000ee3c:	681b      	ldr	r3, [r3, #0]
1000ee3e:	4798      	blx	r3
1000ee40:	e000      	b.n	1000ee44 <platform_event_wait+0x17c>
		}
		else
		{
			status = STATUS_FAILURE;
1000ee42:	2507      	movs	r5, #7
		}
	}while(bLoopAgain);
1000ee44:	2c00      	cmp	r4, #0
1000ee46:	d000      	beq.n	1000ee4a <platform_event_wait+0x182>
1000ee48:	e76b      	b.n	1000ed22 <platform_event_wait+0x5a>
	
	if(bEventTimeoutFlag)
1000ee4a:	464b      	mov	r3, r9
1000ee4c:	2b00      	cmp	r3, #0
1000ee4e:	d046      	beq.n	1000eede <platform_event_wait+0x216>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
1000ee50:	4b29      	ldr	r3, [pc, #164]	; (1000eef8 <platform_event_wait+0x230>)
1000ee52:	681e      	ldr	r6, [r3, #0]
#endif 
static int NMI_MsgQueueDestroyOnKeID(NMI_MsgQueueHandle* pHandle, ke_msg_id_t u16KeMsgId)
{
	int num_of_freed=0;
	Message * current , *prev = NULL;
	if((NULL == pHandle) && (NULL == pHandle->pstrMessageList))
1000ee54:	2e00      	cmp	r6, #0
1000ee56:	d104      	bne.n	1000ee62 <platform_event_wait+0x19a>
1000ee58:	2300      	movs	r3, #0
1000ee5a:	6a1c      	ldr	r4, [r3, #32]
1000ee5c:	2c00      	cmp	r4, #0
1000ee5e:	d131      	bne.n	1000eec4 <platform_event_wait+0x1fc>
1000ee60:	e03d      	b.n	1000eede <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
1000ee62:	6a34      	ldr	r4, [r6, #32]
	os_sem_down(&pHandle->strCriticalSection);
1000ee64:	2314      	movs	r3, #20
1000ee66:	469c      	mov	ip, r3
1000ee68:	44b4      	add	ip, r6
1000ee6a:	4663      	mov	r3, ip
1000ee6c:	4660      	mov	r0, ip
1000ee6e:	9300      	str	r3, [sp, #0]
1000ee70:	4b2c      	ldr	r3, [pc, #176]	; (1000ef24 <platform_event_wait+0x25c>)
1000ee72:	681b      	ldr	r3, [r3, #0]
1000ee74:	4798      	blx	r3
	while(NULL != current)
1000ee76:	2c00      	cmp	r4, #0
1000ee78:	d01f      	beq.n	1000eeba <platform_event_wait+0x1f2>
			}
			ke_free(rcv_msg);
		}
		else
		{
			status = STATUS_FAILURE;
1000ee7a:	2700      	movs	r7, #0

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000ee7c:	23cd      	movs	r3, #205	; 0xcd
1000ee7e:	009b      	lsls	r3, r3, #2
1000ee80:	4698      	mov	r8, r3
		{
			num_of_freed++;
			if(NULL != prev)
			{
				prev->pstrNext = current->pstrNext;
				ke_free(current);
1000ee82:	4b27      	ldr	r3, [pc, #156]	; (1000ef20 <platform_event_wait+0x258>)
1000ee84:	469a      	mov	sl, r3
1000ee86:	0020      	movs	r0, r4

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000ee88:	6803      	ldr	r3, [r0, #0]
1000ee8a:	889b      	ldrh	r3, [r3, #4]
1000ee8c:	4543      	cmp	r3, r8
1000ee8e:	d110      	bne.n	1000eeb2 <platform_event_wait+0x1ea>
		{
			num_of_freed++;
			if(NULL != prev)
1000ee90:	2f00      	cmp	r7, #0
1000ee92:	d006      	beq.n	1000eea2 <platform_event_wait+0x1da>
			{
				prev->pstrNext = current->pstrNext;
1000ee94:	6883      	ldr	r3, [r0, #8]
1000ee96:	60bb      	str	r3, [r7, #8]
				ke_free(current);
1000ee98:	4653      	mov	r3, sl
1000ee9a:	681b      	ldr	r3, [r3, #0]
1000ee9c:	4798      	blx	r3
				current = prev->pstrNext;
1000ee9e:	68b8      	ldr	r0, [r7, #8]
1000eea0:	e009      	b.n	1000eeb6 <platform_event_wait+0x1ee>
			}
			else
			{
				pHandle->pstrMessageList = current->pstrNext;
1000eea2:	6883      	ldr	r3, [r0, #8]
1000eea4:	6233      	str	r3, [r6, #32]
				ke_free(current);
1000eea6:	4b1e      	ldr	r3, [pc, #120]	; (1000ef20 <platform_event_wait+0x258>)
1000eea8:	681b      	ldr	r3, [r3, #0]
1000eeaa:	9301      	str	r3, [sp, #4]
1000eeac:	4798      	blx	r3
				current = pHandle->pstrMessageList;
1000eeae:	6a30      	ldr	r0, [r6, #32]
1000eeb0:	e001      	b.n	1000eeb6 <platform_event_wait+0x1ee>
			}
		}
		else
		{
			prev = current;
			current = current ->pstrNext;
1000eeb2:	0007      	movs	r7, r0
1000eeb4:	6880      	ldr	r0, [r0, #8]
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
1000eeb6:	2800      	cmp	r0, #0
1000eeb8:	d1e6      	bne.n	1000ee88 <platform_event_wait+0x1c0>
		{
			prev = current;
			current = current ->pstrNext;
		}
	}
	os_sem_up(&pHandle->strCriticalSection);
1000eeba:	4b1b      	ldr	r3, [pc, #108]	; (1000ef28 <platform_event_wait+0x260>)
1000eebc:	681b      	ldr	r3, [r3, #0]
1000eebe:	9800      	ldr	r0, [sp, #0]
1000eec0:	4798      	blx	r3
	if(bEventTimeoutFlag)
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
1000eec2:	e00c      	b.n	1000eede <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
1000eec4:	2314      	movs	r3, #20
1000eec6:	9300      	str	r3, [sp, #0]
1000eec8:	4b16      	ldr	r3, [pc, #88]	; (1000ef24 <platform_event_wait+0x25c>)
1000eeca:	681b      	ldr	r3, [r3, #0]
1000eecc:	2014      	movs	r0, #20
1000eece:	4798      	blx	r3
1000eed0:	e7d3      	b.n	1000ee7a <platform_event_wait+0x1b2>
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000eed2:	4b10      	ldr	r3, [pc, #64]	; (1000ef14 <platform_event_wait+0x24c>)
1000eed4:	681b      	ldr	r3, [r3, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000eed6:	2400      	movs	r4, #0
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000eed8:	2b00      	cmp	r3, #0
1000eeda:	d0ac      	beq.n	1000ee36 <platform_event_wait+0x16e>
1000eedc:	e77b      	b.n	1000edd6 <platform_event_wait+0x10e>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
}
1000eede:	0028      	movs	r0, r5
1000eee0:	b007      	add	sp, #28
1000eee2:	bc3c      	pop	{r2, r3, r4, r5}
1000eee4:	4690      	mov	r8, r2
1000eee6:	4699      	mov	r9, r3
1000eee8:	46a2      	mov	sl, r4
1000eeea:	46ab      	mov	fp, r5
1000eeec:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000eeee:	46c0      	nop			; (mov r8, r8)
1000eef0:	100149c9 	.word	0x100149c9
1000eef4:	1000ec39 	.word	0x1000ec39
1000eef8:	10018b6c 	.word	0x10018b6c
1000eefc:	10018b54 	.word	0x10018b54
1000ef00:	10018b60 	.word	0x10018b60
1000ef04:	10019a80 	.word	0x10019a80
1000ef08:	100197e8 	.word	0x100197e8
1000ef0c:	100149b7 	.word	0x100149b7
1000ef10:	1000e859 	.word	0x1000e859
1000ef14:	10018b5c 	.word	0x10018b5c
1000ef18:	10018b4c 	.word	0x10018b4c
1000ef1c:	10018b2c 	.word	0x10018b2c
1000ef20:	10018b28 	.word	0x10018b28
1000ef24:	10018b48 	.word	0x10018b48
1000ef28:	10018b34 	.word	0x10018b34

1000ef2c <acquire_sleep_lock>:

plf_drv_status acquire_sleep_lock()
{
1000ef2c:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[acquire_sleep_lock]\tDisabling ULP");
	plf_drv_status status = STATUS_RESOURCE_BUSY;
	//uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
	
	rwip_prevent_sleep_set(APP_PREVENT_SLEEP);
1000ef2e:	4b03      	ldr	r3, [pc, #12]	; (1000ef3c <acquire_sleep_lock+0x10>)
1000ef30:	681b      	ldr	r3, [r3, #0]
1000ef32:	2080      	movs	r0, #128	; 0x80
1000ef34:	0200      	lsls	r0, r0, #8
1000ef36:	4798      	blx	r3
		/*  */
		os_sem_up(gstrFwSem);
	}
#endif	//0
	return status;
}
1000ef38:	2008      	movs	r0, #8
1000ef3a:	bd10      	pop	{r4, pc}
1000ef3c:	100197a0 	.word	0x100197a0

1000ef40 <release_message_lock>:

plf_drv_status release_message_lock()
{
1000ef40:	b510      	push	{r4, lr}
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000ef42:	4b03      	ldr	r3, [pc, #12]	; (1000ef50 <release_message_lock+0x10>)
1000ef44:	681b      	ldr	r3, [r3, #0]
1000ef46:	2080      	movs	r0, #128	; 0x80
1000ef48:	01c0      	lsls	r0, r0, #7
1000ef4a:	4798      	blx	r3
	return status;
}
1000ef4c:	2000      	movs	r0, #0
1000ef4e:	bd10      	pop	{r4, pc}
1000ef50:	100197ac 	.word	0x100197ac

1000ef54 <release_sleep_lock>:

plf_drv_status release_sleep_lock()
{
1000ef54:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[release_sleep_lock]\tEnabling ULP");
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000ef56:	4c05      	ldr	r4, [pc, #20]	; (1000ef6c <release_sleep_lock+0x18>)
1000ef58:	2080      	movs	r0, #128	; 0x80
1000ef5a:	01c0      	lsls	r0, r0, #7
1000ef5c:	6823      	ldr	r3, [r4, #0]
1000ef5e:	4798      	blx	r3
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
1000ef60:	6823      	ldr	r3, [r4, #0]
1000ef62:	2080      	movs	r0, #128	; 0x80
1000ef64:	0200      	lsls	r0, r0, #8
1000ef66:	4798      	blx	r3
	return status;
}
1000ef68:	2000      	movs	r0, #0
1000ef6a:	bd10      	pop	{r4, pc}
1000ef6c:	100197ac 	.word	0x100197ac

1000ef70 <register_resume_callback>:
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
	if(cb == NULL)
1000ef70:	2800      	cmp	r0, #0
1000ef72:	d003      	beq.n	1000ef7c <register_resume_callback+0xc>
	{
		status = STATUS_INVALID_ARGUMENT;
	}
	else 
	{
		samb11_app_resume_cb = cb;
1000ef74:	4b02      	ldr	r3, [pc, #8]	; (1000ef80 <register_resume_callback+0x10>)
1000ef76:	6018      	str	r0, [r3, #0]
	}
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
1000ef78:	2000      	movs	r0, #0
1000ef7a:	e000      	b.n	1000ef7e <register_resume_callback+0xe>
	if(cb == NULL)
	{
		status = STATUS_INVALID_ARGUMENT;
1000ef7c:	2009      	movs	r0, #9
	{
		samb11_app_resume_cb = cb;
		//*apps_resume_cb = (uint32_t)cb;
	}
	return status;
}
1000ef7e:	4770      	bx	lr
1000ef80:	10019a74 	.word	0x10019a74

1000ef84 <gpio1_combined_isr_handler>:

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source);
void wakeup_active_event_callback(uint32_t wakeup_source);

void gpio1_combined_isr_handler(void)
{
1000ef84:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio1 = LPGPIO_16;
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
1000ef86:	4a18      	ldr	r2, [pc, #96]	; (1000efe8 <gpio1_combined_isr_handler+0x64>)
1000ef88:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000ef8a:	b29b      	uxth	r3, r3
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000ef8c:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000ef8e:	2180      	movs	r1, #128	; 0x80
1000ef90:	0209      	lsls	r1, r1, #8
1000ef92:	4301      	orrs	r1, r0
1000ef94:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000ef96:	0010      	movs	r0, r2
1000ef98:	4d14      	ldr	r5, [pc, #80]	; (1000efec <gpio1_combined_isr_handler+0x68>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000ef9a:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000ef9c:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000ef9e:	05db      	lsls	r3, r3, #23
1000efa0:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000efa2:	d011      	beq.n	1000efc8 <gpio1_combined_isr_handler+0x44>
			port_gpio1 = (intstatus & ~(intstatus - 1));
1000efa4:	b2db      	uxtb	r3, r3
1000efa6:	4259      	negs	r1, r3
1000efa8:	400b      	ands	r3, r1
			while (!(port_gpio1 == 1)) {
1000efaa:	2b01      	cmp	r3, #1
1000efac:	d006      	beq.n	1000efbc <gpio1_combined_isr_handler+0x38>
1000efae:	0011      	movs	r1, r2
				port_gpio1 = port_gpio1 >> 1;
1000efb0:	085b      	lsrs	r3, r3, #1
				index++;
1000efb2:	3101      	adds	r1, #1
1000efb4:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio1 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio1 == 1)) {
1000efb6:	2b01      	cmp	r3, #1
1000efb8:	d1fa      	bne.n	1000efb0 <gpio1_combined_isr_handler+0x2c>
1000efba:	e000      	b.n	1000efbe <gpio1_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000efbc:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000efbe:	0023      	movs	r3, r4
1000efc0:	408b      	lsls	r3, r1
1000efc2:	b29b      	uxth	r3, r3
1000efc4:	8703      	strh	r3, [r0, #56]	; 0x38
1000efc6:	e003      	b.n	1000efd0 <gpio1_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000efc8:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000efca:	432b      	orrs	r3, r5
1000efcc:	b29b      	uxth	r3, r3
1000efce:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO1->INTSTATUSCLEAR.reg;
1000efd0:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000efd2:	05db      	lsls	r3, r3, #23
1000efd4:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000efd6:	d1e2      	bne.n	1000ef9e <gpio1_combined_isr_handler+0x1a>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000efd8:	2180      	movs	r1, #128	; 0x80
1000efda:	0049      	lsls	r1, r1, #1
1000efdc:	3381      	adds	r3, #129	; 0x81
1000efde:	33ff      	adds	r3, #255	; 0xff
1000efe0:	4a03      	ldr	r2, [pc, #12]	; (1000eff0 <gpio1_combined_isr_handler+0x6c>)
1000efe2:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(8);
}
1000efe4:	bd30      	pop	{r4, r5, pc}
1000efe6:	46c0      	nop			; (mov r8, r8)
1000efe8:	40011000 	.word	0x40011000
1000efec:	ffff8000 	.word	0xffff8000
1000eff0:	e000e100 	.word	0xe000e100

1000eff4 <gpio0_combined_isr_handler>:

void gpio0_combined_isr_handler(void)
{
1000eff4:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio0 = LPGPIO_0;
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
1000eff6:	4a17      	ldr	r2, [pc, #92]	; (1000f054 <gpio0_combined_isr_handler+0x60>)
1000eff8:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000effa:	b29b      	uxth	r3, r3
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000effc:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000effe:	2180      	movs	r1, #128	; 0x80
1000f000:	0209      	lsls	r1, r1, #8
1000f002:	4301      	orrs	r1, r0
1000f004:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f006:	0010      	movs	r0, r2
1000f008:	4d13      	ldr	r5, [pc, #76]	; (1000f058 <gpio0_combined_isr_handler+0x64>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f00a:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f00c:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f00e:	05db      	lsls	r3, r3, #23
1000f010:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f012:	d011      	beq.n	1000f038 <gpio0_combined_isr_handler+0x44>
			port_gpio0 = (intstatus & ~(intstatus - 1));
1000f014:	b2db      	uxtb	r3, r3
1000f016:	4259      	negs	r1, r3
1000f018:	400b      	ands	r3, r1
			while (!(port_gpio0 == 1)) {
1000f01a:	2b01      	cmp	r3, #1
1000f01c:	d006      	beq.n	1000f02c <gpio0_combined_isr_handler+0x38>
1000f01e:	0011      	movs	r1, r2
				port_gpio0 = port_gpio0 >> 1;
1000f020:	085b      	lsrs	r3, r3, #1
				index++;
1000f022:	3101      	adds	r1, #1
1000f024:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio0 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio0 == 1)) {
1000f026:	2b01      	cmp	r3, #1
1000f028:	d1fa      	bne.n	1000f020 <gpio0_combined_isr_handler+0x2c>
1000f02a:	e000      	b.n	1000f02e <gpio0_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f02c:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f02e:	0023      	movs	r3, r4
1000f030:	408b      	lsls	r3, r1
1000f032:	b29b      	uxth	r3, r3
1000f034:	8703      	strh	r3, [r0, #56]	; 0x38
1000f036:	e003      	b.n	1000f040 <gpio0_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f038:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f03a:	432b      	orrs	r3, r5
1000f03c:	b29b      	uxth	r3, r3
1000f03e:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO0->INTSTATUSCLEAR.reg;
1000f040:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f042:	05db      	lsls	r3, r3, #23
1000f044:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f046:	d1e2      	bne.n	1000f00e <gpio0_combined_isr_handler+0x1a>
1000f048:	2180      	movs	r1, #128	; 0x80
1000f04a:	3381      	adds	r3, #129	; 0x81
1000f04c:	33ff      	adds	r3, #255	; 0xff
1000f04e:	4a03      	ldr	r2, [pc, #12]	; (1000f05c <gpio0_combined_isr_handler+0x68>)
1000f050:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(7);
}
1000f052:	bd30      	pop	{r4, r5, pc}
1000f054:	40010000 	.word	0x40010000
1000f058:	ffff8000 	.word	0xffff8000
1000f05c:	e000e100 	.word	0xe000e100

1000f060 <PORT1_COMB_Handler>:

#ifdef CHIPVERSION_B0
void PORT1_COMB_Handler(void)
{
1000f060:	b510      	push	{r4, lr}
	/* if(CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13))) { */
	if (GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13))) {
1000f062:	4b0c      	ldr	r3, [pc, #48]	; (1000f094 <PORT1_COMB_Handler+0x34>)
1000f064:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
1000f066:	0b5b      	lsrs	r3, r3, #13
1000f068:	d010      	beq.n	1000f08c <PORT1_COMB_Handler+0x2c>
		handle_ext_wakeup_isr();
1000f06a:	4b0b      	ldr	r3, [pc, #44]	; (1000f098 <PORT1_COMB_Handler+0x38>)
1000f06c:	681b      	ldr	r3, [r3, #0]
1000f06e:	4798      	blx	r3

		/* clear specific int pin status that caused the Interrupt */
		/* CMSDK_GPIO1->INTCLEAR |= CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13)); */
		GPIO1->INTSTATUSCLEAR.reg |= GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13));
1000f070:	4a08      	ldr	r2, [pc, #32]	; (1000f094 <PORT1_COMB_Handler+0x34>)
1000f072:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f074:	8f11      	ldrh	r1, [r2, #56]	; 0x38
1000f076:	0b5b      	lsrs	r3, r3, #13
1000f078:	035b      	lsls	r3, r3, #13
1000f07a:	430b      	orrs	r3, r1
1000f07c:	8713      	strh	r3, [r2, #56]	; 0x38
1000f07e:	2180      	movs	r1, #128	; 0x80
1000f080:	0049      	lsls	r1, r1, #1
1000f082:	23c0      	movs	r3, #192	; 0xc0
1000f084:	005b      	lsls	r3, r3, #1
1000f086:	4a05      	ldr	r2, [pc, #20]	; (1000f09c <PORT1_COMB_Handler+0x3c>)
1000f088:	50d1      	str	r1, [r2, r3]
1000f08a:	e001      	b.n	1000f090 <PORT1_COMB_Handler+0x30>
		/* NVIC_ClearPendingIRQ(PORT1_COMB_IRQn); */
		NVIC_ClearPendingIRQ(8);
	} else {
		gpio1_combined_isr_handler();
1000f08c:	4b04      	ldr	r3, [pc, #16]	; (1000f0a0 <PORT1_COMB_Handler+0x40>)
1000f08e:	4798      	blx	r3
	}
}
1000f090:	bd10      	pop	{r4, pc}
1000f092:	46c0      	nop			; (mov r8, r8)
1000f094:	40011000 	.word	0x40011000
1000f098:	10019a6c 	.word	0x10019a6c
1000f09c:	e000e100 	.word	0xe000e100
1000f0a0:	1000ef85 	.word	0x1000ef85

1000f0a4 <wakeup_int_unregister_callback>:
	{
		wakeup_source_callback[wakeup_source] = 0;
	}
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
1000f0a4:	2303      	movs	r3, #3
#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
	if(	(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_0) || 
1000f0a6:	2802      	cmp	r0, #2
1000f0a8:	d804      	bhi.n	1000f0b4 <wakeup_int_unregister_callback+0x10>
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_1) || 
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_2) ) 
	{
		wakeup_source_callback[wakeup_source] = 0;
1000f0aa:	0080      	lsls	r0, r0, #2
1000f0ac:	2200      	movs	r2, #0
1000f0ae:	4b02      	ldr	r3, [pc, #8]	; (1000f0b8 <wakeup_int_unregister_callback+0x14>)
1000f0b0:	50c2      	str	r2, [r0, r3]

#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
1000f0b2:	2300      	movs	r3, #0
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
	}
	return status;
}
1000f0b4:	0018      	movs	r0, r3
1000f0b6:	4770      	bx	lr
1000f0b8:	10019a84 	.word	0x10019a84

1000f0bc <wakeup_active_event_callback>:

void wakeup_active_event_callback(uint32_t wakeup_source)
{
1000f0bc:	b510      	push	{r4, lr}
1000f0be:	0004      	movs	r4, r0
	portint_callback_t callback;
	uint32_t *pu32WakeSource = (uint32_t *)wakeup_source;
	if((*pu32WakeSource & 0xFF) == 1)
1000f0c0:	7803      	ldrb	r3, [r0, #0]
1000f0c2:	2b01      	cmp	r3, #1
1000f0c4:	d108      	bne.n	1000f0d8 <wakeup_active_event_callback+0x1c>
	{
		if(wakeup_source_callback[0] != NULL) {
1000f0c6:	4b11      	ldr	r3, [pc, #68]	; (1000f10c <wakeup_active_event_callback+0x50>)
1000f0c8:	681b      	ldr	r3, [r3, #0]
1000f0ca:	2b00      	cmp	r3, #0
1000f0cc:	d000      	beq.n	1000f0d0 <wakeup_active_event_callback+0x14>
			callback = wakeup_source_callback[0];
			callback();
1000f0ce:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF);
1000f0d0:	23ff      	movs	r3, #255	; 0xff
1000f0d2:	6822      	ldr	r2, [r4, #0]
1000f0d4:	439a      	bics	r2, r3
1000f0d6:	6022      	str	r2, [r4, #0]
	}
	if(((*pu32WakeSource >> 8) & 0xFF) == 1)
1000f0d8:	7863      	ldrb	r3, [r4, #1]
1000f0da:	2b01      	cmp	r3, #1
1000f0dc:	d108      	bne.n	1000f0f0 <wakeup_active_event_callback+0x34>
	{
		if(wakeup_source_callback[1] != NULL) {
1000f0de:	4b0b      	ldr	r3, [pc, #44]	; (1000f10c <wakeup_active_event_callback+0x50>)
1000f0e0:	685b      	ldr	r3, [r3, #4]
1000f0e2:	2b00      	cmp	r3, #0
1000f0e4:	d000      	beq.n	1000f0e8 <wakeup_active_event_callback+0x2c>
			callback = wakeup_source_callback[1];
			callback();
1000f0e6:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 8);
1000f0e8:	4b09      	ldr	r3, [pc, #36]	; (1000f110 <wakeup_active_event_callback+0x54>)
1000f0ea:	6822      	ldr	r2, [r4, #0]
1000f0ec:	4013      	ands	r3, r2
1000f0ee:	6023      	str	r3, [r4, #0]
	}
	if(((*pu32WakeSource >> 16) & 0xFF) == 1)
1000f0f0:	78a3      	ldrb	r3, [r4, #2]
1000f0f2:	2b01      	cmp	r3, #1
1000f0f4:	d108      	bne.n	1000f108 <wakeup_active_event_callback+0x4c>
	{
		if(wakeup_source_callback[2] != NULL) {
1000f0f6:	4b05      	ldr	r3, [pc, #20]	; (1000f10c <wakeup_active_event_callback+0x50>)
1000f0f8:	689b      	ldr	r3, [r3, #8]
1000f0fa:	2b00      	cmp	r3, #0
1000f0fc:	d000      	beq.n	1000f100 <wakeup_active_event_callback+0x44>
			callback = wakeup_source_callback[2];
			callback();
1000f0fe:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 16);
1000f100:	4b04      	ldr	r3, [pc, #16]	; (1000f114 <wakeup_active_event_callback+0x58>)
1000f102:	6822      	ldr	r2, [r4, #0]
1000f104:	4013      	ands	r3, r2
1000f106:	6023      	str	r3, [r4, #0]
	}
}
1000f108:	bd10      	pop	{r4, pc}
1000f10a:	46c0      	nop			; (mov r8, r8)
1000f10c:	10019a84 	.word	0x10019a84
1000f110:	ffff00ff 	.word	0xffff00ff
1000f114:	ff00ffff 	.word	0xff00ffff

1000f118 <resume_cb>:
	sms_pressure_init_variables();
}


static void resume_cb(void)
{
1000f118:	b510      	push	{r4, lr}
    init_port_list(); // re-initialize all ports
1000f11a:	4b09      	ldr	r3, [pc, #36]	; (1000f140 <resume_cb+0x28>)
1000f11c:	4798      	blx	r3
    serial_console_init(); // GPIO (UART) for the console
1000f11e:	4b09      	ldr	r3, [pc, #36]	; (1000f144 <resume_cb+0x2c>)
1000f120:	4798      	blx	r3
    sms_dualtimer_init();
1000f122:	4b09      	ldr	r3, [pc, #36]	; (1000f148 <resume_cb+0x30>)
1000f124:	4798      	blx	r3
    delay_init();
1000f126:	4b09      	ldr	r3, [pc, #36]	; (1000f14c <resume_cb+0x34>)
1000f128:	4798      	blx	r3
    sms_button_gpio_init(); // GPIO (AO_0 & AO_1) for the buttons
1000f12a:	4b09      	ldr	r3, [pc, #36]	; (1000f150 <resume_cb+0x38>)
1000f12c:	4798      	blx	r3
    sms_led_gpio_init();
1000f12e:	4b09      	ldr	r3, [pc, #36]	; (1000f154 <resume_cb+0x3c>)
1000f130:	4798      	blx	r3
    sms_spi_master_configure();
1000f132:	4b09      	ldr	r3, [pc, #36]	; (1000f158 <resume_cb+0x40>)
1000f134:	4798      	blx	r3
    sms_i2c_master_configure();
1000f136:	4b09      	ldr	r3, [pc, #36]	; (1000f15c <resume_cb+0x44>)
1000f138:	4798      	blx	r3
    //sms_mpu_configure_gpio();
    sms_monitor_configure_gpio();
1000f13a:	4b09      	ldr	r3, [pc, #36]	; (1000f160 <resume_cb+0x48>)
1000f13c:	4798      	blx	r3
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true);
}
1000f13e:	bd10      	pop	{r4, pc}
1000f140:	1000e965 	.word	0x1000e965
1000f144:	1000e6cd 	.word	0x1000e6cd
1000f148:	1000b285 	.word	0x1000b285
1000f14c:	100080e9 	.word	0x100080e9
1000f150:	1000a471 	.word	0x1000a471
1000f154:	1000abb5 	.word	0x1000abb5
1000f158:	1000b135 	.word	0x1000b135
1000f15c:	1000a7fd 	.word	0x1000a7fd
1000f160:	1000a75d 	.word	0x1000a75d

1000f164 <sms_init_variables>:
 */
/*- Includes ---------------------------------------------------------------*/
#include "sms_peripheral1.h"

void sms_init_variables(void)
{
1000f164:	b510      	push	{r4, lr}
    timer1_current_mode = TIMER1_MODE_NONE;
1000f166:	2300      	movs	r3, #0
1000f168:	4a07      	ldr	r2, [pc, #28]	; (1000f188 <sms_init_variables+0x24>)
1000f16a:	7013      	strb	r3, [r2, #0]
    timer2_current_mode = TIMER2_MODE_NONE;
1000f16c:	4a07      	ldr	r2, [pc, #28]	; (1000f18c <sms_init_variables+0x28>)
1000f16e:	7013      	strb	r3, [r2, #0]
    sms_working_mode = SMS_MODE_BUTTON_SOLO;
1000f170:	2101      	movs	r1, #1
1000f172:	4a07      	ldr	r2, [pc, #28]	; (1000f190 <sms_init_variables+0x2c>)
1000f174:	7011      	strb	r1, [r2, #0]
    ulp_ready = false;
1000f176:	4a07      	ldr	r2, [pc, #28]	; (1000f194 <sms_init_variables+0x30>)
1000f178:	7013      	strb	r3, [r2, #0]
	
	sms_ble_init_variables();
1000f17a:	4b07      	ldr	r3, [pc, #28]	; (1000f198 <sms_init_variables+0x34>)
1000f17c:	4798      	blx	r3
	sms_button_init_variables();
1000f17e:	4b07      	ldr	r3, [pc, #28]	; (1000f19c <sms_init_variables+0x38>)
1000f180:	4798      	blx	r3
	sms_pressure_init_variables();
1000f182:	4b07      	ldr	r3, [pc, #28]	; (1000f1a0 <sms_init_variables+0x3c>)
1000f184:	4798      	blx	r3
}
1000f186:	bd10      	pop	{r4, pc}
1000f188:	10018c40 	.word	0x10018c40
1000f18c:	10018df7 	.word	0x10018df7
1000f190:	10018cd0 	.word	0x10018cd0
1000f194:	10018cd1 	.word	0x10018cd1
1000f198:	10009f19 	.word	0x10009f19
1000f19c:	1000a449 	.word	0x1000a449
1000f1a0:	1000ac51 	.word	0x1000ac51

1000f1a4 <main>:
	//sms_current_interrupt.int_on = true;
//}


int main(void)
{
1000f1a4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f1a6:	4647      	mov	r7, r8
1000f1a8:	b480      	push	{r7}
    /* Define current BLE state
     * ------------------------ */
    ble_current_state = BLE_STATE_STARTING;
1000f1aa:	2210      	movs	r2, #16
1000f1ac:	4b81      	ldr	r3, [pc, #516]	; (1000f3b4 <main+0x210>)
1000f1ae:	701a      	strb	r2, [r3, #0]
    
    /* Initialize platform
     * ------------------- */
	platform_driver_init();
1000f1b0:	4b81      	ldr	r3, [pc, #516]	; (1000f3b8 <main+0x214>)
1000f1b2:	4798      	blx	r3
	gpio_init(); // GPIO
1000f1b4:	4b81      	ldr	r3, [pc, #516]	; (1000f3bc <main+0x218>)
1000f1b6:	4798      	blx	r3
	serial_console_init(); // serial console for debugging
1000f1b8:	4b81      	ldr	r3, [pc, #516]	; (1000f3c0 <main+0x21c>)
1000f1ba:	4798      	blx	r3
    
    /* Disable ULP
     * ----------- */
	acquire_sleep_lock();
1000f1bc:	4b81      	ldr	r3, [pc, #516]	; (1000f3c4 <main+0x220>)
1000f1be:	4798      	blx	r3
    

    /* Initialize SMS flags
     * -------------------- */
    sms_init_variables();
1000f1c0:	4b81      	ldr	r3, [pc, #516]	; (1000f3c8 <main+0x224>)
1000f1c2:	4798      	blx	r3
    
    
    /* Initialize hardware components
     * ------------------------------ */
    // Dualtimer
    sms_dualtimer_init();
1000f1c4:	4b81      	ldr	r3, [pc, #516]	; (1000f3cc <main+0x228>)
1000f1c6:	4798      	blx	r3
	
    // Blocking delay (hacked from other SAM platforms)
    delay_init();
1000f1c8:	4b81      	ldr	r3, [pc, #516]	; (1000f3d0 <main+0x22c>)
1000f1ca:	4798      	blx	r3

	// Buttons
    sms_button_gpio_init();
1000f1cc:	4b81      	ldr	r3, [pc, #516]	; (1000f3d4 <main+0x230>)
1000f1ce:	4798      	blx	r3
    
    // LED
    sms_led_gpio_init();
1000f1d0:	4b81      	ldr	r3, [pc, #516]	; (1000f3d8 <main+0x234>)
1000f1d2:	4798      	blx	r3
    
    // I2C
    sms_i2c_master_configure();
1000f1d4:	4b81      	ldr	r3, [pc, #516]	; (1000f3dc <main+0x238>)
1000f1d6:	4798      	blx	r3
    
    // SPI
    sms_spi_master_configure();
1000f1d8:	4b81      	ldr	r3, [pc, #516]	; (1000f3e0 <main+0x23c>)
1000f1da:	4798      	blx	r3
    
    // MPU
    sms_mpu_configure_gpio();
1000f1dc:	4b81      	ldr	r3, [pc, #516]	; (1000f3e4 <main+0x240>)
1000f1de:	4798      	blx	r3
    
	// monitoring...
    sms_monitor_configure_gpio();
1000f1e0:	4b81      	ldr	r3, [pc, #516]	; (1000f3e8 <main+0x244>)
1000f1e2:	4798      	blx	r3
    
    /* Initialize the BLE module
     * ------------------------- */
	ble_device_init(NULL); // initialize the BLE chip and set the device address 
1000f1e4:	2000      	movs	r0, #0
1000f1e6:	4b81      	ldr	r3, [pc, #516]	; (1000f3ec <main+0x248>)
1000f1e8:	4798      	blx	r3
	
    
    /* Define BLE services
     * ------------------- */
    sms_button_define_services();
1000f1ea:	4b81      	ldr	r3, [pc, #516]	; (1000f3f0 <main+0x24c>)
1000f1ec:	4798      	blx	r3
    sms_pressure_define_services();
1000f1ee:	4b81      	ldr	r3, [pc, #516]	; (1000f3f4 <main+0x250>)
1000f1f0:	4798      	blx	r3
    sms_mpu_define_services();
1000f1f2:	4b81      	ldr	r3, [pc, #516]	; (1000f3f8 <main+0x254>)
1000f1f4:	4798      	blx	r3
    
    
    /* Register callbacks
     * ------------------ */
    // Recovering from ULP
    register_resume_callback(resume_cb); // register resume callback
1000f1f6:	4881      	ldr	r0, [pc, #516]	; (1000f3fc <main+0x258>)
1000f1f8:	4b81      	ldr	r3, [pc, #516]	; (1000f400 <main+0x25c>)
1000f1fa:	4798      	blx	r3

    // Dualtimer (AON timer enables on registration... so do it later)    
    sms_dualtimer_register_callback(DUALTIMER_TIMER1, sms_dualtimer1_cb); // button pressing timer
1000f1fc:	4981      	ldr	r1, [pc, #516]	; (1000f404 <main+0x260>)
1000f1fe:	2000      	movs	r0, #0
1000f200:	4c81      	ldr	r4, [pc, #516]	; (1000f408 <main+0x264>)
1000f202:	47a0      	blx	r4
    sms_dualtimer_register_callback(DUALTIMER_TIMER2, sms_dualtimer2_cb); // LED blinking timer
1000f204:	4981      	ldr	r1, [pc, #516]	; (1000f40c <main+0x268>)
1000f206:	2001      	movs	r0, #1
1000f208:	47a0      	blx	r4

    // Buttons
    sms_button_register_callbacks();
1000f20a:	4b81      	ldr	r3, [pc, #516]	; (1000f410 <main+0x26c>)
1000f20c:	4798      	blx	r3
    
    // MPU
    sms_mpu_register_callbacks();
1000f20e:	4b81      	ldr	r3, [pc, #516]	; (1000f414 <main+0x270>)
1000f210:	4798      	blx	r3

    // BLE
    ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GAP_EVENT_TYPE, sms_ble_gap_cb);
1000f212:	4a81      	ldr	r2, [pc, #516]	; (1000f418 <main+0x274>)
1000f214:	2100      	movs	r1, #0
1000f216:	2000      	movs	r0, #0
1000f218:	4c80      	ldr	r4, [pc, #512]	; (1000f41c <main+0x278>)
1000f21a:	47a0      	blx	r4
    ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GATT_SERVER_EVENT_TYPE, sms_ble_gatt_server_cb);
1000f21c:	4a80      	ldr	r2, [pc, #512]	; (1000f420 <main+0x27c>)
1000f21e:	2102      	movs	r1, #2
1000f220:	2000      	movs	r0, #0
1000f222:	47a0      	blx	r4


    /* Enable buttons interrupts
     * ------------------------- */
    sms_button_toggle_callback(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
1000f224:	2100      	movs	r1, #0
1000f226:	2000      	movs	r0, #0
1000f228:	4b7e      	ldr	r3, [pc, #504]	; (1000f424 <main+0x280>)
1000f22a:	4798      	blx	r3

	
    /* Goto sleep
     * ---------- */
    sms_ble_power_down();
1000f22c:	4b7e      	ldr	r3, [pc, #504]	; (1000f428 <main+0x284>)
1000f22e:	4798      	blx	r3

    
	while(true)
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
1000f230:	4f7e      	ldr	r7, [pc, #504]	; (1000f42c <main+0x288>)
				DBG_LOG_DEV("Error in sms_button_fn()");
			}
			// here
			button_instance.btn1.new_int = false;
		}
		if(mpu_device.new_int) {
1000f232:	2429      	movs	r4, #41	; 0x29
		if(pressure_device.new_int) {
			DBG_LOG("Press int (%d)... ", sms_ble_sending);
			gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_HIGH);
			sms_pressure_poll_data();
			pressure_device.new_int = false;
			pressure_device.rts = true;
1000f234:	252a      	movs	r5, #42	; 0x2a
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
		
		/* Sensor interrupt region */
		if(button_instance.btn0.new_int) {
1000f236:	4e7e      	ldr	r6, [pc, #504]	; (1000f430 <main+0x28c>)

    
	while(true)
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
1000f238:	2001      	movs	r0, #1
1000f23a:	4240      	negs	r0, r0
1000f23c:	47b8      	blx	r7
		
		/* Sensor interrupt region */
		if(button_instance.btn0.new_int) {
1000f23e:	78f3      	ldrb	r3, [r6, #3]
1000f240:	2b00      	cmp	r3, #0
1000f242:	d00b      	beq.n	1000f25c <main+0xb8>
			DBG_LOG("Btn0 int... ");
1000f244:	487b      	ldr	r0, [pc, #492]	; (1000f434 <main+0x290>)
1000f246:	4b7c      	ldr	r3, [pc, #496]	; (1000f438 <main+0x294>)
1000f248:	4798      	blx	r3
1000f24a:	487c      	ldr	r0, [pc, #496]	; (1000f43c <main+0x298>)
1000f24c:	4b7c      	ldr	r3, [pc, #496]	; (1000f440 <main+0x29c>)
1000f24e:	4798      	blx	r3
			if(sms_button_fn(SMS_BTN_0) < 0) {
1000f250:	2000      	movs	r0, #0
1000f252:	4b7c      	ldr	r3, [pc, #496]	; (1000f444 <main+0x2a0>)
1000f254:	4798      	blx	r3
				DBG_LOG_DEV("Error in sms_button_fn()");
			}
			// here
			button_instance.btn0.new_int = false;
1000f256:	2200      	movs	r2, #0
1000f258:	4b75      	ldr	r3, [pc, #468]	; (1000f430 <main+0x28c>)
1000f25a:	70da      	strb	r2, [r3, #3]
		}
		if(button_instance.btn1.new_int) {
1000f25c:	4b74      	ldr	r3, [pc, #464]	; (1000f430 <main+0x28c>)
1000f25e:	7a5b      	ldrb	r3, [r3, #9]
1000f260:	2b00      	cmp	r3, #0
1000f262:	d00b      	beq.n	1000f27c <main+0xd8>
			DBG_LOG("Btn1 int... ");
1000f264:	4873      	ldr	r0, [pc, #460]	; (1000f434 <main+0x290>)
1000f266:	4b74      	ldr	r3, [pc, #464]	; (1000f438 <main+0x294>)
1000f268:	4798      	blx	r3
1000f26a:	4877      	ldr	r0, [pc, #476]	; (1000f448 <main+0x2a4>)
1000f26c:	4b74      	ldr	r3, [pc, #464]	; (1000f440 <main+0x29c>)
1000f26e:	4798      	blx	r3
			if(sms_button_fn(SMS_BTN_1) < 0) {
1000f270:	2001      	movs	r0, #1
1000f272:	4b74      	ldr	r3, [pc, #464]	; (1000f444 <main+0x2a0>)
1000f274:	4798      	blx	r3
				DBG_LOG_DEV("Error in sms_button_fn()");
			}
			// here
			button_instance.btn1.new_int = false;
1000f276:	2200      	movs	r2, #0
1000f278:	4b6d      	ldr	r3, [pc, #436]	; (1000f430 <main+0x28c>)
1000f27a:	725a      	strb	r2, [r3, #9]
		}
		if(mpu_device.new_int) {
1000f27c:	4b73      	ldr	r3, [pc, #460]	; (1000f44c <main+0x2a8>)
1000f27e:	5d1b      	ldrb	r3, [r3, r4]
1000f280:	2b00      	cmp	r3, #0
1000f282:	d018      	beq.n	1000f2b6 <main+0x112>
			DBG_LOG("MPU int (%d)... ", sms_ble_sending);
1000f284:	486b      	ldr	r0, [pc, #428]	; (1000f434 <main+0x290>)
1000f286:	4b6c      	ldr	r3, [pc, #432]	; (1000f438 <main+0x294>)
1000f288:	4798      	blx	r3
1000f28a:	4b71      	ldr	r3, [pc, #452]	; (1000f450 <main+0x2ac>)
1000f28c:	7819      	ldrb	r1, [r3, #0]
1000f28e:	b2c9      	uxtb	r1, r1
1000f290:	4870      	ldr	r0, [pc, #448]	; (1000f454 <main+0x2b0>)
1000f292:	4b6b      	ldr	r3, [pc, #428]	; (1000f440 <main+0x29c>)
1000f294:	4798      	blx	r3
			gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_HIGH);
1000f296:	2101      	movs	r1, #1
1000f298:	200e      	movs	r0, #14
1000f29a:	4b6f      	ldr	r3, [pc, #444]	; (1000f458 <main+0x2b4>)
1000f29c:	4698      	mov	r8, r3
1000f29e:	4798      	blx	r3
			sms_mpu_poll_data();
1000f2a0:	4b6e      	ldr	r3, [pc, #440]	; (1000f45c <main+0x2b8>)
1000f2a2:	4798      	blx	r3
			mpu_device.new_int = false;
1000f2a4:	4b69      	ldr	r3, [pc, #420]	; (1000f44c <main+0x2a8>)
1000f2a6:	2200      	movs	r2, #0
1000f2a8:	551a      	strb	r2, [r3, r4]
			mpu_device.rts = true;
1000f2aa:	2101      	movs	r1, #1
1000f2ac:	322e      	adds	r2, #46	; 0x2e
1000f2ae:	5499      	strb	r1, [r3, r2]
			gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000f2b0:	2100      	movs	r1, #0
1000f2b2:	200e      	movs	r0, #14
1000f2b4:	47c0      	blx	r8
			DBG_LOG_CONT_DEV("done");
		}
		if(pressure_device.new_int) {
1000f2b6:	4b6a      	ldr	r3, [pc, #424]	; (1000f460 <main+0x2bc>)
1000f2b8:	5d1b      	ldrb	r3, [r3, r4]
1000f2ba:	2b00      	cmp	r3, #0
1000f2bc:	d017      	beq.n	1000f2ee <main+0x14a>
			DBG_LOG("Press int (%d)... ", sms_ble_sending);
1000f2be:	485d      	ldr	r0, [pc, #372]	; (1000f434 <main+0x290>)
1000f2c0:	4b5d      	ldr	r3, [pc, #372]	; (1000f438 <main+0x294>)
1000f2c2:	4798      	blx	r3
1000f2c4:	4b62      	ldr	r3, [pc, #392]	; (1000f450 <main+0x2ac>)
1000f2c6:	7819      	ldrb	r1, [r3, #0]
1000f2c8:	b2c9      	uxtb	r1, r1
1000f2ca:	4866      	ldr	r0, [pc, #408]	; (1000f464 <main+0x2c0>)
1000f2cc:	4b5c      	ldr	r3, [pc, #368]	; (1000f440 <main+0x29c>)
1000f2ce:	4798      	blx	r3
			gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_HIGH);
1000f2d0:	2101      	movs	r1, #1
1000f2d2:	200f      	movs	r0, #15
1000f2d4:	4b60      	ldr	r3, [pc, #384]	; (1000f458 <main+0x2b4>)
1000f2d6:	4698      	mov	r8, r3
1000f2d8:	4798      	blx	r3
			sms_pressure_poll_data();
1000f2da:	4b63      	ldr	r3, [pc, #396]	; (1000f468 <main+0x2c4>)
1000f2dc:	4798      	blx	r3
			pressure_device.new_int = false;
1000f2de:	4b60      	ldr	r3, [pc, #384]	; (1000f460 <main+0x2bc>)
1000f2e0:	2200      	movs	r2, #0
1000f2e2:	551a      	strb	r2, [r3, r4]
			pressure_device.rts = true;
1000f2e4:	3201      	adds	r2, #1
1000f2e6:	555a      	strb	r2, [r3, r5]
			gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_LOW);
1000f2e8:	2100      	movs	r1, #0
1000f2ea:	200f      	movs	r0, #15
1000f2ec:	47c0      	blx	r8
			DBG_LOG_CONT_DEV("done");
		}
		
		/* Timer interrupt region */
		if(timer1_instance.new_int) {
1000f2ee:	4b5f      	ldr	r3, [pc, #380]	; (1000f46c <main+0x2c8>)
1000f2f0:	789b      	ldrb	r3, [r3, #2]
1000f2f2:	2b00      	cmp	r3, #0
1000f2f4:	d00d      	beq.n	1000f312 <main+0x16e>
			DBG_LOG("Timer1 int... ");
1000f2f6:	484f      	ldr	r0, [pc, #316]	; (1000f434 <main+0x290>)
1000f2f8:	4b4f      	ldr	r3, [pc, #316]	; (1000f438 <main+0x294>)
1000f2fa:	4798      	blx	r3
1000f2fc:	485c      	ldr	r0, [pc, #368]	; (1000f470 <main+0x2cc>)
1000f2fe:	4b50      	ldr	r3, [pc, #320]	; (1000f440 <main+0x29c>)
1000f300:	4798      	blx	r3
			sms_dualtimer_stop(DUALTIMER_TIMER1);
1000f302:	2000      	movs	r0, #0
1000f304:	4b5b      	ldr	r3, [pc, #364]	; (1000f474 <main+0x2d0>)
1000f306:	4798      	blx	r3
			sms_dualtimer1_fn();
1000f308:	4b5b      	ldr	r3, [pc, #364]	; (1000f478 <main+0x2d4>)
1000f30a:	4798      	blx	r3
			timer1_instance.new_int = false;
1000f30c:	2200      	movs	r2, #0
1000f30e:	4b57      	ldr	r3, [pc, #348]	; (1000f46c <main+0x2c8>)
1000f310:	709a      	strb	r2, [r3, #2]
		}
		if(timer2_instance.new_int) {
1000f312:	4b5a      	ldr	r3, [pc, #360]	; (1000f47c <main+0x2d8>)
1000f314:	789b      	ldrb	r3, [r3, #2]
1000f316:	2b00      	cmp	r3, #0
1000f318:	d00d      	beq.n	1000f336 <main+0x192>
			DBG_LOG("Timer2 int... ");
1000f31a:	4846      	ldr	r0, [pc, #280]	; (1000f434 <main+0x290>)
1000f31c:	4b46      	ldr	r3, [pc, #280]	; (1000f438 <main+0x294>)
1000f31e:	4798      	blx	r3
1000f320:	4857      	ldr	r0, [pc, #348]	; (1000f480 <main+0x2dc>)
1000f322:	4b47      	ldr	r3, [pc, #284]	; (1000f440 <main+0x29c>)
1000f324:	4798      	blx	r3
			sms_dualtimer_stop(DUALTIMER_TIMER2);
1000f326:	2001      	movs	r0, #1
1000f328:	4b52      	ldr	r3, [pc, #328]	; (1000f474 <main+0x2d0>)
1000f32a:	4798      	blx	r3
			sms_dualtimer2_fn();
1000f32c:	4b55      	ldr	r3, [pc, #340]	; (1000f484 <main+0x2e0>)
1000f32e:	4798      	blx	r3
			timer2_instance.new_int = false;
1000f330:	2200      	movs	r2, #0
1000f332:	4b52      	ldr	r3, [pc, #328]	; (1000f47c <main+0x2d8>)
1000f334:	709a      	strb	r2, [r3, #2]
		}
		
		/* Sending region */
		if(mpu_device.rts) {
1000f336:	232e      	movs	r3, #46	; 0x2e
1000f338:	4a44      	ldr	r2, [pc, #272]	; (1000f44c <main+0x2a8>)
1000f33a:	5cd3      	ldrb	r3, [r2, r3]
1000f33c:	2b00      	cmp	r3, #0
1000f33e:	d019      	beq.n	1000f374 <main+0x1d0>
			DBG_LOG("MPU sending (%d/%d)... ", pressure_device.new_int, sms_ble_sending);
1000f340:	483c      	ldr	r0, [pc, #240]	; (1000f434 <main+0x290>)
1000f342:	4b3d      	ldr	r3, [pc, #244]	; (1000f438 <main+0x294>)
1000f344:	4798      	blx	r3
1000f346:	4b46      	ldr	r3, [pc, #280]	; (1000f460 <main+0x2bc>)
1000f348:	5d19      	ldrb	r1, [r3, r4]
1000f34a:	b2c9      	uxtb	r1, r1
1000f34c:	4b40      	ldr	r3, [pc, #256]	; (1000f450 <main+0x2ac>)
1000f34e:	781a      	ldrb	r2, [r3, #0]
1000f350:	b2d2      	uxtb	r2, r2
1000f352:	484d      	ldr	r0, [pc, #308]	; (1000f488 <main+0x2e4>)
1000f354:	4b3a      	ldr	r3, [pc, #232]	; (1000f440 <main+0x29c>)
1000f356:	4798      	blx	r3
			gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_HIGH);
1000f358:	2101      	movs	r1, #1
1000f35a:	200e      	movs	r0, #14
1000f35c:	4b3e      	ldr	r3, [pc, #248]	; (1000f458 <main+0x2b4>)
1000f35e:	4698      	mov	r8, r3
1000f360:	4798      	blx	r3
			sms_ble_send_characteristic(BLE_CHAR_MPU);
1000f362:	2002      	movs	r0, #2
1000f364:	4b49      	ldr	r3, [pc, #292]	; (1000f48c <main+0x2e8>)
1000f366:	4798      	blx	r3
			mpu_device.rts = false;
1000f368:	2100      	movs	r1, #0
1000f36a:	232e      	movs	r3, #46	; 0x2e
1000f36c:	4a37      	ldr	r2, [pc, #220]	; (1000f44c <main+0x2a8>)
1000f36e:	54d1      	strb	r1, [r2, r3]
			gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000f370:	200e      	movs	r0, #14
1000f372:	47c0      	blx	r8
		}
		if(pressure_device.rts) {
1000f374:	4b3a      	ldr	r3, [pc, #232]	; (1000f460 <main+0x2bc>)
1000f376:	5d5b      	ldrb	r3, [r3, r5]
1000f378:	2b00      	cmp	r3, #0
1000f37a:	d100      	bne.n	1000f37e <main+0x1da>
1000f37c:	e75c      	b.n	1000f238 <main+0x94>
			DBG_LOG("Press sending (%d/%d)... ", mpu_device.new_int, sms_ble_sending);
1000f37e:	482d      	ldr	r0, [pc, #180]	; (1000f434 <main+0x290>)
1000f380:	4b2d      	ldr	r3, [pc, #180]	; (1000f438 <main+0x294>)
1000f382:	4798      	blx	r3
1000f384:	4b31      	ldr	r3, [pc, #196]	; (1000f44c <main+0x2a8>)
1000f386:	5d19      	ldrb	r1, [r3, r4]
1000f388:	b2c9      	uxtb	r1, r1
1000f38a:	4b31      	ldr	r3, [pc, #196]	; (1000f450 <main+0x2ac>)
1000f38c:	781a      	ldrb	r2, [r3, #0]
1000f38e:	b2d2      	uxtb	r2, r2
1000f390:	483f      	ldr	r0, [pc, #252]	; (1000f490 <main+0x2ec>)
1000f392:	4b2b      	ldr	r3, [pc, #172]	; (1000f440 <main+0x29c>)
1000f394:	4798      	blx	r3
			gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_HIGH);
1000f396:	2101      	movs	r1, #1
1000f398:	200f      	movs	r0, #15
1000f39a:	4e2f      	ldr	r6, [pc, #188]	; (1000f458 <main+0x2b4>)
1000f39c:	47b0      	blx	r6
			sms_ble_send_characteristic(BLE_CHAR_PRESS);
1000f39e:	2001      	movs	r0, #1
1000f3a0:	4b3a      	ldr	r3, [pc, #232]	; (1000f48c <main+0x2e8>)
1000f3a2:	4798      	blx	r3
			pressure_device.rts = false;
1000f3a4:	2200      	movs	r2, #0
1000f3a6:	4b2e      	ldr	r3, [pc, #184]	; (1000f460 <main+0x2bc>)
1000f3a8:	555a      	strb	r2, [r3, r5]
			gpio_pin_set_output_level(DBG_PIN_2, DBG_PIN_LOW);
1000f3aa:	2100      	movs	r1, #0
1000f3ac:	200f      	movs	r0, #15
1000f3ae:	47b0      	blx	r6
1000f3b0:	e741      	b.n	1000f236 <main+0x92>
1000f3b2:	46c0      	nop			; (mov r8, r8)
1000f3b4:	10018df0 	.word	0x10018df0
1000f3b8:	1000e9d9 	.word	0x1000e9d9
1000f3bc:	1000c2c5 	.word	0x1000c2c5
1000f3c0:	1000e6cd 	.word	0x1000e6cd
1000f3c4:	1000ef2d 	.word	0x1000ef2d
1000f3c8:	1000f165 	.word	0x1000f165
1000f3cc:	1000b285 	.word	0x1000b285
1000f3d0:	100080e9 	.word	0x100080e9
1000f3d4:	1000a471 	.word	0x1000a471
1000f3d8:	1000abb5 	.word	0x1000abb5
1000f3dc:	1000a7fd 	.word	0x1000a7fd
1000f3e0:	1000b135 	.word	0x1000b135
1000f3e4:	1000a991 	.word	0x1000a991
1000f3e8:	1000a75d 	.word	0x1000a75d
1000f3ec:	1000de55 	.word	0x1000de55
1000f3f0:	1000a70d 	.word	0x1000a70d
1000f3f4:	1000aff1 	.word	0x1000aff1
1000f3f8:	1000ab45 	.word	0x1000ab45
1000f3fc:	1000f119 	.word	0x1000f119
1000f400:	1000ef71 	.word	0x1000ef71
1000f404:	1000b345 	.word	0x1000b345
1000f408:	1000b2c1 	.word	0x1000b2c1
1000f40c:	1000b365 	.word	0x1000b365
1000f410:	1000a519 	.word	0x1000a519
1000f414:	1000a9dd 	.word	0x1000a9dd
1000f418:	10016120 	.word	0x10016120
1000f41c:	1000dd85 	.word	0x1000dd85
1000f420:	1001616c 	.word	0x1001616c
1000f424:	1000a6c5 	.word	0x1000a6c5
1000f428:	10009f45 	.word	0x10009f45
1000f42c:	1000e561 	.word	0x1000e561
1000f430:	10018cd4 	.word	0x10018cd4
1000f434:	10015ddc 	.word	0x10015ddc
1000f438:	10014c31 	.word	0x10014c31
1000f43c:	10016e3c 	.word	0x10016e3c
1000f440:	10014b11 	.word	0x10014b11
1000f444:	1000a56d 	.word	0x1000a56d
1000f448:	10016e4c 	.word	0x10016e4c
1000f44c:	10018c44 	.word	0x10018c44
1000f450:	10018c41 	.word	0x10018c41
1000f454:	10016e5c 	.word	0x10016e5c
1000f458:	1000bf85 	.word	0x1000bf85
1000f45c:	1000aaad 	.word	0x1000aaad
1000f460:	10018d58 	.word	0x10018d58
1000f464:	10016e70 	.word	0x10016e70
1000f468:	1000afb1 	.word	0x1000afb1
1000f46c:	10018d44 	.word	0x10018d44
1000f470:	10016e84 	.word	0x10016e84
1000f474:	1000b339 	.word	0x1000b339
1000f478:	1000b385 	.word	0x1000b385
1000f47c:	10018df4 	.word	0x10018df4
1000f480:	10016e94 	.word	0x10016e94
1000f484:	1000b5a9 	.word	0x1000b5a9
1000f488:	10016ea4 	.word	0x10016ea4
1000f48c:	1000a161 	.word	0x1000a161
1000f490:	10016ebc 	.word	0x10016ebc

1000f494 <internal_event_post>:
1000f494:	b570      	push	{r4, r5, r6, lr}
1000f496:	4d12      	ldr	r5, [pc, #72]	; (1000f4e0 <internal_event_post+0x4c>)
1000f498:	682c      	ldr	r4, [r5, #0]
1000f49a:	2c00      	cmp	r4, #0
1000f49c:	d014      	beq.n	1000f4c8 <internal_event_post+0x34>
1000f49e:	6826      	ldr	r6, [r4, #0]
1000f4a0:	60e2      	str	r2, [r4, #12]
1000f4a2:	602e      	str	r6, [r5, #0]
1000f4a4:	2500      	movs	r5, #0
1000f4a6:	4a0f      	ldr	r2, [pc, #60]	; (1000f4e4 <internal_event_post+0x50>)
1000f4a8:	8123      	strh	r3, [r4, #8]
1000f4aa:	6813      	ldr	r3, [r2, #0]
1000f4ac:	6025      	str	r5, [r4, #0]
1000f4ae:	80a0      	strh	r0, [r4, #4]
1000f4b0:	80e1      	strh	r1, [r4, #6]
1000f4b2:	42ab      	cmp	r3, r5
1000f4b4:	d101      	bne.n	1000f4ba <internal_event_post+0x26>
1000f4b6:	6014      	str	r4, [r2, #0]
1000f4b8:	e011      	b.n	1000f4de <internal_event_post+0x4a>
1000f4ba:	681a      	ldr	r2, [r3, #0]
1000f4bc:	2a00      	cmp	r2, #0
1000f4be:	d001      	beq.n	1000f4c4 <internal_event_post+0x30>
1000f4c0:	1c13      	adds	r3, r2, #0
1000f4c2:	e7fa      	b.n	1000f4ba <internal_event_post+0x26>
1000f4c4:	601c      	str	r4, [r3, #0]
1000f4c6:	e00a      	b.n	1000f4de <internal_event_post+0x4a>
1000f4c8:	b2c4      	uxtb	r4, r0
1000f4ca:	2c00      	cmp	r4, #0
1000f4cc:	d107      	bne.n	1000f4de <internal_event_post+0x4a>
1000f4ce:	4c06      	ldr	r4, [pc, #24]	; (1000f4e8 <internal_event_post+0x54>)
1000f4d0:	60e2      	str	r2, [r4, #12]
1000f4d2:	2201      	movs	r2, #1
1000f4d4:	8123      	strh	r3, [r4, #8]
1000f4d6:	4b05      	ldr	r3, [pc, #20]	; (1000f4ec <internal_event_post+0x58>)
1000f4d8:	80a0      	strh	r0, [r4, #4]
1000f4da:	80e1      	strh	r1, [r4, #6]
1000f4dc:	701a      	strb	r2, [r3, #0]
1000f4de:	bd70      	pop	{r4, r5, r6, pc}
1000f4e0:	10018b88 	.word	0x10018b88
1000f4e4:	10018b84 	.word	0x10018b84
1000f4e8:	10018b70 	.word	0x10018b70
1000f4ec:	10018b80 	.word	0x10018b80

1000f4f0 <internal_event_init>:
1000f4f0:	b510      	push	{r4, lr}
1000f4f2:	4b08      	ldr	r3, [pc, #32]	; (1000f514 <internal_event_init+0x24>)
1000f4f4:	0900      	lsrs	r0, r0, #4
1000f4f6:	0100      	lsls	r0, r0, #4
1000f4f8:	681a      	ldr	r2, [r3, #0]
1000f4fa:	1808      	adds	r0, r1, r0
1000f4fc:	4281      	cmp	r1, r0
1000f4fe:	d003      	beq.n	1000f508 <internal_event_init+0x18>
1000f500:	600a      	str	r2, [r1, #0]
1000f502:	1c0a      	adds	r2, r1, #0
1000f504:	3110      	adds	r1, #16
1000f506:	e7f9      	b.n	1000f4fc <internal_event_init+0xc>
1000f508:	601a      	str	r2, [r3, #0]
1000f50a:	2200      	movs	r2, #0
1000f50c:	4b02      	ldr	r3, [pc, #8]	; (1000f518 <internal_event_init+0x28>)
1000f50e:	601a      	str	r2, [r3, #0]
1000f510:	bd10      	pop	{r4, pc}
1000f512:	46c0      	nop			; (mov r8, r8)
1000f514:	10018b88 	.word	0x10018b88
1000f518:	10018b84 	.word	0x10018b84

1000f51c <special_events_handler>:
1000f51c:	b538      	push	{r3, r4, r5, lr}
1000f51e:	4c1b      	ldr	r4, [pc, #108]	; (1000f58c <special_events_handler+0x70>)
1000f520:	1c03      	adds	r3, r0, #0
1000f522:	8825      	ldrh	r5, [r4, #0]
1000f524:	1c08      	adds	r0, r1, #0
1000f526:	1c21      	adds	r1, r4, #0
1000f528:	429d      	cmp	r5, r3
1000f52a:	d107      	bne.n	1000f53c <special_events_handler+0x20>
1000f52c:	88a5      	ldrh	r5, [r4, #4]
1000f52e:	4285      	cmp	r5, r0
1000f530:	d104      	bne.n	1000f53c <special_events_handler+0x20>
1000f532:	2301      	movs	r3, #1
1000f534:	425b      	negs	r3, r3
1000f536:	8023      	strh	r3, [r4, #0]
1000f538:	60a2      	str	r2, [r4, #8]
1000f53a:	e009      	b.n	1000f550 <special_events_handler+0x34>
1000f53c:	884c      	ldrh	r4, [r1, #2]
1000f53e:	429c      	cmp	r4, r3
1000f540:	d10a      	bne.n	1000f558 <special_events_handler+0x3c>
1000f542:	888c      	ldrh	r4, [r1, #4]
1000f544:	4284      	cmp	r4, r0
1000f546:	d107      	bne.n	1000f558 <special_events_handler+0x3c>
1000f548:	2301      	movs	r3, #1
1000f54a:	425b      	negs	r3, r3
1000f54c:	804b      	strh	r3, [r1, #2]
1000f54e:	608a      	str	r2, [r1, #8]
1000f550:	4b0f      	ldr	r3, [pc, #60]	; (1000f590 <special_events_handler+0x74>)
1000f552:	4798      	blx	r3
1000f554:	2001      	movs	r0, #1
1000f556:	e017      	b.n	1000f588 <special_events_handler+0x6c>
1000f558:	490e      	ldr	r1, [pc, #56]	; (1000f594 <special_events_handler+0x78>)
1000f55a:	428b      	cmp	r3, r1
1000f55c:	d00e      	beq.n	1000f57c <special_events_handler+0x60>
1000f55e:	490e      	ldr	r1, [pc, #56]	; (1000f598 <special_events_handler+0x7c>)
1000f560:	428b      	cmp	r3, r1
1000f562:	d007      	beq.n	1000f574 <special_events_handler+0x58>
1000f564:	490d      	ldr	r1, [pc, #52]	; (1000f59c <special_events_handler+0x80>)
1000f566:	2000      	movs	r0, #0
1000f568:	428b      	cmp	r3, r1
1000f56a:	d10d      	bne.n	1000f588 <special_events_handler+0x6c>
1000f56c:	1c10      	adds	r0, r2, #0
1000f56e:	4b0c      	ldr	r3, [pc, #48]	; (1000f5a0 <special_events_handler+0x84>)
1000f570:	4798      	blx	r3
1000f572:	e7ef      	b.n	1000f554 <special_events_handler+0x38>
1000f574:	1c11      	adds	r1, r2, #0
1000f576:	4b0b      	ldr	r3, [pc, #44]	; (1000f5a4 <special_events_handler+0x88>)
1000f578:	2200      	movs	r2, #0
1000f57a:	e002      	b.n	1000f582 <special_events_handler+0x66>
1000f57c:	1c11      	adds	r1, r2, #0
1000f57e:	2200      	movs	r2, #0
1000f580:	4b09      	ldr	r3, [pc, #36]	; (1000f5a8 <special_events_handler+0x8c>)
1000f582:	4798      	blx	r3
1000f584:	4243      	negs	r3, r0
1000f586:	4158      	adcs	r0, r3
1000f588:	bd38      	pop	{r3, r4, r5, pc}
1000f58a:	46c0      	nop			; (mov r8, r8)
1000f58c:	10019a90 	.word	0x10019a90
1000f590:	10010f79 	.word	0x10010f79
1000f594:	00000e13 	.word	0x00000e13
1000f598:	00000e15 	.word	0x00000e15
1000f59c:	00000e01 	.word	0x00000e01
1000f5a0:	100112e9 	.word	0x100112e9
1000f5a4:	100114a9 	.word	0x100114a9
1000f5a8:	10011581 	.word	0x10011581

1000f5ac <at_ble_event_get>:
1000f5ac:	2300      	movs	r3, #0
1000f5ae:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f5b0:	b087      	sub	sp, #28
1000f5b2:	9204      	str	r2, [sp, #16]
1000f5b4:	7003      	strb	r3, [r0, #0]
1000f5b6:	9b04      	ldr	r3, [sp, #16]
1000f5b8:	9003      	str	r0, [sp, #12]
1000f5ba:	3b01      	subs	r3, #1
1000f5bc:	1c0d      	adds	r5, r1, #0
1000f5be:	9305      	str	r3, [sp, #20]
1000f5c0:	3303      	adds	r3, #3
1000f5c2:	d802      	bhi.n	1000f5ca <at_ble_event_get+0x1e>
1000f5c4:	9804      	ldr	r0, [sp, #16]
1000f5c6:	4bae      	ldr	r3, [pc, #696]	; (1000f880 <at_ble_event_get+0x2d4>)
1000f5c8:	4798      	blx	r3
1000f5ca:	9b05      	ldr	r3, [sp, #20]
1000f5cc:	4cad      	ldr	r4, [pc, #692]	; (1000f884 <at_ble_event_get+0x2d8>)
1000f5ce:	3303      	adds	r3, #3
1000f5d0:	d902      	bls.n	1000f5d8 <at_ble_event_get+0x2c>
1000f5d2:	2300      	movs	r3, #0
1000f5d4:	9302      	str	r3, [sp, #8]
1000f5d6:	e015      	b.n	1000f604 <at_ble_event_get+0x58>
1000f5d8:	2300      	movs	r3, #0
1000f5da:	9302      	str	r3, [sp, #8]
1000f5dc:	6823      	ldr	r3, [r4, #0]
1000f5de:	2b00      	cmp	r3, #0
1000f5e0:	d113      	bne.n	1000f60a <at_ble_event_get+0x5e>
1000f5e2:	9b02      	ldr	r3, [sp, #8]
1000f5e4:	2bd0      	cmp	r3, #208	; 0xd0
1000f5e6:	d100      	bne.n	1000f5ea <at_ble_event_get+0x3e>
1000f5e8:	e2da      	b.n	1000fba0 <at_ble_event_get+0x5f4>
1000f5ea:	9804      	ldr	r0, [sp, #16]
1000f5ec:	4ba6      	ldr	r3, [pc, #664]	; (1000f888 <at_ble_event_get+0x2dc>)
1000f5ee:	4798      	blx	r3
1000f5f0:	9002      	str	r0, [sp, #8]
1000f5f2:	2802      	cmp	r0, #2
1000f5f4:	d1f2      	bne.n	1000f5dc <at_ble_event_get+0x30>
1000f5f6:	e03f      	b.n	1000f678 <at_ble_event_get+0xcc>
1000f5f8:	9804      	ldr	r0, [sp, #16]
1000f5fa:	4ba3      	ldr	r3, [pc, #652]	; (1000f888 <at_ble_event_get+0x2dc>)
1000f5fc:	4798      	blx	r3
1000f5fe:	9002      	str	r0, [sp, #8]
1000f600:	2802      	cmp	r0, #2
1000f602:	d039      	beq.n	1000f678 <at_ble_event_get+0xcc>
1000f604:	6823      	ldr	r3, [r4, #0]
1000f606:	2b00      	cmp	r3, #0
1000f608:	d0f6      	beq.n	1000f5f8 <at_ble_event_get+0x4c>
1000f60a:	9b02      	ldr	r3, [sp, #8]
1000f60c:	2bd0      	cmp	r3, #208	; 0xd0
1000f60e:	d100      	bne.n	1000f612 <at_ble_event_get+0x66>
1000f610:	e2c6      	b.n	1000fba0 <at_ble_event_get+0x5f4>
1000f612:	9b02      	ldr	r3, [sp, #8]
1000f614:	3b03      	subs	r3, #3
1000f616:	1e5a      	subs	r2, r3, #1
1000f618:	4193      	sbcs	r3, r2
1000f61a:	9a02      	ldr	r2, [sp, #8]
1000f61c:	425b      	negs	r3, r3
1000f61e:	401a      	ands	r2, r3
1000f620:	6823      	ldr	r3, [r4, #0]
1000f622:	9202      	str	r2, [sp, #8]
1000f624:	2b00      	cmp	r3, #0
1000f626:	d100      	bne.n	1000f62a <at_ble_event_get+0x7e>
1000f628:	e2c2      	b.n	1000fbb0 <at_ble_event_get+0x604>
1000f62a:	681a      	ldr	r2, [r3, #0]
1000f62c:	68de      	ldr	r6, [r3, #12]
1000f62e:	6022      	str	r2, [r4, #0]
1000f630:	88da      	ldrh	r2, [r3, #6]
1000f632:	9201      	str	r2, [sp, #4]
1000f634:	4a95      	ldr	r2, [pc, #596]	; (1000f88c <at_ble_event_get+0x2e0>)
1000f636:	889c      	ldrh	r4, [r3, #4]
1000f638:	6811      	ldr	r1, [r2, #0]
1000f63a:	6013      	str	r3, [r2, #0]
1000f63c:	6019      	str	r1, [r3, #0]
1000f63e:	4b94      	ldr	r3, [pc, #592]	; (1000f890 <at_ble_event_get+0x2e4>)
1000f640:	781b      	ldrb	r3, [r3, #0]
1000f642:	2b01      	cmp	r3, #1
1000f644:	d10f      	bne.n	1000f666 <at_ble_event_get+0xba>
1000f646:	4b93      	ldr	r3, [pc, #588]	; (1000f894 <at_ble_event_get+0x2e8>)
1000f648:	4a92      	ldr	r2, [pc, #584]	; (1000f894 <at_ble_event_get+0x2e8>)
1000f64a:	8898      	ldrh	r0, [r3, #4]
1000f64c:	88d9      	ldrh	r1, [r3, #6]
1000f64e:	68d2      	ldr	r2, [r2, #12]
1000f650:	891b      	ldrh	r3, [r3, #8]
1000f652:	4f91      	ldr	r7, [pc, #580]	; (1000f898 <at_ble_event_get+0x2ec>)
1000f654:	47b8      	blx	r7
1000f656:	2210      	movs	r2, #16
1000f658:	4b90      	ldr	r3, [pc, #576]	; (1000f89c <at_ble_event_get+0x2f0>)
1000f65a:	488e      	ldr	r0, [pc, #568]	; (1000f894 <at_ble_event_get+0x2e8>)
1000f65c:	2100      	movs	r1, #0
1000f65e:	4798      	blx	r3
1000f660:	2300      	movs	r3, #0
1000f662:	4a8b      	ldr	r2, [pc, #556]	; (1000f890 <at_ble_event_get+0x2e4>)
1000f664:	7013      	strb	r3, [r2, #0]
1000f666:	9b02      	ldr	r3, [sp, #8]
1000f668:	2b00      	cmp	r3, #0
1000f66a:	d114      	bne.n	1000f696 <at_ble_event_get+0xea>
1000f66c:	4b8c      	ldr	r3, [pc, #560]	; (1000f8a0 <at_ble_event_get+0x2f4>)
1000f66e:	429c      	cmp	r4, r3
1000f670:	d009      	beq.n	1000f686 <at_ble_event_get+0xda>
1000f672:	4b8c      	ldr	r3, [pc, #560]	; (1000f8a4 <at_ble_event_get+0x2f8>)
1000f674:	429c      	cmp	r4, r3
1000f676:	d127      	bne.n	1000f6c8 <at_ble_event_get+0x11c>
1000f678:	233a      	movs	r3, #58	; 0x3a
1000f67a:	9a03      	ldr	r2, [sp, #12]
1000f67c:	7013      	strb	r3, [r2, #0]
1000f67e:	2300      	movs	r3, #0
1000f680:	9302      	str	r3, [sp, #8]
1000f682:	1c1d      	adds	r5, r3, #0
1000f684:	e007      	b.n	1000f696 <at_ble_event_get+0xea>
1000f686:	9b01      	ldr	r3, [sp, #4]
1000f688:	42a3      	cmp	r3, r4
1000f68a:	d000      	beq.n	1000f68e <at_ble_event_get+0xe2>
1000f68c:	e28a      	b.n	1000fba4 <at_ble_event_get+0x5f8>
1000f68e:	2338      	movs	r3, #56	; 0x38
1000f690:	9a03      	ldr	r2, [sp, #12]
1000f692:	7013      	strb	r3, [r2, #0]
1000f694:	602e      	str	r6, [r5, #0]
1000f696:	9b03      	ldr	r3, [sp, #12]
1000f698:	781b      	ldrb	r3, [r3, #0]
1000f69a:	2b3b      	cmp	r3, #59	; 0x3b
1000f69c:	d101      	bne.n	1000f6a2 <at_ble_event_get+0xf6>
1000f69e:	4b82      	ldr	r3, [pc, #520]	; (1000f8a8 <at_ble_event_get+0x2fc>)
1000f6a0:	4798      	blx	r3
1000f6a2:	9b03      	ldr	r3, [sp, #12]
1000f6a4:	781b      	ldrb	r3, [r3, #0]
1000f6a6:	2b3b      	cmp	r3, #59	; 0x3b
1000f6a8:	d003      	beq.n	1000f6b2 <at_ble_event_get+0x106>
1000f6aa:	9b05      	ldr	r3, [sp, #20]
1000f6ac:	3303      	adds	r3, #3
1000f6ae:	d904      	bls.n	1000f6ba <at_ble_event_get+0x10e>
1000f6b0:	e283      	b.n	1000fbba <at_ble_event_get+0x60e>
1000f6b2:	9b02      	ldr	r3, [sp, #8]
1000f6b4:	2b00      	cmp	r3, #0
1000f6b6:	d088      	beq.n	1000f5ca <at_ble_event_get+0x1e>
1000f6b8:	e7f7      	b.n	1000f6aa <at_ble_event_get+0xfe>
1000f6ba:	9b02      	ldr	r3, [sp, #8]
1000f6bc:	2bd0      	cmp	r3, #208	; 0xd0
1000f6be:	d100      	bne.n	1000f6c2 <at_ble_event_get+0x116>
1000f6c0:	e27b      	b.n	1000fbba <at_ble_event_get+0x60e>
1000f6c2:	4b7a      	ldr	r3, [pc, #488]	; (1000f8ac <at_ble_event_get+0x300>)
1000f6c4:	4798      	blx	r3
1000f6c6:	e278      	b.n	1000fbba <at_ble_event_get+0x60e>
1000f6c8:	9b01      	ldr	r3, [sp, #4]
1000f6ca:	2bbb      	cmp	r3, #187	; 0xbb
1000f6cc:	d125      	bne.n	1000f71a <at_ble_event_get+0x16e>
1000f6ce:	2cbb      	cmp	r4, #187	; 0xbb
1000f6d0:	d123      	bne.n	1000f71a <at_ble_event_get+0x16e>
1000f6d2:	466b      	mov	r3, sp
1000f6d4:	891b      	ldrh	r3, [r3, #8]
1000f6d6:	80ab      	strh	r3, [r5, #4]
1000f6d8:	78b3      	ldrb	r3, [r6, #2]
1000f6da:	7872      	ldrb	r2, [r6, #1]
1000f6dc:	78f0      	ldrb	r0, [r6, #3]
1000f6de:	021b      	lsls	r3, r3, #8
1000f6e0:	4313      	orrs	r3, r2
1000f6e2:	7971      	ldrb	r1, [r6, #5]
1000f6e4:	7932      	ldrb	r2, [r6, #4]
1000f6e6:	70a8      	strb	r0, [r5, #2]
1000f6e8:	4871      	ldr	r0, [pc, #452]	; (1000f8b0 <at_ble_event_get+0x304>)
1000f6ea:	802b      	strh	r3, [r5, #0]
1000f6ec:	4283      	cmp	r3, r0
1000f6ee:	d806      	bhi.n	1000f6fe <at_ble_event_get+0x152>
1000f6f0:	4a70      	ldr	r2, [pc, #448]	; (1000f8b4 <at_ble_event_get+0x308>)
1000f6f2:	4293      	cmp	r3, r2
1000f6f4:	d20b      	bcs.n	1000f70e <at_ble_event_get+0x162>
1000f6f6:	4a70      	ldr	r2, [pc, #448]	; (1000f8b8 <at_ble_event_get+0x30c>)
1000f6f8:	4293      	cmp	r3, r2
1000f6fa:	d008      	beq.n	1000f70e <at_ble_event_get+0x162>
1000f6fc:	e009      	b.n	1000f712 <at_ble_event_get+0x166>
1000f6fe:	486f      	ldr	r0, [pc, #444]	; (1000f8bc <at_ble_event_get+0x310>)
1000f700:	4283      	cmp	r3, r0
1000f702:	d106      	bne.n	1000f712 <at_ble_event_get+0x166>
1000f704:	020b      	lsls	r3, r1, #8
1000f706:	4313      	orrs	r3, r2
1000f708:	80ab      	strh	r3, [r5, #4]
1000f70a:	2337      	movs	r3, #55	; 0x37
1000f70c:	e002      	b.n	1000f714 <at_ble_event_get+0x168>
1000f70e:	2336      	movs	r3, #54	; 0x36
1000f710:	e000      	b.n	1000f714 <at_ble_event_get+0x168>
1000f712:	2300      	movs	r3, #0
1000f714:	9a03      	ldr	r2, [sp, #12]
1000f716:	7013      	strb	r3, [r2, #0]
1000f718:	e7bd      	b.n	1000f696 <at_ble_event_get+0xea>
1000f71a:	4b69      	ldr	r3, [pc, #420]	; (1000f8c0 <at_ble_event_get+0x314>)
1000f71c:	429c      	cmp	r4, r3
1000f71e:	d100      	bne.n	1000f722 <at_ble_event_get+0x176>
1000f720:	e144      	b.n	1000f9ac <at_ble_event_get+0x400>
1000f722:	d865      	bhi.n	1000f7f0 <at_ble_event_get+0x244>
1000f724:	4b67      	ldr	r3, [pc, #412]	; (1000f8c4 <at_ble_event_get+0x318>)
1000f726:	429c      	cmp	r4, r3
1000f728:	d100      	bne.n	1000f72c <at_ble_event_get+0x180>
1000f72a:	e1d5      	b.n	1000fad8 <at_ble_event_get+0x52c>
1000f72c:	d82f      	bhi.n	1000f78e <at_ble_event_get+0x1e2>
1000f72e:	4b66      	ldr	r3, [pc, #408]	; (1000f8c8 <at_ble_event_get+0x31c>)
1000f730:	429c      	cmp	r4, r3
1000f732:	d100      	bne.n	1000f736 <at_ble_event_get+0x18a>
1000f734:	e1e0      	b.n	1000faf8 <at_ble_event_get+0x54c>
1000f736:	d813      	bhi.n	1000f760 <at_ble_event_get+0x1b4>
1000f738:	4b64      	ldr	r3, [pc, #400]	; (1000f8cc <at_ble_event_get+0x320>)
1000f73a:	429c      	cmp	r4, r3
1000f73c:	d100      	bne.n	1000f740 <at_ble_event_get+0x194>
1000f73e:	e1a3      	b.n	1000fa88 <at_ble_event_get+0x4dc>
1000f740:	d804      	bhi.n	1000f74c <at_ble_event_get+0x1a0>
1000f742:	2638      	movs	r6, #56	; 0x38
1000f744:	42b4      	cmp	r4, r6
1000f746:	d100      	bne.n	1000f74a <at_ble_event_get+0x19e>
1000f748:	e225      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f74a:	e117      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f74c:	4b60      	ldr	r3, [pc, #384]	; (1000f8d0 <at_ble_event_get+0x324>)
1000f74e:	429c      	cmp	r4, r3
1000f750:	d100      	bne.n	1000f754 <at_ble_event_get+0x1a8>
1000f752:	e19f      	b.n	1000fa94 <at_ble_event_get+0x4e8>
1000f754:	33fe      	adds	r3, #254	; 0xfe
1000f756:	33ff      	adds	r3, #255	; 0xff
1000f758:	429c      	cmp	r4, r3
1000f75a:	d100      	bne.n	1000f75e <at_ble_event_get+0x1b2>
1000f75c:	e1d3      	b.n	1000fb06 <at_ble_event_get+0x55a>
1000f75e:	e10d      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f760:	4b5c      	ldr	r3, [pc, #368]	; (1000f8d4 <at_ble_event_get+0x328>)
1000f762:	429c      	cmp	r4, r3
1000f764:	d100      	bne.n	1000f768 <at_ble_event_get+0x1bc>
1000f766:	e1a9      	b.n	1000fabc <at_ble_event_get+0x510>
1000f768:	d808      	bhi.n	1000f77c <at_ble_event_get+0x1d0>
1000f76a:	4b5b      	ldr	r3, [pc, #364]	; (1000f8d8 <at_ble_event_get+0x32c>)
1000f76c:	429c      	cmp	r4, r3
1000f76e:	d100      	bne.n	1000f772 <at_ble_event_get+0x1c6>
1000f770:	e196      	b.n	1000faa0 <at_ble_event_get+0x4f4>
1000f772:	4b5a      	ldr	r3, [pc, #360]	; (1000f8dc <at_ble_event_get+0x330>)
1000f774:	429c      	cmp	r4, r3
1000f776:	d100      	bne.n	1000f77a <at_ble_event_get+0x1ce>
1000f778:	e199      	b.n	1000faae <at_ble_event_get+0x502>
1000f77a:	e0ff      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f77c:	4b58      	ldr	r3, [pc, #352]	; (1000f8e0 <at_ble_event_get+0x334>)
1000f77e:	429c      	cmp	r4, r3
1000f780:	d100      	bne.n	1000f784 <at_ble_event_get+0x1d8>
1000f782:	e1a2      	b.n	1000faca <at_ble_event_get+0x51e>
1000f784:	4b57      	ldr	r3, [pc, #348]	; (1000f8e4 <at_ble_event_get+0x338>)
1000f786:	429c      	cmp	r4, r3
1000f788:	d100      	bne.n	1000f78c <at_ble_event_get+0x1e0>
1000f78a:	e1d4      	b.n	1000fb36 <at_ble_event_get+0x58a>
1000f78c:	e0f6      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f78e:	4b56      	ldr	r3, [pc, #344]	; (1000f8e8 <at_ble_event_get+0x33c>)
1000f790:	429c      	cmp	r4, r3
1000f792:	d100      	bne.n	1000f796 <at_ble_event_get+0x1ea>
1000f794:	e1c8      	b.n	1000fb28 <at_ble_event_get+0x57c>
1000f796:	d812      	bhi.n	1000f7be <at_ble_event_get+0x212>
1000f798:	4b54      	ldr	r3, [pc, #336]	; (1000f8ec <at_ble_event_get+0x340>)
1000f79a:	429c      	cmp	r4, r3
1000f79c:	d100      	bne.n	1000f7a0 <at_ble_event_get+0x1f4>
1000f79e:	e1d1      	b.n	1000fb44 <at_ble_event_get+0x598>
1000f7a0:	d804      	bhi.n	1000f7ac <at_ble_event_get+0x200>
1000f7a2:	4b53      	ldr	r3, [pc, #332]	; (1000f8f0 <at_ble_event_get+0x344>)
1000f7a4:	429c      	cmp	r4, r3
1000f7a6:	d100      	bne.n	1000f7aa <at_ble_event_get+0x1fe>
1000f7a8:	e19b      	b.n	1000fae2 <at_ble_event_get+0x536>
1000f7aa:	e0e7      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f7ac:	4b51      	ldr	r3, [pc, #324]	; (1000f8f4 <at_ble_event_get+0x348>)
1000f7ae:	429c      	cmp	r4, r3
1000f7b0:	d100      	bne.n	1000f7b4 <at_ble_event_get+0x208>
1000f7b2:	e1ad      	b.n	1000fb10 <at_ble_event_get+0x564>
1000f7b4:	4b50      	ldr	r3, [pc, #320]	; (1000f8f8 <at_ble_event_get+0x34c>)
1000f7b6:	429c      	cmp	r4, r3
1000f7b8:	d100      	bne.n	1000f7bc <at_ble_event_get+0x210>
1000f7ba:	e1b0      	b.n	1000fb1e <at_ble_event_get+0x572>
1000f7bc:	e0de      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f7be:	4b4f      	ldr	r3, [pc, #316]	; (1000f8fc <at_ble_event_get+0x350>)
1000f7c0:	429c      	cmp	r4, r3
1000f7c2:	d100      	bne.n	1000f7c6 <at_ble_event_get+0x21a>
1000f7c4:	e0e0      	b.n	1000f988 <at_ble_event_get+0x3dc>
1000f7c6:	d809      	bhi.n	1000f7dc <at_ble_event_get+0x230>
1000f7c8:	3b08      	subs	r3, #8
1000f7ca:	429c      	cmp	r4, r3
1000f7cc:	d100      	bne.n	1000f7d0 <at_ble_event_get+0x224>
1000f7ce:	e0d7      	b.n	1000f980 <at_ble_event_get+0x3d4>
1000f7d0:	4b4b      	ldr	r3, [pc, #300]	; (1000f900 <at_ble_event_get+0x354>)
1000f7d2:	2639      	movs	r6, #57	; 0x39
1000f7d4:	429c      	cmp	r4, r3
1000f7d6:	d100      	bne.n	1000f7da <at_ble_event_get+0x22e>
1000f7d8:	e1dd      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f7da:	e0cf      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f7dc:	23d1      	movs	r3, #209	; 0xd1
1000f7de:	011b      	lsls	r3, r3, #4
1000f7e0:	429c      	cmp	r4, r3
1000f7e2:	d100      	bne.n	1000f7e6 <at_ble_event_get+0x23a>
1000f7e4:	e0d6      	b.n	1000f994 <at_ble_event_get+0x3e8>
1000f7e6:	4b47      	ldr	r3, [pc, #284]	; (1000f904 <at_ble_event_get+0x358>)
1000f7e8:	429c      	cmp	r4, r3
1000f7ea:	d100      	bne.n	1000f7ee <at_ble_event_get+0x242>
1000f7ec:	e0d8      	b.n	1000f9a0 <at_ble_event_get+0x3f4>
1000f7ee:	e0c5      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f7f0:	4b45      	ldr	r3, [pc, #276]	; (1000f908 <at_ble_event_get+0x35c>)
1000f7f2:	429c      	cmp	r4, r3
1000f7f4:	d100      	bne.n	1000f7f8 <at_ble_event_get+0x24c>
1000f7f6:	e117      	b.n	1000fa28 <at_ble_event_get+0x47c>
1000f7f8:	d82e      	bhi.n	1000f858 <at_ble_event_get+0x2ac>
1000f7fa:	4b44      	ldr	r3, [pc, #272]	; (1000f90c <at_ble_event_get+0x360>)
1000f7fc:	429c      	cmp	r4, r3
1000f7fe:	d100      	bne.n	1000f802 <at_ble_event_get+0x256>
1000f800:	e13d      	b.n	1000fa7e <at_ble_event_get+0x4d2>
1000f802:	d812      	bhi.n	1000f82a <at_ble_event_get+0x27e>
1000f804:	4b42      	ldr	r3, [pc, #264]	; (1000f910 <at_ble_event_get+0x364>)
1000f806:	429c      	cmp	r4, r3
1000f808:	d100      	bne.n	1000f80c <at_ble_event_get+0x260>
1000f80a:	e0e8      	b.n	1000f9de <at_ble_event_get+0x432>
1000f80c:	d804      	bhi.n	1000f818 <at_ble_event_get+0x26c>
1000f80e:	3b03      	subs	r3, #3
1000f810:	429c      	cmp	r4, r3
1000f812:	d100      	bne.n	1000f816 <at_ble_event_get+0x26a>
1000f814:	e0d0      	b.n	1000f9b8 <at_ble_event_get+0x40c>
1000f816:	e0b1      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f818:	4b3e      	ldr	r3, [pc, #248]	; (1000f914 <at_ble_event_get+0x368>)
1000f81a:	429c      	cmp	r4, r3
1000f81c:	d100      	bne.n	1000f820 <at_ble_event_get+0x274>
1000f81e:	e0d0      	b.n	1000f9c2 <at_ble_event_get+0x416>
1000f820:	4b3d      	ldr	r3, [pc, #244]	; (1000f918 <at_ble_event_get+0x36c>)
1000f822:	429c      	cmp	r4, r3
1000f824:	d100      	bne.n	1000f828 <at_ble_event_get+0x27c>
1000f826:	e0f9      	b.n	1000fa1c <at_ble_event_get+0x470>
1000f828:	e0a8      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f82a:	4b3c      	ldr	r3, [pc, #240]	; (1000f91c <at_ble_event_get+0x370>)
1000f82c:	429c      	cmp	r4, r3
1000f82e:	d100      	bne.n	1000f832 <at_ble_event_get+0x286>
1000f830:	e0db      	b.n	1000f9ea <at_ble_event_get+0x43e>
1000f832:	d808      	bhi.n	1000f846 <at_ble_event_get+0x29a>
1000f834:	4b3a      	ldr	r3, [pc, #232]	; (1000f920 <at_ble_event_get+0x374>)
1000f836:	429c      	cmp	r4, r3
1000f838:	d100      	bne.n	1000f83c <at_ble_event_get+0x290>
1000f83a:	e11b      	b.n	1000fa74 <at_ble_event_get+0x4c8>
1000f83c:	4b39      	ldr	r3, [pc, #228]	; (1000f924 <at_ble_event_get+0x378>)
1000f83e:	429c      	cmp	r4, r3
1000f840:	d100      	bne.n	1000f844 <at_ble_event_get+0x298>
1000f842:	e0d8      	b.n	1000f9f6 <at_ble_event_get+0x44a>
1000f844:	e09a      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f846:	4b38      	ldr	r3, [pc, #224]	; (1000f928 <at_ble_event_get+0x37c>)
1000f848:	429c      	cmp	r4, r3
1000f84a:	d100      	bne.n	1000f84e <at_ble_event_get+0x2a2>
1000f84c:	e0d8      	b.n	1000fa00 <at_ble_event_get+0x454>
1000f84e:	4b37      	ldr	r3, [pc, #220]	; (1000f92c <at_ble_event_get+0x380>)
1000f850:	429c      	cmp	r4, r3
1000f852:	d100      	bne.n	1000f856 <at_ble_event_get+0x2aa>
1000f854:	e0db      	b.n	1000fa0e <at_ble_event_get+0x462>
1000f856:	e091      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f858:	4b35      	ldr	r3, [pc, #212]	; (1000f930 <at_ble_event_get+0x384>)
1000f85a:	429c      	cmp	r4, r3
1000f85c:	d100      	bne.n	1000f860 <at_ble_event_get+0x2b4>
1000f85e:	e0f7      	b.n	1000fa50 <at_ble_event_get+0x4a4>
1000f860:	d876      	bhi.n	1000f950 <at_ble_event_get+0x3a4>
1000f862:	4b34      	ldr	r3, [pc, #208]	; (1000f934 <at_ble_event_get+0x388>)
1000f864:	429c      	cmp	r4, r3
1000f866:	d100      	bne.n	1000f86a <at_ble_event_get+0x2be>
1000f868:	e0f8      	b.n	1000fa5c <at_ble_event_get+0x4b0>
1000f86a:	d869      	bhi.n	1000f940 <at_ble_event_get+0x394>
1000f86c:	4b32      	ldr	r3, [pc, #200]	; (1000f938 <at_ble_event_get+0x38c>)
1000f86e:	429c      	cmp	r4, r3
1000f870:	d100      	bne.n	1000f874 <at_ble_event_get+0x2c8>
1000f872:	e0e0      	b.n	1000fa36 <at_ble_event_get+0x48a>
1000f874:	4b31      	ldr	r3, [pc, #196]	; (1000f93c <at_ble_event_get+0x390>)
1000f876:	429c      	cmp	r4, r3
1000f878:	d100      	bne.n	1000f87c <at_ble_event_get+0x2d0>
1000f87a:	e0a9      	b.n	1000f9d0 <at_ble_event_get+0x424>
1000f87c:	e07e      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f87e:	46c0      	nop			; (mov r8, r8)
1000f880:	10010fb1 	.word	0x10010fb1
1000f884:	10018b84 	.word	0x10018b84
1000f888:	1000ecc9 	.word	0x1000ecc9
1000f88c:	10018b88 	.word	0x10018b88
1000f890:	10018b80 	.word	0x10018b80
1000f894:	10018b70 	.word	0x10018b70
1000f898:	1000f495 	.word	0x1000f495
1000f89c:	100149c9 	.word	0x100149c9
1000f8a0:	0000ffff 	.word	0x0000ffff
1000f8a4:	0000fffe 	.word	0x0000fffe
1000f8a8:	1000ef41 	.word	0x1000ef41
1000f8ac:	10010fb3 	.word	0x10010fb3
1000f8b0:	0000201e 	.word	0x0000201e
1000f8b4:	0000201d 	.word	0x0000201d
1000f8b8:	00000c03 	.word	0x00000c03
1000f8bc:	0000201f 	.word	0x0000201f
1000f8c0:	00000d1c 	.word	0x00000d1c
1000f8c4:	00000c0c 	.word	0x00000c0c
1000f8c8:	00000c02 	.word	0x00000c02
1000f8cc:	00000a02 	.word	0x00000a02
1000f8d0:	00000a03 	.word	0x00000a03
1000f8d4:	00000c06 	.word	0x00000c06
1000f8d8:	00000c04 	.word	0x00000c04
1000f8dc:	00000c05 	.word	0x00000c05
1000f8e0:	00000c07 	.word	0x00000c07
1000f8e4:	00000c09 	.word	0x00000c09
1000f8e8:	00000c17 	.word	0x00000c17
1000f8ec:	00000c12 	.word	0x00000c12
1000f8f0:	00000c0d 	.word	0x00000c0d
1000f8f4:	00000c13 	.word	0x00000c13
1000f8f8:	00000c15 	.word	0x00000c15
1000f8fc:	00000d08 	.word	0x00000d08
1000f900:	00000d01 	.word	0x00000d01
1000f904:	00000d15 	.word	0x00000d15
1000f908:	00000e1b 	.word	0x00000e1b
1000f90c:	00000e0f 	.word	0x00000e0f
1000f910:	00000e03 	.word	0x00000e03
1000f914:	00000e06 	.word	0x00000e06
1000f918:	00000e0a 	.word	0x00000e0a
1000f91c:	00000e15 	.word	0x00000e15
1000f920:	00000e11 	.word	0x00000e11
1000f924:	00000e13 	.word	0x00000e13
1000f928:	00000e17 	.word	0x00000e17
1000f92c:	00000e19 	.word	0x00000e19
1000f930:	00000e27 	.word	0x00000e27
1000f934:	00000e21 	.word	0x00000e21
1000f938:	00000e1c 	.word	0x00000e1c
1000f93c:	00000e1d 	.word	0x00000e1d
1000f940:	4b9f      	ldr	r3, [pc, #636]	; (1000fbc0 <at_ble_event_get+0x614>)
1000f942:	429c      	cmp	r4, r3
1000f944:	d07e      	beq.n	1000fa44 <at_ble_event_get+0x498>
1000f946:	4b9f      	ldr	r3, [pc, #636]	; (1000fbc4 <at_ble_event_get+0x618>)
1000f948:	429c      	cmp	r4, r3
1000f94a:	d100      	bne.n	1000f94e <at_ble_event_get+0x3a2>
1000f94c:	e08c      	b.n	1000fa68 <at_ble_event_get+0x4bc>
1000f94e:	e015      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f950:	4b9d      	ldr	r3, [pc, #628]	; (1000fbc8 <at_ble_event_get+0x61c>)
1000f952:	429c      	cmp	r4, r3
1000f954:	d100      	bne.n	1000f958 <at_ble_event_get+0x3ac>
1000f956:	e10a      	b.n	1000fb6e <at_ble_event_get+0x5c2>
1000f958:	d808      	bhi.n	1000f96c <at_ble_event_get+0x3c0>
1000f95a:	4b9c      	ldr	r3, [pc, #624]	; (1000fbcc <at_ble_event_get+0x620>)
1000f95c:	429c      	cmp	r4, r3
1000f95e:	d100      	bne.n	1000f962 <at_ble_event_get+0x3b6>
1000f960:	e0f7      	b.n	1000fb52 <at_ble_event_get+0x5a6>
1000f962:	4b9b      	ldr	r3, [pc, #620]	; (1000fbd0 <at_ble_event_get+0x624>)
1000f964:	429c      	cmp	r4, r3
1000f966:	d100      	bne.n	1000f96a <at_ble_event_get+0x3be>
1000f968:	e0fa      	b.n	1000fb60 <at_ble_event_get+0x5b4>
1000f96a:	e007      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000f96c:	4b99      	ldr	r3, [pc, #612]	; (1000fbd4 <at_ble_event_get+0x628>)
1000f96e:	429c      	cmp	r4, r3
1000f970:	d100      	bne.n	1000f974 <at_ble_event_get+0x3c8>
1000f972:	e103      	b.n	1000fb7c <at_ble_event_get+0x5d0>
1000f974:	4b98      	ldr	r3, [pc, #608]	; (1000fbd8 <at_ble_event_get+0x62c>)
1000f976:	429c      	cmp	r4, r3
1000f978:	d100      	bne.n	1000f97c <at_ble_event_get+0x3d0>
1000f97a:	e106      	b.n	1000fb8a <at_ble_event_get+0x5de>
1000f97c:	2600      	movs	r6, #0
1000f97e:	e10a      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f980:	1c30      	adds	r0, r6, #0
1000f982:	1c29      	adds	r1, r5, #0
1000f984:	4b95      	ldr	r3, [pc, #596]	; (1000fbdc <at_ble_event_get+0x630>)
1000f986:	e014      	b.n	1000f9b2 <at_ble_event_get+0x406>
1000f988:	1c30      	adds	r0, r6, #0
1000f98a:	1c29      	adds	r1, r5, #0
1000f98c:	4b94      	ldr	r3, [pc, #592]	; (1000fbe0 <at_ble_event_get+0x634>)
1000f98e:	4798      	blx	r3
1000f990:	2604      	movs	r6, #4
1000f992:	e100      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f994:	1c30      	adds	r0, r6, #0
1000f996:	1c29      	adds	r1, r5, #0
1000f998:	4b92      	ldr	r3, [pc, #584]	; (1000fbe4 <at_ble_event_get+0x638>)
1000f99a:	4798      	blx	r3
1000f99c:	2601      	movs	r6, #1
1000f99e:	e0fa      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f9a0:	1c30      	adds	r0, r6, #0
1000f9a2:	1c29      	adds	r1, r5, #0
1000f9a4:	4b90      	ldr	r3, [pc, #576]	; (1000fbe8 <at_ble_event_get+0x63c>)
1000f9a6:	4798      	blx	r3
1000f9a8:	260f      	movs	r6, #15
1000f9aa:	e0f4      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f9ac:	1c30      	adds	r0, r6, #0
1000f9ae:	1c29      	adds	r1, r5, #0
1000f9b0:	4b8e      	ldr	r3, [pc, #568]	; (1000fbec <at_ble_event_get+0x640>)
1000f9b2:	4798      	blx	r3
1000f9b4:	1c06      	adds	r6, r0, #0
1000f9b6:	e0ee      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f9b8:	9801      	ldr	r0, [sp, #4]
1000f9ba:	1c31      	adds	r1, r6, #0
1000f9bc:	1c2a      	adds	r2, r5, #0
1000f9be:	4b8c      	ldr	r3, [pc, #560]	; (1000fbf0 <at_ble_event_get+0x644>)
1000f9c0:	e017      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000f9c2:	1c31      	adds	r1, r6, #0
1000f9c4:	9801      	ldr	r0, [sp, #4]
1000f9c6:	1c2a      	adds	r2, r5, #0
1000f9c8:	4b8a      	ldr	r3, [pc, #552]	; (1000fbf4 <at_ble_event_get+0x648>)
1000f9ca:	4798      	blx	r3
1000f9cc:	2611      	movs	r6, #17
1000f9ce:	e0e2      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f9d0:	1c31      	adds	r1, r6, #0
1000f9d2:	9801      	ldr	r0, [sp, #4]
1000f9d4:	1c2a      	adds	r2, r5, #0
1000f9d6:	4b88      	ldr	r3, [pc, #544]	; (1000fbf8 <at_ble_event_get+0x64c>)
1000f9d8:	4798      	blx	r3
1000f9da:	2612      	movs	r6, #18
1000f9dc:	e0db      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f9de:	1c30      	adds	r0, r6, #0
1000f9e0:	1c29      	adds	r1, r5, #0
1000f9e2:	4b86      	ldr	r3, [pc, #536]	; (1000fbfc <at_ble_event_get+0x650>)
1000f9e4:	4798      	blx	r3
1000f9e6:	2606      	movs	r6, #6
1000f9e8:	e0d5      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000f9ea:	1c31      	adds	r1, r6, #0
1000f9ec:	1c2a      	adds	r2, r5, #0
1000f9ee:	9801      	ldr	r0, [sp, #4]
1000f9f0:	4b83      	ldr	r3, [pc, #524]	; (1000fc00 <at_ble_event_get+0x654>)
1000f9f2:	4798      	blx	r3
1000f9f4:	e7de      	b.n	1000f9b4 <at_ble_event_get+0x408>
1000f9f6:	9801      	ldr	r0, [sp, #4]
1000f9f8:	1c31      	adds	r1, r6, #0
1000f9fa:	1c2a      	adds	r2, r5, #0
1000f9fc:	4b81      	ldr	r3, [pc, #516]	; (1000fc04 <at_ble_event_get+0x658>)
1000f9fe:	e7f8      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000fa00:	1c31      	adds	r1, r6, #0
1000fa02:	9801      	ldr	r0, [sp, #4]
1000fa04:	1c2a      	adds	r2, r5, #0
1000fa06:	4b80      	ldr	r3, [pc, #512]	; (1000fc08 <at_ble_event_get+0x65c>)
1000fa08:	4798      	blx	r3
1000fa0a:	260d      	movs	r6, #13
1000fa0c:	e0c3      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa0e:	1c31      	adds	r1, r6, #0
1000fa10:	9801      	ldr	r0, [sp, #4]
1000fa12:	1c2a      	adds	r2, r5, #0
1000fa14:	4b7d      	ldr	r3, [pc, #500]	; (1000fc0c <at_ble_event_get+0x660>)
1000fa16:	4798      	blx	r3
1000fa18:	260e      	movs	r6, #14
1000fa1a:	e0bc      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa1c:	9801      	ldr	r0, [sp, #4]
1000fa1e:	1c31      	adds	r1, r6, #0
1000fa20:	1c2a      	adds	r2, r5, #0
1000fa22:	4b7b      	ldr	r3, [pc, #492]	; (1000fc10 <at_ble_event_get+0x664>)
1000fa24:	4798      	blx	r3
1000fa26:	e084      	b.n	1000fb32 <at_ble_event_get+0x586>
1000fa28:	1c31      	adds	r1, r6, #0
1000fa2a:	9801      	ldr	r0, [sp, #4]
1000fa2c:	1c2a      	adds	r2, r5, #0
1000fa2e:	4b79      	ldr	r3, [pc, #484]	; (1000fc14 <at_ble_event_get+0x668>)
1000fa30:	4798      	blx	r3
1000fa32:	260b      	movs	r6, #11
1000fa34:	e0af      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa36:	1c31      	adds	r1, r6, #0
1000fa38:	9801      	ldr	r0, [sp, #4]
1000fa3a:	1c2a      	adds	r2, r5, #0
1000fa3c:	4b76      	ldr	r3, [pc, #472]	; (1000fc18 <at_ble_event_get+0x66c>)
1000fa3e:	4798      	blx	r3
1000fa40:	2610      	movs	r6, #16
1000fa42:	e0a8      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa44:	1c30      	adds	r0, r6, #0
1000fa46:	1c29      	adds	r1, r5, #0
1000fa48:	4b74      	ldr	r3, [pc, #464]	; (1000fc1c <at_ble_event_get+0x670>)
1000fa4a:	4798      	blx	r3
1000fa4c:	2628      	movs	r6, #40	; 0x28
1000fa4e:	e0a2      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa50:	1c30      	adds	r0, r6, #0
1000fa52:	1c29      	adds	r1, r5, #0
1000fa54:	4b72      	ldr	r3, [pc, #456]	; (1000fc20 <at_ble_event_get+0x674>)
1000fa56:	4798      	blx	r3
1000fa58:	2629      	movs	r6, #41	; 0x29
1000fa5a:	e09c      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa5c:	1c30      	adds	r0, r6, #0
1000fa5e:	1c29      	adds	r1, r5, #0
1000fa60:	4b70      	ldr	r3, [pc, #448]	; (1000fc24 <at_ble_event_get+0x678>)
1000fa62:	4798      	blx	r3
1000fa64:	2627      	movs	r6, #39	; 0x27
1000fa66:	e096      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa68:	1c30      	adds	r0, r6, #0
1000fa6a:	1c29      	adds	r1, r5, #0
1000fa6c:	4b6e      	ldr	r3, [pc, #440]	; (1000fc28 <at_ble_event_get+0x67c>)
1000fa6e:	4798      	blx	r3
1000fa70:	262a      	movs	r6, #42	; 0x2a
1000fa72:	e090      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa74:	9801      	ldr	r0, [sp, #4]
1000fa76:	1c31      	adds	r1, r6, #0
1000fa78:	1c2a      	adds	r2, r5, #0
1000fa7a:	4b6c      	ldr	r3, [pc, #432]	; (1000fc2c <at_ble_event_get+0x680>)
1000fa7c:	e7b9      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000fa7e:	9801      	ldr	r0, [sp, #4]
1000fa80:	1c31      	adds	r1, r6, #0
1000fa82:	1c2a      	adds	r2, r5, #0
1000fa84:	4b6a      	ldr	r3, [pc, #424]	; (1000fc30 <at_ble_event_get+0x684>)
1000fa86:	e7b4      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000fa88:	1c30      	adds	r0, r6, #0
1000fa8a:	1c29      	adds	r1, r5, #0
1000fa8c:	4b69      	ldr	r3, [pc, #420]	; (1000fc34 <at_ble_event_get+0x688>)
1000fa8e:	4798      	blx	r3
1000fa90:	262b      	movs	r6, #43	; 0x2b
1000fa92:	e080      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fa94:	1c30      	adds	r0, r6, #0
1000fa96:	1c29      	adds	r1, r5, #0
1000fa98:	4b67      	ldr	r3, [pc, #412]	; (1000fc38 <at_ble_event_get+0x68c>)
1000fa9a:	4798      	blx	r3
1000fa9c:	262c      	movs	r6, #44	; 0x2c
1000fa9e:	e07a      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000faa0:	1c31      	adds	r1, r6, #0
1000faa2:	9801      	ldr	r0, [sp, #4]
1000faa4:	1c2a      	adds	r2, r5, #0
1000faa6:	4b65      	ldr	r3, [pc, #404]	; (1000fc3c <at_ble_event_get+0x690>)
1000faa8:	4798      	blx	r3
1000faaa:	2613      	movs	r6, #19
1000faac:	e073      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000faae:	1c31      	adds	r1, r6, #0
1000fab0:	9801      	ldr	r0, [sp, #4]
1000fab2:	1c2a      	adds	r2, r5, #0
1000fab4:	4b62      	ldr	r3, [pc, #392]	; (1000fc40 <at_ble_event_get+0x694>)
1000fab6:	4798      	blx	r3
1000fab8:	2614      	movs	r6, #20
1000faba:	e06c      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fabc:	1c31      	adds	r1, r6, #0
1000fabe:	9801      	ldr	r0, [sp, #4]
1000fac0:	1c2a      	adds	r2, r5, #0
1000fac2:	4b60      	ldr	r3, [pc, #384]	; (1000fc44 <at_ble_event_get+0x698>)
1000fac4:	4798      	blx	r3
1000fac6:	2615      	movs	r6, #21
1000fac8:	e065      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000faca:	1c31      	adds	r1, r6, #0
1000facc:	9801      	ldr	r0, [sp, #4]
1000face:	1c2a      	adds	r2, r5, #0
1000fad0:	4b5d      	ldr	r3, [pc, #372]	; (1000fc48 <at_ble_event_get+0x69c>)
1000fad2:	4798      	blx	r3
1000fad4:	2616      	movs	r6, #22
1000fad6:	e05e      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fad8:	9801      	ldr	r0, [sp, #4]
1000fada:	1c31      	adds	r1, r6, #0
1000fadc:	1c2a      	adds	r2, r5, #0
1000fade:	4b5b      	ldr	r3, [pc, #364]	; (1000fc4c <at_ble_event_get+0x6a0>)
1000fae0:	e787      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000fae2:	1c31      	adds	r1, r6, #0
1000fae4:	9801      	ldr	r0, [sp, #4]
1000fae6:	1c2a      	adds	r2, r5, #0
1000fae8:	4b58      	ldr	r3, [pc, #352]	; (1000fc4c <at_ble_event_get+0x6a0>)
1000faea:	4798      	blx	r3
1000faec:	88a9      	ldrh	r1, [r5, #4]
1000faee:	1c06      	adds	r6, r0, #0
1000faf0:	4b57      	ldr	r3, [pc, #348]	; (1000fc50 <at_ble_event_get+0x6a4>)
1000faf2:	8828      	ldrh	r0, [r5, #0]
1000faf4:	4798      	blx	r3
1000faf6:	e04e      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000faf8:	1c31      	adds	r1, r6, #0
1000fafa:	9801      	ldr	r0, [sp, #4]
1000fafc:	1c2a      	adds	r2, r5, #0
1000fafe:	4b55      	ldr	r3, [pc, #340]	; (1000fc54 <at_ble_event_get+0x6a8>)
1000fb00:	4798      	blx	r3
1000fb02:	2623      	movs	r6, #35	; 0x23
1000fb04:	e047      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb06:	9801      	ldr	r0, [sp, #4]
1000fb08:	1c31      	adds	r1, r6, #0
1000fb0a:	1c2a      	adds	r2, r5, #0
1000fb0c:	4b52      	ldr	r3, [pc, #328]	; (1000fc58 <at_ble_event_get+0x6ac>)
1000fb0e:	e770      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000fb10:	9b01      	ldr	r3, [sp, #4]
1000fb12:	1c30      	adds	r0, r6, #0
1000fb14:	0a1f      	lsrs	r7, r3, #8
1000fb16:	802f      	strh	r7, [r5, #0]
1000fb18:	1c29      	adds	r1, r5, #0
1000fb1a:	4b50      	ldr	r3, [pc, #320]	; (1000fc5c <at_ble_event_get+0x6b0>)
1000fb1c:	e749      	b.n	1000f9b2 <at_ble_event_get+0x406>
1000fb1e:	9801      	ldr	r0, [sp, #4]
1000fb20:	1c31      	adds	r1, r6, #0
1000fb22:	1c2a      	adds	r2, r5, #0
1000fb24:	4b4e      	ldr	r3, [pc, #312]	; (1000fc60 <at_ble_event_get+0x6b4>)
1000fb26:	e764      	b.n	1000f9f2 <at_ble_event_get+0x446>
1000fb28:	1c30      	adds	r0, r6, #0
1000fb2a:	1c29      	adds	r1, r5, #0
1000fb2c:	9a01      	ldr	r2, [sp, #4]
1000fb2e:	4b4d      	ldr	r3, [pc, #308]	; (1000fc64 <at_ble_event_get+0x6b8>)
1000fb30:	4798      	blx	r3
1000fb32:	263b      	movs	r6, #59	; 0x3b
1000fb34:	e02f      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb36:	1c31      	adds	r1, r6, #0
1000fb38:	9801      	ldr	r0, [sp, #4]
1000fb3a:	1c2a      	adds	r2, r5, #0
1000fb3c:	4b4a      	ldr	r3, [pc, #296]	; (1000fc68 <at_ble_event_get+0x6bc>)
1000fb3e:	4798      	blx	r3
1000fb40:	2618      	movs	r6, #24
1000fb42:	e028      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb44:	1c31      	adds	r1, r6, #0
1000fb46:	9801      	ldr	r0, [sp, #4]
1000fb48:	1c2a      	adds	r2, r5, #0
1000fb4a:	4b48      	ldr	r3, [pc, #288]	; (1000fc6c <at_ble_event_get+0x6c0>)
1000fb4c:	4798      	blx	r3
1000fb4e:	2620      	movs	r6, #32
1000fb50:	e021      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb52:	1c31      	adds	r1, r6, #0
1000fb54:	9801      	ldr	r0, [sp, #4]
1000fb56:	1c2a      	adds	r2, r5, #0
1000fb58:	4b45      	ldr	r3, [pc, #276]	; (1000fc70 <at_ble_event_get+0x6c4>)
1000fb5a:	4798      	blx	r3
1000fb5c:	2633      	movs	r6, #51	; 0x33
1000fb5e:	e01a      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb60:	1c31      	adds	r1, r6, #0
1000fb62:	9801      	ldr	r0, [sp, #4]
1000fb64:	1c2a      	adds	r2, r5, #0
1000fb66:	4b43      	ldr	r3, [pc, #268]	; (1000fc74 <at_ble_event_get+0x6c8>)
1000fb68:	4798      	blx	r3
1000fb6a:	2630      	movs	r6, #48	; 0x30
1000fb6c:	e013      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb6e:	1c31      	adds	r1, r6, #0
1000fb70:	9801      	ldr	r0, [sp, #4]
1000fb72:	1c2a      	adds	r2, r5, #0
1000fb74:	4b40      	ldr	r3, [pc, #256]	; (1000fc78 <at_ble_event_get+0x6cc>)
1000fb76:	4798      	blx	r3
1000fb78:	2634      	movs	r6, #52	; 0x34
1000fb7a:	e00c      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb7c:	1c31      	adds	r1, r6, #0
1000fb7e:	9801      	ldr	r0, [sp, #4]
1000fb80:	1c2a      	adds	r2, r5, #0
1000fb82:	4b3e      	ldr	r3, [pc, #248]	; (1000fc7c <at_ble_event_get+0x6d0>)
1000fb84:	4798      	blx	r3
1000fb86:	2635      	movs	r6, #53	; 0x35
1000fb88:	e005      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fb8a:	1c31      	adds	r1, r6, #0
1000fb8c:	9801      	ldr	r0, [sp, #4]
1000fb8e:	1c2a      	adds	r2, r5, #0
1000fb90:	4b3b      	ldr	r3, [pc, #236]	; (1000fc80 <at_ble_event_get+0x6d4>)
1000fb92:	4798      	blx	r3
1000fb94:	2632      	movs	r6, #50	; 0x32
1000fb96:	9b03      	ldr	r3, [sp, #12]
1000fb98:	701e      	strb	r6, [r3, #0]
1000fb9a:	2300      	movs	r3, #0
1000fb9c:	9302      	str	r3, [sp, #8]
1000fb9e:	e57a      	b.n	1000f696 <at_ble_event_get+0xea>
1000fba0:	23d0      	movs	r3, #208	; 0xd0
1000fba2:	e7fb      	b.n	1000fb9c <at_ble_event_get+0x5f0>
1000fba4:	9b01      	ldr	r3, [sp, #4]
1000fba6:	9e02      	ldr	r6, [sp, #8]
1000fba8:	2bbb      	cmp	r3, #187	; 0xbb
1000fbaa:	d000      	beq.n	1000fbae <at_ble_event_get+0x602>
1000fbac:	e6e6      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000fbae:	e7f2      	b.n	1000fb96 <at_ble_event_get+0x5ea>
1000fbb0:	9b02      	ldr	r3, [sp, #8]
1000fbb2:	2b00      	cmp	r3, #0
1000fbb4:	d000      	beq.n	1000fbb8 <at_ble_event_get+0x60c>
1000fbb6:	e56e      	b.n	1000f696 <at_ble_event_get+0xea>
1000fbb8:	e6e0      	b.n	1000f97c <at_ble_event_get+0x3d0>
1000fbba:	9802      	ldr	r0, [sp, #8]
1000fbbc:	b007      	add	sp, #28
1000fbbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000fbc0:	00000e22 	.word	0x00000e22
1000fbc4:	00000e25 	.word	0x00000e25
1000fbc8:	00001b05 	.word	0x00001b05
1000fbcc:	00001b01 	.word	0x00001b01
1000fbd0:	00001b03 	.word	0x00001b03
1000fbd4:	00001b06 	.word	0x00001b06
1000fbd8:	00001b08 	.word	0x00001b08
1000fbdc:	10011ddd 	.word	0x10011ddd
1000fbe0:	10011dc1 	.word	0x10011dc1
1000fbe4:	1001205d 	.word	0x1001205d
1000fbe8:	1001214d 	.word	0x1001214d
1000fbec:	10012171 	.word	0x10012171
1000fbf0:	10011155 	.word	0x10011155
1000fbf4:	100119d5 	.word	0x100119d5
1000fbf8:	10011a51 	.word	0x10011a51
1000fbfc:	1001140d 	.word	0x1001140d
1000fc00:	100114a9 	.word	0x100114a9
1000fc04:	10011581 	.word	0x10011581
1000fc08:	10011809 	.word	0x10011809
1000fc0c:	100118a9 	.word	0x100118a9
1000fc10:	10011961 	.word	0x10011961
1000fc14:	10011989 	.word	0x10011989
1000fc18:	1001199f 	.word	0x1001199f
1000fc1c:	10011a69 	.word	0x10011a69
1000fc20:	10011a97 	.word	0x10011a97
1000fc24:	10011aad 	.word	0x10011aad
1000fc28:	10011ad7 	.word	0x10011ad7
1000fc2c:	10011905 	.word	0x10011905
1000fc30:	1001192f 	.word	0x1001192f
1000fc34:	10010b95 	.word	0x10010b95
1000fc38:	10010bc1 	.word	0x10010bc1
1000fc3c:	10012391 	.word	0x10012391
1000fc40:	100123cd 	.word	0x100123cd
1000fc44:	10012415 	.word	0x10012415
1000fc48:	10012459 	.word	0x10012459
1000fc4c:	1001248d 	.word	0x1001248d
1000fc50:	10012351 	.word	0x10012351
1000fc54:	10012559 	.word	0x10012559
1000fc58:	100124e1 	.word	0x100124e1
1000fc5c:	10010a79 	.word	0x10010a79
1000fc60:	10010ae5 	.word	0x10010ae5
1000fc64:	10010aa9 	.word	0x10010aa9
1000fc68:	10012569 	.word	0x10012569
1000fc6c:	100125a9 	.word	0x100125a9
1000fc70:	10012871 	.word	0x10012871
1000fc74:	1001287b 	.word	0x1001287b
1000fc78:	10012881 	.word	0x10012881
1000fc7c:	10012887 	.word	0x10012887
1000fc80:	10012893 	.word	0x10012893

1000fc84 <internal_event_flush>:
1000fc84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000fc86:	490e      	ldr	r1, [pc, #56]	; (1000fcc0 <internal_event_flush+0x3c>)
1000fc88:	2400      	movs	r4, #0
1000fc8a:	680b      	ldr	r3, [r1, #0]
1000fc8c:	1c0f      	adds	r7, r1, #0
1000fc8e:	1c1e      	adds	r6, r3, #0
1000fc90:	4a0c      	ldr	r2, [pc, #48]	; (1000fcc4 <internal_event_flush+0x40>)
1000fc92:	6815      	ldr	r5, [r2, #0]
1000fc94:	9201      	str	r2, [sp, #4]
1000fc96:	2b00      	cmp	r3, #0
1000fc98:	d00e      	beq.n	1000fcb8 <internal_event_flush+0x34>
1000fc9a:	889a      	ldrh	r2, [r3, #4]
1000fc9c:	6819      	ldr	r1, [r3, #0]
1000fc9e:	4282      	cmp	r2, r0
1000fca0:	d107      	bne.n	1000fcb2 <internal_event_flush+0x2e>
1000fca2:	2c00      	cmp	r4, #0
1000fca4:	d001      	beq.n	1000fcaa <internal_event_flush+0x26>
1000fca6:	6021      	str	r1, [r4, #0]
1000fca8:	e000      	b.n	1000fcac <internal_event_flush+0x28>
1000fcaa:	1c0e      	adds	r6, r1, #0
1000fcac:	601d      	str	r5, [r3, #0]
1000fcae:	1c1d      	adds	r5, r3, #0
1000fcb0:	1c23      	adds	r3, r4, #0
1000fcb2:	1c1c      	adds	r4, r3, #0
1000fcb4:	1c0b      	adds	r3, r1, #0
1000fcb6:	e7ee      	b.n	1000fc96 <internal_event_flush+0x12>
1000fcb8:	9b01      	ldr	r3, [sp, #4]
1000fcba:	603e      	str	r6, [r7, #0]
1000fcbc:	601d      	str	r5, [r3, #0]
1000fcbe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1000fcc0:	10018b84 	.word	0x10018b84
1000fcc4:	10018b88 	.word	0x10018b88

1000fcc8 <internal_conn_flush>:
1000fcc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000fcca:	4a12      	ldr	r2, [pc, #72]	; (1000fd14 <internal_conn_flush+0x4c>)
1000fccc:	9000      	str	r0, [sp, #0]
1000fcce:	6813      	ldr	r3, [r2, #0]
1000fcd0:	4811      	ldr	r0, [pc, #68]	; (1000fd18 <internal_conn_flush+0x50>)
1000fcd2:	1c1f      	adds	r7, r3, #0
1000fcd4:	2100      	movs	r1, #0
1000fcd6:	4684      	mov	ip, r0
1000fcd8:	6804      	ldr	r4, [r0, #0]
1000fcda:	9201      	str	r2, [sp, #4]
1000fcdc:	2b00      	cmp	r3, #0
1000fcde:	d014      	beq.n	1000fd0a <internal_conn_flush+0x42>
1000fce0:	88d8      	ldrh	r0, [r3, #6]
1000fce2:	9a00      	ldr	r2, [sp, #0]
1000fce4:	681d      	ldr	r5, [r3, #0]
1000fce6:	0a06      	lsrs	r6, r0, #8
1000fce8:	4296      	cmp	r6, r2
1000fcea:	d10b      	bne.n	1000fd04 <internal_conn_flush+0x3c>
1000fcec:	26fd      	movs	r6, #253	; 0xfd
1000fcee:	4006      	ands	r6, r0
1000fcf0:	2e0c      	cmp	r6, #12
1000fcf2:	d107      	bne.n	1000fd04 <internal_conn_flush+0x3c>
1000fcf4:	2900      	cmp	r1, #0
1000fcf6:	d001      	beq.n	1000fcfc <internal_conn_flush+0x34>
1000fcf8:	600d      	str	r5, [r1, #0]
1000fcfa:	e000      	b.n	1000fcfe <internal_conn_flush+0x36>
1000fcfc:	1c2f      	adds	r7, r5, #0
1000fcfe:	601c      	str	r4, [r3, #0]
1000fd00:	1c1c      	adds	r4, r3, #0
1000fd02:	1c0b      	adds	r3, r1, #0
1000fd04:	1c19      	adds	r1, r3, #0
1000fd06:	1c2b      	adds	r3, r5, #0
1000fd08:	e7e8      	b.n	1000fcdc <internal_conn_flush+0x14>
1000fd0a:	9b01      	ldr	r3, [sp, #4]
1000fd0c:	601f      	str	r7, [r3, #0]
1000fd0e:	4663      	mov	r3, ip
1000fd10:	601c      	str	r4, [r3, #0]
1000fd12:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1000fd14:	10018b84 	.word	0x10018b84
1000fd18:	10018b88 	.word	0x10018b88

1000fd1c <at_ble_device_name_set>:
1000fd1c:	b530      	push	{r4, r5, lr}
1000fd1e:	23cf      	movs	r3, #207	; 0xcf
1000fd20:	2800      	cmp	r0, #0
1000fd22:	d010      	beq.n	1000fd46 <at_ble_device_name_set+0x2a>
1000fd24:	1e4a      	subs	r2, r1, #1
1000fd26:	2a1f      	cmp	r2, #31
1000fd28:	d80d      	bhi.n	1000fd46 <at_ble_device_name_set+0x2a>
1000fd2a:	4a08      	ldr	r2, [pc, #32]	; (1000fd4c <at_ble_device_name_set+0x30>)
1000fd2c:	1c13      	adds	r3, r2, #0
1000fd2e:	33aa      	adds	r3, #170	; 0xaa
1000fd30:	8019      	strh	r1, [r3, #0]
1000fd32:	2300      	movs	r3, #0
1000fd34:	1c1c      	adds	r4, r3, #0
1000fd36:	5cc5      	ldrb	r5, [r0, r3]
1000fd38:	34ac      	adds	r4, #172	; 0xac
1000fd3a:	3301      	adds	r3, #1
1000fd3c:	5515      	strb	r5, [r2, r4]
1000fd3e:	b2dc      	uxtb	r4, r3
1000fd40:	428c      	cmp	r4, r1
1000fd42:	d3f7      	bcc.n	1000fd34 <at_ble_device_name_set+0x18>
1000fd44:	2300      	movs	r3, #0
1000fd46:	1c18      	adds	r0, r3, #0
1000fd48:	bd30      	pop	{r4, r5, pc}
1000fd4a:	46c0      	nop			; (mov r8, r8)
1000fd4c:	10019b2e 	.word	0x10019b2e

1000fd50 <at_ble_addr_get>:
1000fd50:	b510      	push	{r4, lr}
1000fd52:	1c04      	adds	r4, r0, #0
1000fd54:	20cf      	movs	r0, #207	; 0xcf
1000fd56:	2c00      	cmp	r4, #0
1000fd58:	d006      	beq.n	1000fd68 <at_ble_addr_get+0x18>
1000fd5a:	4b04      	ldr	r3, [pc, #16]	; (1000fd6c <at_ble_addr_get+0x1c>)
1000fd5c:	38ce      	subs	r0, #206	; 0xce
1000fd5e:	1c21      	adds	r1, r4, #0
1000fd60:	4798      	blx	r3
1000fd62:	4b03      	ldr	r3, [pc, #12]	; (1000fd70 <at_ble_addr_get+0x20>)
1000fd64:	791b      	ldrb	r3, [r3, #4]
1000fd66:	7023      	strb	r3, [r4, #0]
1000fd68:	bd10      	pop	{r4, pc}
1000fd6a:	46c0      	nop			; (mov r8, r8)
1000fd6c:	10011c71 	.word	0x10011c71
1000fd70:	10019b2e 	.word	0x10019b2e

1000fd74 <at_ble_set_dev_config>:
1000fd74:	b5f0      	push	{r4, r5, r6, r7, lr}
1000fd76:	7906      	ldrb	r6, [r0, #4]
1000fd78:	b089      	sub	sp, #36	; 0x24
1000fd7a:	25cf      	movs	r5, #207	; 0xcf
1000fd7c:	2e03      	cmp	r6, #3
1000fd7e:	d838      	bhi.n	1000fdf2 <at_ble_set_dev_config+0x7e>
1000fd80:	7803      	ldrb	r3, [r0, #0]
1000fd82:	3511      	adds	r5, #17
1000fd84:	2b0f      	cmp	r3, #15
1000fd86:	d834      	bhi.n	1000fdf2 <at_ble_set_dev_config+0x7e>
1000fd88:	2380      	movs	r3, #128	; 0x80
1000fd8a:	8c87      	ldrh	r7, [r0, #36]	; 0x24
1000fd8c:	3d11      	subs	r5, #17
1000fd8e:	009b      	lsls	r3, r3, #2
1000fd90:	429f      	cmp	r7, r3
1000fd92:	d82e      	bhi.n	1000fdf2 <at_ble_set_dev_config+0x7e>
1000fd94:	7fc5      	ldrb	r5, [r0, #31]
1000fd96:	7f83      	ldrb	r3, [r0, #30]
1000fd98:	01ad      	lsls	r5, r5, #6
1000fd9a:	015b      	lsls	r3, r3, #5
1000fd9c:	431d      	orrs	r5, r3
1000fd9e:	7ec3      	ldrb	r3, [r0, #27]
1000fda0:	431d      	orrs	r5, r3
1000fda2:	7f43      	ldrb	r3, [r0, #29]
1000fda4:	011b      	lsls	r3, r3, #4
1000fda6:	431d      	orrs	r5, r3
1000fda8:	7f03      	ldrb	r3, [r0, #28]
1000fdaa:	009b      	lsls	r3, r3, #2
1000fdac:	431d      	orrs	r5, r3
1000fdae:	4b12      	ldr	r3, [pc, #72]	; (1000fdf8 <at_ble_set_dev_config+0x84>)
1000fdb0:	b2ed      	uxtb	r5, r5
1000fdb2:	711e      	strb	r6, [r3, #4]
1000fdb4:	7903      	ldrb	r3, [r0, #4]
1000fdb6:	3b02      	subs	r3, #2
1000fdb8:	2b01      	cmp	r3, #1
1000fdba:	d801      	bhi.n	1000fdc0 <at_ble_set_dev_config+0x4c>
1000fdbc:	2302      	movs	r3, #2
1000fdbe:	7103      	strb	r3, [r0, #4]
1000fdc0:	1c04      	adds	r4, r0, #0
1000fdc2:	1c23      	adds	r3, r4, #0
1000fdc4:	330b      	adds	r3, #11
1000fdc6:	8861      	ldrh	r1, [r4, #2]
1000fdc8:	9307      	str	r3, [sp, #28]
1000fdca:	7923      	ldrb	r3, [r4, #4]
1000fdcc:	7800      	ldrb	r0, [r0, #0]
1000fdce:	9300      	str	r3, [sp, #0]
1000fdd0:	9501      	str	r5, [sp, #4]
1000fdd2:	8c25      	ldrh	r5, [r4, #32]
1000fdd4:	1d62      	adds	r2, r4, #5
1000fdd6:	9502      	str	r5, [sp, #8]
1000fdd8:	8c65      	ldrh	r5, [r4, #34]	; 0x22
1000fdda:	9b07      	ldr	r3, [sp, #28]
1000fddc:	9503      	str	r5, [sp, #12]
1000fdde:	9704      	str	r7, [sp, #16]
1000fde0:	4d06      	ldr	r5, [pc, #24]	; (1000fdfc <at_ble_set_dev_config+0x88>)
1000fde2:	47a8      	blx	r5
1000fde4:	7126      	strb	r6, [r4, #4]
1000fde6:	1c05      	adds	r5, r0, #0
1000fde8:	1c21      	adds	r1, r4, #0
1000fdea:	4803      	ldr	r0, [pc, #12]	; (1000fdf8 <at_ble_set_dev_config+0x84>)
1000fdec:	2226      	movs	r2, #38	; 0x26
1000fdee:	4b04      	ldr	r3, [pc, #16]	; (1000fe00 <at_ble_set_dev_config+0x8c>)
1000fdf0:	4798      	blx	r3
1000fdf2:	1c28      	adds	r0, r5, #0
1000fdf4:	b009      	add	sp, #36	; 0x24
1000fdf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000fdf8:	10019b2e 	.word	0x10019b2e
1000fdfc:	10011b69 	.word	0x10011b69
1000fe00:	100149b7 	.word	0x100149b7

1000fe04 <at_ble_init>:
1000fe04:	b5f0      	push	{r4, r5, r6, r7, lr}
1000fe06:	b087      	sub	sp, #28
1000fe08:	af03      	add	r7, sp, #12
1000fe0a:	4954      	ldr	r1, [pc, #336]	; (1000ff5c <at_ble_init+0x158>)
1000fe0c:	220b      	movs	r2, #11
1000fe0e:	4b54      	ldr	r3, [pc, #336]	; (1000ff60 <at_ble_init+0x15c>)
1000fe10:	1c04      	adds	r4, r0, #0
1000fe12:	1c38      	adds	r0, r7, #0
1000fe14:	4798      	blx	r3
1000fe16:	2205      	movs	r2, #5
1000fe18:	4b52      	ldr	r3, [pc, #328]	; (1000ff64 <at_ble_init+0x160>)
1000fe1a:	2640      	movs	r6, #64	; 0x40
1000fe1c:	801a      	strh	r2, [r3, #0]
1000fe1e:	2300      	movs	r3, #0
1000fe20:	4a51      	ldr	r2, [pc, #324]	; (1000ff68 <at_ble_init+0x164>)
1000fe22:	6013      	str	r3, [r2, #0]
1000fe24:	4a51      	ldr	r2, [pc, #324]	; (1000ff6c <at_ble_init+0x168>)
1000fe26:	7013      	strb	r3, [r2, #0]
1000fe28:	4a51      	ldr	r2, [pc, #324]	; (1000ff70 <at_ble_init+0x16c>)
1000fe2a:	7013      	strb	r3, [r2, #0]
1000fe2c:	4b51      	ldr	r3, [pc, #324]	; (1000ff74 <at_ble_init+0x170>)
1000fe2e:	4798      	blx	r3
1000fe30:	4b51      	ldr	r3, [pc, #324]	; (1000ff78 <at_ble_init+0x174>)
1000fe32:	4798      	blx	r3
1000fe34:	4b51      	ldr	r3, [pc, #324]	; (1000ff7c <at_ble_init+0x178>)
1000fe36:	4798      	blx	r3
1000fe38:	4b51      	ldr	r3, [pc, #324]	; (1000ff80 <at_ble_init+0x17c>)
1000fe3a:	4798      	blx	r3
1000fe3c:	2c00      	cmp	r4, #0
1000fe3e:	d100      	bne.n	1000fe42 <at_ble_init+0x3e>
1000fe40:	e089      	b.n	1000ff56 <at_ble_init+0x152>
1000fe42:	68a3      	ldr	r3, [r4, #8]
1000fe44:	2b00      	cmp	r3, #0
1000fe46:	d100      	bne.n	1000fe4a <at_ble_init+0x46>
1000fe48:	e085      	b.n	1000ff56 <at_ble_init+0x152>
1000fe4a:	6923      	ldr	r3, [r4, #16]
1000fe4c:	2b00      	cmp	r3, #0
1000fe4e:	d100      	bne.n	1000fe52 <at_ble_init+0x4e>
1000fe50:	e081      	b.n	1000ff56 <at_ble_init+0x152>
1000fe52:	6820      	ldr	r0, [r4, #0]
1000fe54:	2800      	cmp	r0, #0
1000fe56:	d102      	bne.n	1000fe5e <at_ble_init+0x5a>
1000fe58:	6863      	ldr	r3, [r4, #4]
1000fe5a:	2b00      	cmp	r3, #0
1000fe5c:	d17b      	bne.n	1000ff56 <at_ble_init+0x152>
1000fe5e:	4b49      	ldr	r3, [pc, #292]	; (1000ff84 <at_ble_init+0x180>)
1000fe60:	6861      	ldr	r1, [r4, #4]
1000fe62:	4798      	blx	r3
1000fe64:	4b48      	ldr	r3, [pc, #288]	; (1000ff88 <at_ble_init+0x184>)
1000fe66:	4798      	blx	r3
1000fe68:	2801      	cmp	r0, #1
1000fe6a:	d901      	bls.n	1000fe70 <at_ble_init+0x6c>
1000fe6c:	26e2      	movs	r6, #226	; 0xe2
1000fe6e:	e072      	b.n	1000ff56 <at_ble_init+0x152>
1000fe70:	4846      	ldr	r0, [pc, #280]	; (1000ff8c <at_ble_init+0x188>)
1000fe72:	4b47      	ldr	r3, [pc, #284]	; (1000ff90 <at_ble_init+0x18c>)
1000fe74:	4798      	blx	r3
1000fe76:	2800      	cmp	r0, #0
1000fe78:	d1f8      	bne.n	1000fe6c <at_ble_init+0x68>
1000fe7a:	1c20      	adds	r0, r4, #0
1000fe7c:	4b45      	ldr	r3, [pc, #276]	; (1000ff94 <at_ble_init+0x190>)
1000fe7e:	4798      	blx	r3
1000fe80:	68e0      	ldr	r0, [r4, #12]
1000fe82:	68a1      	ldr	r1, [r4, #8]
1000fe84:	4b44      	ldr	r3, [pc, #272]	; (1000ff98 <at_ble_init+0x194>)
1000fe86:	4798      	blx	r3
1000fe88:	466b      	mov	r3, sp
1000fe8a:	2201      	movs	r2, #1
1000fe8c:	1cdc      	adds	r4, r3, #3
1000fe8e:	1c20      	adds	r0, r4, #0
1000fe90:	a901      	add	r1, sp, #4
1000fe92:	4252      	negs	r2, r2
1000fe94:	4b41      	ldr	r3, [pc, #260]	; (1000ff9c <at_ble_init+0x198>)
1000fe96:	4798      	blx	r3
1000fe98:	2800      	cmp	r0, #0
1000fe9a:	d102      	bne.n	1000fea2 <at_ble_init+0x9e>
1000fe9c:	7823      	ldrb	r3, [r4, #0]
1000fe9e:	2b39      	cmp	r3, #57	; 0x39
1000fea0:	d1f2      	bne.n	1000fe88 <at_ble_init+0x84>
1000fea2:	4b3f      	ldr	r3, [pc, #252]	; (1000ffa0 <at_ble_init+0x19c>)
1000fea4:	4798      	blx	r3
1000fea6:	1e06      	subs	r6, r0, #0
1000fea8:	d155      	bne.n	1000ff56 <at_ble_init+0x152>
1000feaa:	1c03      	adds	r3, r0, #0
1000feac:	2101      	movs	r1, #1
1000feae:	4a3d      	ldr	r2, [pc, #244]	; (1000ffa4 <at_ble_init+0x1a0>)
1000feb0:	4249      	negs	r1, r1
1000feb2:	189a      	adds	r2, r3, r2
1000feb4:	3312      	adds	r3, #18
1000feb6:	8151      	strh	r1, [r2, #10]
1000feb8:	2b90      	cmp	r3, #144	; 0x90
1000feba:	d1f7      	bne.n	1000feac <at_ble_init+0xa8>
1000febc:	4c3a      	ldr	r4, [pc, #232]	; (1000ffa8 <at_ble_init+0x1a4>)
1000febe:	3b81      	subs	r3, #129	; 0x81
1000fec0:	7023      	strb	r3, [r4, #0]
1000fec2:	4b3a      	ldr	r3, [pc, #232]	; (1000ffac <at_ble_init+0x1a8>)
1000fec4:	4a3a      	ldr	r2, [pc, #232]	; (1000ffb0 <at_ble_init+0x1ac>)
1000fec6:	8063      	strh	r3, [r4, #2]
1000fec8:	2300      	movs	r3, #0
1000feca:	7123      	strb	r3, [r4, #4]
1000fecc:	3301      	adds	r3, #1
1000fece:	1e58      	subs	r0, r3, #1
1000fed0:	0119      	lsls	r1, r3, #4
1000fed2:	4301      	orrs	r1, r0
1000fed4:	3302      	adds	r3, #2
1000fed6:	7011      	strb	r1, [r2, #0]
1000fed8:	3201      	adds	r2, #1
1000feda:	2b21      	cmp	r3, #33	; 0x21
1000fedc:	d1f7      	bne.n	1000fece <at_ble_init+0xca>
1000fede:	33e0      	adds	r3, #224	; 0xe0
1000fee0:	33ff      	adds	r3, #255	; 0xff
1000fee2:	84a3      	strh	r3, [r4, #36]	; 0x24
1000fee4:	1c23      	adds	r3, r4, #0
1000fee6:	2500      	movs	r5, #0
1000fee8:	3373      	adds	r3, #115	; 0x73
1000feea:	701d      	strb	r5, [r3, #0]
1000feec:	1c23      	adds	r3, r4, #0
1000feee:	3372      	adds	r3, #114	; 0x72
1000fef0:	701d      	strb	r5, [r3, #0]
1000fef2:	1c23      	adds	r3, r4, #0
1000fef4:	3376      	adds	r3, #118	; 0x76
1000fef6:	701d      	strb	r5, [r3, #0]
1000fef8:	1c23      	adds	r3, r4, #0
1000fefa:	33cc      	adds	r3, #204	; 0xcc
1000fefc:	801d      	strh	r5, [r3, #0]
1000fefe:	1c22      	adds	r2, r4, #0
1000ff00:	23a0      	movs	r3, #160	; 0xa0
1000ff02:	32d0      	adds	r2, #208	; 0xd0
1000ff04:	005b      	lsls	r3, r3, #1
1000ff06:	8013      	strh	r3, [r2, #0]
1000ff08:	1c22      	adds	r2, r4, #0
1000ff0a:	32ce      	adds	r2, #206	; 0xce
1000ff0c:	8013      	strh	r3, [r2, #0]
1000ff0e:	1c23      	adds	r3, r4, #0
1000ff10:	33d2      	adds	r3, #210	; 0xd2
1000ff12:	801d      	strh	r5, [r3, #0]
1000ff14:	22fa      	movs	r2, #250	; 0xfa
1000ff16:	1c23      	adds	r3, r4, #0
1000ff18:	0052      	lsls	r2, r2, #1
1000ff1a:	33d4      	adds	r3, #212	; 0xd4
1000ff1c:	801a      	strh	r2, [r3, #0]
1000ff1e:	1c23      	adds	r3, r4, #0
1000ff20:	33d6      	adds	r3, #214	; 0xd6
1000ff22:	701d      	strb	r5, [r3, #0]
1000ff24:	1c20      	adds	r0, r4, #0
1000ff26:	4b23      	ldr	r3, [pc, #140]	; (1000ffb4 <at_ble_init+0x1b0>)
1000ff28:	76e5      	strb	r5, [r4, #27]
1000ff2a:	7725      	strb	r5, [r4, #28]
1000ff2c:	7765      	strb	r5, [r4, #29]
1000ff2e:	77a5      	strb	r5, [r4, #30]
1000ff30:	77e5      	strb	r5, [r4, #31]
1000ff32:	8425      	strh	r5, [r4, #32]
1000ff34:	8465      	strh	r5, [r4, #34]	; 0x22
1000ff36:	4798      	blx	r3
1000ff38:	1c23      	adds	r3, r4, #0
1000ff3a:	2207      	movs	r2, #7
1000ff3c:	3374      	adds	r3, #116	; 0x74
1000ff3e:	701a      	strb	r2, [r3, #0]
1000ff40:	1c23      	adds	r3, r4, #0
1000ff42:	3204      	adds	r2, #4
1000ff44:	33aa      	adds	r3, #170	; 0xaa
1000ff46:	801a      	strh	r2, [r3, #0]
1000ff48:	1c2b      	adds	r3, r5, #0
1000ff4a:	5d7a      	ldrb	r2, [r7, r5]
1000ff4c:	33ac      	adds	r3, #172	; 0xac
1000ff4e:	3501      	adds	r5, #1
1000ff50:	54e2      	strb	r2, [r4, r3]
1000ff52:	2d0b      	cmp	r5, #11
1000ff54:	d1f8      	bne.n	1000ff48 <at_ble_init+0x144>
1000ff56:	1c30      	adds	r0, r6, #0
1000ff58:	b007      	add	sp, #28
1000ff5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ff5c:	10016ed8 	.word	0x10016ed8
1000ff60:	100149b7 	.word	0x100149b7
1000ff64:	10019a9c 	.word	0x10019a9c
1000ff68:	10018c34 	.word	0x10018c34
1000ff6c:	10018b94 	.word	0x10018b94
1000ff70:	10017100 	.word	0x10017100
1000ff74:	100125b9 	.word	0x100125b9
1000ff78:	10010275 	.word	0x10010275
1000ff7c:	100108d5 	.word	0x100108d5
1000ff80:	10010b89 	.word	0x10010b89
1000ff84:	10010911 	.word	0x10010911
1000ff88:	1000e9d9 	.word	0x1000e9d9
1000ff8c:	10010e89 	.word	0x10010e89
1000ff90:	1000ec1d 	.word	0x1000ec1d
1000ff94:	10010f31 	.word	0x10010f31
1000ff98:	1000f4f1 	.word	0x1000f4f1
1000ff9c:	1000f5ad 	.word	0x1000f5ad
1000ffa0:	10011af9 	.word	0x10011af9
1000ffa4:	10019a9e 	.word	0x10019a9e
1000ffa8:	10019b2e 	.word	0x10019b2e
1000ffac:	00003a98 	.word	0x00003a98
1000ffb0:	10019b39 	.word	0x10019b39
1000ffb4:	1000fd75 	.word	0x1000fd75

1000ffb8 <at_ble_addr_set>:
1000ffb8:	b538      	push	{r3, r4, r5, lr}
1000ffba:	1c45      	adds	r5, r0, #1
1000ffbc:	1c03      	adds	r3, r0, #0
1000ffbe:	20cf      	movs	r0, #207	; 0xcf
1000ffc0:	2d00      	cmp	r5, #0
1000ffc2:	d018      	beq.n	1000fff6 <at_ble_addr_set+0x3e>
1000ffc4:	781a      	ldrb	r2, [r3, #0]
1000ffc6:	2a03      	cmp	r2, #3
1000ffc8:	d815      	bhi.n	1000fff6 <at_ble_addr_set+0x3e>
1000ffca:	2a01      	cmp	r2, #1
1000ffcc:	d102      	bne.n	1000ffd4 <at_ble_addr_set+0x1c>
1000ffce:	785a      	ldrb	r2, [r3, #1]
1000ffd0:	2a00      	cmp	r2, #0
1000ffd2:	d010      	beq.n	1000fff6 <at_ble_addr_set+0x3e>
1000ffd4:	1c1c      	adds	r4, r3, #0
1000ffd6:	1c29      	adds	r1, r5, #0
1000ffd8:	2206      	movs	r2, #6
1000ffda:	4b07      	ldr	r3, [pc, #28]	; (1000fff8 <at_ble_addr_set+0x40>)
1000ffdc:	4807      	ldr	r0, [pc, #28]	; (1000fffc <at_ble_addr_set+0x44>)
1000ffde:	4798      	blx	r3
1000ffe0:	7823      	ldrb	r3, [r4, #0]
1000ffe2:	4807      	ldr	r0, [pc, #28]	; (10010000 <at_ble_addr_set+0x48>)
1000ffe4:	7103      	strb	r3, [r0, #4]
1000ffe6:	4b07      	ldr	r3, [pc, #28]	; (10010004 <at_ble_addr_set+0x4c>)
1000ffe8:	4798      	blx	r3
1000ffea:	7823      	ldrb	r3, [r4, #0]
1000ffec:	2b00      	cmp	r3, #0
1000ffee:	d102      	bne.n	1000fff6 <at_ble_addr_set+0x3e>
1000fff0:	1c28      	adds	r0, r5, #0
1000fff2:	4b05      	ldr	r3, [pc, #20]	; (10010008 <at_ble_addr_set+0x50>)
1000fff4:	4798      	blx	r3
1000fff6:	bd38      	pop	{r3, r4, r5, pc}
1000fff8:	100149b7 	.word	0x100149b7
1000fffc:	10019b33 	.word	0x10019b33
10010000:	10019b2e 	.word	0x10019b2e
10010004:	1000fd75 	.word	0x1000fd75
10010008:	10010fb5 	.word	0x10010fb5

1001000c <at_ble_adv_data_set>:
1001000c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001000e:	4684      	mov	ip, r0
10010010:	1c0f      	adds	r7, r1, #0
10010012:	1c16      	adds	r6, r2, #0
10010014:	1c1c      	adds	r4, r3, #0
10010016:	2800      	cmp	r0, #0
10010018:	d102      	bne.n	10010020 <at_ble_adv_data_set+0x14>
1001001a:	20e2      	movs	r0, #226	; 0xe2
1001001c:	2a00      	cmp	r2, #0
1001001e:	d02b      	beq.n	10010078 <at_ble_adv_data_set+0x6c>
10010020:	20cf      	movs	r0, #207	; 0xcf
10010022:	2f1f      	cmp	r7, #31
10010024:	d828      	bhi.n	10010078 <at_ble_adv_data_set+0x6c>
10010026:	2c1f      	cmp	r4, #31
10010028:	d826      	bhi.n	10010078 <at_ble_adv_data_set+0x6c>
1001002a:	4663      	mov	r3, ip
1001002c:	2b00      	cmp	r3, #0
1001002e:	d00e      	beq.n	1001004e <at_ble_adv_data_set+0x42>
10010030:	4812      	ldr	r0, [pc, #72]	; (1001007c <at_ble_adv_data_set+0x70>)
10010032:	4d13      	ldr	r5, [pc, #76]	; (10010080 <at_ble_adv_data_set+0x74>)
10010034:	2f00      	cmp	r7, #0
10010036:	d104      	bne.n	10010042 <at_ble_adv_data_set+0x36>
10010038:	1c39      	adds	r1, r7, #0
1001003a:	221f      	movs	r2, #31
1001003c:	4b11      	ldr	r3, [pc, #68]	; (10010084 <at_ble_adv_data_set+0x78>)
1001003e:	4798      	blx	r3
10010040:	e003      	b.n	1001004a <at_ble_adv_data_set+0x3e>
10010042:	4661      	mov	r1, ip
10010044:	1c3a      	adds	r2, r7, #0
10010046:	4b10      	ldr	r3, [pc, #64]	; (10010088 <at_ble_adv_data_set+0x7c>)
10010048:	4798      	blx	r3
1001004a:	3572      	adds	r5, #114	; 0x72
1001004c:	702f      	strb	r7, [r5, #0]
1001004e:	1e30      	subs	r0, r6, #0
10010050:	d012      	beq.n	10010078 <at_ble_adv_data_set+0x6c>
10010052:	4d0b      	ldr	r5, [pc, #44]	; (10010080 <at_ble_adv_data_set+0x74>)
10010054:	480d      	ldr	r0, [pc, #52]	; (1001008c <at_ble_adv_data_set+0x80>)
10010056:	2c00      	cmp	r4, #0
10010058:	d107      	bne.n	1001006a <at_ble_adv_data_set+0x5e>
1001005a:	1c21      	adds	r1, r4, #0
1001005c:	221f      	movs	r2, #31
1001005e:	4b09      	ldr	r3, [pc, #36]	; (10010084 <at_ble_adv_data_set+0x78>)
10010060:	3573      	adds	r5, #115	; 0x73
10010062:	4798      	blx	r3
10010064:	702c      	strb	r4, [r5, #0]
10010066:	1c20      	adds	r0, r4, #0
10010068:	e006      	b.n	10010078 <at_ble_adv_data_set+0x6c>
1001006a:	1c31      	adds	r1, r6, #0
1001006c:	1c22      	adds	r2, r4, #0
1001006e:	4b06      	ldr	r3, [pc, #24]	; (10010088 <at_ble_adv_data_set+0x7c>)
10010070:	4798      	blx	r3
10010072:	2000      	movs	r0, #0
10010074:	3573      	adds	r5, #115	; 0x73
10010076:	702c      	strb	r4, [r5, #0]
10010078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1001007a:	46c0      	nop			; (mov r8, r8)
1001007c:	10019b62 	.word	0x10019b62
10010080:	10019b2e 	.word	0x10019b2e
10010084:	100149c9 	.word	0x100149c9
10010088:	100149b7 	.word	0x100149b7
1001008c:	10019b81 	.word	0x10019b81

10010090 <at_ble_adv_start>:
10010090:	b5f0      	push	{r4, r5, r6, r7, lr}
10010092:	b091      	sub	sp, #68	; 0x44
10010094:	1c1f      	adds	r7, r3, #0
10010096:	ab16      	add	r3, sp, #88	; 0x58
10010098:	881d      	ldrh	r5, [r3, #0]
1001009a:	ab17      	add	r3, sp, #92	; 0x5c
1001009c:	881b      	ldrh	r3, [r3, #0]
1001009e:	910d      	str	r1, [sp, #52]	; 0x34
100100a0:	930e      	str	r3, [sp, #56]	; 0x38
100100a2:	ab18      	add	r3, sp, #96	; 0x60
100100a4:	781b      	ldrb	r3, [r3, #0]
100100a6:	1c04      	adds	r4, r0, #0
100100a8:	930f      	str	r3, [sp, #60]	; 0x3c
100100aa:	4b42      	ldr	r3, [pc, #264]	; (100101b4 <at_ble_adv_start+0x124>)
100100ac:	1c16      	adds	r6, r2, #0
100100ae:	3373      	adds	r3, #115	; 0x73
100100b0:	781b      	ldrb	r3, [r3, #0]
100100b2:	20cf      	movs	r0, #207	; 0xcf
100100b4:	930c      	str	r3, [sp, #48]	; 0x30
100100b6:	2c01      	cmp	r4, #1
100100b8:	d103      	bne.n	100100c2 <at_ble_adv_start+0x32>
100100ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
100100bc:	2b00      	cmp	r3, #0
100100be:	d176      	bne.n	100101ae <at_ble_adv_start+0x11e>
100100c0:	e024      	b.n	1001010c <at_ble_adv_start+0x7c>
100100c2:	2c04      	cmp	r4, #4
100100c4:	d873      	bhi.n	100101ae <at_ble_adv_start+0x11e>
100100c6:	2380      	movs	r3, #128	; 0x80
100100c8:	01db      	lsls	r3, r3, #7
100100ca:	429d      	cmp	r5, r3
100100cc:	d86f      	bhi.n	100101ae <at_ble_adv_start+0x11e>
100100ce:	2c00      	cmp	r4, #0
100100d0:	d102      	bne.n	100100d8 <at_ble_adv_start+0x48>
100100d2:	2d1f      	cmp	r5, #31
100100d4:	d96b      	bls.n	100101ae <at_ble_adv_start+0x11e>
100100d6:	e003      	b.n	100100e0 <at_ble_adv_start+0x50>
100100d8:	2d9f      	cmp	r5, #159	; 0x9f
100100da:	d801      	bhi.n	100100e0 <at_ble_adv_start+0x50>
100100dc:	2c01      	cmp	r4, #1
100100de:	d166      	bne.n	100101ae <at_ble_adv_start+0x11e>
100100e0:	2f00      	cmp	r7, #0
100100e2:	d009      	beq.n	100100f8 <at_ble_adv_start+0x68>
100100e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
100100e6:	20cf      	movs	r0, #207	; 0xcf
100100e8:	3b01      	subs	r3, #1
100100ea:	2b01      	cmp	r3, #1
100100ec:	d95f      	bls.n	100101ae <at_ble_adv_start+0x11e>
100100ee:	2c01      	cmp	r4, #1
100100f0:	d102      	bne.n	100100f8 <at_ble_adv_start+0x68>
100100f2:	2d00      	cmp	r5, #0
100100f4:	d100      	bne.n	100100f8 <at_ble_adv_start+0x68>
100100f6:	3520      	adds	r5, #32
100100f8:	4b2f      	ldr	r3, [pc, #188]	; (100101b8 <at_ble_adv_start+0x128>)
100100fa:	4798      	blx	r3
100100fc:	1c01      	adds	r1, r0, #0
100100fe:	2e00      	cmp	r6, #0
10010100:	d043      	beq.n	1001018a <at_ble_adv_start+0xfa>
10010102:	7833      	ldrb	r3, [r6, #0]
10010104:	1e60      	subs	r0, r4, #1
10010106:	2b00      	cmp	r3, #0
10010108:	d109      	bne.n	1001011e <at_ble_adv_start+0x8e>
1001010a:	e03b      	b.n	10010184 <at_ble_adv_start+0xf4>
1001010c:	2380      	movs	r3, #128	; 0x80
1001010e:	01db      	lsls	r3, r3, #7
10010110:	429d      	cmp	r5, r3
10010112:	d84c      	bhi.n	100101ae <at_ble_adv_start+0x11e>
10010114:	2e00      	cmp	r6, #0
10010116:	d04a      	beq.n	100101ae <at_ble_adv_start+0x11e>
10010118:	2f00      	cmp	r7, #0
1001011a:	d1e3      	bne.n	100100e4 <at_ble_adv_start+0x54>
1001011c:	e02b      	b.n	10010176 <at_ble_adv_start+0xe6>
1001011e:	2301      	movs	r3, #1
10010120:	2803      	cmp	r0, #3
10010122:	d93a      	bls.n	1001019a <at_ble_adv_start+0x10a>
10010124:	200d      	movs	r0, #13
10010126:	1c72      	adds	r2, r6, #1
10010128:	e002      	b.n	10010130 <at_ble_adv_start+0xa0>
1001012a:	200e      	movs	r0, #14
1001012c:	1e32      	subs	r2, r6, #0
1001012e:	d1fa      	bne.n	10010126 <at_ble_adv_start+0x96>
10010130:	4c20      	ldr	r4, [pc, #128]	; (100101b4 <at_ble_adv_start+0x124>)
10010132:	3474      	adds	r4, #116	; 0x74
10010134:	7826      	ldrb	r6, [r4, #0]
10010136:	2407      	movs	r4, #7
10010138:	2e00      	cmp	r6, #0
1001013a:	d000      	beq.n	1001013e <at_ble_adv_start+0xae>
1001013c:	1c34      	adds	r4, r6, #0
1001013e:	9200      	str	r2, [sp, #0]
10010140:	9a0d      	ldr	r2, [sp, #52]	; 0x34
10010142:	9403      	str	r4, [sp, #12]
10010144:	9204      	str	r2, [sp, #16]
10010146:	4a1b      	ldr	r2, [pc, #108]	; (100101b4 <at_ble_adv_start+0x124>)
10010148:	9501      	str	r5, [sp, #4]
1001014a:	9502      	str	r5, [sp, #8]
1001014c:	9705      	str	r7, [sp, #20]
1001014e:	3272      	adds	r2, #114	; 0x72
10010150:	7812      	ldrb	r2, [r2, #0]
10010152:	9c0e      	ldr	r4, [sp, #56]	; 0x38
10010154:	9206      	str	r2, [sp, #24]
10010156:	4a19      	ldr	r2, [pc, #100]	; (100101bc <at_ble_adv_start+0x12c>)
10010158:	9207      	str	r2, [sp, #28]
1001015a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1001015c:	9208      	str	r2, [sp, #32]
1001015e:	4a18      	ldr	r2, [pc, #96]	; (100101c0 <at_ble_adv_start+0x130>)
10010160:	9209      	str	r2, [sp, #36]	; 0x24
10010162:	2264      	movs	r2, #100	; 0x64
10010164:	4362      	muls	r2, r4
10010166:	b292      	uxth	r2, r2
10010168:	920a      	str	r2, [sp, #40]	; 0x28
1001016a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
1001016c:	4c15      	ldr	r4, [pc, #84]	; (100101c4 <at_ble_adv_start+0x134>)
1001016e:	920b      	str	r2, [sp, #44]	; 0x2c
10010170:	4a15      	ldr	r2, [pc, #84]	; (100101c8 <at_ble_adv_start+0x138>)
10010172:	47a0      	blx	r4
10010174:	e01b      	b.n	100101ae <at_ble_adv_start+0x11e>
10010176:	2d00      	cmp	r5, #0
10010178:	d1be      	bne.n	100100f8 <at_ble_adv_start+0x68>
1001017a:	4b0f      	ldr	r3, [pc, #60]	; (100101b8 <at_ble_adv_start+0x128>)
1001017c:	4798      	blx	r3
1001017e:	2520      	movs	r5, #32
10010180:	1c01      	adds	r1, r0, #0
10010182:	e7be      	b.n	10010102 <at_ble_adv_start+0x72>
10010184:	2803      	cmp	r0, #3
10010186:	d8cd      	bhi.n	10010124 <at_ble_adv_start+0x94>
10010188:	e006      	b.n	10010198 <at_ble_adv_start+0x108>
1001018a:	1e60      	subs	r0, r4, #1
1001018c:	2803      	cmp	r0, #3
1001018e:	d903      	bls.n	10010198 <at_ble_adv_start+0x108>
10010190:	1c33      	adds	r3, r6, #0
10010192:	200d      	movs	r0, #13
10010194:	1c32      	adds	r2, r6, #0
10010196:	e7cb      	b.n	10010130 <at_ble_adv_start+0xa0>
10010198:	2300      	movs	r3, #0
1001019a:	f002 fb7f 	bl	1001289c <__gnu_thumb1_case_sqi>
1001019e:	06c6      	.short	0x06c6
100101a0:	0204      	.short	0x0204
100101a2:	200f      	movs	r0, #15
100101a4:	e7c2      	b.n	1001012c <at_ble_adv_start+0x9c>
100101a6:	2200      	movs	r2, #0
100101a8:	920c      	str	r2, [sp, #48]	; 0x30
100101aa:	200c      	movs	r0, #12
100101ac:	e7be      	b.n	1001012c <at_ble_adv_start+0x9c>
100101ae:	b011      	add	sp, #68	; 0x44
100101b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100101b2:	46c0      	nop			; (mov r8, r8)
100101b4:	10019b2e 	.word	0x10019b2e
100101b8:	10012045 	.word	0x10012045
100101bc:	10019b62 	.word	0x10019b62
100101c0:	10019b81 	.word	0x10019b81
100101c4:	10011f25 	.word	0x10011f25
100101c8:	00003a98 	.word	0x00003a98

100101cc <at_ble_adv_stop>:
100101cc:	b508      	push	{r3, lr}
100101ce:	4b01      	ldr	r3, [pc, #4]	; (100101d4 <at_ble_adv_stop+0x8>)
100101d0:	4798      	blx	r3
100101d2:	bd08      	pop	{r3, pc}
100101d4:	10011d51 	.word	0x10011d51

100101d8 <at_ble_scan_stop>:
100101d8:	b510      	push	{r4, lr}
100101da:	4b05      	ldr	r3, [pc, #20]	; (100101f0 <at_ble_scan_stop+0x18>)
100101dc:	4798      	blx	r3
100101de:	1e04      	subs	r4, r0, #0
100101e0:	d103      	bne.n	100101ea <at_ble_scan_stop+0x12>
100101e2:	20d1      	movs	r0, #209	; 0xd1
100101e4:	4b03      	ldr	r3, [pc, #12]	; (100101f4 <at_ble_scan_stop+0x1c>)
100101e6:	0100      	lsls	r0, r0, #4
100101e8:	4798      	blx	r3
100101ea:	1c20      	adds	r0, r4, #0
100101ec:	bd10      	pop	{r4, pc}
100101ee:	46c0      	nop			; (mov r8, r8)
100101f0:	10011d51 	.word	0x10011d51
100101f4:	1000fc85 	.word	0x1000fc85

100101f8 <at_ble_disconnect>:
100101f8:	b538      	push	{r3, r4, r5, lr}
100101fa:	1c04      	adds	r4, r0, #0
100101fc:	4b04      	ldr	r3, [pc, #16]	; (10010210 <at_ble_disconnect+0x18>)
100101fe:	1c08      	adds	r0, r1, #0
10010200:	1c21      	adds	r1, r4, #0
10010202:	4798      	blx	r3
10010204:	1c05      	adds	r5, r0, #0
10010206:	4b03      	ldr	r3, [pc, #12]	; (10010214 <at_ble_disconnect+0x1c>)
10010208:	1c20      	adds	r0, r4, #0
1001020a:	4798      	blx	r3
1001020c:	1c28      	adds	r0, r5, #0
1001020e:	bd38      	pop	{r3, r4, r5, pc}
10010210:	100113c9 	.word	0x100113c9
10010214:	1000fcc9 	.word	0x1000fcc9

10010218 <at_ble_conn_update_reply>:
10010218:	b510      	push	{r4, lr}
1001021a:	4c01      	ldr	r4, [pc, #4]	; (10010220 <at_ble_conn_update_reply+0x8>)
1001021c:	47a0      	blx	r4
1001021e:	bd10      	pop	{r4, pc}
10010220:	100118b9 	.word	0x100118b9

10010224 <at_ble_random_address_resolve>:
10010224:	b510      	push	{r4, lr}
10010226:	23cf      	movs	r3, #207	; 0xcf
10010228:	2800      	cmp	r0, #0
1001022a:	d00a      	beq.n	10010242 <at_ble_random_address_resolve+0x1e>
1001022c:	2900      	cmp	r1, #0
1001022e:	d008      	beq.n	10010242 <at_ble_random_address_resolve+0x1e>
10010230:	2a00      	cmp	r2, #0
10010232:	d006      	beq.n	10010242 <at_ble_random_address_resolve+0x1e>
10010234:	780c      	ldrb	r4, [r1, #0]
10010236:	2c02      	cmp	r4, #2
10010238:	d103      	bne.n	10010242 <at_ble_random_address_resolve+0x1e>
1001023a:	4b03      	ldr	r3, [pc, #12]	; (10010248 <at_ble_random_address_resolve+0x24>)
1001023c:	3101      	adds	r1, #1
1001023e:	4798      	blx	r3
10010240:	2300      	movs	r3, #0
10010242:	1c18      	adds	r0, r3, #0
10010244:	bd10      	pop	{r4, pc}
10010246:	46c0      	nop			; (mov r8, r8)
10010248:	100120e5 	.word	0x100120e5

1001024c <at_ble_uuid_type2len>:
1001024c:	23cf      	movs	r3, #207	; 0xcf
1001024e:	2802      	cmp	r0, #2
10010250:	d801      	bhi.n	10010256 <at_ble_uuid_type2len+0xa>
10010252:	4b02      	ldr	r3, [pc, #8]	; (1001025c <at_ble_uuid_type2len+0x10>)
10010254:	5c1b      	ldrb	r3, [r3, r0]
10010256:	1c18      	adds	r0, r3, #0
10010258:	4770      	bx	lr
1001025a:	46c0      	nop			; (mov r8, r8)
1001025c:	10016ee3 	.word	0x10016ee3

10010260 <at_ble_uuid_len2type>:
10010260:	1e83      	subs	r3, r0, #2
10010262:	b2db      	uxtb	r3, r3
10010264:	2003      	movs	r0, #3
10010266:	2b0e      	cmp	r3, #14
10010268:	d801      	bhi.n	1001026e <at_ble_uuid_len2type+0xe>
1001026a:	4a01      	ldr	r2, [pc, #4]	; (10010270 <at_ble_uuid_len2type+0x10>)
1001026c:	5cd0      	ldrb	r0, [r2, r3]
1001026e:	4770      	bx	lr
10010270:	10016ee6 	.word	0x10016ee6

10010274 <init_gatt_client_module>:
10010274:	2200      	movs	r2, #0
10010276:	4b01      	ldr	r3, [pc, #4]	; (1001027c <init_gatt_client_module+0x8>)
10010278:	801a      	strh	r2, [r3, #0]
1001027a:	4770      	bx	lr
1001027c:	10018b8c 	.word	0x10018b8c

10010280 <db_searchATT>:
10010280:	b570      	push	{r4, r5, r6, lr}
10010282:	1c05      	adds	r5, r0, #0
10010284:	2400      	movs	r4, #0
10010286:	4b0c      	ldr	r3, [pc, #48]	; (100102b8 <db_searchATT+0x38>)
10010288:	6819      	ldr	r1, [r3, #0]
1001028a:	4b0c      	ldr	r3, [pc, #48]	; (100102bc <db_searchATT+0x3c>)
1001028c:	681e      	ldr	r6, [r3, #0]
1001028e:	428c      	cmp	r4, r1
10010290:	dc10      	bgt.n	100102b4 <db_searchATT+0x34>
10010292:	200c      	movs	r0, #12
10010294:	1863      	adds	r3, r4, r1
10010296:	0fda      	lsrs	r2, r3, #31
10010298:	18d3      	adds	r3, r2, r3
1001029a:	1c02      	adds	r2, r0, #0
1001029c:	105b      	asrs	r3, r3, #1
1001029e:	435a      	muls	r2, r3
100102a0:	18b0      	adds	r0, r6, r2
100102a2:	8802      	ldrh	r2, [r0, #0]
100102a4:	42aa      	cmp	r2, r5
100102a6:	d201      	bcs.n	100102ac <db_searchATT+0x2c>
100102a8:	1e59      	subs	r1, r3, #1
100102aa:	e7f0      	b.n	1001028e <db_searchATT+0xe>
100102ac:	42aa      	cmp	r2, r5
100102ae:	d902      	bls.n	100102b6 <db_searchATT+0x36>
100102b0:	1c5c      	adds	r4, r3, #1
100102b2:	e7ec      	b.n	1001028e <db_searchATT+0xe>
100102b4:	2000      	movs	r0, #0
100102b6:	bd70      	pop	{r4, r5, r6, pc}
100102b8:	10018ba0 	.word	0x10018ba0
100102bc:	10018b98 	.word	0x10018b98

100102c0 <att_permissions>:
100102c0:	b530      	push	{r4, r5, lr}
100102c2:	2403      	movs	r4, #3
100102c4:	1c05      	adds	r5, r0, #0
100102c6:	2301      	movs	r3, #1
100102c8:	4025      	ands	r5, r4
100102ca:	42a5      	cmp	r5, r4
100102cc:	d009      	beq.n	100102e2 <att_permissions+0x22>
100102ce:	1c23      	adds	r3, r4, #0
100102d0:	1924      	adds	r4, r4, r4
100102d2:	4220      	tst	r0, r4
100102d4:	d105      	bne.n	100102e2 <att_permissions+0x22>
100102d6:	3b02      	subs	r3, #2
100102d8:	4218      	tst	r0, r3
100102da:	d102      	bne.n	100102e2 <att_permissions+0x22>
100102dc:	1e4b      	subs	r3, r1, #1
100102de:	4199      	sbcs	r1, r3
100102e0:	b28b      	uxth	r3, r1
100102e2:	2130      	movs	r1, #48	; 0x30
100102e4:	4001      	ands	r1, r0
100102e6:	2930      	cmp	r1, #48	; 0x30
100102e8:	d007      	beq.n	100102fa <att_permissions+0x3a>
100102ea:	0641      	lsls	r1, r0, #25
100102ec:	d401      	bmi.n	100102f2 <att_permissions+0x32>
100102ee:	0681      	lsls	r1, r0, #26
100102f0:	d501      	bpl.n	100102f6 <att_permissions+0x36>
100102f2:	4807      	ldr	r0, [pc, #28]	; (10010310 <att_permissions+0x50>)
100102f4:	e009      	b.n	1001030a <att_permissions+0x4a>
100102f6:	06c1      	lsls	r1, r0, #27
100102f8:	d501      	bpl.n	100102fe <att_permissions+0x3e>
100102fa:	4806      	ldr	r0, [pc, #24]	; (10010314 <att_permissions+0x54>)
100102fc:	e005      	b.n	1001030a <att_permissions+0x4a>
100102fe:	2a00      	cmp	r2, #0
10010300:	d001      	beq.n	10010306 <att_permissions+0x46>
10010302:	2204      	movs	r2, #4
10010304:	4313      	orrs	r3, r2
10010306:	2080      	movs	r0, #128	; 0x80
10010308:	0180      	lsls	r0, r0, #6
1001030a:	4318      	orrs	r0, r3
1001030c:	bd30      	pop	{r4, r5, pc}
1001030e:	46c0      	nop			; (mov r8, r8)
10010310:	0000200c 	.word	0x0000200c
10010314:	00002004 	.word	0x00002004

10010318 <char_permissions>:
10010318:	b530      	push	{r4, r5, lr}
1001031a:	2300      	movs	r3, #0
1001031c:	0784      	lsls	r4, r0, #30
1001031e:	d503      	bpl.n	10010328 <char_permissions+0x10>
10010320:	3301      	adds	r3, #1
10010322:	4219      	tst	r1, r3
10010324:	d100      	bne.n	10010328 <char_permissions+0x10>
10010326:	3302      	adds	r3, #2
10010328:	0704      	lsls	r4, r0, #28
1001032a:	d508      	bpl.n	1001033e <char_permissions+0x26>
1001032c:	06cc      	lsls	r4, r1, #27
1001032e:	d501      	bpl.n	10010334 <char_permissions+0x1c>
10010330:	2404      	movs	r4, #4
10010332:	e000      	b.n	10010336 <char_permissions+0x1e>
10010334:	240c      	movs	r4, #12
10010336:	4323      	orrs	r3, r4
10010338:	2480      	movs	r4, #128	; 0x80
1001033a:	01a4      	lsls	r4, r4, #6
1001033c:	4323      	orrs	r3, r4
1001033e:	0684      	lsls	r4, r0, #26
10010340:	d506      	bpl.n	10010350 <char_permissions+0x38>
10010342:	2406      	movs	r4, #6
10010344:	4221      	tst	r1, r4
10010346:	d101      	bne.n	1001034c <char_permissions+0x34>
10010348:	340a      	adds	r4, #10
1001034a:	e000      	b.n	1001034e <char_permissions+0x36>
1001034c:	2430      	movs	r4, #48	; 0x30
1001034e:	4323      	orrs	r3, r4
10010350:	06c4      	lsls	r4, r0, #27
10010352:	d506      	bpl.n	10010362 <char_permissions+0x4a>
10010354:	2406      	movs	r4, #6
10010356:	4221      	tst	r1, r4
10010358:	d101      	bne.n	1001035e <char_permissions+0x46>
1001035a:	343a      	adds	r4, #58	; 0x3a
1001035c:	e000      	b.n	10010360 <char_permissions+0x48>
1001035e:	24c0      	movs	r4, #192	; 0xc0
10010360:	4323      	orrs	r3, r4
10010362:	2480      	movs	r4, #128	; 0x80
10010364:	0064      	lsls	r4, r4, #1
10010366:	4220      	tst	r0, r4
10010368:	d000      	beq.n	1001036c <char_permissions+0x54>
1001036a:	4323      	orrs	r3, r4
1001036c:	07c4      	lsls	r4, r0, #31
1001036e:	d502      	bpl.n	10010376 <char_permissions+0x5e>
10010370:	2480      	movs	r4, #128	; 0x80
10010372:	00a4      	lsls	r4, r4, #2
10010374:	4323      	orrs	r3, r4
10010376:	2404      	movs	r4, #4
10010378:	4220      	tst	r0, r4
1001037a:	d006      	beq.n	1001038a <char_permissions+0x72>
1001037c:	06cd      	lsls	r5, r1, #27
1001037e:	d400      	bmi.n	10010382 <char_permissions+0x6a>
10010380:	240c      	movs	r4, #12
10010382:	4323      	orrs	r3, r4
10010384:	2480      	movs	r4, #128	; 0x80
10010386:	0124      	lsls	r4, r4, #4
10010388:	4323      	orrs	r3, r4
1001038a:	0644      	lsls	r4, r0, #25
1001038c:	d501      	bpl.n	10010392 <char_permissions+0x7a>
1001038e:	4c08      	ldr	r4, [pc, #32]	; (100103b0 <char_permissions+0x98>)
10010390:	4323      	orrs	r3, r4
10010392:	0600      	lsls	r0, r0, #24
10010394:	d507      	bpl.n	100103a6 <char_permissions+0x8e>
10010396:	2004      	movs	r0, #4
10010398:	06c9      	lsls	r1, r1, #27
1001039a:	d400      	bmi.n	1001039e <char_permissions+0x86>
1001039c:	200c      	movs	r0, #12
1001039e:	4303      	orrs	r3, r0
100103a0:	2084      	movs	r0, #132	; 0x84
100103a2:	0180      	lsls	r0, r0, #6
100103a4:	4303      	orrs	r3, r0
100103a6:	0390      	lsls	r0, r2, #14
100103a8:	4303      	orrs	r3, r0
100103aa:	b298      	uxth	r0, r3
100103ac:	bd30      	pop	{r4, r5, pc}
100103ae:	46c0      	nop			; (mov r8, r8)
100103b0:	00001004 	.word	0x00001004

100103b4 <presentation_format_define>:
100103b4:	b507      	push	{r0, r1, r2, lr}
100103b6:	466a      	mov	r2, sp
100103b8:	780b      	ldrb	r3, [r1, #0]
100103ba:	7013      	strb	r3, [r2, #0]
100103bc:	784b      	ldrb	r3, [r1, #1]
100103be:	7053      	strb	r3, [r2, #1]
100103c0:	884b      	ldrh	r3, [r1, #2]
100103c2:	7093      	strb	r3, [r2, #2]
100103c4:	0a1b      	lsrs	r3, r3, #8
100103c6:	70d3      	strb	r3, [r2, #3]
100103c8:	790b      	ldrb	r3, [r1, #4]
100103ca:	7113      	strb	r3, [r2, #4]
100103cc:	88cb      	ldrh	r3, [r1, #6]
100103ce:	2107      	movs	r1, #7
100103d0:	7153      	strb	r3, [r2, #5]
100103d2:	0a1b      	lsrs	r3, r3, #8
100103d4:	7193      	strb	r3, [r2, #6]
100103d6:	4b01      	ldr	r3, [pc, #4]	; (100103dc <presentation_format_define+0x28>)
100103d8:	4798      	blx	r3
100103da:	bd0e      	pop	{r1, r2, r3, pc}
100103dc:	10012749 	.word	0x10012749

100103e0 <db_addATT>:
100103e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100103e2:	4c29      	ldr	r4, [pc, #164]	; (10010488 <db_addATT+0xa8>)
100103e4:	1c1d      	adds	r5, r3, #0
100103e6:	6823      	ldr	r3, [r4, #0]
100103e8:	9001      	str	r0, [sp, #4]
100103ea:	26d3      	movs	r6, #211	; 0xd3
100103ec:	2b00      	cmp	r3, #0
100103ee:	d048      	beq.n	10010482 <db_addATT+0xa2>
100103f0:	1c1e      	adds	r6, r3, #0
100103f2:	3e0c      	subs	r6, #12
100103f4:	6026      	str	r6, [r4, #0]
100103f6:	2900      	cmp	r1, #0
100103f8:	d005      	beq.n	10010406 <db_addATT+0x26>
100103fa:	4f24      	ldr	r7, [pc, #144]	; (1001048c <db_addATT+0xac>)
100103fc:	46bc      	mov	ip, r7
100103fe:	4660      	mov	r0, ip
10010400:	683f      	ldr	r7, [r7, #0]
10010402:	18bf      	adds	r7, r7, r2
10010404:	6007      	str	r7, [r0, #0]
10010406:	4821      	ldr	r0, [pc, #132]	; (1001048c <db_addATT+0xac>)
10010408:	6807      	ldr	r7, [r0, #0]
1001040a:	4684      	mov	ip, r0
1001040c:	42be      	cmp	r6, r7
1001040e:	d932      	bls.n	10010476 <db_addATT+0x96>
10010410:	4668      	mov	r0, sp
10010412:	8880      	ldrh	r0, [r0, #4]
10010414:	3b0c      	subs	r3, #12
10010416:	8018      	strh	r0, [r3, #0]
10010418:	6823      	ldr	r3, [r4, #0]
1001041a:	2900      	cmp	r1, #0
1001041c:	d009      	beq.n	10010432 <db_addATT+0x52>
1001041e:	2a00      	cmp	r2, #0
10010420:	d007      	beq.n	10010432 <db_addATT+0x52>
10010422:	4660      	mov	r0, ip
10010424:	6800      	ldr	r0, [r0, #0]
10010426:	809a      	strh	r2, [r3, #4]
10010428:	1a80      	subs	r0, r0, r2
1001042a:	6098      	str	r0, [r3, #8]
1001042c:	4b18      	ldr	r3, [pc, #96]	; (10010490 <db_addATT+0xb0>)
1001042e:	4798      	blx	r3
10010430:	e002      	b.n	10010438 <db_addATT+0x58>
10010432:	2100      	movs	r1, #0
10010434:	809a      	strh	r2, [r3, #4]
10010436:	6099      	str	r1, [r3, #8]
10010438:	2300      	movs	r3, #0
1001043a:	6822      	ldr	r2, [r4, #0]
1001043c:	7093      	strb	r3, [r2, #2]
1001043e:	3303      	adds	r3, #3
10010440:	402b      	ands	r3, r5
10010442:	2b03      	cmp	r3, #3
10010444:	d001      	beq.n	1001044a <db_addATT+0x6a>
10010446:	076b      	lsls	r3, r5, #29
10010448:	d504      	bpl.n	10010454 <db_addATT+0x74>
1001044a:	2101      	movs	r1, #1
1001044c:	6822      	ldr	r2, [r4, #0]
1001044e:	7893      	ldrb	r3, [r2, #2]
10010450:	430b      	orrs	r3, r1
10010452:	7093      	strb	r3, [r2, #2]
10010454:	2330      	movs	r3, #48	; 0x30
10010456:	402b      	ands	r3, r5
10010458:	2b30      	cmp	r3, #48	; 0x30
1001045a:	d001      	beq.n	10010460 <db_addATT+0x80>
1001045c:	066b      	lsls	r3, r5, #25
1001045e:	d504      	bpl.n	1001046a <db_addATT+0x8a>
10010460:	2102      	movs	r1, #2
10010462:	6822      	ldr	r2, [r4, #0]
10010464:	7893      	ldrb	r3, [r2, #2]
10010466:	430b      	orrs	r3, r1
10010468:	7093      	strb	r3, [r2, #2]
1001046a:	4a0a      	ldr	r2, [pc, #40]	; (10010494 <db_addATT+0xb4>)
1001046c:	2600      	movs	r6, #0
1001046e:	6813      	ldr	r3, [r2, #0]
10010470:	3301      	adds	r3, #1
10010472:	6013      	str	r3, [r2, #0]
10010474:	e005      	b.n	10010482 <db_addATT+0xa2>
10010476:	6023      	str	r3, [r4, #0]
10010478:	2611      	movs	r6, #17
1001047a:	2900      	cmp	r1, #0
1001047c:	d001      	beq.n	10010482 <db_addATT+0xa2>
1001047e:	1aba      	subs	r2, r7, r2
10010480:	6002      	str	r2, [r0, #0]
10010482:	1c30      	adds	r0, r6, #0
10010484:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10010486:	46c0      	nop			; (mov r8, r8)
10010488:	10018b98 	.word	0x10018b98
1001048c:	10018b9c 	.word	0x10018b9c
10010490:	100149b7 	.word	0x100149b7
10010494:	10018ba0 	.word	0x10018ba0

10010498 <user_description_define>:
10010498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001049a:	1c05      	adds	r5, r0, #0
1001049c:	20cf      	movs	r0, #207	; 0xcf
1001049e:	2a00      	cmp	r2, #0
100104a0:	d01c      	beq.n	100104dc <user_description_define+0x44>
100104a2:	1c14      	adds	r4, r2, #0
100104a4:	2203      	movs	r2, #3
100104a6:	1c1e      	adds	r6, r3, #0
100104a8:	400a      	ands	r2, r1
100104aa:	1c0b      	adds	r3, r1, #0
100104ac:	3a03      	subs	r2, #3
100104ae:	4251      	negs	r1, r2
100104b0:	4151      	adcs	r1, r2
100104b2:	075a      	lsls	r2, r3, #29
100104b4:	0fd2      	lsrs	r2, r2, #31
100104b6:	430a      	orrs	r2, r1
100104b8:	03d2      	lsls	r2, r2, #15
100104ba:	4f09      	ldr	r7, [pc, #36]	; (100104e0 <user_description_define+0x48>)
100104bc:	1c28      	adds	r0, r5, #0
100104be:	2a00      	cmp	r2, #0
100104c0:	d003      	beq.n	100104ca <user_description_define+0x32>
100104c2:	1c21      	adds	r1, r4, #0
100104c4:	1c32      	adds	r2, r6, #0
100104c6:	47b8      	blx	r7
100104c8:	e008      	b.n	100104dc <user_description_define+0x44>
100104ca:	1c11      	adds	r1, r2, #0
100104cc:	47b8      	blx	r7
100104ce:	2800      	cmp	r0, #0
100104d0:	d104      	bne.n	100104dc <user_description_define+0x44>
100104d2:	1c28      	adds	r0, r5, #0
100104d4:	1c31      	adds	r1, r6, #0
100104d6:	1c22      	adds	r2, r4, #0
100104d8:	4b02      	ldr	r3, [pc, #8]	; (100104e4 <user_description_define+0x4c>)
100104da:	4798      	blx	r3
100104dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100104de:	46c0      	nop			; (mov r8, r8)
100104e0:	100103e1 	.word	0x100103e1
100104e4:	10012749 	.word	0x10012749

100104e8 <at_ble_read_authorize_reply.part.1>:
100104e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
100104ea:	4b09      	ldr	r3, [pc, #36]	; (10010510 <at_ble_read_authorize_reply.part.1+0x28>)
100104ec:	1c05      	adds	r5, r0, #0
100104ee:	1c08      	adds	r0, r1, #0
100104f0:	1c0c      	adds	r4, r1, #0
100104f2:	4798      	blx	r3
100104f4:	2800      	cmp	r0, #0
100104f6:	d009      	beq.n	1001050c <at_ble_read_authorize_reply.part.1+0x24>
100104f8:	6882      	ldr	r2, [r0, #8]
100104fa:	2a00      	cmp	r2, #0
100104fc:	d006      	beq.n	1001050c <at_ble_read_authorize_reply.part.1+0x24>
100104fe:	8883      	ldrh	r3, [r0, #4]
10010500:	1c29      	adds	r1, r5, #0
10010502:	9200      	str	r2, [sp, #0]
10010504:	1c20      	adds	r0, r4, #0
10010506:	2200      	movs	r2, #0
10010508:	4c02      	ldr	r4, [pc, #8]	; (10010514 <at_ble_read_authorize_reply.part.1+0x2c>)
1001050a:	47a0      	blx	r4
1001050c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
1001050e:	46c0      	nop			; (mov r8, r8)
10010510:	10010281 	.word	0x10010281
10010514:	100121e1 	.word	0x100121e1

10010518 <internal_at_ble_service_define>:
10010518:	b5f0      	push	{r4, r5, r6, r7, lr}
1001051a:	b08b      	sub	sp, #44	; 0x2c
1001051c:	9306      	str	r3, [sp, #24]
1001051e:	ab10      	add	r3, sp, #64	; 0x40
10010520:	9202      	str	r2, [sp, #8]
10010522:	cb04      	ldmia	r3!, {r2}
10010524:	1c05      	adds	r5, r0, #0
10010526:	881b      	ldrh	r3, [r3, #0]
10010528:	9105      	str	r1, [sp, #20]
1001052a:	9303      	str	r3, [sp, #12]
1001052c:	ab12      	add	r3, sp, #72	; 0x48
1001052e:	781b      	ldrb	r3, [r3, #0]
10010530:	20cf      	movs	r0, #207	; 0xcf
10010532:	9304      	str	r3, [sp, #16]
10010534:	2d00      	cmp	r5, #0
10010536:	d100      	bne.n	1001053a <internal_at_ble_service_define+0x22>
10010538:	e1ca      	b.n	100108d0 <internal_at_ble_service_define+0x3b8>
1001053a:	2900      	cmp	r1, #0
1001053c:	d100      	bne.n	10010540 <internal_at_ble_service_define+0x28>
1001053e:	e1c7      	b.n	100108d0 <internal_at_ble_service_define+0x3b8>
10010540:	2a00      	cmp	r2, #0
10010542:	d100      	bne.n	10010546 <internal_at_ble_service_define+0x2e>
10010544:	e1c4      	b.n	100108d0 <internal_at_ble_service_define+0x3b8>
10010546:	9b03      	ldr	r3, [sp, #12]
10010548:	2b00      	cmp	r3, #0
1001054a:	d100      	bne.n	1001054e <internal_at_ble_service_define+0x36>
1001054c:	e1c0      	b.n	100108d0 <internal_at_ble_service_define+0x3b8>
1001054e:	4bc9      	ldr	r3, [pc, #804]	; (10010874 <internal_at_ble_service_define+0x35c>)
10010550:	3004      	adds	r0, #4
10010552:	681e      	ldr	r6, [r3, #0]
10010554:	2e00      	cmp	r6, #0
10010556:	d100      	bne.n	1001055a <internal_at_ble_service_define+0x42>
10010558:	e1ba      	b.n	100108d0 <internal_at_ble_service_define+0x3b8>
1001055a:	2400      	movs	r4, #0
1001055c:	4bc6      	ldr	r3, [pc, #792]	; (10010878 <internal_at_ble_service_define+0x360>)
1001055e:	8034      	strh	r4, [r6, #0]
10010560:	881b      	ldrh	r3, [r3, #0]
10010562:	1db7      	adds	r7, r6, #6
10010564:	1c21      	adds	r1, r4, #0
10010566:	2210      	movs	r2, #16
10010568:	8073      	strh	r3, [r6, #2]
1001056a:	1c38      	adds	r0, r7, #0
1001056c:	4bc3      	ldr	r3, [pc, #780]	; (1001087c <internal_at_ble_service_define+0x364>)
1001056e:	4798      	blx	r3
10010570:	7828      	ldrb	r0, [r5, #0]
10010572:	4bc3      	ldr	r3, [pc, #780]	; (10010880 <internal_at_ble_service_define+0x368>)
10010574:	4798      	blx	r3
10010576:	1c69      	adds	r1, r5, #1
10010578:	1c02      	adds	r2, r0, #0
1001057a:	4bc2      	ldr	r3, [pc, #776]	; (10010884 <internal_at_ble_service_define+0x36c>)
1001057c:	1c38      	adds	r0, r7, #0
1001057e:	4798      	blx	r3
10010580:	2204      	movs	r2, #4
10010582:	782b      	ldrb	r3, [r5, #0]
10010584:	9d02      	ldr	r5, [sp, #8]
10010586:	011b      	lsls	r3, r3, #4
10010588:	4313      	orrs	r3, r2
1001058a:	9a04      	ldr	r2, [sp, #16]
1001058c:	7174      	strb	r4, [r6, #5]
1001058e:	0192      	lsls	r2, r2, #6
10010590:	4313      	orrs	r3, r2
10010592:	7133      	strb	r3, [r6, #4]
10010594:	2316      	movs	r3, #22
10010596:	9a06      	ldr	r2, [sp, #24]
10010598:	3512      	adds	r5, #18
1001059a:	4353      	muls	r3, r2
1001059c:	9a02      	ldr	r2, [sp, #8]
1001059e:	3312      	adds	r3, #18
100105a0:	18d7      	adds	r7, r2, r3
100105a2:	42bd      	cmp	r5, r7
100105a4:	d00f      	beq.n	100105c6 <internal_at_ble_service_define+0xae>
100105a6:	4bb8      	ldr	r3, [pc, #736]	; (10010888 <internal_at_ble_service_define+0x370>)
100105a8:	8829      	ldrh	r1, [r5, #0]
100105aa:	9300      	str	r3, [sp, #0]
100105ac:	230e      	movs	r3, #14
100105ae:	aa06      	add	r2, sp, #24
100105b0:	189b      	adds	r3, r3, r2
100105b2:	9301      	str	r3, [sp, #4]
100105b4:	4cb5      	ldr	r4, [pc, #724]	; (1001088c <internal_at_ble_service_define+0x374>)
100105b6:	1c30      	adds	r0, r6, #0
100105b8:	2201      	movs	r2, #1
100105ba:	2302      	movs	r3, #2
100105bc:	47a0      	blx	r4
100105be:	3516      	adds	r5, #22
100105c0:	1e04      	subs	r4, r0, #0
100105c2:	d0ee      	beq.n	100105a2 <internal_at_ble_service_define+0x8a>
100105c4:	e183      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
100105c6:	9f10      	ldr	r7, [sp, #64]	; 0x40
100105c8:	2300      	movs	r3, #0
100105ca:	3714      	adds	r7, #20
100105cc:	1c3d      	adds	r5, r7, #0
100105ce:	9302      	str	r3, [sp, #8]
100105d0:	9b02      	ldr	r3, [sp, #8]
100105d2:	9a03      	ldr	r2, [sp, #12]
100105d4:	4293      	cmp	r3, r2
100105d6:	db00      	blt.n	100105da <internal_at_ble_service_define+0xc2>
100105d8:	e0bf      	b.n	1001075a <internal_at_ble_service_define+0x242>
100105da:	4bad      	ldr	r3, [pc, #692]	; (10010890 <internal_at_ble_service_define+0x378>)
100105dc:	aa06      	add	r2, sp, #24
100105de:	9300      	str	r3, [sp, #0]
100105e0:	230e      	movs	r3, #14
100105e2:	189b      	adds	r3, r3, r2
100105e4:	9301      	str	r3, [sp, #4]
100105e6:	4ca9      	ldr	r4, [pc, #676]	; (1001088c <internal_at_ble_service_define+0x374>)
100105e8:	1c30      	adds	r0, r6, #0
100105ea:	2104      	movs	r1, #4
100105ec:	2201      	movs	r2, #1
100105ee:	2302      	movs	r3, #2
100105f0:	47a0      	blx	r4
100105f2:	1e04      	subs	r4, r0, #0
100105f4:	d000      	beq.n	100105f8 <internal_at_ble_service_define+0xe0>
100105f6:	e16a      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
100105f8:	1c2b      	adds	r3, r5, #0
100105fa:	3b12      	subs	r3, #18
100105fc:	7b2c      	ldrb	r4, [r5, #12]
100105fe:	781b      	ldrb	r3, [r3, #0]
10010600:	1c21      	adds	r1, r4, #0
10010602:	1c1a      	adds	r2, r3, #0
10010604:	9304      	str	r3, [sp, #16]
10010606:	8828      	ldrh	r0, [r5, #0]
10010608:	4ba2      	ldr	r3, [pc, #648]	; (10010894 <internal_at_ble_service_define+0x37c>)
1001060a:	4798      	blx	r3
1001060c:	2303      	movs	r3, #3
1001060e:	4023      	ands	r3, r4
10010610:	3b03      	subs	r3, #3
10010612:	4259      	negs	r1, r3
10010614:	4159      	adcs	r1, r3
10010616:	2301      	movs	r3, #1
10010618:	08a4      	lsrs	r4, r4, #2
1001061a:	401c      	ands	r4, r3
1001061c:	430c      	orrs	r4, r1
1001061e:	896b      	ldrh	r3, [r5, #10]
10010620:	03e4      	lsls	r4, r4, #15
10010622:	431c      	orrs	r4, r3
10010624:	9007      	str	r0, [sp, #28]
10010626:	4b96      	ldr	r3, [pc, #600]	; (10010880 <internal_at_ble_service_define+0x368>)
10010628:	9804      	ldr	r0, [sp, #16]
1001062a:	4798      	blx	r3
1001062c:	1c2a      	adds	r2, r5, #0
1001062e:	3a11      	subs	r2, #17
10010630:	9200      	str	r2, [sp, #0]
10010632:	3a03      	subs	r2, #3
10010634:	1c03      	adds	r3, r0, #0
10010636:	9201      	str	r2, [sp, #4]
10010638:	1c21      	adds	r1, r4, #0
1001063a:	1c30      	adds	r0, r6, #0
1001063c:	4c93      	ldr	r4, [pc, #588]	; (1001088c <internal_at_ble_service_define+0x374>)
1001063e:	9a07      	ldr	r2, [sp, #28]
10010640:	47a0      	blx	r4
10010642:	1e04      	subs	r4, r0, #0
10010644:	d000      	beq.n	10010648 <internal_at_ble_service_define+0x130>
10010646:	e142      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
10010648:	22c0      	movs	r2, #192	; 0xc0
1001064a:	882b      	ldrh	r3, [r5, #0]
1001064c:	0052      	lsls	r2, r2, #1
1001064e:	4213      	tst	r3, r2
10010650:	d104      	bne.n	1001065c <internal_at_ble_service_define+0x144>
10010652:	8aab      	ldrh	r3, [r5, #20]
10010654:	9304      	str	r3, [sp, #16]
10010656:	2b00      	cmp	r3, #0
10010658:	d116      	bne.n	10010688 <internal_at_ble_service_define+0x170>
1001065a:	e03a      	b.n	100106d2 <internal_at_ble_service_define+0x1ba>
1001065c:	2201      	movs	r2, #1
1001065e:	09d9      	lsrs	r1, r3, #7
10010660:	4011      	ands	r1, r2
10010662:	05db      	lsls	r3, r3, #23
10010664:	d501      	bpl.n	1001066a <internal_at_ble_service_define+0x152>
10010666:	2302      	movs	r3, #2
10010668:	4319      	orrs	r1, r3
1001066a:	4b8b      	ldr	r3, [pc, #556]	; (10010898 <internal_at_ble_service_define+0x380>)
1001066c:	aa06      	add	r2, sp, #24
1001066e:	9300      	str	r3, [sp, #0]
10010670:	230e      	movs	r3, #14
10010672:	189b      	adds	r3, r3, r2
10010674:	9301      	str	r3, [sp, #4]
10010676:	4c85      	ldr	r4, [pc, #532]	; (1001088c <internal_at_ble_service_define+0x374>)
10010678:	0209      	lsls	r1, r1, #8
1001067a:	1c30      	adds	r0, r6, #0
1001067c:	2201      	movs	r2, #1
1001067e:	2302      	movs	r3, #2
10010680:	47a0      	blx	r4
10010682:	1e04      	subs	r4, r0, #0
10010684:	d0e5      	beq.n	10010652 <internal_at_ble_service_define+0x13a>
10010686:	e122      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
10010688:	2380      	movs	r3, #128	; 0x80
1001068a:	882a      	ldrh	r2, [r5, #0]
1001068c:	7f2c      	ldrb	r4, [r5, #28]
1001068e:	005b      	lsls	r3, r3, #1
10010690:	401a      	ands	r2, r3
10010692:	1c20      	adds	r0, r4, #0
10010694:	2101      	movs	r1, #1
10010696:	2a00      	cmp	r2, #0
10010698:	d000      	beq.n	1001069c <internal_at_ble_service_define+0x184>
1001069a:	1c0a      	adds	r2, r1, #0
1001069c:	4b7f      	ldr	r3, [pc, #508]	; (1001089c <internal_at_ble_service_define+0x384>)
1001069e:	4798      	blx	r3
100106a0:	2203      	movs	r2, #3
100106a2:	4022      	ands	r2, r4
100106a4:	3a03      	subs	r2, #3
100106a6:	4251      	negs	r1, r2
100106a8:	4151      	adcs	r1, r2
100106aa:	4b7d      	ldr	r3, [pc, #500]	; (100108a0 <internal_at_ble_service_define+0x388>)
100106ac:	1c0a      	adds	r2, r1, #0
100106ae:	9300      	str	r3, [sp, #0]
100106b0:	1c2b      	adds	r3, r5, #0
100106b2:	0764      	lsls	r4, r4, #29
100106b4:	0fe4      	lsrs	r4, r4, #31
100106b6:	4322      	orrs	r2, r4
100106b8:	03d2      	lsls	r2, r2, #15
100106ba:	4310      	orrs	r0, r2
100106bc:	3320      	adds	r3, #32
100106be:	b282      	uxth	r2, r0
100106c0:	9301      	str	r3, [sp, #4]
100106c2:	4c72      	ldr	r4, [pc, #456]	; (1001088c <internal_at_ble_service_define+0x374>)
100106c4:	1c30      	adds	r0, r6, #0
100106c6:	9904      	ldr	r1, [sp, #16]
100106c8:	2302      	movs	r3, #2
100106ca:	47a0      	blx	r4
100106cc:	1e04      	subs	r4, r0, #0
100106ce:	d000      	beq.n	100106d2 <internal_at_ble_service_define+0x1ba>
100106d0:	e0fd      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
100106d2:	2101      	movs	r1, #1
100106d4:	882b      	ldrh	r3, [r5, #0]
100106d6:	420b      	tst	r3, r1
100106d8:	d011      	beq.n	100106fe <internal_at_ble_service_define+0x1e6>
100106da:	7fa8      	ldrb	r0, [r5, #30]
100106dc:	4b6f      	ldr	r3, [pc, #444]	; (1001089c <internal_at_ble_service_define+0x384>)
100106de:	2200      	movs	r2, #0
100106e0:	4798      	blx	r3
100106e2:	4b70      	ldr	r3, [pc, #448]	; (100108a4 <internal_at_ble_service_define+0x38c>)
100106e4:	1c02      	adds	r2, r0, #0
100106e6:	9300      	str	r3, [sp, #0]
100106e8:	1c2b      	adds	r3, r5, #0
100106ea:	3324      	adds	r3, #36	; 0x24
100106ec:	9301      	str	r3, [sp, #4]
100106ee:	4c67      	ldr	r4, [pc, #412]	; (1001088c <internal_at_ble_service_define+0x374>)
100106f0:	1c30      	adds	r0, r6, #0
100106f2:	496d      	ldr	r1, [pc, #436]	; (100108a8 <internal_at_ble_service_define+0x390>)
100106f4:	2302      	movs	r3, #2
100106f6:	47a0      	blx	r4
100106f8:	1e04      	subs	r4, r0, #0
100106fa:	d000      	beq.n	100106fe <internal_at_ble_service_define+0x1e6>
100106fc:	e0e7      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
100106fe:	2330      	movs	r3, #48	; 0x30
10010700:	882a      	ldrh	r2, [r5, #0]
10010702:	421a      	tst	r2, r3
10010704:	d012      	beq.n	1001072c <internal_at_ble_service_define+0x214>
10010706:	2101      	movs	r1, #1
10010708:	7f68      	ldrb	r0, [r5, #29]
1001070a:	1c0a      	adds	r2, r1, #0
1001070c:	4b63      	ldr	r3, [pc, #396]	; (1001089c <internal_at_ble_service_define+0x384>)
1001070e:	4798      	blx	r3
10010710:	4b66      	ldr	r3, [pc, #408]	; (100108ac <internal_at_ble_service_define+0x394>)
10010712:	1c02      	adds	r2, r0, #0
10010714:	9300      	str	r3, [sp, #0]
10010716:	1c2b      	adds	r3, r5, #0
10010718:	3322      	adds	r3, #34	; 0x22
1001071a:	9301      	str	r3, [sp, #4]
1001071c:	4c5b      	ldr	r4, [pc, #364]	; (1001088c <internal_at_ble_service_define+0x374>)
1001071e:	1c30      	adds	r0, r6, #0
10010720:	4961      	ldr	r1, [pc, #388]	; (100108a8 <internal_at_ble_service_define+0x390>)
10010722:	2302      	movs	r3, #2
10010724:	47a0      	blx	r4
10010726:	1e04      	subs	r4, r0, #0
10010728:	d000      	beq.n	1001072c <internal_at_ble_service_define+0x214>
1001072a:	e0d0      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
1001072c:	69ab      	ldr	r3, [r5, #24]
1001072e:	2b00      	cmp	r3, #0
10010730:	d00e      	beq.n	10010750 <internal_at_ble_service_define+0x238>
10010732:	4b5f      	ldr	r3, [pc, #380]	; (100108b0 <internal_at_ble_service_define+0x398>)
10010734:	aa06      	add	r2, sp, #24
10010736:	9300      	str	r3, [sp, #0]
10010738:	230e      	movs	r3, #14
1001073a:	189b      	adds	r3, r3, r2
1001073c:	9301      	str	r3, [sp, #4]
1001073e:	4c53      	ldr	r4, [pc, #332]	; (1001088c <internal_at_ble_service_define+0x374>)
10010740:	1c30      	adds	r0, r6, #0
10010742:	2107      	movs	r1, #7
10010744:	2201      	movs	r2, #1
10010746:	2302      	movs	r3, #2
10010748:	47a0      	blx	r4
1001074a:	1e04      	subs	r4, r0, #0
1001074c:	d000      	beq.n	10010750 <internal_at_ble_service_define+0x238>
1001074e:	e0be      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
10010750:	9b02      	ldr	r3, [sp, #8]
10010752:	353c      	adds	r5, #60	; 0x3c
10010754:	3301      	adds	r3, #1
10010756:	9302      	str	r3, [sp, #8]
10010758:	e73a      	b.n	100105d0 <internal_at_ble_service_define+0xb8>
1001075a:	1c30      	adds	r0, r6, #0
1001075c:	4b55      	ldr	r3, [pc, #340]	; (100108b4 <internal_at_ble_service_define+0x39c>)
1001075e:	4798      	blx	r3
10010760:	1e04      	subs	r4, r0, #0
10010762:	d000      	beq.n	10010766 <internal_at_ble_service_define+0x24e>
10010764:	e0b3      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
10010766:	8833      	ldrh	r3, [r6, #0]
10010768:	9a05      	ldr	r2, [sp, #20]
1001076a:	8013      	strh	r3, [r2, #0]
1001076c:	8836      	ldrh	r6, [r6, #0]
1001076e:	9b06      	ldr	r3, [sp, #24]
10010770:	9a03      	ldr	r2, [sp, #12]
10010772:	18f6      	adds	r6, r6, r3
10010774:	b2b3      	uxth	r3, r6
10010776:	9302      	str	r3, [sp, #8]
10010778:	233c      	movs	r3, #60	; 0x3c
1001077a:	4353      	muls	r3, r2
1001077c:	9a10      	ldr	r2, [sp, #64]	; 0x40
1001077e:	3314      	adds	r3, #20
10010780:	18d3      	adds	r3, r2, r3
10010782:	9304      	str	r3, [sp, #16]
10010784:	9b04      	ldr	r3, [sp, #16]
10010786:	429f      	cmp	r7, r3
10010788:	d100      	bne.n	1001078c <internal_at_ble_service_define+0x274>
1001078a:	e0a0      	b.n	100108ce <internal_at_ble_service_define+0x3b6>
1001078c:	9b02      	ldr	r3, [sp, #8]
1001078e:	1c9d      	adds	r5, r3, #2
10010790:	1c3b      	adds	r3, r7, #0
10010792:	b2ad      	uxth	r5, r5
10010794:	3b14      	subs	r3, #20
10010796:	801d      	strh	r5, [r3, #0]
10010798:	9303      	str	r3, [sp, #12]
1001079a:	893b      	ldrh	r3, [r7, #8]
1001079c:	2b00      	cmp	r3, #0
1001079e:	d108      	bne.n	100107b2 <internal_at_ble_service_define+0x29a>
100107a0:	23c0      	movs	r3, #192	; 0xc0
100107a2:	883a      	ldrh	r2, [r7, #0]
100107a4:	005b      	lsls	r3, r3, #1
100107a6:	421a      	tst	r2, r3
100107a8:	d026      	beq.n	100107f8 <internal_at_ble_service_define+0x2e0>
100107aa:	9e02      	ldr	r6, [sp, #8]
100107ac:	3603      	adds	r6, #3
100107ae:	b2b5      	uxth	r5, r6
100107b0:	e022      	b.n	100107f8 <internal_at_ble_service_define+0x2e0>
100107b2:	2103      	movs	r1, #3
100107b4:	7b3b      	ldrb	r3, [r7, #12]
100107b6:	4019      	ands	r1, r3
100107b8:	3903      	subs	r1, #3
100107ba:	424a      	negs	r2, r1
100107bc:	414a      	adcs	r2, r1
100107be:	0759      	lsls	r1, r3, #29
100107c0:	0fc9      	lsrs	r1, r1, #31
100107c2:	4311      	orrs	r1, r2
100107c4:	03c9      	lsls	r1, r1, #15
100107c6:	897a      	ldrh	r2, [r7, #10]
100107c8:	2900      	cmp	r1, #0
100107ca:	d007      	beq.n	100107dc <internal_at_ble_service_define+0x2c4>
100107cc:	6879      	ldr	r1, [r7, #4]
100107ce:	2900      	cmp	r1, #0
100107d0:	d100      	bne.n	100107d4 <internal_at_ble_service_define+0x2bc>
100107d2:	4939      	ldr	r1, [pc, #228]	; (100108b8 <internal_at_ble_service_define+0x3a0>)
100107d4:	1c28      	adds	r0, r5, #0
100107d6:	4e39      	ldr	r6, [pc, #228]	; (100108bc <internal_at_ble_service_define+0x3a4>)
100107d8:	47b0      	blx	r6
100107da:	e00a      	b.n	100107f2 <internal_at_ble_service_define+0x2da>
100107dc:	1c28      	adds	r0, r5, #0
100107de:	4e37      	ldr	r6, [pc, #220]	; (100108bc <internal_at_ble_service_define+0x3a4>)
100107e0:	47b0      	blx	r6
100107e2:	2800      	cmp	r0, #0
100107e4:	d172      	bne.n	100108cc <internal_at_ble_service_define+0x3b4>
100107e6:	9b03      	ldr	r3, [sp, #12]
100107e8:	8939      	ldrh	r1, [r7, #8]
100107ea:	8818      	ldrh	r0, [r3, #0]
100107ec:	687a      	ldr	r2, [r7, #4]
100107ee:	4b34      	ldr	r3, [pc, #208]	; (100108c0 <internal_at_ble_service_define+0x3a8>)
100107f0:	4798      	blx	r3
100107f2:	2800      	cmp	r0, #0
100107f4:	d0d4      	beq.n	100107a0 <internal_at_ble_service_define+0x288>
100107f6:	e069      	b.n	100108cc <internal_at_ble_service_define+0x3b4>
100107f8:	8abb      	ldrh	r3, [r7, #20]
100107fa:	2b00      	cmp	r3, #0
100107fc:	d00a      	beq.n	10010814 <internal_at_ble_service_define+0x2fc>
100107fe:	3501      	adds	r5, #1
10010800:	b2ad      	uxth	r5, r5
10010802:	843d      	strh	r5, [r7, #32]
10010804:	7f39      	ldrb	r1, [r7, #28]
10010806:	8afb      	ldrh	r3, [r7, #22]
10010808:	1c28      	adds	r0, r5, #0
1001080a:	693a      	ldr	r2, [r7, #16]
1001080c:	4e2d      	ldr	r6, [pc, #180]	; (100108c4 <internal_at_ble_service_define+0x3ac>)
1001080e:	47b0      	blx	r6
10010810:	2800      	cmp	r0, #0
10010812:	d15b      	bne.n	100108cc <internal_at_ble_service_define+0x3b4>
10010814:	883b      	ldrh	r3, [r7, #0]
10010816:	07db      	lsls	r3, r3, #31
10010818:	d50d      	bpl.n	10010836 <internal_at_ble_service_define+0x31e>
1001081a:	2200      	movs	r2, #0
1001081c:	3501      	adds	r5, #1
1001081e:	b2ad      	uxth	r5, r5
10010820:	a909      	add	r1, sp, #36	; 0x24
10010822:	84bd      	strh	r5, [r7, #36]	; 0x24
10010824:	7fbb      	ldrb	r3, [r7, #30]
10010826:	1c28      	adds	r0, r5, #0
10010828:	700a      	strb	r2, [r1, #0]
1001082a:	704a      	strb	r2, [r1, #1]
1001082c:	4e23      	ldr	r6, [pc, #140]	; (100108bc <internal_at_ble_service_define+0x3a4>)
1001082e:	3202      	adds	r2, #2
10010830:	47b0      	blx	r6
10010832:	2800      	cmp	r0, #0
10010834:	d14a      	bne.n	100108cc <internal_at_ble_service_define+0x3b4>
10010836:	2330      	movs	r3, #48	; 0x30
10010838:	883a      	ldrh	r2, [r7, #0]
1001083a:	421a      	tst	r2, r3
1001083c:	d00d      	beq.n	1001085a <internal_at_ble_service_define+0x342>
1001083e:	2200      	movs	r2, #0
10010840:	3501      	adds	r5, #1
10010842:	b2ad      	uxth	r5, r5
10010844:	a909      	add	r1, sp, #36	; 0x24
10010846:	847d      	strh	r5, [r7, #34]	; 0x22
10010848:	7f7b      	ldrb	r3, [r7, #29]
1001084a:	1c28      	adds	r0, r5, #0
1001084c:	700a      	strb	r2, [r1, #0]
1001084e:	704a      	strb	r2, [r1, #1]
10010850:	4e1a      	ldr	r6, [pc, #104]	; (100108bc <internal_at_ble_service_define+0x3a4>)
10010852:	3202      	adds	r2, #2
10010854:	47b0      	blx	r6
10010856:	2800      	cmp	r0, #0
10010858:	d138      	bne.n	100108cc <internal_at_ble_service_define+0x3b4>
1001085a:	69b9      	ldr	r1, [r7, #24]
1001085c:	2900      	cmp	r1, #0
1001085e:	d006      	beq.n	1001086e <internal_at_ble_service_define+0x356>
10010860:	3501      	adds	r5, #1
10010862:	b2ad      	uxth	r5, r5
10010864:	1c28      	adds	r0, r5, #0
10010866:	4b18      	ldr	r3, [pc, #96]	; (100108c8 <internal_at_ble_service_define+0x3b0>)
10010868:	4798      	blx	r3
1001086a:	2800      	cmp	r0, #0
1001086c:	d12e      	bne.n	100108cc <internal_at_ble_service_define+0x3b4>
1001086e:	373c      	adds	r7, #60	; 0x3c
10010870:	9502      	str	r5, [sp, #8]
10010872:	e787      	b.n	10010784 <internal_at_ble_service_define+0x26c>
10010874:	10018ba8 	.word	0x10018ba8
10010878:	10019a9c 	.word	0x10019a9c
1001087c:	100149c9 	.word	0x100149c9
10010880:	1001024d 	.word	0x1001024d
10010884:	100149b7 	.word	0x100149b7
10010888:	10016eff 	.word	0x10016eff
1001088c:	100126d9 	.word	0x100126d9
10010890:	10016f01 	.word	0x10016f01
10010894:	10010319 	.word	0x10010319
10010898:	10016efd 	.word	0x10016efd
1001089c:	100102c1 	.word	0x100102c1
100108a0:	10016ef9 	.word	0x10016ef9
100108a4:	10016efb 	.word	0x10016efb
100108a8:	00008002 	.word	0x00008002
100108ac:	10016ef5 	.word	0x10016ef5
100108b0:	10016ef7 	.word	0x10016ef7
100108b4:	100125cd 	.word	0x100125cd
100108b8:	10018b94 	.word	0x10018b94
100108bc:	100103e1 	.word	0x100103e1
100108c0:	10012749 	.word	0x10012749
100108c4:	10010499 	.word	0x10010499
100108c8:	100103b5 	.word	0x100103b5
100108cc:	1c04      	adds	r4, r0, #0
100108ce:	1c20      	adds	r0, r4, #0
100108d0:	b00b      	add	sp, #44	; 0x2c
100108d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

100108d4 <initi_gatt_server_module>:
100108d4:	2300      	movs	r3, #0
100108d6:	4a07      	ldr	r2, [pc, #28]	; (100108f4 <initi_gatt_server_module+0x20>)
100108d8:	7013      	strb	r3, [r2, #0]
100108da:	4a07      	ldr	r2, [pc, #28]	; (100108f8 <initi_gatt_server_module+0x24>)
100108dc:	6013      	str	r3, [r2, #0]
100108de:	4a07      	ldr	r2, [pc, #28]	; (100108fc <initi_gatt_server_module+0x28>)
100108e0:	6013      	str	r3, [r2, #0]
100108e2:	4a07      	ldr	r2, [pc, #28]	; (10010900 <initi_gatt_server_module+0x2c>)
100108e4:	6013      	str	r3, [r2, #0]
100108e6:	4a07      	ldr	r2, [pc, #28]	; (10010904 <initi_gatt_server_module+0x30>)
100108e8:	6013      	str	r3, [r2, #0]
100108ea:	4a07      	ldr	r2, [pc, #28]	; (10010908 <initi_gatt_server_module+0x34>)
100108ec:	6013      	str	r3, [r2, #0]
100108ee:	4a07      	ldr	r2, [pc, #28]	; (1001090c <initi_gatt_server_module+0x38>)
100108f0:	6013      	str	r3, [r2, #0]
100108f2:	4770      	bx	lr
100108f4:	10018b94 	.word	0x10018b94
100108f8:	10018ba4 	.word	0x10018ba4
100108fc:	10018ba0 	.word	0x10018ba0
10010900:	10018b90 	.word	0x10018b90
10010904:	10018b9c 	.word	0x10018b9c
10010908:	10018b98 	.word	0x10018b98
1001090c:	10018ba8 	.word	0x10018ba8

10010910 <db_init>:
10010910:	4b0a      	ldr	r3, [pc, #40]	; (1001093c <db_init+0x2c>)
10010912:	4a0b      	ldr	r2, [pc, #44]	; (10010940 <db_init+0x30>)
10010914:	6018      	str	r0, [r3, #0]
10010916:	084b      	lsrs	r3, r1, #1
10010918:	6013      	str	r3, [r2, #0]
1001091a:	4a0a      	ldr	r2, [pc, #40]	; (10010944 <db_init+0x34>)
1001091c:	18c3      	adds	r3, r0, r3
1001091e:	6013      	str	r3, [r2, #0]
10010920:	4a09      	ldr	r2, [pc, #36]	; (10010948 <db_init+0x38>)
10010922:	1841      	adds	r1, r0, r1
10010924:	6013      	str	r3, [r2, #0]
10010926:	2303      	movs	r3, #3
10010928:	2200      	movs	r2, #0
1001092a:	3103      	adds	r1, #3
1001092c:	4399      	bics	r1, r3
1001092e:	4b07      	ldr	r3, [pc, #28]	; (1001094c <db_init+0x3c>)
10010930:	3904      	subs	r1, #4
10010932:	6019      	str	r1, [r3, #0]
10010934:	4b06      	ldr	r3, [pc, #24]	; (10010950 <db_init+0x40>)
10010936:	601a      	str	r2, [r3, #0]
10010938:	4770      	bx	lr
1001093a:	46c0      	nop			; (mov r8, r8)
1001093c:	10018ba8 	.word	0x10018ba8
10010940:	10018ba4 	.word	0x10018ba4
10010944:	10018b90 	.word	0x10018b90
10010948:	10018b9c 	.word	0x10018b9c
1001094c:	10018b98 	.word	0x10018b98
10010950:	10018ba0 	.word	0x10018ba0

10010954 <at_ble_primary_service_define>:
10010954:	b530      	push	{r4, r5, lr}
10010956:	b085      	sub	sp, #20
10010958:	ac08      	add	r4, sp, #32
1001095a:	cc20      	ldmia	r4!, {r5}
1001095c:	8824      	ldrh	r4, [r4, #0]
1001095e:	9500      	str	r5, [sp, #0]
10010960:	9401      	str	r4, [sp, #4]
10010962:	2401      	movs	r4, #1
10010964:	9402      	str	r4, [sp, #8]
10010966:	4c02      	ldr	r4, [pc, #8]	; (10010970 <at_ble_primary_service_define+0x1c>)
10010968:	47a0      	blx	r4
1001096a:	b005      	add	sp, #20
1001096c:	bd30      	pop	{r4, r5, pc}
1001096e:	46c0      	nop			; (mov r8, r8)
10010970:	10010519 	.word	0x10010519

10010974 <at_ble_characteristic_value_set>:
10010974:	b570      	push	{r4, r5, r6, lr}
10010976:	4b0b      	ldr	r3, [pc, #44]	; (100109a4 <at_ble_characteristic_value_set+0x30>)
10010978:	1c06      	adds	r6, r0, #0
1001097a:	1c0c      	adds	r4, r1, #0
1001097c:	1c15      	adds	r5, r2, #0
1001097e:	4798      	blx	r3
10010980:	2800      	cmp	r0, #0
10010982:	d008      	beq.n	10010996 <at_ble_characteristic_value_set+0x22>
10010984:	6880      	ldr	r0, [r0, #8]
10010986:	2800      	cmp	r0, #0
10010988:	d005      	beq.n	10010996 <at_ble_characteristic_value_set+0x22>
1001098a:	1c21      	adds	r1, r4, #0
1001098c:	1c2a      	adds	r2, r5, #0
1001098e:	4b06      	ldr	r3, [pc, #24]	; (100109a8 <at_ble_characteristic_value_set+0x34>)
10010990:	4798      	blx	r3
10010992:	2000      	movs	r0, #0
10010994:	e004      	b.n	100109a0 <at_ble_characteristic_value_set+0x2c>
10010996:	1c30      	adds	r0, r6, #0
10010998:	1c29      	adds	r1, r5, #0
1001099a:	1c22      	adds	r2, r4, #0
1001099c:	4b03      	ldr	r3, [pc, #12]	; (100109ac <at_ble_characteristic_value_set+0x38>)
1001099e:	4798      	blx	r3
100109a0:	bd70      	pop	{r4, r5, r6, pc}
100109a2:	46c0      	nop			; (mov r8, r8)
100109a4:	10010281 	.word	0x10010281
100109a8:	100149b7 	.word	0x100149b7
100109ac:	10012749 	.word	0x10012749

100109b0 <at_ble_characteristic_value_get>:
100109b0:	b570      	push	{r4, r5, r6, lr}
100109b2:	4b0c      	ldr	r3, [pc, #48]	; (100109e4 <at_ble_characteristic_value_get+0x34>)
100109b4:	1c06      	adds	r6, r0, #0
100109b6:	1c0c      	adds	r4, r1, #0
100109b8:	1c15      	adds	r5, r2, #0
100109ba:	4798      	blx	r3
100109bc:	2800      	cmp	r0, #0
100109be:	d00b      	beq.n	100109d8 <at_ble_characteristic_value_get+0x28>
100109c0:	6883      	ldr	r3, [r0, #8]
100109c2:	2b00      	cmp	r3, #0
100109c4:	d008      	beq.n	100109d8 <at_ble_characteristic_value_get+0x28>
100109c6:	8883      	ldrh	r3, [r0, #4]
100109c8:	802b      	strh	r3, [r5, #0]
100109ca:	8882      	ldrh	r2, [r0, #4]
100109cc:	6881      	ldr	r1, [r0, #8]
100109ce:	4b06      	ldr	r3, [pc, #24]	; (100109e8 <at_ble_characteristic_value_get+0x38>)
100109d0:	1c20      	adds	r0, r4, #0
100109d2:	4798      	blx	r3
100109d4:	2000      	movs	r0, #0
100109d6:	e004      	b.n	100109e2 <at_ble_characteristic_value_get+0x32>
100109d8:	1c30      	adds	r0, r6, #0
100109da:	1c29      	adds	r1, r5, #0
100109dc:	1c22      	adds	r2, r4, #0
100109de:	4b03      	ldr	r3, [pc, #12]	; (100109ec <at_ble_characteristic_value_get+0x3c>)
100109e0:	4798      	blx	r3
100109e2:	bd70      	pop	{r4, r5, r6, pc}
100109e4:	10010281 	.word	0x10010281
100109e8:	100149b7 	.word	0x100149b7
100109ec:	100127d5 	.word	0x100127d5

100109f0 <at_ble_write_authorize_reply>:
100109f0:	b5f0      	push	{r4, r5, r6, r7, lr}
100109f2:	b085      	sub	sp, #20
100109f4:	1c04      	adds	r4, r0, #0
100109f6:	9101      	str	r1, [sp, #4]
100109f8:	2900      	cmp	r1, #0
100109fa:	d128      	bne.n	10010a4e <at_ble_write_authorize_reply+0x5e>
100109fc:	8843      	ldrh	r3, [r0, #2]
100109fe:	1c27      	adds	r7, r4, #0
10010a00:	9300      	str	r3, [sp, #0]
10010a02:	1c18      	adds	r0, r3, #0
10010a04:	4b16      	ldr	r3, [pc, #88]	; (10010a60 <at_ble_write_authorize_reply+0x70>)
10010a06:	4798      	blx	r3
10010a08:	3708      	adds	r7, #8
10010a0a:	2800      	cmp	r0, #0
10010a0c:	d009      	beq.n	10010a22 <at_ble_write_authorize_reply+0x32>
10010a0e:	6880      	ldr	r0, [r0, #8]
10010a10:	2800      	cmp	r0, #0
10010a12:	d006      	beq.n	10010a22 <at_ble_write_authorize_reply+0x32>
10010a14:	88a3      	ldrh	r3, [r4, #4]
10010a16:	88e2      	ldrh	r2, [r4, #6]
10010a18:	18c0      	adds	r0, r0, r3
10010a1a:	1c39      	adds	r1, r7, #0
10010a1c:	4b11      	ldr	r3, [pc, #68]	; (10010a64 <at_ble_write_authorize_reply+0x74>)
10010a1e:	4798      	blx	r3
10010a20:	e015      	b.n	10010a4e <at_ble_write_authorize_reply+0x5e>
10010a22:	ab02      	add	r3, sp, #8
10010a24:	1d9e      	adds	r6, r3, #6
10010a26:	2300      	movs	r3, #0
10010a28:	4d0f      	ldr	r5, [pc, #60]	; (10010a68 <at_ble_write_authorize_reply+0x78>)
10010a2a:	8033      	strh	r3, [r6, #0]
10010a2c:	6829      	ldr	r1, [r5, #0]
10010a2e:	1c32      	adds	r2, r6, #0
10010a30:	4b0e      	ldr	r3, [pc, #56]	; (10010a6c <at_ble_write_authorize_reply+0x7c>)
10010a32:	9800      	ldr	r0, [sp, #0]
10010a34:	4798      	blx	r3
10010a36:	682b      	ldr	r3, [r5, #0]
10010a38:	88a0      	ldrh	r0, [r4, #4]
10010a3a:	88e2      	ldrh	r2, [r4, #6]
10010a3c:	1818      	adds	r0, r3, r0
10010a3e:	1c39      	adds	r1, r7, #0
10010a40:	4b08      	ldr	r3, [pc, #32]	; (10010a64 <at_ble_write_authorize_reply+0x74>)
10010a42:	4798      	blx	r3
10010a44:	8860      	ldrh	r0, [r4, #2]
10010a46:	8832      	ldrh	r2, [r6, #0]
10010a48:	6829      	ldr	r1, [r5, #0]
10010a4a:	4b09      	ldr	r3, [pc, #36]	; (10010a70 <at_ble_write_authorize_reply+0x80>)
10010a4c:	4798      	blx	r3
10010a4e:	8860      	ldrh	r0, [r4, #2]
10010a50:	8821      	ldrh	r1, [r4, #0]
10010a52:	9a01      	ldr	r2, [sp, #4]
10010a54:	4b07      	ldr	r3, [pc, #28]	; (10010a74 <at_ble_write_authorize_reply+0x84>)
10010a56:	4798      	blx	r3
10010a58:	2000      	movs	r0, #0
10010a5a:	b005      	add	sp, #20
10010a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010a5e:	46c0      	nop			; (mov r8, r8)
10010a60:	10010281 	.word	0x10010281
10010a64:	100149b7 	.word	0x100149b7
10010a68:	10017104 	.word	0x10017104
10010a6c:	100109b1 	.word	0x100109b1
10010a70:	10010975 	.word	0x10010975
10010a74:	1001224d 	.word	0x1001224d

10010a78 <gatts_handle_read_req>:
10010a78:	b538      	push	{r3, r4, r5, lr}
10010a7a:	1c0c      	adds	r4, r1, #0
10010a7c:	4b07      	ldr	r3, [pc, #28]	; (10010a9c <gatts_handle_read_req+0x24>)
10010a7e:	4798      	blx	r3
10010a80:	8865      	ldrh	r5, [r4, #2]
10010a82:	4b07      	ldr	r3, [pc, #28]	; (10010aa0 <gatts_handle_read_req+0x28>)
10010a84:	1c28      	adds	r0, r5, #0
10010a86:	4798      	blx	r3
10010a88:	7883      	ldrb	r3, [r0, #2]
10010a8a:	2026      	movs	r0, #38	; 0x26
10010a8c:	07db      	lsls	r3, r3, #31
10010a8e:	d404      	bmi.n	10010a9a <gatts_handle_read_req+0x22>
10010a90:	8820      	ldrh	r0, [r4, #0]
10010a92:	1c29      	adds	r1, r5, #0
10010a94:	4b03      	ldr	r3, [pc, #12]	; (10010aa4 <gatts_handle_read_req+0x2c>)
10010a96:	4798      	blx	r3
10010a98:	203b      	movs	r0, #59	; 0x3b
10010a9a:	bd38      	pop	{r3, r4, r5, pc}
10010a9c:	10012191 	.word	0x10012191
10010aa0:	10010281 	.word	0x10010281
10010aa4:	100104e9 	.word	0x100104e9

10010aa8 <gatts_handle_att_info_req>:
10010aa8:	b538      	push	{r3, r4, r5, lr}
10010aaa:	1c0d      	adds	r5, r1, #0
10010aac:	4b0a      	ldr	r3, [pc, #40]	; (10010ad8 <gatts_handle_att_info_req+0x30>)
10010aae:	1c14      	adds	r4, r2, #0
10010ab0:	4798      	blx	r3
10010ab2:	882d      	ldrh	r5, [r5, #0]
10010ab4:	4b09      	ldr	r3, [pc, #36]	; (10010adc <gatts_handle_att_info_req+0x34>)
10010ab6:	1c28      	adds	r0, r5, #0
10010ab8:	4798      	blx	r3
10010aba:	0a22      	lsrs	r2, r4, #8
10010abc:	1c03      	adds	r3, r0, #0
10010abe:	4c08      	ldr	r4, [pc, #32]	; (10010ae0 <gatts_handle_att_info_req+0x38>)
10010ac0:	b291      	uxth	r1, r2
10010ac2:	2800      	cmp	r0, #0
10010ac4:	d003      	beq.n	10010ace <gatts_handle_att_info_req+0x26>
10010ac6:	8882      	ldrh	r2, [r0, #4]
10010ac8:	2300      	movs	r3, #0
10010aca:	1c28      	adds	r0, r5, #0
10010acc:	e001      	b.n	10010ad2 <gatts_handle_att_info_req+0x2a>
10010ace:	1c28      	adds	r0, r5, #0
10010ad0:	2201      	movs	r2, #1
10010ad2:	47a0      	blx	r4
10010ad4:	203b      	movs	r0, #59	; 0x3b
10010ad6:	bd38      	pop	{r3, r4, r5, pc}
10010ad8:	100121d5 	.word	0x100121d5
10010adc:	10010281 	.word	0x10010281
10010ae0:	10012291 	.word	0x10012291

10010ae4 <gatts_handle_write_req>:
10010ae4:	b510      	push	{r4, lr}
10010ae6:	1c14      	adds	r4, r2, #0
10010ae8:	4b07      	ldr	r3, [pc, #28]	; (10010b08 <gatts_handle_write_req+0x24>)
10010aea:	4798      	blx	r3
10010aec:	4b07      	ldr	r3, [pc, #28]	; (10010b0c <gatts_handle_write_req+0x28>)
10010aee:	8860      	ldrh	r0, [r4, #2]
10010af0:	4798      	blx	r3
10010af2:	2302      	movs	r3, #2
10010af4:	7881      	ldrb	r1, [r0, #2]
10010af6:	2022      	movs	r0, #34	; 0x22
10010af8:	4019      	ands	r1, r3
10010afa:	d103      	bne.n	10010b04 <gatts_handle_write_req+0x20>
10010afc:	1c20      	adds	r0, r4, #0
10010afe:	4b04      	ldr	r3, [pc, #16]	; (10010b10 <gatts_handle_write_req+0x2c>)
10010b00:	4798      	blx	r3
10010b02:	201f      	movs	r0, #31
10010b04:	bd10      	pop	{r4, pc}
10010b06:	46c0      	nop			; (mov r8, r8)
10010b08:	1001219d 	.word	0x1001219d
10010b0c:	10010281 	.word	0x10010281
10010b10:	100109f1 	.word	0x100109f1

10010b14 <at_ble_notification_send>:
10010b14:	b5f0      	push	{r4, r5, r6, r7, lr}
10010b16:	4d17      	ldr	r5, [pc, #92]	; (10010b74 <at_ble_notification_send+0x60>)
10010b18:	4c17      	ldr	r4, [pc, #92]	; (10010b78 <at_ble_notification_send+0x64>)
10010b1a:	682a      	ldr	r2, [r5, #0]
10010b1c:	44a5      	add	sp, r4
10010b1e:	23d2      	movs	r3, #210	; 0xd2
10010b20:	2a04      	cmp	r2, #4
10010b22:	d822      	bhi.n	10010b6a <at_ble_notification_send+0x56>
10010b24:	1c06      	adds	r6, r0, #0
10010b26:	4b15      	ldr	r3, [pc, #84]	; (10010b7c <at_ble_notification_send+0x68>)
10010b28:	1c08      	adds	r0, r1, #0
10010b2a:	1c0c      	adds	r4, r1, #0
10010b2c:	4798      	blx	r3
10010b2e:	2800      	cmp	r0, #0
10010b30:	d008      	beq.n	10010b44 <at_ble_notification_send+0x30>
10010b32:	6883      	ldr	r3, [r0, #8]
10010b34:	2b00      	cmp	r3, #0
10010b36:	d005      	beq.n	10010b44 <at_ble_notification_send+0x30>
10010b38:	8882      	ldrh	r2, [r0, #4]
10010b3a:	1c21      	adds	r1, r4, #0
10010b3c:	9200      	str	r2, [sp, #0]
10010b3e:	2012      	movs	r0, #18
10010b40:	1c32      	adds	r2, r6, #0
10010b42:	e00c      	b.n	10010b5e <at_ble_notification_send+0x4a>
10010b44:	270e      	movs	r7, #14
10010b46:	446f      	add	r7, sp
10010b48:	1c39      	adds	r1, r7, #0
10010b4a:	aa04      	add	r2, sp, #16
10010b4c:	4b0c      	ldr	r3, [pc, #48]	; (10010b80 <at_ble_notification_send+0x6c>)
10010b4e:	1c20      	adds	r0, r4, #0
10010b50:	4798      	blx	r3
10010b52:	2012      	movs	r0, #18
10010b54:	1c21      	adds	r1, r4, #0
10010b56:	1c32      	adds	r2, r6, #0
10010b58:	883b      	ldrh	r3, [r7, #0]
10010b5a:	9300      	str	r3, [sp, #0]
10010b5c:	ab04      	add	r3, sp, #16
10010b5e:	4c09      	ldr	r4, [pc, #36]	; (10010b84 <at_ble_notification_send+0x70>)
10010b60:	47a0      	blx	r4
10010b62:	682b      	ldr	r3, [r5, #0]
10010b64:	3301      	adds	r3, #1
10010b66:	602b      	str	r3, [r5, #0]
10010b68:	2300      	movs	r3, #0
10010b6a:	1c18      	adds	r0, r3, #0
10010b6c:	2385      	movs	r3, #133	; 0x85
10010b6e:	009b      	lsls	r3, r3, #2
10010b70:	449d      	add	sp, r3
10010b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010b74:	10018c34 	.word	0x10018c34
10010b78:	fffffdec 	.word	0xfffffdec
10010b7c:	10010281 	.word	0x10010281
10010b80:	100127d5 	.word	0x100127d5
10010b84:	100122d9 	.word	0x100122d9

10010b88 <init_l2cc_task_module>:
10010b88:	220a      	movs	r2, #10
10010b8a:	4b01      	ldr	r3, [pc, #4]	; (10010b90 <init_l2cc_task_module+0x8>)
10010b8c:	701a      	strb	r2, [r3, #0]
10010b8e:	4770      	bx	lr
10010b90:	10017100 	.word	0x10017100

10010b94 <l2cc_data_send_rsp_handler>:
10010b94:	b510      	push	{r4, lr}
10010b96:	7802      	ldrb	r2, [r0, #0]
10010b98:	700a      	strb	r2, [r1, #0]
10010b9a:	7883      	ldrb	r3, [r0, #2]
10010b9c:	7844      	ldrb	r4, [r0, #1]
10010b9e:	021b      	lsls	r3, r3, #8
10010ba0:	4323      	orrs	r3, r4
10010ba2:	804b      	strh	r3, [r1, #2]
10010ba4:	7903      	ldrb	r3, [r0, #4]
10010ba6:	78c0      	ldrb	r0, [r0, #3]
10010ba8:	021b      	lsls	r3, r3, #8
10010baa:	4303      	orrs	r3, r0
10010bac:	808b      	strh	r3, [r1, #4]
10010bae:	2a00      	cmp	r2, #0
10010bb0:	d103      	bne.n	10010bba <l2cc_data_send_rsp_handler+0x26>
10010bb2:	4a02      	ldr	r2, [pc, #8]	; (10010bbc <l2cc_data_send_rsp_handler+0x28>)
10010bb4:	7813      	ldrb	r3, [r2, #0]
10010bb6:	3301      	adds	r3, #1
10010bb8:	7013      	strb	r3, [r2, #0]
10010bba:	bd10      	pop	{r4, pc}
10010bbc:	10017100 	.word	0x10017100

10010bc0 <l2cc_data_received_handler>:
10010bc0:	b508      	push	{r3, lr}
10010bc2:	1c03      	adds	r3, r0, #0
10010bc4:	7842      	ldrb	r2, [r0, #1]
10010bc6:	7800      	ldrb	r0, [r0, #0]
10010bc8:	0212      	lsls	r2, r2, #8
10010bca:	4302      	orrs	r2, r0
10010bcc:	800a      	strh	r2, [r1, #0]
10010bce:	78da      	ldrb	r2, [r3, #3]
10010bd0:	7898      	ldrb	r0, [r3, #2]
10010bd2:	0212      	lsls	r2, r2, #8
10010bd4:	4302      	orrs	r2, r0
10010bd6:	804a      	strh	r2, [r1, #2]
10010bd8:	795a      	ldrb	r2, [r3, #5]
10010bda:	7918      	ldrb	r0, [r3, #4]
10010bdc:	0212      	lsls	r2, r2, #8
10010bde:	4302      	orrs	r2, r0
10010be0:	808a      	strh	r2, [r1, #4]
10010be2:	1d88      	adds	r0, r1, #6
10010be4:	1d99      	adds	r1, r3, #6
10010be6:	4b01      	ldr	r3, [pc, #4]	; (10010bec <l2cc_data_received_handler+0x2c>)
10010be8:	4798      	blx	r3
10010bea:	bd08      	pop	{r3, pc}
10010bec:	100149b7 	.word	0x100149b7

10010bf0 <at_ble_authenticate>:
10010bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
10010bf2:	1c0c      	adds	r4, r1, #0
10010bf4:	211f      	movs	r1, #31
10010bf6:	b08b      	sub	sp, #44	; 0x2c
10010bf8:	9307      	str	r3, [sp, #28]
10010bfa:	ab02      	add	r3, sp, #8
10010bfc:	18c9      	adds	r1, r1, r3
10010bfe:	230f      	movs	r3, #15
10010c00:	700b      	strb	r3, [r1, #0]
10010c02:	4b40      	ldr	r3, [pc, #256]	; (10010d04 <at_ble_authenticate+0x114>)
10010c04:	1c05      	adds	r5, r0, #0
10010c06:	1c16      	adds	r6, r2, #0
10010c08:	4798      	blx	r3
10010c0a:	1c07      	adds	r7, r0, #0
10010c0c:	2001      	movs	r0, #1
10010c0e:	2f07      	cmp	r7, #7
10010c10:	d875      	bhi.n	10010cfe <at_ble_authenticate+0x10e>
10010c12:	2c00      	cmp	r4, #0
10010c14:	d113      	bne.n	10010c3e <at_ble_authenticate+0x4e>
10010c16:	2312      	movs	r3, #18
10010c18:	435f      	muls	r7, r3
10010c1a:	4b3b      	ldr	r3, [pc, #236]	; (10010d08 <at_ble_authenticate+0x118>)
10010c1c:	5cfb      	ldrb	r3, [r7, r3]
10010c1e:	4283      	cmp	r3, r0
10010c20:	d001      	beq.n	10010c26 <at_ble_authenticate+0x36>
10010c22:	20cf      	movs	r0, #207	; 0xcf
10010c24:	e06b      	b.n	10010cfe <at_ble_authenticate+0x10e>
10010c26:	9504      	str	r5, [sp, #16]
10010c28:	9400      	str	r4, [sp, #0]
10010c2a:	9401      	str	r4, [sp, #4]
10010c2c:	9402      	str	r4, [sp, #8]
10010c2e:	9403      	str	r4, [sp, #12]
10010c30:	1c20      	adds	r0, r4, #0
10010c32:	1c21      	adds	r1, r4, #0
10010c34:	1c22      	adds	r2, r4, #0
10010c36:	1c23      	adds	r3, r4, #0
10010c38:	4d34      	ldr	r5, [pc, #208]	; (10010d0c <at_ble_authenticate+0x11c>)
10010c3a:	47a8      	blx	r5
10010c3c:	e05e      	b.n	10010cfc <at_ble_authenticate+0x10c>
10010c3e:	7922      	ldrb	r2, [r4, #4]
10010c40:	2a06      	cmp	r2, #6
10010c42:	d9ee      	bls.n	10010c22 <at_ble_authenticate+0x32>
10010c44:	7963      	ldrb	r3, [r4, #5]
10010c46:	2b10      	cmp	r3, #16
10010c48:	d8eb      	bhi.n	10010c22 <at_ble_authenticate+0x32>
10010c4a:	429a      	cmp	r2, r3
10010c4c:	d8e9      	bhi.n	10010c22 <at_ble_authenticate+0x32>
10010c4e:	7a23      	ldrb	r3, [r4, #8]
10010c50:	2b04      	cmp	r3, #4
10010c52:	d8e6      	bhi.n	10010c22 <at_ble_authenticate+0x32>
10010c54:	79a3      	ldrb	r3, [r4, #6]
10010c56:	2b07      	cmp	r3, #7
10010c58:	d8e3      	bhi.n	10010c22 <at_ble_authenticate+0x32>
10010c5a:	79e3      	ldrb	r3, [r4, #7]
10010c5c:	2b07      	cmp	r3, #7
10010c5e:	d8e0      	bhi.n	10010c22 <at_ble_authenticate+0x32>
10010c60:	78a3      	ldrb	r3, [r4, #2]
10010c62:	2b00      	cmp	r3, #0
10010c64:	d006      	beq.n	10010c74 <at_ble_authenticate+0x84>
10010c66:	2e00      	cmp	r6, #0
10010c68:	d0db      	beq.n	10010c22 <at_ble_authenticate+0x32>
10010c6a:	4829      	ldr	r0, [pc, #164]	; (10010d10 <at_ble_authenticate+0x120>)
10010c6c:	1c31      	adds	r1, r6, #0
10010c6e:	221c      	movs	r2, #28
10010c70:	4b28      	ldr	r3, [pc, #160]	; (10010d14 <at_ble_authenticate+0x124>)
10010c72:	4798      	blx	r3
10010c74:	9b07      	ldr	r3, [sp, #28]
10010c76:	2b00      	cmp	r3, #0
10010c78:	d005      	beq.n	10010c86 <at_ble_authenticate+0x96>
10010c7a:	4827      	ldr	r0, [pc, #156]	; (10010d18 <at_ble_authenticate+0x128>)
10010c7c:	1c19      	adds	r1, r3, #0
10010c7e:	309a      	adds	r0, #154	; 0x9a
10010c80:	2210      	movs	r2, #16
10010c82:	4b24      	ldr	r3, [pc, #144]	; (10010d14 <at_ble_authenticate+0x124>)
10010c84:	4798      	blx	r3
10010c86:	7863      	ldrb	r3, [r4, #1]
10010c88:	78a2      	ldrb	r2, [r4, #2]
10010c8a:	009b      	lsls	r3, r3, #2
10010c8c:	4313      	orrs	r3, r2
10010c8e:	2212      	movs	r2, #18
10010c90:	4357      	muls	r7, r2
10010c92:	4a1d      	ldr	r2, [pc, #116]	; (10010d08 <at_ble_authenticate+0x118>)
10010c94:	b2db      	uxtb	r3, r3
10010c96:	5cba      	ldrb	r2, [r7, r2]
10010c98:	2a00      	cmp	r2, #0
10010c9a:	d116      	bne.n	10010cca <at_ble_authenticate+0xda>
10010c9c:	79a0      	ldrb	r0, [r4, #6]
10010c9e:	0742      	lsls	r2, r0, #29
10010ca0:	d502      	bpl.n	10010ca8 <at_ble_authenticate+0xb8>
10010ca2:	9a07      	ldr	r2, [sp, #28]
10010ca4:	2a00      	cmp	r2, #0
10010ca6:	d0bc      	beq.n	10010c22 <at_ble_authenticate+0x32>
10010ca8:	07c2      	lsls	r2, r0, #31
10010caa:	d501      	bpl.n	10010cb0 <at_ble_authenticate+0xc0>
10010cac:	2e00      	cmp	r6, #0
10010cae:	d0b8      	beq.n	10010c22 <at_ble_authenticate+0x32>
10010cb0:	7966      	ldrb	r6, [r4, #5]
10010cb2:	7821      	ldrb	r1, [r4, #0]
10010cb4:	78e2      	ldrb	r2, [r4, #3]
10010cb6:	9600      	str	r6, [sp, #0]
10010cb8:	9001      	str	r0, [sp, #4]
10010cba:	79e0      	ldrb	r0, [r4, #7]
10010cbc:	9002      	str	r0, [sp, #8]
10010cbe:	7a20      	ldrb	r0, [r4, #8]
10010cc0:	4c16      	ldr	r4, [pc, #88]	; (10010d1c <at_ble_authenticate+0x12c>)
10010cc2:	9003      	str	r0, [sp, #12]
10010cc4:	1c28      	adds	r0, r5, #0
10010cc6:	47a0      	blx	r4
10010cc8:	e018      	b.n	10010cfc <at_ble_authenticate+0x10c>
10010cca:	2a01      	cmp	r2, #1
10010ccc:	d1a9      	bne.n	10010c22 <at_ble_authenticate+0x32>
10010cce:	79e0      	ldrb	r0, [r4, #7]
10010cd0:	0742      	lsls	r2, r0, #29
10010cd2:	d502      	bpl.n	10010cda <at_ble_authenticate+0xea>
10010cd4:	9a07      	ldr	r2, [sp, #28]
10010cd6:	2a00      	cmp	r2, #0
10010cd8:	d0a3      	beq.n	10010c22 <at_ble_authenticate+0x32>
10010cda:	07c2      	lsls	r2, r0, #31
10010cdc:	d501      	bpl.n	10010ce2 <at_ble_authenticate+0xf2>
10010cde:	2e00      	cmp	r6, #0
10010ce0:	d09f      	beq.n	10010c22 <at_ble_authenticate+0x32>
10010ce2:	7966      	ldrb	r6, [r4, #5]
10010ce4:	7821      	ldrb	r1, [r4, #0]
10010ce6:	78e2      	ldrb	r2, [r4, #3]
10010ce8:	9600      	str	r6, [sp, #0]
10010cea:	79a6      	ldrb	r6, [r4, #6]
10010cec:	9002      	str	r0, [sp, #8]
10010cee:	9601      	str	r6, [sp, #4]
10010cf0:	7a20      	ldrb	r0, [r4, #8]
10010cf2:	9504      	str	r5, [sp, #16]
10010cf4:	9003      	str	r0, [sp, #12]
10010cf6:	4c05      	ldr	r4, [pc, #20]	; (10010d0c <at_ble_authenticate+0x11c>)
10010cf8:	2001      	movs	r0, #1
10010cfa:	47a0      	blx	r4
10010cfc:	2000      	movs	r0, #0
10010cfe:	b00b      	add	sp, #44	; 0x2c
10010d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010d02:	46c0      	nop			; (mov r8, r8)
10010d04:	100110f1 	.word	0x100110f1
10010d08:	10019a9e 	.word	0x10019a9e
10010d0c:	10011661 	.word	0x10011661
10010d10:	10019bac 	.word	0x10019bac
10010d14:	100149b7 	.word	0x100149b7
10010d18:	10019b2e 	.word	0x10019b2e
10010d1c:	10011441 	.word	0x10011441

10010d20 <at_ble_pair_key_reply>:
10010d20:	b5f0      	push	{r4, r5, r6, r7, lr}
10010d22:	b085      	sub	sp, #20
10010d24:	1c05      	adds	r5, r0, #0
10010d26:	1c0c      	adds	r4, r1, #0
10010d28:	1c16      	adds	r6, r2, #0
10010d2a:	2100      	movs	r1, #0
10010d2c:	4668      	mov	r0, sp
10010d2e:	2210      	movs	r2, #16
10010d30:	4b18      	ldr	r3, [pc, #96]	; (10010d94 <at_ble_pair_key_reply+0x74>)
10010d32:	4798      	blx	r3
10010d34:	2101      	movs	r1, #1
10010d36:	2e00      	cmp	r6, #0
10010d38:	d101      	bne.n	10010d3e <at_ble_pair_key_reply+0x1e>
10010d3a:	1c31      	adds	r1, r6, #0
10010d3c:	466e      	mov	r6, sp
10010d3e:	2c00      	cmp	r4, #0
10010d40:	d116      	bne.n	10010d70 <at_ble_pair_key_reply+0x50>
10010d42:	2701      	movs	r7, #1
10010d44:	1c23      	adds	r3, r4, #0
10010d46:	1d70      	adds	r0, r6, #5
10010d48:	3e01      	subs	r6, #1
10010d4a:	7802      	ldrb	r2, [r0, #0]
10010d4c:	3801      	subs	r0, #1
10010d4e:	3a30      	subs	r2, #48	; 0x30
10010d50:	437a      	muls	r2, r7
10010d52:	189b      	adds	r3, r3, r2
10010d54:	220a      	movs	r2, #10
10010d56:	4357      	muls	r7, r2
10010d58:	42b0      	cmp	r0, r6
10010d5a:	d1f6      	bne.n	10010d4a <at_ble_pair_key_reply+0x2a>
10010d5c:	466a      	mov	r2, sp
10010d5e:	4668      	mov	r0, sp
10010d60:	7013      	strb	r3, [r2, #0]
10010d62:	0a1a      	lsrs	r2, r3, #8
10010d64:	7042      	strb	r2, [r0, #1]
10010d66:	0c1a      	lsrs	r2, r3, #16
10010d68:	0e1b      	lsrs	r3, r3, #24
10010d6a:	7082      	strb	r2, [r0, #2]
10010d6c:	70c3      	strb	r3, [r0, #3]
10010d6e:	e009      	b.n	10010d84 <at_ble_pair_key_reply+0x64>
10010d70:	20cf      	movs	r0, #207	; 0xcf
10010d72:	2c01      	cmp	r4, #1
10010d74:	d10c      	bne.n	10010d90 <at_ble_pair_key_reply+0x70>
10010d76:	2300      	movs	r3, #0
10010d78:	4668      	mov	r0, sp
10010d7a:	5cf2      	ldrb	r2, [r6, r3]
10010d7c:	54c2      	strb	r2, [r0, r3]
10010d7e:	3301      	adds	r3, #1
10010d80:	2b10      	cmp	r3, #16
10010d82:	d1f9      	bne.n	10010d78 <at_ble_pair_key_reply+0x58>
10010d84:	2004      	movs	r0, #4
10010d86:	466a      	mov	r2, sp
10010d88:	1c2b      	adds	r3, r5, #0
10010d8a:	4c03      	ldr	r4, [pc, #12]	; (10010d98 <at_ble_pair_key_reply+0x78>)
10010d8c:	47a0      	blx	r4
10010d8e:	2000      	movs	r0, #0
10010d90:	b005      	add	sp, #20
10010d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010d94:	100149c9 	.word	0x100149c9
10010d98:	100116dd 	.word	0x100116dd

10010d9c <at_ble_send_slave_sec_request>:
10010d9c:	b570      	push	{r4, r5, r6, lr}
10010d9e:	4b0c      	ldr	r3, [pc, #48]	; (10010dd0 <at_ble_send_slave_sec_request+0x34>)
10010da0:	1c0e      	adds	r6, r1, #0
10010da2:	2100      	movs	r1, #0
10010da4:	1c05      	adds	r5, r0, #0
10010da6:	1c14      	adds	r4, r2, #0
10010da8:	4798      	blx	r3
10010daa:	2301      	movs	r3, #1
10010dac:	2807      	cmp	r0, #7
10010dae:	d80d      	bhi.n	10010dcc <at_ble_send_slave_sec_request+0x30>
10010db0:	3311      	adds	r3, #17
10010db2:	4358      	muls	r0, r3
10010db4:	4b07      	ldr	r3, [pc, #28]	; (10010dd4 <at_ble_send_slave_sec_request+0x38>)
10010db6:	5cc2      	ldrb	r2, [r0, r3]
10010db8:	23e0      	movs	r3, #224	; 0xe0
10010dba:	2a01      	cmp	r2, #1
10010dbc:	d106      	bne.n	10010dcc <at_ble_send_slave_sec_request+0x30>
10010dbe:	00b1      	lsls	r1, r6, #2
10010dc0:	430c      	orrs	r4, r1
10010dc2:	4b05      	ldr	r3, [pc, #20]	; (10010dd8 <at_ble_send_slave_sec_request+0x3c>)
10010dc4:	b2e1      	uxtb	r1, r4
10010dc6:	1c28      	adds	r0, r5, #0
10010dc8:	4798      	blx	r3
10010dca:	2300      	movs	r3, #0
10010dcc:	1c18      	adds	r0, r3, #0
10010dce:	bd70      	pop	{r4, r5, r6, pc}
10010dd0:	100110f1 	.word	0x100110f1
10010dd4:	10019a9e 	.word	0x10019a9e
10010dd8:	1001172d 	.word	0x1001172d

10010ddc <at_ble_encryption_start>:
10010ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010dde:	23cf      	movs	r3, #207	; 0xcf
10010de0:	2900      	cmp	r1, #0
10010de2:	d02b      	beq.n	10010e3c <at_ble_encryption_start+0x60>
10010de4:	2a05      	cmp	r2, #5
10010de6:	d829      	bhi.n	10010e3c <at_ble_encryption_start+0x60>
10010de8:	2701      	movs	r7, #1
10010dea:	1c3d      	adds	r5, r7, #0
10010dec:	2433      	movs	r4, #51	; 0x33
10010dee:	4095      	lsls	r5, r2
10010df0:	4225      	tst	r5, r4
10010df2:	d023      	beq.n	10010e3c <at_ble_encryption_start+0x60>
10010df4:	7e8c      	ldrb	r4, [r1, #26]
10010df6:	3c07      	subs	r4, #7
10010df8:	2c09      	cmp	r4, #9
10010dfa:	d81f      	bhi.n	10010e3c <at_ble_encryption_start+0x60>
10010dfc:	4b10      	ldr	r3, [pc, #64]	; (10010e40 <at_ble_encryption_start+0x64>)
10010dfe:	1c0c      	adds	r4, r1, #0
10010e00:	2100      	movs	r1, #0
10010e02:	1c15      	adds	r5, r2, #0
10010e04:	1c06      	adds	r6, r0, #0
10010e06:	4798      	blx	r3
10010e08:	1c3b      	adds	r3, r7, #0
10010e0a:	2807      	cmp	r0, #7
10010e0c:	d816      	bhi.n	10010e3c <at_ble_encryption_start+0x60>
10010e0e:	2312      	movs	r3, #18
10010e10:	4358      	muls	r0, r3
10010e12:	4b0c      	ldr	r3, [pc, #48]	; (10010e44 <at_ble_encryption_start+0x68>)
10010e14:	5cc7      	ldrb	r7, [r0, r3]
10010e16:	23e0      	movs	r3, #224	; 0xe0
10010e18:	2f00      	cmp	r7, #0
10010e1a:	d10f      	bne.n	10010e3c <at_ble_encryption_start+0x60>
10010e1c:	1c21      	adds	r1, r4, #0
10010e1e:	221c      	movs	r2, #28
10010e20:	4b09      	ldr	r3, [pc, #36]	; (10010e48 <at_ble_encryption_start+0x6c>)
10010e22:	480a      	ldr	r0, [pc, #40]	; (10010e4c <at_ble_encryption_start+0x70>)
10010e24:	4798      	blx	r3
10010e26:	1c23      	adds	r3, r4, #0
10010e28:	7ea1      	ldrb	r1, [r4, #26]
10010e2a:	8a22      	ldrh	r2, [r4, #16]
10010e2c:	3312      	adds	r3, #18
10010e2e:	9100      	str	r1, [sp, #0]
10010e30:	9501      	str	r5, [sp, #4]
10010e32:	1c21      	adds	r1, r4, #0
10010e34:	1c30      	adds	r0, r6, #0
10010e36:	4c06      	ldr	r4, [pc, #24]	; (10010e50 <at_ble_encryption_start+0x74>)
10010e38:	47a0      	blx	r4
10010e3a:	1c3b      	adds	r3, r7, #0
10010e3c:	1c18      	adds	r0, r3, #0
10010e3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10010e40:	100110f1 	.word	0x100110f1
10010e44:	10019a9e 	.word	0x10019a9e
10010e48:	100149b7 	.word	0x100149b7
10010e4c:	10019bac 	.word	0x10019bac
10010e50:	1001176d 	.word	0x1001176d

10010e54 <at_ble_encryption_request_reply>:
10010e54:	b573      	push	{r0, r1, r4, r5, r6, lr}
10010e56:	24cf      	movs	r4, #207	; 0xcf
10010e58:	2b00      	cmp	r3, #0
10010e5a:	d011      	beq.n	10010e80 <at_ble_encryption_request_reply+0x2c>
10010e5c:	2a00      	cmp	r2, #0
10010e5e:	d00a      	beq.n	10010e76 <at_ble_encryption_request_reply+0x22>
10010e60:	2905      	cmp	r1, #5
10010e62:	d80d      	bhi.n	10010e80 <at_ble_encryption_request_reply+0x2c>
10010e64:	2501      	movs	r5, #1
10010e66:	2633      	movs	r6, #51	; 0x33
10010e68:	408d      	lsls	r5, r1
10010e6a:	4235      	tst	r5, r6
10010e6c:	d008      	beq.n	10010e80 <at_ble_encryption_request_reply+0x2c>
10010e6e:	7e9d      	ldrb	r5, [r3, #26]
10010e70:	3d07      	subs	r5, #7
10010e72:	2d09      	cmp	r5, #9
10010e74:	d804      	bhi.n	10010e80 <at_ble_encryption_request_reply+0x2c>
10010e76:	7e9c      	ldrb	r4, [r3, #26]
10010e78:	9400      	str	r4, [sp, #0]
10010e7a:	4c02      	ldr	r4, [pc, #8]	; (10010e84 <at_ble_encryption_request_reply+0x30>)
10010e7c:	47a0      	blx	r4
10010e7e:	2400      	movs	r4, #0
10010e80:	1c20      	adds	r0, r4, #0
10010e82:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
10010e84:	10011829 	.word	0x10011829

10010e88 <rx_callback>:
10010e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010e8a:	8883      	ldrh	r3, [r0, #4]
10010e8c:	1c01      	adds	r1, r0, #0
10010e8e:	9301      	str	r3, [sp, #4]
10010e90:	88c5      	ldrh	r5, [r0, #6]
10010e92:	8806      	ldrh	r6, [r0, #0]
10010e94:	2d00      	cmp	r5, #0
10010e96:	d10f      	bne.n	10010eb8 <rx_callback+0x30>
10010e98:	1c19      	adds	r1, r3, #0
10010e9a:	1c30      	adds	r0, r6, #0
10010e9c:	4b19      	ldr	r3, [pc, #100]	; (10010f04 <rx_callback+0x7c>)
10010e9e:	1c2a      	adds	r2, r5, #0
10010ea0:	4798      	blx	r3
10010ea2:	1e03      	subs	r3, r0, #0
10010ea4:	d105      	bne.n	10010eb2 <rx_callback+0x2a>
10010ea6:	1c30      	adds	r0, r6, #0
10010ea8:	9901      	ldr	r1, [sp, #4]
10010eaa:	1c1a      	adds	r2, r3, #0
10010eac:	4c16      	ldr	r4, [pc, #88]	; (10010f08 <rx_callback+0x80>)
10010eae:	47a0      	blx	r4
10010eb0:	e027      	b.n	10010f02 <rx_callback+0x7a>
10010eb2:	4b16      	ldr	r3, [pc, #88]	; (10010f0c <rx_callback+0x84>)
10010eb4:	4798      	blx	r3
10010eb6:	e024      	b.n	10010f02 <rx_callback+0x7a>
10010eb8:	4c15      	ldr	r4, [pc, #84]	; (10010f10 <rx_callback+0x88>)
10010eba:	4a16      	ldr	r2, [pc, #88]	; (10010f14 <rx_callback+0x8c>)
10010ebc:	6823      	ldr	r3, [r4, #0]
10010ebe:	6812      	ldr	r2, [r2, #0]
10010ec0:	18eb      	adds	r3, r5, r3
10010ec2:	4293      	cmp	r3, r2
10010ec4:	d901      	bls.n	10010eca <rx_callback+0x42>
10010ec6:	2300      	movs	r3, #0
10010ec8:	6023      	str	r3, [r4, #0]
10010eca:	4f13      	ldr	r7, [pc, #76]	; (10010f18 <rx_callback+0x90>)
10010ecc:	6822      	ldr	r2, [r4, #0]
10010ece:	683b      	ldr	r3, [r7, #0]
10010ed0:	3108      	adds	r1, #8
10010ed2:	1898      	adds	r0, r3, r2
10010ed4:	1c2a      	adds	r2, r5, #0
10010ed6:	4b11      	ldr	r3, [pc, #68]	; (10010f1c <rx_callback+0x94>)
10010ed8:	4798      	blx	r3
10010eda:	683b      	ldr	r3, [r7, #0]
10010edc:	6822      	ldr	r2, [r4, #0]
10010ede:	1c30      	adds	r0, r6, #0
10010ee0:	189a      	adds	r2, r3, r2
10010ee2:	9901      	ldr	r1, [sp, #4]
10010ee4:	4b07      	ldr	r3, [pc, #28]	; (10010f04 <rx_callback+0x7c>)
10010ee6:	4798      	blx	r3
10010ee8:	2800      	cmp	r0, #0
10010eea:	d1e2      	bne.n	10010eb2 <rx_callback+0x2a>
10010eec:	6823      	ldr	r3, [r4, #0]
10010eee:	683a      	ldr	r2, [r7, #0]
10010ef0:	1c30      	adds	r0, r6, #0
10010ef2:	18d2      	adds	r2, r2, r3
10010ef4:	9901      	ldr	r1, [sp, #4]
10010ef6:	1c2b      	adds	r3, r5, #0
10010ef8:	4e03      	ldr	r6, [pc, #12]	; (10010f08 <rx_callback+0x80>)
10010efa:	47b0      	blx	r6
10010efc:	6823      	ldr	r3, [r4, #0]
10010efe:	18ed      	adds	r5, r5, r3
10010f00:	6025      	str	r5, [r4, #0]
10010f02:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10010f04:	1000f51d 	.word	0x1000f51d
10010f08:	1000f495 	.word	0x1000f495
10010f0c:	1000ef41 	.word	0x1000ef41
10010f10:	10019c08 	.word	0x10019c08
10010f14:	10018bb0 	.word	0x10018bb0
10010f18:	10018bac 	.word	0x10018bac
10010f1c:	100149b7 	.word	0x100149b7

10010f20 <interface_send>:
10010f20:	b508      	push	{r3, lr}
10010f22:	4b02      	ldr	r3, [pc, #8]	; (10010f2c <interface_send+0xc>)
10010f24:	4798      	blx	r3
10010f26:	2000      	movs	r0, #0
10010f28:	bd08      	pop	{r3, pc}
10010f2a:	46c0      	nop			; (mov r8, r8)
10010f2c:	1000ec39 	.word	0x1000ec39

10010f30 <interface_init>:
10010f30:	2280      	movs	r2, #128	; 0x80
10010f32:	b510      	push	{r4, lr}
10010f34:	2100      	movs	r1, #0
10010f36:	1c04      	adds	r4, r0, #0
10010f38:	0092      	lsls	r2, r2, #2
10010f3a:	4b08      	ldr	r3, [pc, #32]	; (10010f5c <interface_init+0x2c>)
10010f3c:	4808      	ldr	r0, [pc, #32]	; (10010f60 <interface_init+0x30>)
10010f3e:	4798      	blx	r3
10010f40:	2200      	movs	r2, #0
10010f42:	4b08      	ldr	r3, [pc, #32]	; (10010f64 <interface_init+0x34>)
10010f44:	601a      	str	r2, [r3, #0]
10010f46:	4a08      	ldr	r2, [pc, #32]	; (10010f68 <interface_init+0x38>)
10010f48:	4b08      	ldr	r3, [pc, #32]	; (10010f6c <interface_init+0x3c>)
10010f4a:	601a      	str	r2, [r3, #0]
10010f4c:	4b08      	ldr	r3, [pc, #32]	; (10010f70 <interface_init+0x40>)
10010f4e:	6922      	ldr	r2, [r4, #16]
10010f50:	601a      	str	r2, [r3, #0]
10010f52:	6962      	ldr	r2, [r4, #20]
10010f54:	4b07      	ldr	r3, [pc, #28]	; (10010f74 <interface_init+0x44>)
10010f56:	601a      	str	r2, [r3, #0]
10010f58:	bd10      	pop	{r4, pc}
10010f5a:	46c0      	nop			; (mov r8, r8)
10010f5c:	100149c9 	.word	0x100149c9
10010f60:	10019e0c 	.word	0x10019e0c
10010f64:	10019c08 	.word	0x10019c08
10010f68:	10019c0c 	.word	0x10019c0c
10010f6c:	10017104 	.word	0x10017104
10010f70:	10018bac 	.word	0x10018bac
10010f74:	10018bb0 	.word	0x10018bb0

10010f78 <platform_cmd_cmpl_signal>:
10010f78:	2201      	movs	r2, #1
10010f7a:	4b01      	ldr	r3, [pc, #4]	; (10010f80 <platform_cmd_cmpl_signal+0x8>)
10010f7c:	601a      	str	r2, [r3, #0]
10010f7e:	4770      	bx	lr
10010f80:	10018bb4 	.word	0x10018bb4

10010f84 <platform_cmd_cmpl_wait>:
10010f84:	b510      	push	{r4, lr}
10010f86:	1c04      	adds	r4, r0, #0
10010f88:	4b07      	ldr	r3, [pc, #28]	; (10010fa8 <platform_cmd_cmpl_wait+0x24>)
10010f8a:	681a      	ldr	r2, [r3, #0]
10010f8c:	2a01      	cmp	r2, #1
10010f8e:	d003      	beq.n	10010f98 <platform_cmd_cmpl_wait+0x14>
10010f90:	4b06      	ldr	r3, [pc, #24]	; (10010fac <platform_cmd_cmpl_wait+0x28>)
10010f92:	2000      	movs	r0, #0
10010f94:	4798      	blx	r3
10010f96:	e7f7      	b.n	10010f88 <platform_cmd_cmpl_wait+0x4>
10010f98:	6819      	ldr	r1, [r3, #0]
10010f9a:	2901      	cmp	r1, #1
10010f9c:	d102      	bne.n	10010fa4 <platform_cmd_cmpl_wait+0x20>
10010f9e:	2200      	movs	r2, #0
10010fa0:	601a      	str	r2, [r3, #0]
10010fa2:	e000      	b.n	10010fa6 <platform_cmd_cmpl_wait+0x22>
10010fa4:	7022      	strb	r2, [r4, #0]
10010fa6:	bd10      	pop	{r4, pc}
10010fa8:	10018bb4 	.word	0x10018bb4
10010fac:	1000ecc9 	.word	0x1000ecc9

10010fb0 <start_timer>:
10010fb0:	4770      	bx	lr

10010fb2 <stop_timer>:
10010fb2:	4770      	bx	lr

10010fb4 <dbg_le_set_bd_addr_req_handler>:
10010fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010fb6:	466b      	mov	r3, sp
10010fb8:	1dde      	adds	r6, r3, #7
10010fba:	2300      	movs	r3, #0
10010fbc:	7033      	strb	r3, [r6, #0]
10010fbe:	230f      	movs	r3, #15
10010fc0:	4c13      	ldr	r4, [pc, #76]	; (10011010 <dbg_le_set_bd_addr_req_handler+0x5c>)
10010fc2:	2703      	movs	r7, #3
10010fc4:	7023      	strb	r3, [r4, #0]
10010fc6:	2300      	movs	r3, #0
10010fc8:	70e3      	strb	r3, [r4, #3]
10010fca:	4b12      	ldr	r3, [pc, #72]	; (10011014 <dbg_le_set_bd_addr_req_handler+0x60>)
10010fcc:	1c01      	adds	r1, r0, #0
10010fce:	881a      	ldrh	r2, [r3, #0]
10010fd0:	881b      	ldrh	r3, [r3, #0]
10010fd2:	7122      	strb	r2, [r4, #4]
10010fd4:	0a1b      	lsrs	r3, r3, #8
10010fd6:	2206      	movs	r2, #6
10010fd8:	7163      	strb	r3, [r4, #5]
10010fda:	480f      	ldr	r0, [pc, #60]	; (10011018 <dbg_le_set_bd_addr_req_handler+0x64>)
10010fdc:	4b0f      	ldr	r3, [pc, #60]	; (1001101c <dbg_le_set_bd_addr_req_handler+0x68>)
10010fde:	7067      	strb	r7, [r4, #1]
10010fe0:	70a7      	strb	r7, [r4, #2]
10010fe2:	4798      	blx	r3
10010fe4:	4d0e      	ldr	r5, [pc, #56]	; (10011020 <dbg_le_set_bd_addr_req_handler+0x6c>)
10010fe6:	4b0f      	ldr	r3, [pc, #60]	; (10011024 <dbg_le_set_bd_addr_req_handler+0x70>)
10010fe8:	210e      	movs	r1, #14
10010fea:	802b      	strh	r3, [r5, #0]
10010fec:	2306      	movs	r3, #6
10010fee:	71a3      	strb	r3, [r4, #6]
10010ff0:	2300      	movs	r3, #0
10010ff2:	1c20      	adds	r0, r4, #0
10010ff4:	71e3      	strb	r3, [r4, #7]
10010ff6:	4b0c      	ldr	r3, [pc, #48]	; (10011028 <dbg_le_set_bd_addr_req_handler+0x74>)
10010ff8:	80af      	strh	r7, [r5, #4]
10010ffa:	4798      	blx	r3
10010ffc:	1c30      	adds	r0, r6, #0
10010ffe:	4b0b      	ldr	r3, [pc, #44]	; (1001102c <dbg_le_set_bd_addr_req_handler+0x78>)
10011000:	4798      	blx	r3
10011002:	7833      	ldrb	r3, [r6, #0]
10011004:	20e2      	movs	r0, #226	; 0xe2
10011006:	2b00      	cmp	r3, #0
10011008:	d101      	bne.n	1001100e <dbg_le_set_bd_addr_req_handler+0x5a>
1001100a:	68ab      	ldr	r3, [r5, #8]
1001100c:	7818      	ldrb	r0, [r3, #0]
1001100e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10011010:	10019e0c 	.word	0x10019e0c
10011014:	10019a9c 	.word	0x10019a9c
10011018:	10019e14 	.word	0x10019e14
1001101c:	100149b7 	.word	0x100149b7
10011020:	10019a90 	.word	0x10019a90
10011024:	00000329 	.word	0x00000329
10011028:	10010f21 	.word	0x10010f21
1001102c:	10010f85 	.word	0x10010f85

10011030 <gapc_get_dev_info_cfm.constprop.1>:
10011030:	b538      	push	{r3, r4, r5, lr}
10011032:	230b      	movs	r3, #11
10011034:	4c27      	ldr	r4, [pc, #156]	; (100110d4 <gapc_get_dev_info_cfm.constprop.1+0xa4>)
10011036:	7023      	strb	r3, [r4, #0]
10011038:	3303      	adds	r3, #3
1001103a:	7063      	strb	r3, [r4, #1]
1001103c:	3329      	adds	r3, #41	; 0x29
1001103e:	70a3      	strb	r3, [r4, #2]
10011040:	4b25      	ldr	r3, [pc, #148]	; (100110d8 <gapc_get_dev_info_cfm.constprop.1+0xa8>)
10011042:	70e1      	strb	r1, [r4, #3]
10011044:	881a      	ldrh	r2, [r3, #0]
10011046:	881b      	ldrh	r3, [r3, #0]
10011048:	7122      	strb	r2, [r4, #4]
1001104a:	0a1b      	lsrs	r3, r3, #8
1001104c:	7163      	strb	r3, [r4, #5]
1001104e:	2300      	movs	r3, #0
10011050:	7220      	strb	r0, [r4, #8]
10011052:	7263      	strb	r3, [r4, #9]
10011054:	2801      	cmp	r0, #1
10011056:	d02b      	beq.n	100110b0 <gapc_get_dev_info_cfm.constprop.1+0x80>
10011058:	4298      	cmp	r0, r3
1001105a:	d01b      	beq.n	10011094 <gapc_get_dev_info_cfm.constprop.1+0x64>
1001105c:	2802      	cmp	r0, #2
1001105e:	d12f      	bne.n	100110c0 <gapc_get_dev_info_cfm.constprop.1+0x90>
10011060:	4b1e      	ldr	r3, [pc, #120]	; (100110dc <gapc_get_dev_info_cfm.constprop.1+0xac>)
10011062:	2112      	movs	r1, #18
10011064:	1c1a      	adds	r2, r3, #0
10011066:	32ce      	adds	r2, #206	; 0xce
10011068:	8812      	ldrh	r2, [r2, #0]
1001106a:	72a2      	strb	r2, [r4, #10]
1001106c:	0a12      	lsrs	r2, r2, #8
1001106e:	72e2      	strb	r2, [r4, #11]
10011070:	1c1a      	adds	r2, r3, #0
10011072:	32d0      	adds	r2, #208	; 0xd0
10011074:	8812      	ldrh	r2, [r2, #0]
10011076:	7322      	strb	r2, [r4, #12]
10011078:	0a12      	lsrs	r2, r2, #8
1001107a:	7362      	strb	r2, [r4, #13]
1001107c:	1c1a      	adds	r2, r3, #0
1001107e:	32d2      	adds	r2, #210	; 0xd2
10011080:	8812      	ldrh	r2, [r2, #0]
10011082:	33d4      	adds	r3, #212	; 0xd4
10011084:	73a2      	strb	r2, [r4, #14]
10011086:	0a12      	lsrs	r2, r2, #8
10011088:	73e2      	strb	r2, [r4, #15]
1001108a:	881b      	ldrh	r3, [r3, #0]
1001108c:	7423      	strb	r3, [r4, #16]
1001108e:	0a1b      	lsrs	r3, r3, #8
10011090:	7463      	strb	r3, [r4, #17]
10011092:	e016      	b.n	100110c2 <gapc_get_dev_info_cfm.constprop.1+0x92>
10011094:	4b11      	ldr	r3, [pc, #68]	; (100110dc <gapc_get_dev_info_cfm.constprop.1+0xac>)
10011096:	4912      	ldr	r1, [pc, #72]	; (100110e0 <gapc_get_dev_info_cfm.constprop.1+0xb0>)
10011098:	33aa      	adds	r3, #170	; 0xaa
1001109a:	881d      	ldrh	r5, [r3, #0]
1001109c:	4811      	ldr	r0, [pc, #68]	; (100110e4 <gapc_get_dev_info_cfm.constprop.1+0xb4>)
1001109e:	0a2b      	lsrs	r3, r5, #8
100110a0:	72a5      	strb	r5, [r4, #10]
100110a2:	72e3      	strb	r3, [r4, #11]
100110a4:	1c2a      	adds	r2, r5, #0
100110a6:	4b10      	ldr	r3, [pc, #64]	; (100110e8 <gapc_get_dev_info_cfm.constprop.1+0xb8>)
100110a8:	350c      	adds	r5, #12
100110aa:	4798      	blx	r3
100110ac:	b2a9      	uxth	r1, r5
100110ae:	e008      	b.n	100110c2 <gapc_get_dev_info_cfm.constprop.1+0x92>
100110b0:	4b0a      	ldr	r3, [pc, #40]	; (100110dc <gapc_get_dev_info_cfm.constprop.1+0xac>)
100110b2:	210c      	movs	r1, #12
100110b4:	33cc      	adds	r3, #204	; 0xcc
100110b6:	881b      	ldrh	r3, [r3, #0]
100110b8:	72a3      	strb	r3, [r4, #10]
100110ba:	0a1b      	lsrs	r3, r3, #8
100110bc:	72e3      	strb	r3, [r4, #11]
100110be:	e000      	b.n	100110c2 <gapc_get_dev_info_cfm.constprop.1+0x92>
100110c0:	210a      	movs	r1, #10
100110c2:	1c0b      	adds	r3, r1, #0
100110c4:	3b08      	subs	r3, #8
100110c6:	71a3      	strb	r3, [r4, #6]
100110c8:	121b      	asrs	r3, r3, #8
100110ca:	71e3      	strb	r3, [r4, #7]
100110cc:	1c20      	adds	r0, r4, #0
100110ce:	4b07      	ldr	r3, [pc, #28]	; (100110ec <gapc_get_dev_info_cfm.constprop.1+0xbc>)
100110d0:	4798      	blx	r3
100110d2:	bd38      	pop	{r3, r4, r5, pc}
100110d4:	10019e0c 	.word	0x10019e0c
100110d8:	10019a9c 	.word	0x10019a9c
100110dc:	10019b2e 	.word	0x10019b2e
100110e0:	10019bda 	.word	0x10019bda
100110e4:	10019e18 	.word	0x10019e18
100110e8:	100149b7 	.word	0x100149b7
100110ec:	10010f21 	.word	0x10010f21

100110f0 <check_ConnData_idx_role>:
100110f0:	4b0c      	ldr	r3, [pc, #48]	; (10011124 <check_ConnData_idx_role+0x34>)
100110f2:	b570      	push	{r4, r5, r6, lr}
100110f4:	1c04      	adds	r4, r0, #0
100110f6:	2008      	movs	r0, #8
100110f8:	429c      	cmp	r4, r3
100110fa:	d011      	beq.n	10011120 <check_ConnData_idx_role+0x30>
100110fc:	2300      	movs	r3, #0
100110fe:	2212      	movs	r2, #18
10011100:	435a      	muls	r2, r3
10011102:	4d09      	ldr	r5, [pc, #36]	; (10011128 <check_ConnData_idx_role+0x38>)
10011104:	b2d8      	uxtb	r0, r3
10011106:	1956      	adds	r6, r2, r5
10011108:	8976      	ldrh	r6, [r6, #10]
1001110a:	42a6      	cmp	r6, r4
1001110c:	d104      	bne.n	10011118 <check_ConnData_idx_role+0x28>
1001110e:	2900      	cmp	r1, #0
10011110:	d006      	beq.n	10011120 <check_ConnData_idx_role+0x30>
10011112:	5d53      	ldrb	r3, [r2, r5]
10011114:	700b      	strb	r3, [r1, #0]
10011116:	e003      	b.n	10011120 <check_ConnData_idx_role+0x30>
10011118:	3301      	adds	r3, #1
1001111a:	2b08      	cmp	r3, #8
1001111c:	d1ef      	bne.n	100110fe <check_ConnData_idx_role+0xe>
1001111e:	1c18      	adds	r0, r3, #0
10011120:	bd70      	pop	{r4, r5, r6, pc}
10011122:	46c0      	nop			; (mov r8, r8)
10011124:	0000ffff 	.word	0x0000ffff
10011128:	10019a9e 	.word	0x10019a9e

1001112c <check_ConnData_emptyEntry>:
1001112c:	2300      	movs	r3, #0
1001112e:	2212      	movs	r2, #18
10011130:	435a      	muls	r2, r3
10011132:	4906      	ldr	r1, [pc, #24]	; (1001114c <check_ConnData_emptyEntry+0x20>)
10011134:	b2d8      	uxtb	r0, r3
10011136:	1852      	adds	r2, r2, r1
10011138:	8951      	ldrh	r1, [r2, #10]
1001113a:	4a05      	ldr	r2, [pc, #20]	; (10011150 <check_ConnData_emptyEntry+0x24>)
1001113c:	4291      	cmp	r1, r2
1001113e:	d003      	beq.n	10011148 <check_ConnData_emptyEntry+0x1c>
10011140:	3301      	adds	r3, #1
10011142:	2b08      	cmp	r3, #8
10011144:	d1f3      	bne.n	1001112e <check_ConnData_emptyEntry+0x2>
10011146:	1c18      	adds	r0, r3, #0
10011148:	4770      	bx	lr
1001114a:	46c0      	nop			; (mov r8, r8)
1001114c:	10019a9e 	.word	0x10019a9e
10011150:	0000ffff 	.word	0x0000ffff

10011154 <gapc_cmp_evt>:
10011154:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011156:	780b      	ldrb	r3, [r1, #0]
10011158:	1c05      	adds	r5, r0, #0
1001115a:	1e58      	subs	r0, r3, #1
1001115c:	784e      	ldrb	r6, [r1, #1]
1001115e:	280f      	cmp	r0, #15
10011160:	d85a      	bhi.n	10011218 <gapc_cmp_evt+0xc4>
10011162:	1c14      	adds	r4, r2, #0
10011164:	f001 fba4 	bl	100128b0 <__gnu_thumb1_case_uqi>
10011168:	5858440a 	.word	0x5858440a
1001116c:	4b584444 	.word	0x4b584444
10011170:	0825122d 	.word	0x0825122d
10011174:	3e395858 	.word	0x3e395858
10011178:	203b      	movs	r0, #59	; 0x3b
1001117a:	e04e      	b.n	1001121a <gapc_cmp_evt+0xc6>
1001117c:	203b      	movs	r0, #59	; 0x3b
1001117e:	2e00      	cmp	r6, #0
10011180:	d04b      	beq.n	1001121a <gapc_cmp_evt+0xc6>
10011182:	0a2d      	lsrs	r5, r5, #8
10011184:	8015      	strh	r5, [r2, #0]
10011186:	7096      	strb	r6, [r2, #2]
10011188:	3835      	subs	r0, #53	; 0x35
1001118a:	e046      	b.n	1001121a <gapc_cmp_evt+0xc6>
1001118c:	466b      	mov	r3, sp
1001118e:	1ddf      	adds	r7, r3, #7
10011190:	2301      	movs	r3, #1
10011192:	0a2d      	lsrs	r5, r5, #8
10011194:	703b      	strb	r3, [r7, #0]
10011196:	1c28      	adds	r0, r5, #0
10011198:	1c39      	adds	r1, r7, #0
1001119a:	4b20      	ldr	r3, [pc, #128]	; (1001121c <gapc_cmp_evt+0xc8>)
1001119c:	4798      	blx	r3
1001119e:	2807      	cmp	r0, #7
100111a0:	d803      	bhi.n	100111aa <gapc_cmp_evt+0x56>
100111a2:	783b      	ldrb	r3, [r7, #0]
100111a4:	203b      	movs	r0, #59	; 0x3b
100111a6:	2b00      	cmp	r3, #0
100111a8:	d037      	beq.n	1001121a <gapc_cmp_evt+0xc6>
100111aa:	8065      	strh	r5, [r4, #2]
100111ac:	7126      	strb	r6, [r4, #4]
100111ae:	2009      	movs	r0, #9
100111b0:	e033      	b.n	1001121a <gapc_cmp_evt+0xc6>
100111b2:	203b      	movs	r0, #59	; 0x3b
100111b4:	2e00      	cmp	r6, #0
100111b6:	d030      	beq.n	1001121a <gapc_cmp_evt+0xc6>
100111b8:	0a2d      	lsrs	r5, r5, #8
100111ba:	8015      	strh	r5, [r2, #0]
100111bc:	7096      	strb	r6, [r2, #2]
100111be:	382d      	subs	r0, #45	; 0x2d
100111c0:	e02b      	b.n	1001121a <gapc_cmp_evt+0xc6>
100111c2:	203b      	movs	r0, #59	; 0x3b
100111c4:	2e00      	cmp	r6, #0
100111c6:	d028      	beq.n	1001121a <gapc_cmp_evt+0xc6>
100111c8:	2300      	movs	r3, #0
100111ca:	0a2d      	lsrs	r5, r5, #8
100111cc:	8015      	strh	r5, [r2, #0]
100111ce:	7096      	strb	r6, [r2, #2]
100111d0:	8093      	strh	r3, [r2, #4]
100111d2:	80d3      	strh	r3, [r2, #6]
100111d4:	8113      	strh	r3, [r2, #8]
100111d6:	3834      	subs	r0, #52	; 0x34
100111d8:	e01f      	b.n	1001121a <gapc_cmp_evt+0xc6>
100111da:	203b      	movs	r0, #59	; 0x3b
100111dc:	2e00      	cmp	r6, #0
100111de:	d01c      	beq.n	1001121a <gapc_cmp_evt+0xc6>
100111e0:	7216      	strb	r6, [r2, #8]
100111e2:	e003      	b.n	100111ec <gapc_cmp_evt+0x98>
100111e4:	203b      	movs	r0, #59	; 0x3b
100111e6:	2e00      	cmp	r6, #0
100111e8:	d017      	beq.n	1001121a <gapc_cmp_evt+0xc6>
100111ea:	7116      	strb	r6, [r2, #4]
100111ec:	3812      	subs	r0, #18
100111ee:	e014      	b.n	1001121a <gapc_cmp_evt+0xc6>
100111f0:	203b      	movs	r0, #59	; 0x3b
100111f2:	2e00      	cmp	r6, #0
100111f4:	d011      	beq.n	1001121a <gapc_cmp_evt+0xc6>
100111f6:	7093      	strb	r3, [r2, #2]
100111f8:	70d6      	strb	r6, [r2, #3]
100111fa:	382a      	subs	r0, #42	; 0x2a
100111fc:	e00d      	b.n	1001121a <gapc_cmp_evt+0xc6>
100111fe:	203b      	movs	r0, #59	; 0x3b
10011200:	2e00      	cmp	r6, #0
10011202:	d00a      	beq.n	1001121a <gapc_cmp_evt+0xc6>
10011204:	0a2d      	lsrs	r5, r5, #8
10011206:	7016      	strb	r6, [r2, #0]
10011208:	8055      	strh	r5, [r2, #2]
1001120a:	1d10      	adds	r0, r2, #4
1001120c:	2100      	movs	r1, #0
1001120e:	2205      	movs	r2, #5
10011210:	4b03      	ldr	r3, [pc, #12]	; (10011220 <gapc_cmp_evt+0xcc>)
10011212:	4798      	blx	r3
10011214:	2012      	movs	r0, #18
10011216:	e000      	b.n	1001121a <gapc_cmp_evt+0xc6>
10011218:	2000      	movs	r0, #0
1001121a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1001121c:	100110f1 	.word	0x100110f1
10011220:	100149c9 	.word	0x100149c9

10011224 <gapc_connection_cfm_handler>:
10011224:	b5f0      	push	{r4, r5, r6, r7, lr}
10011226:	b085      	sub	sp, #20
10011228:	1c1d      	adds	r5, r3, #0
1001122a:	ab0a      	add	r3, sp, #40	; 0x28
1001122c:	781b      	ldrb	r3, [r3, #0]
1001122e:	9201      	str	r2, [sp, #4]
10011230:	9302      	str	r3, [sp, #8]
10011232:	ab0b      	add	r3, sp, #44	; 0x2c
10011234:	781b      	ldrb	r3, [r3, #0]
10011236:	1c07      	adds	r7, r0, #0
10011238:	9303      	str	r3, [sp, #12]
1001123a:	ab0c      	add	r3, sp, #48	; 0x30
1001123c:	881a      	ldrh	r2, [r3, #0]
1001123e:	2302      	movs	r3, #2
10011240:	1c0e      	adds	r6, r1, #0
10011242:	4c23      	ldr	r4, [pc, #140]	; (100112d0 <gapc_connection_cfm_handler+0xac>)
10011244:	1c39      	adds	r1, r7, #0
10011246:	7023      	strb	r3, [r4, #0]
10011248:	330c      	adds	r3, #12
1001124a:	7063      	strb	r3, [r4, #1]
1001124c:	70a3      	strb	r3, [r4, #2]
1001124e:	4b21      	ldr	r3, [pc, #132]	; (100112d4 <gapc_connection_cfm_handler+0xb0>)
10011250:	70e2      	strb	r2, [r4, #3]
10011252:	881a      	ldrh	r2, [r3, #0]
10011254:	881b      	ldrh	r3, [r3, #0]
10011256:	7122      	strb	r2, [r4, #4]
10011258:	0a1b      	lsrs	r3, r3, #8
1001125a:	4f1f      	ldr	r7, [pc, #124]	; (100112d8 <gapc_connection_cfm_handler+0xb4>)
1001125c:	2210      	movs	r2, #16
1001125e:	481f      	ldr	r0, [pc, #124]	; (100112dc <gapc_connection_cfm_handler+0xb8>)
10011260:	7163      	strb	r3, [r4, #5]
10011262:	47b8      	blx	r7
10011264:	0a33      	lsrs	r3, r6, #8
10011266:	7626      	strb	r6, [r4, #24]
10011268:	7663      	strb	r3, [r4, #25]
1001126a:	9901      	ldr	r1, [sp, #4]
1001126c:	0c33      	lsrs	r3, r6, #16
1001126e:	2210      	movs	r2, #16
10011270:	0e36      	lsrs	r6, r6, #24
10011272:	481b      	ldr	r0, [pc, #108]	; (100112e0 <gapc_connection_cfm_handler+0xbc>)
10011274:	76a3      	strb	r3, [r4, #26]
10011276:	76e6      	strb	r6, [r4, #27]
10011278:	47b8      	blx	r7
1001127a:	1c23      	adds	r3, r4, #0
1001127c:	332c      	adds	r3, #44	; 0x2c
1001127e:	701d      	strb	r5, [r3, #0]
10011280:	1c23      	adds	r3, r4, #0
10011282:	0a2a      	lsrs	r2, r5, #8
10011284:	332d      	adds	r3, #45	; 0x2d
10011286:	701a      	strb	r2, [r3, #0]
10011288:	1c23      	adds	r3, r4, #0
1001128a:	0c2a      	lsrs	r2, r5, #16
1001128c:	332e      	adds	r3, #46	; 0x2e
1001128e:	701a      	strb	r2, [r3, #0]
10011290:	1c23      	adds	r3, r4, #0
10011292:	0e2d      	lsrs	r5, r5, #24
10011294:	332f      	adds	r3, #47	; 0x2f
10011296:	466a      	mov	r2, sp
10011298:	701d      	strb	r5, [r3, #0]
1001129a:	1c23      	adds	r3, r4, #0
1001129c:	7a12      	ldrb	r2, [r2, #8]
1001129e:	3330      	adds	r3, #48	; 0x30
100112a0:	701a      	strb	r2, [r3, #0]
100112a2:	1c23      	adds	r3, r4, #0
100112a4:	2500      	movs	r5, #0
100112a6:	3331      	adds	r3, #49	; 0x31
100112a8:	466a      	mov	r2, sp
100112aa:	701d      	strb	r5, [r3, #0]
100112ac:	1c23      	adds	r3, r4, #0
100112ae:	7b12      	ldrb	r2, [r2, #12]
100112b0:	3332      	adds	r3, #50	; 0x32
100112b2:	701a      	strb	r2, [r3, #0]
100112b4:	1c23      	adds	r3, r4, #0
100112b6:	3333      	adds	r3, #51	; 0x33
100112b8:	701d      	strb	r5, [r3, #0]
100112ba:	232c      	movs	r3, #44	; 0x2c
100112bc:	1c20      	adds	r0, r4, #0
100112be:	71a3      	strb	r3, [r4, #6]
100112c0:	2134      	movs	r1, #52	; 0x34
100112c2:	4b08      	ldr	r3, [pc, #32]	; (100112e4 <gapc_connection_cfm_handler+0xc0>)
100112c4:	71e5      	strb	r5, [r4, #7]
100112c6:	4798      	blx	r3
100112c8:	1c28      	adds	r0, r5, #0
100112ca:	b005      	add	sp, #20
100112cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
100112ce:	46c0      	nop			; (mov r8, r8)
100112d0:	10019e0c 	.word	0x10019e0c
100112d4:	10019a9c 	.word	0x10019a9c
100112d8:	100149b7 	.word	0x100149b7
100112dc:	10019e14 	.word	0x10019e14
100112e0:	10019e28 	.word	0x10019e28
100112e4:	10010f21 	.word	0x10010f21

100112e8 <gapc_con_req_ind>:
100112e8:	b5f0      	push	{r4, r5, r6, r7, lr}
100112ea:	7845      	ldrb	r5, [r0, #1]
100112ec:	7803      	ldrb	r3, [r0, #0]
100112ee:	4c30      	ldr	r4, [pc, #192]	; (100113b0 <gapc_con_req_ind+0xc8>)
100112f0:	022d      	lsls	r5, r5, #8
100112f2:	431d      	orrs	r5, r3
100112f4:	85a5      	strh	r5, [r4, #44]	; 0x2c
100112f6:	78c3      	ldrb	r3, [r0, #3]
100112f8:	7882      	ldrb	r2, [r0, #2]
100112fa:	b08b      	sub	sp, #44	; 0x2c
100112fc:	021b      	lsls	r3, r3, #8
100112fe:	431a      	orrs	r2, r3
10011300:	466b      	mov	r3, sp
10011302:	9205      	str	r2, [sp, #20]
10011304:	8a9b      	ldrh	r3, [r3, #20]
10011306:	2120      	movs	r1, #32
10011308:	85e3      	strh	r3, [r4, #46]	; 0x2e
1001130a:	7943      	ldrb	r3, [r0, #5]
1001130c:	7902      	ldrb	r2, [r0, #4]
1001130e:	021b      	lsls	r3, r3, #8
10011310:	431a      	orrs	r2, r3
10011312:	466b      	mov	r3, sp
10011314:	9206      	str	r2, [sp, #24]
10011316:	8b1b      	ldrh	r3, [r3, #24]
10011318:	1c06      	adds	r6, r0, #0
1001131a:	8623      	strh	r3, [r4, #48]	; 0x30
1001131c:	79c3      	ldrb	r3, [r0, #7]
1001131e:	7982      	ldrb	r2, [r0, #6]
10011320:	021b      	lsls	r3, r3, #8
10011322:	431a      	orrs	r2, r3
10011324:	466b      	mov	r3, sp
10011326:	9207      	str	r2, [sp, #28]
10011328:	466a      	mov	r2, sp
1001132a:	8b9b      	ldrh	r3, [r3, #28]
1001132c:	1852      	adds	r2, r2, r1
1001132e:	8663      	strh	r3, [r4, #50]	; 0x32
10011330:	7a43      	ldrb	r3, [r0, #9]
10011332:	1c01      	adds	r1, r0, #0
10011334:	9308      	str	r3, [sp, #32]
10011336:	1c23      	adds	r3, r4, #0
10011338:	7812      	ldrb	r2, [r2, #0]
1001133a:	3377      	adds	r3, #119	; 0x77
1001133c:	3478      	adds	r4, #120	; 0x78
1001133e:	701a      	strb	r2, [r3, #0]
10011340:	310a      	adds	r1, #10
10011342:	2206      	movs	r2, #6
10011344:	4b1b      	ldr	r3, [pc, #108]	; (100113b4 <gapc_con_req_ind+0xcc>)
10011346:	1c20      	adds	r0, r4, #0
10011348:	4798      	blx	r3
1001134a:	7c33      	ldrb	r3, [r6, #16]
1001134c:	9309      	str	r3, [sp, #36]	; 0x24
1001134e:	4b1a      	ldr	r3, [pc, #104]	; (100113b8 <gapc_con_req_ind+0xd0>)
10011350:	4798      	blx	r3
10011352:	4e1a      	ldr	r6, [pc, #104]	; (100113bc <gapc_con_req_ind+0xd4>)
10011354:	1e07      	subs	r7, r0, #0
10011356:	2f07      	cmp	r7, #7
10011358:	d81b      	bhi.n	10011392 <gapc_con_req_ind+0xaa>
1001135a:	2312      	movs	r3, #18
1001135c:	4343      	muls	r3, r0
1001135e:	18f0      	adds	r0, r6, r3
10011360:	8145      	strh	r5, [r0, #10]
10011362:	4669      	mov	r1, sp
10011364:	2524      	movs	r5, #36	; 0x24
10011366:	1949      	adds	r1, r1, r5
10011368:	7809      	ldrb	r1, [r1, #0]
1001136a:	2206      	movs	r2, #6
1001136c:	54f1      	strb	r1, [r6, r3]
1001136e:	2120      	movs	r1, #32
10011370:	466b      	mov	r3, sp
10011372:	185b      	adds	r3, r3, r1
10011374:	781b      	ldrb	r3, [r3, #0]
10011376:	1c21      	adds	r1, r4, #0
10011378:	7043      	strb	r3, [r0, #1]
1001137a:	466b      	mov	r3, sp
1001137c:	8a9b      	ldrh	r3, [r3, #20]
1001137e:	3002      	adds	r0, #2
10011380:	8143      	strh	r3, [r0, #10]
10011382:	466b      	mov	r3, sp
10011384:	8b1b      	ldrh	r3, [r3, #24]
10011386:	8183      	strh	r3, [r0, #12]
10011388:	466b      	mov	r3, sp
1001138a:	8b9b      	ldrh	r3, [r3, #28]
1001138c:	81c3      	strh	r3, [r0, #14]
1001138e:	4b09      	ldr	r3, [pc, #36]	; (100113b4 <gapc_con_req_ind+0xcc>)
10011390:	4798      	blx	r3
10011392:	2112      	movs	r1, #18
10011394:	2300      	movs	r3, #0
10011396:	434f      	muls	r7, r1
10011398:	9300      	str	r3, [sp, #0]
1001139a:	9301      	str	r3, [sp, #4]
1001139c:	19f6      	adds	r6, r6, r7
1001139e:	8971      	ldrh	r1, [r6, #10]
100113a0:	4a07      	ldr	r2, [pc, #28]	; (100113c0 <gapc_con_req_ind+0xd8>)
100113a2:	9102      	str	r1, [sp, #8]
100113a4:	1c10      	adds	r0, r2, #0
100113a6:	1c19      	adds	r1, r3, #0
100113a8:	4c06      	ldr	r4, [pc, #24]	; (100113c4 <gapc_con_req_ind+0xdc>)
100113aa:	47a0      	blx	r4
100113ac:	b00b      	add	sp, #44	; 0x2c
100113ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
100113b0:	10019b2e 	.word	0x10019b2e
100113b4:	100149b7 	.word	0x100149b7
100113b8:	1001112d 	.word	0x1001112d
100113bc:	10019a9e 	.word	0x10019a9e
100113c0:	10018bb8 	.word	0x10018bb8
100113c4:	10011225 	.word	0x10011225

100113c8 <gapc_disconnect_cmd_handler>:
100113c8:	2204      	movs	r2, #4
100113ca:	b510      	push	{r4, lr}
100113cc:	4b0c      	ldr	r3, [pc, #48]	; (10011400 <gapc_disconnect_cmd_handler+0x38>)
100113ce:	2400      	movs	r4, #0
100113d0:	701a      	strb	r2, [r3, #0]
100113d2:	320a      	adds	r2, #10
100113d4:	705a      	strb	r2, [r3, #1]
100113d6:	709a      	strb	r2, [r3, #2]
100113d8:	4a0a      	ldr	r2, [pc, #40]	; (10011404 <gapc_disconnect_cmd_handler+0x3c>)
100113da:	70d9      	strb	r1, [r3, #3]
100113dc:	8811      	ldrh	r1, [r2, #0]
100113de:	8812      	ldrh	r2, [r2, #0]
100113e0:	7119      	strb	r1, [r3, #4]
100113e2:	0a12      	lsrs	r2, r2, #8
100113e4:	715a      	strb	r2, [r3, #5]
100113e6:	2201      	movs	r2, #1
100113e8:	721a      	strb	r2, [r3, #8]
100113ea:	1892      	adds	r2, r2, r2
100113ec:	7258      	strb	r0, [r3, #9]
100113ee:	719a      	strb	r2, [r3, #6]
100113f0:	71dc      	strb	r4, [r3, #7]
100113f2:	1c18      	adds	r0, r3, #0
100113f4:	210a      	movs	r1, #10
100113f6:	4b04      	ldr	r3, [pc, #16]	; (10011408 <gapc_disconnect_cmd_handler+0x40>)
100113f8:	4798      	blx	r3
100113fa:	1c20      	adds	r0, r4, #0
100113fc:	bd10      	pop	{r4, pc}
100113fe:	46c0      	nop			; (mov r8, r8)
10011400:	10019e0c 	.word	0x10019e0c
10011404:	10019a9c 	.word	0x10019a9c
10011408:	10010f21 	.word	0x10010f21

1001140c <gapc_disconnect_ind>:
1001140c:	1c02      	adds	r2, r0, #0
1001140e:	b508      	push	{r3, lr}
10011410:	7843      	ldrb	r3, [r0, #1]
10011412:	7800      	ldrb	r0, [r0, #0]
10011414:	021b      	lsls	r3, r3, #8
10011416:	4318      	orrs	r0, r3
10011418:	8008      	strh	r0, [r1, #0]
1001141a:	7893      	ldrb	r3, [r2, #2]
1001141c:	708b      	strb	r3, [r1, #2]
1001141e:	2100      	movs	r1, #0
10011420:	4b05      	ldr	r3, [pc, #20]	; (10011438 <gapc_disconnect_ind+0x2c>)
10011422:	4798      	blx	r3
10011424:	2807      	cmp	r0, #7
10011426:	d806      	bhi.n	10011436 <gapc_disconnect_ind+0x2a>
10011428:	2312      	movs	r3, #18
1001142a:	4358      	muls	r0, r3
1001142c:	4b03      	ldr	r3, [pc, #12]	; (1001143c <gapc_disconnect_ind+0x30>)
1001142e:	1818      	adds	r0, r3, r0
10011430:	2301      	movs	r3, #1
10011432:	425b      	negs	r3, r3
10011434:	8143      	strh	r3, [r0, #10]
10011436:	bd08      	pop	{r3, pc}
10011438:	100110f1 	.word	0x100110f1
1001143c:	10019a9e 	.word	0x10019a9e

10011440 <gapc_bond_cmd_handler>:
10011440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011442:	9300      	str	r3, [sp, #0]
10011444:	2312      	movs	r3, #18
10011446:	1c04      	adds	r4, r0, #0
10011448:	a808      	add	r0, sp, #32
1001144a:	7807      	ldrb	r7, [r0, #0]
1001144c:	a809      	add	r0, sp, #36	; 0x24
1001144e:	7806      	ldrb	r6, [r0, #0]
10011450:	a80a      	add	r0, sp, #40	; 0x28
10011452:	7805      	ldrb	r5, [r0, #0]
10011454:	a80b      	add	r0, sp, #44	; 0x2c
10011456:	7800      	ldrb	r0, [r0, #0]
10011458:	9001      	str	r0, [sp, #4]
1001145a:	4810      	ldr	r0, [pc, #64]	; (1001149c <gapc_bond_cmd_handler+0x5c>)
1001145c:	7003      	strb	r3, [r0, #0]
1001145e:	230e      	movs	r3, #14
10011460:	70c4      	strb	r4, [r0, #3]
10011462:	4c0f      	ldr	r4, [pc, #60]	; (100114a0 <gapc_bond_cmd_handler+0x60>)
10011464:	7043      	strb	r3, [r0, #1]
10011466:	7083      	strb	r3, [r0, #2]
10011468:	8823      	ldrh	r3, [r4, #0]
1001146a:	8824      	ldrh	r4, [r4, #0]
1001146c:	7103      	strb	r3, [r0, #4]
1001146e:	466b      	mov	r3, sp
10011470:	781b      	ldrb	r3, [r3, #0]
10011472:	0a24      	lsrs	r4, r4, #8
10011474:	72c3      	strb	r3, [r0, #11]
10011476:	466b      	mov	r3, sp
10011478:	791b      	ldrb	r3, [r3, #4]
1001147a:	7144      	strb	r4, [r0, #5]
1001147c:	73c3      	strb	r3, [r0, #15]
1001147e:	2308      	movs	r3, #8
10011480:	7183      	strb	r3, [r0, #6]
10011482:	2300      	movs	r3, #0
10011484:	240a      	movs	r4, #10
10011486:	7241      	strb	r1, [r0, #9]
10011488:	71c3      	strb	r3, [r0, #7]
1001148a:	2110      	movs	r1, #16
1001148c:	4b05      	ldr	r3, [pc, #20]	; (100114a4 <gapc_bond_cmd_handler+0x64>)
1001148e:	7307      	strb	r7, [r0, #12]
10011490:	7346      	strb	r6, [r0, #13]
10011492:	7385      	strb	r5, [r0, #14]
10011494:	7204      	strb	r4, [r0, #8]
10011496:	7282      	strb	r2, [r0, #10]
10011498:	4798      	blx	r3
1001149a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
1001149c:	10019e0c 	.word	0x10019e0c
100114a0:	10019a9c 	.word	0x10019a9c
100114a4:	10010f21 	.word	0x10010f21

100114a8 <gapc_bond_ind>:
100114a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100114aa:	780e      	ldrb	r6, [r1, #0]
100114ac:	1c03      	adds	r3, r0, #0
100114ae:	1eb0      	subs	r0, r6, #2
100114b0:	2805      	cmp	r0, #5
100114b2:	d85d      	bhi.n	10011570 <gapc_bond_ind+0xc8>
100114b4:	1c15      	adds	r5, r2, #0
100114b6:	1c0c      	adds	r4, r1, #0
100114b8:	f001 f9fa 	bl	100128b0 <__gnu_thumb1_case_uqi>
100114bc:	2f5a030d 	.word	0x2f5a030d
100114c0:	4740      	.short	0x4740
100114c2:	2009      	movs	r0, #9
100114c4:	2a00      	cmp	r2, #0
100114c6:	d054      	beq.n	10011572 <gapc_bond_ind+0xca>
100114c8:	0a1b      	lsrs	r3, r3, #8
100114ca:	8053      	strh	r3, [r2, #2]
100114cc:	788b      	ldrb	r3, [r1, #2]
100114ce:	4829      	ldr	r0, [pc, #164]	; (10011574 <gapc_bond_ind+0xcc>)
100114d0:	7113      	strb	r3, [r2, #4]
100114d2:	2100      	movs	r1, #0
100114d4:	e01c      	b.n	10011510 <gapc_bond_ind+0x68>
100114d6:	2009      	movs	r0, #9
100114d8:	2a00      	cmp	r2, #0
100114da:	d04a      	beq.n	10011572 <gapc_bond_ind+0xca>
100114dc:	4c25      	ldr	r4, [pc, #148]	; (10011574 <gapc_bond_ind+0xcc>)
100114de:	0a1b      	lsrs	r3, r3, #8
100114e0:	8053      	strh	r3, [r2, #2]
100114e2:	788b      	ldrb	r3, [r1, #2]
100114e4:	2700      	movs	r7, #0
100114e6:	1c10      	adds	r0, r2, #0
100114e8:	1c21      	adds	r1, r4, #0
100114ea:	7013      	strb	r3, [r2, #0]
100114ec:	4e22      	ldr	r6, [pc, #136]	; (10011578 <gapc_bond_ind+0xd0>)
100114ee:	7117      	strb	r7, [r2, #4]
100114f0:	312e      	adds	r1, #46	; 0x2e
100114f2:	2217      	movs	r2, #23
100114f4:	3032      	adds	r0, #50	; 0x32
100114f6:	47b0      	blx	r6
100114f8:	1c28      	adds	r0, r5, #0
100114fa:	1c21      	adds	r1, r4, #0
100114fc:	2210      	movs	r2, #16
100114fe:	311e      	adds	r1, #30
10011500:	3022      	adds	r0, #34	; 0x22
10011502:	47b0      	blx	r6
10011504:	1ca1      	adds	r1, r4, #2
10011506:	1da8      	adds	r0, r5, #6
10011508:	221c      	movs	r2, #28
1001150a:	47b0      	blx	r6
1001150c:	1c20      	adds	r0, r4, #0
1001150e:	1c39      	adds	r1, r7, #0
10011510:	2246      	movs	r2, #70	; 0x46
10011512:	4b1a      	ldr	r3, [pc, #104]	; (1001157c <gapc_bond_ind+0xd4>)
10011514:	4798      	blx	r3
10011516:	2009      	movs	r0, #9
10011518:	e02b      	b.n	10011572 <gapc_bond_ind+0xca>
1001151a:	4d16      	ldr	r5, [pc, #88]	; (10011574 <gapc_bond_ind+0xcc>)
1001151c:	3102      	adds	r1, #2
1001151e:	1c28      	adds	r0, r5, #0
10011520:	2210      	movs	r2, #16
10011522:	4e15      	ldr	r6, [pc, #84]	; (10011578 <gapc_bond_ind+0xd0>)
10011524:	302e      	adds	r0, #46	; 0x2e
10011526:	47b0      	blx	r6
10011528:	1c28      	adds	r0, r5, #0
1001152a:	1c21      	adds	r1, r4, #0
1001152c:	303f      	adds	r0, #63	; 0x3f
1001152e:	3112      	adds	r1, #18
10011530:	2206      	movs	r2, #6
10011532:	47b0      	blx	r6
10011534:	7e23      	ldrb	r3, [r4, #24]
10011536:	353e      	adds	r5, #62	; 0x3e
10011538:	702b      	strb	r3, [r5, #0]
1001153a:	e019      	b.n	10011570 <gapc_bond_ind+0xc8>
1001153c:	480d      	ldr	r0, [pc, #52]	; (10011574 <gapc_bond_ind+0xcc>)
1001153e:	3102      	adds	r1, #2
10011540:	2210      	movs	r2, #16
10011542:	4b0d      	ldr	r3, [pc, #52]	; (10011578 <gapc_bond_ind+0xd0>)
10011544:	301e      	adds	r0, #30
10011546:	4798      	blx	r3
10011548:	e012      	b.n	10011570 <gapc_bond_ind+0xc8>
1001154a:	4d0a      	ldr	r5, [pc, #40]	; (10011574 <gapc_bond_ind+0xcc>)
1001154c:	3102      	adds	r1, #2
1001154e:	2210      	movs	r2, #16
10011550:	4e09      	ldr	r6, [pc, #36]	; (10011578 <gapc_bond_ind+0xd0>)
10011552:	1ca8      	adds	r0, r5, #2
10011554:	47b0      	blx	r6
10011556:	1c28      	adds	r0, r5, #0
10011558:	1c21      	adds	r1, r4, #0
1001155a:	7ce3      	ldrb	r3, [r4, #19]
1001155c:	7ca2      	ldrb	r2, [r4, #18]
1001155e:	021b      	lsls	r3, r3, #8
10011560:	4313      	orrs	r3, r2
10011562:	3014      	adds	r0, #20
10011564:	3114      	adds	r1, #20
10011566:	2208      	movs	r2, #8
10011568:	826b      	strh	r3, [r5, #18]
1001156a:	47b0      	blx	r6
1001156c:	7f23      	ldrb	r3, [r4, #28]
1001156e:	772b      	strb	r3, [r5, #28]
10011570:	2000      	movs	r0, #0
10011572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10011574:	10018be8 	.word	0x10018be8
10011578:	100149b7 	.word	0x100149b7
1001157c:	100149c9 	.word	0x100149c9

10011580 <gapc_bond_req_ind>:
10011580:	b570      	push	{r4, r5, r6, lr}
10011582:	780c      	ldrb	r4, [r1, #0]
10011584:	1c03      	adds	r3, r0, #0
10011586:	7849      	ldrb	r1, [r1, #1]
10011588:	2c07      	cmp	r4, #7
1001158a:	d85c      	bhi.n	10011646 <gapc_bond_req_ind+0xc6>
1001158c:	1c20      	adds	r0, r4, #0
1001158e:	f001 f98f 	bl	100128b0 <__gnu_thumb1_case_uqi>
10011592:	5a04      	.short	0x5a04
10011594:	5a0b5a5a 	.word	0x5a0b5a5a
10011598:	1f1f      	.short	0x1f1f
1001159a:	200a      	movs	r0, #10
1001159c:	2a00      	cmp	r2, #0
1001159e:	d053      	beq.n	10011648 <gapc_bond_req_ind+0xc8>
100115a0:	0a1b      	lsrs	r3, r3, #8
100115a2:	8013      	strh	r3, [r2, #0]
100115a4:	7091      	strb	r1, [r2, #2]
100115a6:	e04f      	b.n	10011648 <gapc_bond_req_ind+0xc8>
100115a8:	2a00      	cmp	r2, #0
100115aa:	d00b      	beq.n	100115c4 <gapc_bond_req_ind+0x44>
100115ac:	0a1b      	lsrs	r3, r3, #8
100115ae:	8013      	strh	r3, [r2, #0]
100115b0:	2900      	cmp	r1, #0
100115b2:	d102      	bne.n	100115ba <gapc_bond_req_ind+0x3a>
100115b4:	2301      	movs	r3, #1
100115b6:	7093      	strb	r3, [r2, #2]
100115b8:	e004      	b.n	100115c4 <gapc_bond_req_ind+0x44>
100115ba:	2300      	movs	r3, #0
100115bc:	7093      	strb	r3, [r2, #2]
100115be:	2902      	cmp	r1, #2
100115c0:	d102      	bne.n	100115c8 <gapc_bond_req_ind+0x48>
100115c2:	70d3      	strb	r3, [r2, #3]
100115c4:	200c      	movs	r0, #12
100115c6:	e03f      	b.n	10011648 <gapc_bond_req_ind+0xc8>
100115c8:	2901      	cmp	r1, #1
100115ca:	d1fb      	bne.n	100115c4 <gapc_bond_req_ind+0x44>
100115cc:	70d1      	strb	r1, [r2, #3]
100115ce:	e7f9      	b.n	100115c4 <gapc_bond_req_ind+0x44>
100115d0:	2214      	movs	r2, #20
100115d2:	481e      	ldr	r0, [pc, #120]	; (1001164c <gapc_bond_req_ind+0xcc>)
100115d4:	0a1b      	lsrs	r3, r3, #8
100115d6:	70c3      	strb	r3, [r0, #3]
100115d8:	4b1d      	ldr	r3, [pc, #116]	; (10011650 <gapc_bond_req_ind+0xd0>)
100115da:	7002      	strb	r2, [r0, #0]
100115dc:	3a06      	subs	r2, #6
100115de:	7042      	strb	r2, [r0, #1]
100115e0:	7082      	strb	r2, [r0, #2]
100115e2:	881a      	ldrh	r2, [r3, #0]
100115e4:	881b      	ldrh	r3, [r3, #0]
100115e6:	4e1b      	ldr	r6, [pc, #108]	; (10011654 <gapc_bond_req_ind+0xd4>)
100115e8:	0a1b      	lsrs	r3, r3, #8
100115ea:	7143      	strb	r3, [r0, #5]
100115ec:	2301      	movs	r3, #1
100115ee:	7102      	strb	r2, [r0, #4]
100115f0:	7204      	strb	r4, [r0, #8]
100115f2:	7243      	strb	r3, [r0, #9]
100115f4:	1c05      	adds	r5, r0, #0
100115f6:	1c31      	adds	r1, r6, #0
100115f8:	300a      	adds	r0, #10
100115fa:	2c07      	cmp	r4, #7
100115fc:	d116      	bne.n	1001162c <gapc_bond_req_ind+0xac>
100115fe:	317e      	adds	r1, #126	; 0x7e
10011600:	2210      	movs	r2, #16
10011602:	4c15      	ldr	r4, [pc, #84]	; (10011658 <gapc_bond_req_ind+0xd8>)
10011604:	47a0      	blx	r4
10011606:	1c33      	adds	r3, r6, #0
10011608:	1c31      	adds	r1, r6, #0
1001160a:	1c28      	adds	r0, r5, #0
1001160c:	338e      	adds	r3, #142	; 0x8e
1001160e:	881b      	ldrh	r3, [r3, #0]
10011610:	3190      	adds	r1, #144	; 0x90
10011612:	76ab      	strb	r3, [r5, #26]
10011614:	2208      	movs	r2, #8
10011616:	0a1b      	lsrs	r3, r3, #8
10011618:	301c      	adds	r0, #28
1001161a:	76eb      	strb	r3, [r5, #27]
1001161c:	47a0      	blx	r4
1001161e:	1c31      	adds	r1, r6, #0
10011620:	3198      	adds	r1, #152	; 0x98
10011622:	780a      	ldrb	r2, [r1, #0]
10011624:	1d6b      	adds	r3, r5, #5
10011626:	77da      	strb	r2, [r3, #31]
10011628:	2125      	movs	r1, #37	; 0x25
1001162a:	e004      	b.n	10011636 <gapc_bond_req_ind+0xb6>
1001162c:	319a      	adds	r1, #154	; 0x9a
1001162e:	2210      	movs	r2, #16
10011630:	4b09      	ldr	r3, [pc, #36]	; (10011658 <gapc_bond_req_ind+0xd8>)
10011632:	4798      	blx	r3
10011634:	211a      	movs	r1, #26
10011636:	1c0b      	adds	r3, r1, #0
10011638:	2400      	movs	r4, #0
1001163a:	3b08      	subs	r3, #8
1001163c:	71ab      	strb	r3, [r5, #6]
1001163e:	1c28      	adds	r0, r5, #0
10011640:	4b06      	ldr	r3, [pc, #24]	; (1001165c <gapc_bond_req_ind+0xdc>)
10011642:	71ec      	strb	r4, [r5, #7]
10011644:	4798      	blx	r3
10011646:	2000      	movs	r0, #0
10011648:	bd70      	pop	{r4, r5, r6, pc}
1001164a:	46c0      	nop			; (mov r8, r8)
1001164c:	10019e0c 	.word	0x10019e0c
10011650:	10019a9c 	.word	0x10019a9c
10011654:	10019b2e 	.word	0x10019b2e
10011658:	100149b7 	.word	0x100149b7
1001165c:	10010f21 	.word	0x10010f21

10011660 <gapc_bond_cfm_handler_pair_resp>:
10011660:	b5f0      	push	{r4, r5, r6, r7, lr}
10011662:	b085      	sub	sp, #20
10011664:	1c07      	adds	r7, r0, #0
10011666:	a80a      	add	r0, sp, #40	; 0x28
10011668:	7806      	ldrb	r6, [r0, #0]
1001166a:	a80b      	add	r0, sp, #44	; 0x2c
1001166c:	7805      	ldrb	r5, [r0, #0]
1001166e:	a80c      	add	r0, sp, #48	; 0x30
10011670:	7800      	ldrb	r0, [r0, #0]
10011672:	2414      	movs	r4, #20
10011674:	9002      	str	r0, [sp, #8]
10011676:	a80d      	add	r0, sp, #52	; 0x34
10011678:	7800      	ldrb	r0, [r0, #0]
1001167a:	9301      	str	r3, [sp, #4]
1001167c:	9003      	str	r0, [sp, #12]
1001167e:	a80e      	add	r0, sp, #56	; 0x38
10011680:	8800      	ldrh	r0, [r0, #0]
10011682:	4684      	mov	ip, r0
10011684:	4812      	ldr	r0, [pc, #72]	; (100116d0 <gapc_bond_cfm_handler_pair_resp+0x70>)
10011686:	7004      	strb	r4, [r0, #0]
10011688:	3c06      	subs	r4, #6
1001168a:	7044      	strb	r4, [r0, #1]
1001168c:	7084      	strb	r4, [r0, #2]
1001168e:	4664      	mov	r4, ip
10011690:	70c4      	strb	r4, [r0, #3]
10011692:	4c10      	ldr	r4, [pc, #64]	; (100116d4 <gapc_bond_cfm_handler_pair_resp+0x74>)
10011694:	7247      	strb	r7, [r0, #9]
10011696:	8823      	ldrh	r3, [r4, #0]
10011698:	8824      	ldrh	r4, [r4, #0]
1001169a:	7103      	strb	r3, [r0, #4]
1001169c:	466b      	mov	r3, sp
1001169e:	791b      	ldrb	r3, [r3, #4]
100116a0:	0a24      	lsrs	r4, r4, #8
100116a2:	7303      	strb	r3, [r0, #12]
100116a4:	466b      	mov	r3, sp
100116a6:	7a1b      	ldrb	r3, [r3, #8]
100116a8:	7144      	strb	r4, [r0, #5]
100116aa:	73c3      	strb	r3, [r0, #15]
100116ac:	466b      	mov	r3, sp
100116ae:	7b1b      	ldrb	r3, [r3, #12]
100116b0:	2401      	movs	r4, #1
100116b2:	7403      	strb	r3, [r0, #16]
100116b4:	2309      	movs	r3, #9
100116b6:	7183      	strb	r3, [r0, #6]
100116b8:	2300      	movs	r3, #0
100116ba:	7204      	strb	r4, [r0, #8]
100116bc:	7281      	strb	r1, [r0, #10]
100116be:	72c2      	strb	r2, [r0, #11]
100116c0:	7346      	strb	r6, [r0, #13]
100116c2:	7385      	strb	r5, [r0, #14]
100116c4:	71c3      	strb	r3, [r0, #7]
100116c6:	2111      	movs	r1, #17
100116c8:	4b03      	ldr	r3, [pc, #12]	; (100116d8 <gapc_bond_cfm_handler_pair_resp+0x78>)
100116ca:	4798      	blx	r3
100116cc:	b005      	add	sp, #20
100116ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
100116d0:	10019e0c 	.word	0x10019e0c
100116d4:	10019a9c 	.word	0x10019a9c
100116d8:	10010f21 	.word	0x10010f21

100116dc <gapc_bond_cfm_handler_key_exch>:
100116dc:	b538      	push	{r3, r4, r5, lr}
100116de:	2514      	movs	r5, #20
100116e0:	4c0d      	ldr	r4, [pc, #52]	; (10011718 <gapc_bond_cfm_handler_key_exch+0x3c>)
100116e2:	70e3      	strb	r3, [r4, #3]
100116e4:	4b0d      	ldr	r3, [pc, #52]	; (1001171c <gapc_bond_cfm_handler_key_exch+0x40>)
100116e6:	7025      	strb	r5, [r4, #0]
100116e8:	3d06      	subs	r5, #6
100116ea:	7065      	strb	r5, [r4, #1]
100116ec:	70a5      	strb	r5, [r4, #2]
100116ee:	881d      	ldrh	r5, [r3, #0]
100116f0:	881b      	ldrh	r3, [r3, #0]
100116f2:	7220      	strb	r0, [r4, #8]
100116f4:	0a1b      	lsrs	r3, r3, #8
100116f6:	7163      	strb	r3, [r4, #5]
100116f8:	7261      	strb	r1, [r4, #9]
100116fa:	4b09      	ldr	r3, [pc, #36]	; (10011720 <gapc_bond_cfm_handler_key_exch+0x44>)
100116fc:	1c11      	adds	r1, r2, #0
100116fe:	4809      	ldr	r0, [pc, #36]	; (10011724 <gapc_bond_cfm_handler_key_exch+0x48>)
10011700:	2210      	movs	r2, #16
10011702:	7125      	strb	r5, [r4, #4]
10011704:	4798      	blx	r3
10011706:	2312      	movs	r3, #18
10011708:	71a3      	strb	r3, [r4, #6]
1001170a:	2300      	movs	r3, #0
1001170c:	1c20      	adds	r0, r4, #0
1001170e:	71e3      	strb	r3, [r4, #7]
10011710:	211a      	movs	r1, #26
10011712:	4b05      	ldr	r3, [pc, #20]	; (10011728 <gapc_bond_cfm_handler_key_exch+0x4c>)
10011714:	4798      	blx	r3
10011716:	bd38      	pop	{r3, r4, r5, pc}
10011718:	10019e0c 	.word	0x10019e0c
1001171c:	10019a9c 	.word	0x10019a9c
10011720:	100149b7 	.word	0x100149b7
10011724:	10019e16 	.word	0x10019e16
10011728:	10010f21 	.word	0x10010f21

1001172c <gapc_security_cmd_handler>:
1001172c:	221a      	movs	r2, #26
1001172e:	b508      	push	{r3, lr}
10011730:	4b0b      	ldr	r3, [pc, #44]	; (10011760 <gapc_security_cmd_handler+0x34>)
10011732:	701a      	strb	r2, [r3, #0]
10011734:	3a0c      	subs	r2, #12
10011736:	705a      	strb	r2, [r3, #1]
10011738:	709a      	strb	r2, [r3, #2]
1001173a:	4a0a      	ldr	r2, [pc, #40]	; (10011764 <gapc_security_cmd_handler+0x38>)
1001173c:	70d8      	strb	r0, [r3, #3]
1001173e:	8810      	ldrh	r0, [r2, #0]
10011740:	8812      	ldrh	r2, [r2, #0]
10011742:	7118      	strb	r0, [r3, #4]
10011744:	0a12      	lsrs	r2, r2, #8
10011746:	715a      	strb	r2, [r3, #5]
10011748:	220c      	movs	r2, #12
1001174a:	721a      	strb	r2, [r3, #8]
1001174c:	3a0a      	subs	r2, #10
1001174e:	719a      	strb	r2, [r3, #6]
10011750:	2200      	movs	r2, #0
10011752:	7259      	strb	r1, [r3, #9]
10011754:	71da      	strb	r2, [r3, #7]
10011756:	1c18      	adds	r0, r3, #0
10011758:	210a      	movs	r1, #10
1001175a:	4b03      	ldr	r3, [pc, #12]	; (10011768 <gapc_security_cmd_handler+0x3c>)
1001175c:	4798      	blx	r3
1001175e:	bd08      	pop	{r3, pc}
10011760:	10019e0c 	.word	0x10019e0c
10011764:	10019a9c 	.word	0x10019a9c
10011768:	10010f21 	.word	0x10010f21

1001176c <gapc_encrypt_cmd_handler>:
1001176c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001176e:	2500      	movs	r5, #0
10011770:	b089      	sub	sp, #36	; 0x24
10011772:	9306      	str	r3, [sp, #24]
10011774:	ab0e      	add	r3, sp, #56	; 0x38
10011776:	781b      	ldrb	r3, [r3, #0]
10011778:	1c17      	adds	r7, r2, #0
1001177a:	9307      	str	r3, [sp, #28]
1001177c:	ab0f      	add	r3, sp, #60	; 0x3c
1001177e:	781b      	ldrb	r3, [r3, #0]
10011780:	4a19      	ldr	r2, [pc, #100]	; (100117e8 <gapc_encrypt_cmd_handler+0x7c>)
10011782:	1c06      	adds	r6, r0, #0
10011784:	9105      	str	r1, [sp, #20]
10011786:	9300      	str	r3, [sp, #0]
10011788:	9002      	str	r0, [sp, #8]
1001178a:	1c29      	adds	r1, r5, #0
1001178c:	1c2b      	adds	r3, r5, #0
1001178e:	9501      	str	r5, [sp, #4]
10011790:	1c10      	adds	r0, r2, #0
10011792:	4c16      	ldr	r4, [pc, #88]	; (100117ec <gapc_encrypt_cmd_handler+0x80>)
10011794:	47a0      	blx	r4
10011796:	2316      	movs	r3, #22
10011798:	4c15      	ldr	r4, [pc, #84]	; (100117f0 <gapc_encrypt_cmd_handler+0x84>)
1001179a:	9905      	ldr	r1, [sp, #20]
1001179c:	7023      	strb	r3, [r4, #0]
1001179e:	3b08      	subs	r3, #8
100117a0:	7063      	strb	r3, [r4, #1]
100117a2:	70a3      	strb	r3, [r4, #2]
100117a4:	4b13      	ldr	r3, [pc, #76]	; (100117f4 <gapc_encrypt_cmd_handler+0x88>)
100117a6:	70e6      	strb	r6, [r4, #3]
100117a8:	881a      	ldrh	r2, [r3, #0]
100117aa:	881b      	ldrh	r3, [r3, #0]
100117ac:	7122      	strb	r2, [r4, #4]
100117ae:	0a1b      	lsrs	r3, r3, #8
100117b0:	7163      	strb	r3, [r4, #5]
100117b2:	230b      	movs	r3, #11
100117b4:	4e10      	ldr	r6, [pc, #64]	; (100117f8 <gapc_encrypt_cmd_handler+0x8c>)
100117b6:	2210      	movs	r2, #16
100117b8:	4810      	ldr	r0, [pc, #64]	; (100117fc <gapc_encrypt_cmd_handler+0x90>)
100117ba:	7223      	strb	r3, [r4, #8]
100117bc:	7265      	strb	r5, [r4, #9]
100117be:	47b0      	blx	r6
100117c0:	0a3b      	lsrs	r3, r7, #8
100117c2:	9906      	ldr	r1, [sp, #24]
100117c4:	2208      	movs	r2, #8
100117c6:	480e      	ldr	r0, [pc, #56]	; (10011800 <gapc_encrypt_cmd_handler+0x94>)
100117c8:	76e3      	strb	r3, [r4, #27]
100117ca:	76a7      	strb	r7, [r4, #26]
100117cc:	47b0      	blx	r6
100117ce:	466a      	mov	r2, sp
100117d0:	7f12      	ldrb	r2, [r2, #28]
100117d2:	1d63      	adds	r3, r4, #5
100117d4:	77da      	strb	r2, [r3, #31]
100117d6:	231d      	movs	r3, #29
100117d8:	1c20      	adds	r0, r4, #0
100117da:	71a3      	strb	r3, [r4, #6]
100117dc:	2125      	movs	r1, #37	; 0x25
100117de:	4b09      	ldr	r3, [pc, #36]	; (10011804 <gapc_encrypt_cmd_handler+0x98>)
100117e0:	71e5      	strb	r5, [r4, #7]
100117e2:	4798      	blx	r3
100117e4:	b009      	add	sp, #36	; 0x24
100117e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100117e8:	10018bc8 	.word	0x10018bc8
100117ec:	10011225 	.word	0x10011225
100117f0:	10019e0c 	.word	0x10019e0c
100117f4:	10019a9c 	.word	0x10019a9c
100117f8:	100149b7 	.word	0x100149b7
100117fc:	10019e16 	.word	0x10019e16
10011800:	10019e28 	.word	0x10019e28
10011804:	10010f21 	.word	0x10010f21

10011808 <gapc_encrypt_req_ind>:
10011808:	b508      	push	{r3, lr}
1001180a:	0a00      	lsrs	r0, r0, #8
1001180c:	8010      	strh	r0, [r2, #0]
1001180e:	784b      	ldrb	r3, [r1, #1]
10011810:	7808      	ldrb	r0, [r1, #0]
10011812:	021b      	lsls	r3, r3, #8
10011814:	4303      	orrs	r3, r0
10011816:	8053      	strh	r3, [r2, #2]
10011818:	1d10      	adds	r0, r2, #4
1001181a:	3102      	adds	r1, #2
1001181c:	2208      	movs	r2, #8
1001181e:	4b01      	ldr	r3, [pc, #4]	; (10011824 <gapc_encrypt_req_ind+0x1c>)
10011820:	4798      	blx	r3
10011822:	bd08      	pop	{r3, pc}
10011824:	100149b7 	.word	0x100149b7

10011828 <gapc_encrypt_cfm_handler>:
10011828:	b5f0      	push	{r4, r5, r6, r7, lr}
1001182a:	2500      	movs	r5, #0
1001182c:	b087      	sub	sp, #28
1001182e:	9304      	str	r3, [sp, #16]
10011830:	ab0c      	add	r3, sp, #48	; 0x30
10011832:	781b      	ldrb	r3, [r3, #0]
10011834:	1c17      	adds	r7, r2, #0
10011836:	4a15      	ldr	r2, [pc, #84]	; (1001188c <gapc_encrypt_cfm_handler+0x64>)
10011838:	1c06      	adds	r6, r0, #0
1001183a:	9305      	str	r3, [sp, #20]
1001183c:	9100      	str	r1, [sp, #0]
1001183e:	9002      	str	r0, [sp, #8]
10011840:	1c29      	adds	r1, r5, #0
10011842:	1c2b      	adds	r3, r5, #0
10011844:	9501      	str	r5, [sp, #4]
10011846:	1c10      	adds	r0, r2, #0
10011848:	4c11      	ldr	r4, [pc, #68]	; (10011890 <gapc_encrypt_cfm_handler+0x68>)
1001184a:	47a0      	blx	r4
1001184c:	2318      	movs	r3, #24
1001184e:	4c11      	ldr	r4, [pc, #68]	; (10011894 <gapc_encrypt_cfm_handler+0x6c>)
10011850:	9904      	ldr	r1, [sp, #16]
10011852:	7023      	strb	r3, [r4, #0]
10011854:	3b0a      	subs	r3, #10
10011856:	7063      	strb	r3, [r4, #1]
10011858:	70a3      	strb	r3, [r4, #2]
1001185a:	4b0f      	ldr	r3, [pc, #60]	; (10011898 <gapc_encrypt_cfm_handler+0x70>)
1001185c:	480f      	ldr	r0, [pc, #60]	; (1001189c <gapc_encrypt_cfm_handler+0x74>)
1001185e:	881a      	ldrh	r2, [r3, #0]
10011860:	881b      	ldrh	r3, [r3, #0]
10011862:	7122      	strb	r2, [r4, #4]
10011864:	0a1b      	lsrs	r3, r3, #8
10011866:	7163      	strb	r3, [r4, #5]
10011868:	2210      	movs	r2, #16
1001186a:	4b0d      	ldr	r3, [pc, #52]	; (100118a0 <gapc_encrypt_cfm_handler+0x78>)
1001186c:	70e6      	strb	r6, [r4, #3]
1001186e:	7227      	strb	r7, [r4, #8]
10011870:	4798      	blx	r3
10011872:	466b      	mov	r3, sp
10011874:	7d1b      	ldrb	r3, [r3, #20]
10011876:	1c20      	adds	r0, r4, #0
10011878:	7663      	strb	r3, [r4, #25]
1001187a:	2312      	movs	r3, #18
1001187c:	211a      	movs	r1, #26
1001187e:	71a3      	strb	r3, [r4, #6]
10011880:	4b08      	ldr	r3, [pc, #32]	; (100118a4 <gapc_encrypt_cfm_handler+0x7c>)
10011882:	71e5      	strb	r5, [r4, #7]
10011884:	4798      	blx	r3
10011886:	b007      	add	sp, #28
10011888:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001188a:	46c0      	nop			; (mov r8, r8)
1001188c:	10018bd8 	.word	0x10018bd8
10011890:	10011225 	.word	0x10011225
10011894:	10019e0c 	.word	0x10019e0c
10011898:	10019a9c 	.word	0x10019a9c
1001189c:	10019e15 	.word	0x10019e15
100118a0:	100149b7 	.word	0x100149b7
100118a4:	10010f21 	.word	0x10010f21

100118a8 <gapc_encrypt_ind>:
100118a8:	780b      	ldrb	r3, [r1, #0]
100118aa:	0a00      	lsrs	r0, r0, #8
100118ac:	70d3      	strb	r3, [r2, #3]
100118ae:	2300      	movs	r3, #0
100118b0:	8010      	strh	r0, [r2, #0]
100118b2:	7093      	strb	r3, [r2, #2]
100118b4:	4770      	bx	lr
	...

100118b8 <gapc_param_update_cfm_handler>:
100118b8:	b538      	push	{r3, r4, r5, lr}
100118ba:	2410      	movs	r4, #16
100118bc:	1c05      	adds	r5, r0, #0
100118be:	480e      	ldr	r0, [pc, #56]	; (100118f8 <gapc_param_update_cfm_handler+0x40>)
100118c0:	7004      	strb	r4, [r0, #0]
100118c2:	3c02      	subs	r4, #2
100118c4:	7044      	strb	r4, [r0, #1]
100118c6:	7084      	strb	r4, [r0, #2]
100118c8:	4c0c      	ldr	r4, [pc, #48]	; (100118fc <gapc_param_update_cfm_handler+0x44>)
100118ca:	70c5      	strb	r5, [r0, #3]
100118cc:	8825      	ldrh	r5, [r4, #0]
100118ce:	8824      	ldrh	r4, [r4, #0]
100118d0:	72c3      	strb	r3, [r0, #11]
100118d2:	0a1b      	lsrs	r3, r3, #8
100118d4:	0a24      	lsrs	r4, r4, #8
100118d6:	7303      	strb	r3, [r0, #12]
100118d8:	2305      	movs	r3, #5
100118da:	7144      	strb	r4, [r0, #5]
100118dc:	2400      	movs	r4, #0
100118de:	7201      	strb	r1, [r0, #8]
100118e0:	7242      	strb	r2, [r0, #9]
100118e2:	7183      	strb	r3, [r0, #6]
100118e4:	0a12      	lsrs	r2, r2, #8
100118e6:	210d      	movs	r1, #13
100118e8:	4b05      	ldr	r3, [pc, #20]	; (10011900 <gapc_param_update_cfm_handler+0x48>)
100118ea:	7105      	strb	r5, [r0, #4]
100118ec:	7282      	strb	r2, [r0, #10]
100118ee:	71c4      	strb	r4, [r0, #7]
100118f0:	4798      	blx	r3
100118f2:	1c20      	adds	r0, r4, #0
100118f4:	bd38      	pop	{r3, r4, r5, pc}
100118f6:	46c0      	nop			; (mov r8, r8)
100118f8:	10019e0c 	.word	0x10019e0c
100118fc:	10019a9c 	.word	0x10019a9c
10011900:	10010f21 	.word	0x10010f21

10011904 <gapc_param_updated_ind>:
10011904:	2300      	movs	r3, #0
10011906:	0a00      	lsrs	r0, r0, #8
10011908:	8010      	strh	r0, [r2, #0]
1001190a:	7093      	strb	r3, [r2, #2]
1001190c:	784b      	ldrb	r3, [r1, #1]
1001190e:	7808      	ldrb	r0, [r1, #0]
10011910:	021b      	lsls	r3, r3, #8
10011912:	4303      	orrs	r3, r0
10011914:	8093      	strh	r3, [r2, #4]
10011916:	78cb      	ldrb	r3, [r1, #3]
10011918:	7888      	ldrb	r0, [r1, #2]
1001191a:	021b      	lsls	r3, r3, #8
1001191c:	4303      	orrs	r3, r0
1001191e:	80d3      	strh	r3, [r2, #6]
10011920:	794b      	ldrb	r3, [r1, #5]
10011922:	7909      	ldrb	r1, [r1, #4]
10011924:	021b      	lsls	r3, r3, #8
10011926:	430b      	orrs	r3, r1
10011928:	2007      	movs	r0, #7
1001192a:	8113      	strh	r3, [r2, #8]
1001192c:	4770      	bx	lr

1001192e <gapc_param_updated_req_ind>:
1001192e:	0a00      	lsrs	r0, r0, #8
10011930:	8010      	strh	r0, [r2, #0]
10011932:	784b      	ldrb	r3, [r1, #1]
10011934:	7808      	ldrb	r0, [r1, #0]
10011936:	021b      	lsls	r3, r3, #8
10011938:	4303      	orrs	r3, r0
1001193a:	8053      	strh	r3, [r2, #2]
1001193c:	78cb      	ldrb	r3, [r1, #3]
1001193e:	7888      	ldrb	r0, [r1, #2]
10011940:	021b      	lsls	r3, r3, #8
10011942:	4303      	orrs	r3, r0
10011944:	8093      	strh	r3, [r2, #4]
10011946:	794b      	ldrb	r3, [r1, #5]
10011948:	7908      	ldrb	r0, [r1, #4]
1001194a:	021b      	lsls	r3, r3, #8
1001194c:	4303      	orrs	r3, r0
1001194e:	80d3      	strh	r3, [r2, #6]
10011950:	79cb      	ldrb	r3, [r1, #7]
10011952:	7989      	ldrb	r1, [r1, #6]
10011954:	021b      	lsls	r3, r3, #8
10011956:	430b      	orrs	r3, r1
10011958:	2008      	movs	r0, #8
1001195a:	8113      	strh	r3, [r2, #8]
1001195c:	4770      	bx	lr
	...

10011960 <gapc_dev_info_req_ind_handler>:
10011960:	b508      	push	{r3, lr}
10011962:	1c0b      	adds	r3, r1, #0
10011964:	0a01      	lsrs	r1, r0, #8
10011966:	8011      	strh	r1, [r2, #0]
10011968:	7818      	ldrb	r0, [r3, #0]
1001196a:	7090      	strb	r0, [r2, #2]
1001196c:	2800      	cmp	r0, #0
1001196e:	d104      	bne.n	1001197a <gapc_dev_info_req_ind_handler+0x1a>
10011970:	4b03      	ldr	r3, [pc, #12]	; (10011980 <gapc_dev_info_req_ind_handler+0x20>)
10011972:	33aa      	adds	r3, #170	; 0xaa
10011974:	881b      	ldrh	r3, [r3, #0]
10011976:	2b00      	cmp	r3, #0
10011978:	d001      	beq.n	1001197e <gapc_dev_info_req_ind_handler+0x1e>
1001197a:	4b02      	ldr	r3, [pc, #8]	; (10011984 <gapc_dev_info_req_ind_handler+0x24>)
1001197c:	4798      	blx	r3
1001197e:	bd08      	pop	{r3, pc}
10011980:	10019b2e 	.word	0x10019b2e
10011984:	10011031 	.word	0x10011031

10011988 <gapc_sec_req_ind>:
10011988:	0a00      	lsrs	r0, r0, #8
1001198a:	8010      	strh	r0, [r2, #0]
1001198c:	7809      	ldrb	r1, [r1, #0]
1001198e:	2301      	movs	r3, #1
10011990:	1c08      	adds	r0, r1, #0
10011992:	0889      	lsrs	r1, r1, #2
10011994:	4018      	ands	r0, r3
10011996:	400b      	ands	r3, r1
10011998:	70d0      	strb	r0, [r2, #3]
1001199a:	7113      	strb	r3, [r2, #4]
1001199c:	4770      	bx	lr

1001199e <gapc_sign_counter_ind_handler>:
1001199e:	0a00      	lsrs	r0, r0, #8
100119a0:	8010      	strh	r0, [r2, #0]
100119a2:	784b      	ldrb	r3, [r1, #1]
100119a4:	0218      	lsls	r0, r3, #8
100119a6:	788b      	ldrb	r3, [r1, #2]
100119a8:	041b      	lsls	r3, r3, #16
100119aa:	4303      	orrs	r3, r0
100119ac:	7808      	ldrb	r0, [r1, #0]
100119ae:	4303      	orrs	r3, r0
100119b0:	78c8      	ldrb	r0, [r1, #3]
100119b2:	0600      	lsls	r0, r0, #24
100119b4:	4303      	orrs	r3, r0
100119b6:	6053      	str	r3, [r2, #4]
100119b8:	794b      	ldrb	r3, [r1, #5]
100119ba:	0218      	lsls	r0, r3, #8
100119bc:	798b      	ldrb	r3, [r1, #6]
100119be:	041b      	lsls	r3, r3, #16
100119c0:	4303      	orrs	r3, r0
100119c2:	7908      	ldrb	r0, [r1, #4]
100119c4:	79c9      	ldrb	r1, [r1, #7]
100119c6:	4303      	orrs	r3, r0
100119c8:	0609      	lsls	r1, r1, #24
100119ca:	430b      	orrs	r3, r1
100119cc:	2000      	movs	r0, #0
100119ce:	6093      	str	r3, [r2, #8]
100119d0:	4770      	bx	lr
	...

100119d4 <gapc_peer_att_info_ind_handler>:
100119d4:	b510      	push	{r4, lr}
100119d6:	0a00      	lsrs	r0, r0, #8
100119d8:	8010      	strh	r0, [r2, #0]
100119da:	7808      	ldrb	r0, [r1, #0]
100119dc:	7090      	strb	r0, [r2, #2]
100119de:	788b      	ldrb	r3, [r1, #2]
100119e0:	784c      	ldrb	r4, [r1, #1]
100119e2:	021b      	lsls	r3, r3, #8
100119e4:	4323      	orrs	r3, r4
100119e6:	8093      	strh	r3, [r2, #4]
100119e8:	2801      	cmp	r0, #1
100119ea:	d027      	beq.n	10011a3c <gapc_peer_att_info_ind_handler+0x68>
100119ec:	2800      	cmp	r0, #0
100119ee:	d017      	beq.n	10011a20 <gapc_peer_att_info_ind_handler+0x4c>
100119f0:	2802      	cmp	r0, #2
100119f2:	d12a      	bne.n	10011a4a <gapc_peer_att_info_ind_handler+0x76>
100119f4:	790b      	ldrb	r3, [r1, #4]
100119f6:	78c8      	ldrb	r0, [r1, #3]
100119f8:	021b      	lsls	r3, r3, #8
100119fa:	4303      	orrs	r3, r0
100119fc:	8113      	strh	r3, [r2, #8]
100119fe:	798b      	ldrb	r3, [r1, #6]
10011a00:	7948      	ldrb	r0, [r1, #5]
10011a02:	021b      	lsls	r3, r3, #8
10011a04:	4303      	orrs	r3, r0
10011a06:	80d3      	strh	r3, [r2, #6]
10011a08:	7a0b      	ldrb	r3, [r1, #8]
10011a0a:	79c8      	ldrb	r0, [r1, #7]
10011a0c:	021b      	lsls	r3, r3, #8
10011a0e:	4303      	orrs	r3, r0
10011a10:	8193      	strh	r3, [r2, #12]
10011a12:	7a8b      	ldrb	r3, [r1, #10]
10011a14:	7a49      	ldrb	r1, [r1, #9]
10011a16:	021b      	lsls	r3, r3, #8
10011a18:	430b      	orrs	r3, r1
10011a1a:	8153      	strh	r3, [r2, #10]
10011a1c:	2306      	movs	r3, #6
10011a1e:	e013      	b.n	10011a48 <gapc_peer_att_info_ind_handler+0x74>
10011a20:	1c14      	adds	r4, r2, #0
10011a22:	1c20      	adds	r0, r4, #0
10011a24:	790a      	ldrb	r2, [r1, #4]
10011a26:	78cb      	ldrb	r3, [r1, #3]
10011a28:	0212      	lsls	r2, r2, #8
10011a2a:	431a      	orrs	r2, r3
10011a2c:	80e2      	strh	r2, [r4, #6]
10011a2e:	4b07      	ldr	r3, [pc, #28]	; (10011a4c <gapc_peer_att_info_ind_handler+0x78>)
10011a30:	3008      	adds	r0, #8
10011a32:	3105      	adds	r1, #5
10011a34:	4798      	blx	r3
10011a36:	2302      	movs	r3, #2
10011a38:	70a3      	strb	r3, [r4, #2]
10011a3a:	e006      	b.n	10011a4a <gapc_peer_att_info_ind_handler+0x76>
10011a3c:	790b      	ldrb	r3, [r1, #4]
10011a3e:	78c9      	ldrb	r1, [r1, #3]
10011a40:	021b      	lsls	r3, r3, #8
10011a42:	430b      	orrs	r3, r1
10011a44:	80d3      	strh	r3, [r2, #6]
10011a46:	2305      	movs	r3, #5
10011a48:	7093      	strb	r3, [r2, #2]
10011a4a:	bd10      	pop	{r4, pc}
10011a4c:	100149b7 	.word	0x100149b7

10011a50 <gapc_con_channel_map_ind_handler>:
10011a50:	b508      	push	{r3, lr}
10011a52:	2300      	movs	r3, #0
10011a54:	0a00      	lsrs	r0, r0, #8
10011a56:	7013      	strb	r3, [r2, #0]
10011a58:	8050      	strh	r0, [r2, #2]
10011a5a:	4b02      	ldr	r3, [pc, #8]	; (10011a64 <gapc_con_channel_map_ind_handler+0x14>)
10011a5c:	1d10      	adds	r0, r2, #4
10011a5e:	2205      	movs	r2, #5
10011a60:	4798      	blx	r3
10011a62:	bd08      	pop	{r3, pc}
10011a64:	100149b7 	.word	0x100149b7

10011a68 <gapc_lecb_connected>:
10011a68:	7843      	ldrb	r3, [r0, #1]
10011a6a:	7802      	ldrb	r2, [r0, #0]
10011a6c:	021b      	lsls	r3, r3, #8
10011a6e:	4313      	orrs	r3, r2
10011a70:	800b      	strh	r3, [r1, #0]
10011a72:	78c3      	ldrb	r3, [r0, #3]
10011a74:	7882      	ldrb	r2, [r0, #2]
10011a76:	021b      	lsls	r3, r3, #8
10011a78:	4313      	orrs	r3, r2
10011a7a:	804b      	strh	r3, [r1, #2]
10011a7c:	7943      	ldrb	r3, [r0, #5]
10011a7e:	7902      	ldrb	r2, [r0, #4]
10011a80:	021b      	lsls	r3, r3, #8
10011a82:	4313      	orrs	r3, r2
10011a84:	808b      	strh	r3, [r1, #4]
10011a86:	79c3      	ldrb	r3, [r0, #7]
10011a88:	7982      	ldrb	r2, [r0, #6]
10011a8a:	021b      	lsls	r3, r3, #8
10011a8c:	4313      	orrs	r3, r2
10011a8e:	80cb      	strh	r3, [r1, #6]
10011a90:	2300      	movs	r3, #0
10011a92:	720b      	strb	r3, [r1, #8]
10011a94:	4770      	bx	lr

10011a96 <gapc_lecb_disconnected>:
10011a96:	7843      	ldrb	r3, [r0, #1]
10011a98:	7802      	ldrb	r2, [r0, #0]
10011a9a:	021b      	lsls	r3, r3, #8
10011a9c:	4313      	orrs	r3, r2
10011a9e:	800b      	strh	r3, [r1, #0]
10011aa0:	78c3      	ldrb	r3, [r0, #3]
10011aa2:	7882      	ldrb	r2, [r0, #2]
10011aa4:	021b      	lsls	r3, r3, #8
10011aa6:	4313      	orrs	r3, r2
10011aa8:	804b      	strh	r3, [r1, #2]
10011aaa:	4770      	bx	lr

10011aac <gapc_lecb_connect_req_ind>:
10011aac:	7843      	ldrb	r3, [r0, #1]
10011aae:	7802      	ldrb	r2, [r0, #0]
10011ab0:	021b      	lsls	r3, r3, #8
10011ab2:	4313      	orrs	r3, r2
10011ab4:	800b      	strh	r3, [r1, #0]
10011ab6:	78c3      	ldrb	r3, [r0, #3]
10011ab8:	7882      	ldrb	r2, [r0, #2]
10011aba:	021b      	lsls	r3, r3, #8
10011abc:	4313      	orrs	r3, r2
10011abe:	804b      	strh	r3, [r1, #2]
10011ac0:	7943      	ldrb	r3, [r0, #5]
10011ac2:	7902      	ldrb	r2, [r0, #4]
10011ac4:	021b      	lsls	r3, r3, #8
10011ac6:	4313      	orrs	r3, r2
10011ac8:	808b      	strh	r3, [r1, #4]
10011aca:	79c3      	ldrb	r3, [r0, #7]
10011acc:	7982      	ldrb	r2, [r0, #6]
10011ace:	021b      	lsls	r3, r3, #8
10011ad0:	4313      	orrs	r3, r2
10011ad2:	80cb      	strh	r3, [r1, #6]
10011ad4:	4770      	bx	lr

10011ad6 <gapc_lecb_add_credit_resp_handler>:
10011ad6:	7843      	ldrb	r3, [r0, #1]
10011ad8:	7802      	ldrb	r2, [r0, #0]
10011ada:	021b      	lsls	r3, r3, #8
10011adc:	4313      	orrs	r3, r2
10011ade:	800b      	strh	r3, [r1, #0]
10011ae0:	78c3      	ldrb	r3, [r0, #3]
10011ae2:	7882      	ldrb	r2, [r0, #2]
10011ae4:	021b      	lsls	r3, r3, #8
10011ae6:	4313      	orrs	r3, r2
10011ae8:	804b      	strh	r3, [r1, #2]
10011aea:	7943      	ldrb	r3, [r0, #5]
10011aec:	7902      	ldrb	r2, [r0, #4]
10011aee:	021b      	lsls	r3, r3, #8
10011af0:	4313      	orrs	r3, r2
10011af2:	808b      	strh	r3, [r1, #4]
10011af4:	4770      	bx	lr
	...

10011af8 <gapm_reset_req_handler>:
10011af8:	b573      	push	{r0, r1, r4, r5, r6, lr}
10011afa:	466b      	mov	r3, sp
10011afc:	4915      	ldr	r1, [pc, #84]	; (10011b54 <gapm_reset_req_handler+0x5c>)
10011afe:	4816      	ldr	r0, [pc, #88]	; (10011b58 <gapm_reset_req_handler+0x60>)
10011b00:	880c      	ldrh	r4, [r1, #0]
10011b02:	8809      	ldrh	r1, [r1, #0]
10011b04:	1ddd      	adds	r5, r3, #7
10011b06:	0a09      	lsrs	r1, r1, #8
10011b08:	2300      	movs	r3, #0
10011b0a:	2202      	movs	r2, #2
10011b0c:	7141      	strb	r1, [r0, #5]
10011b0e:	26d0      	movs	r6, #208	; 0xd0
10011b10:	2101      	movs	r1, #1
10011b12:	7104      	strb	r4, [r0, #4]
10011b14:	4c11      	ldr	r4, [pc, #68]	; (10011b5c <gapm_reset_req_handler+0x64>)
10011b16:	702b      	strb	r3, [r5, #0]
10011b18:	7002      	strb	r2, [r0, #0]
10011b1a:	70c3      	strb	r3, [r0, #3]
10011b1c:	320b      	adds	r2, #11
10011b1e:	7201      	strb	r1, [r0, #8]
10011b20:	7181      	strb	r1, [r0, #6]
10011b22:	71c3      	strb	r3, [r0, #7]
10011b24:	3108      	adds	r1, #8
10011b26:	4b0e      	ldr	r3, [pc, #56]	; (10011b60 <gapm_reset_req_handler+0x68>)
10011b28:	0136      	lsls	r6, r6, #4
10011b2a:	7042      	strb	r2, [r0, #1]
10011b2c:	7082      	strb	r2, [r0, #2]
10011b2e:	80a2      	strh	r2, [r4, #4]
10011b30:	8026      	strh	r6, [r4, #0]
10011b32:	4798      	blx	r3
10011b34:	1c28      	adds	r0, r5, #0
10011b36:	4b0b      	ldr	r3, [pc, #44]	; (10011b64 <gapm_reset_req_handler+0x6c>)
10011b38:	4798      	blx	r3
10011b3a:	782b      	ldrb	r3, [r5, #0]
10011b3c:	20e2      	movs	r0, #226	; 0xe2
10011b3e:	2b00      	cmp	r3, #0
10011b40:	d106      	bne.n	10011b50 <gapm_reset_req_handler+0x58>
10011b42:	68a3      	ldr	r3, [r4, #8]
10011b44:	20e2      	movs	r0, #226	; 0xe2
10011b46:	781a      	ldrb	r2, [r3, #0]
10011b48:	785b      	ldrb	r3, [r3, #1]
10011b4a:	2a01      	cmp	r2, #1
10011b4c:	d100      	bne.n	10011b50 <gapm_reset_req_handler+0x58>
10011b4e:	1c18      	adds	r0, r3, #0
10011b50:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
10011b52:	46c0      	nop			; (mov r8, r8)
10011b54:	10019a9c 	.word	0x10019a9c
10011b58:	10019e0c 	.word	0x10019e0c
10011b5c:	10019a90 	.word	0x10019a90
10011b60:	10010f21 	.word	0x10010f21
10011b64:	10010f85 	.word	0x10010f85

10011b68 <gapm_set_dev_config_cmd_handler>:
10011b68:	b5f0      	push	{r4, r5, r6, r7, lr}
10011b6a:	b089      	sub	sp, #36	; 0x24
10011b6c:	9303      	str	r3, [sp, #12]
10011b6e:	ab0e      	add	r3, sp, #56	; 0x38
10011b70:	781b      	ldrb	r3, [r3, #0]
10011b72:	4c37      	ldr	r4, [pc, #220]	; (10011c50 <gapm_set_dev_config_cmd_handler+0xe8>)
10011b74:	9304      	str	r3, [sp, #16]
10011b76:	ab0f      	add	r3, sp, #60	; 0x3c
10011b78:	781b      	ldrb	r3, [r3, #0]
10011b7a:	270d      	movs	r7, #13
10011b7c:	9305      	str	r3, [sp, #20]
10011b7e:	ab10      	add	r3, sp, #64	; 0x40
10011b80:	881b      	ldrh	r3, [r3, #0]
10011b82:	72a1      	strb	r1, [r4, #10]
10011b84:	9300      	str	r3, [sp, #0]
10011b86:	ab11      	add	r3, sp, #68	; 0x44
10011b88:	881b      	ldrh	r3, [r3, #0]
10011b8a:	0a09      	lsrs	r1, r1, #8
10011b8c:	9301      	str	r3, [sp, #4]
10011b8e:	ab12      	add	r3, sp, #72	; 0x48
10011b90:	881b      	ldrh	r3, [r3, #0]
10011b92:	7260      	strb	r0, [r4, #9]
10011b94:	9302      	str	r3, [sp, #8]
10011b96:	ab06      	add	r3, sp, #24
10011b98:	1dde      	adds	r6, r3, #7
10011b9a:	2300      	movs	r3, #0
10011b9c:	7033      	strb	r3, [r6, #0]
10011b9e:	2304      	movs	r3, #4
10011ba0:	7023      	strb	r3, [r4, #0]
10011ba2:	2300      	movs	r3, #0
10011ba4:	70e3      	strb	r3, [r4, #3]
10011ba6:	4b2b      	ldr	r3, [pc, #172]	; (10011c54 <gapm_set_dev_config_cmd_handler+0xec>)
10011ba8:	72e1      	strb	r1, [r4, #11]
10011baa:	881d      	ldrh	r5, [r3, #0]
10011bac:	881b      	ldrh	r3, [r3, #0]
10011bae:	1c11      	adds	r1, r2, #0
10011bb0:	0a1b      	lsrs	r3, r3, #8
10011bb2:	7163      	strb	r3, [r4, #5]
10011bb4:	2303      	movs	r3, #3
10011bb6:	7125      	strb	r5, [r4, #4]
10011bb8:	2206      	movs	r2, #6
10011bba:	4d27      	ldr	r5, [pc, #156]	; (10011c58 <gapm_set_dev_config_cmd_handler+0xf0>)
10011bbc:	4827      	ldr	r0, [pc, #156]	; (10011c5c <gapm_set_dev_config_cmd_handler+0xf4>)
10011bbe:	7223      	strb	r3, [r4, #8]
10011bc0:	7067      	strb	r7, [r4, #1]
10011bc2:	70a7      	strb	r7, [r4, #2]
10011bc4:	47a8      	blx	r5
10011bc6:	9903      	ldr	r1, [sp, #12]
10011bc8:	2210      	movs	r2, #16
10011bca:	4825      	ldr	r0, [pc, #148]	; (10011c60 <gapm_set_dev_config_cmd_handler+0xf8>)
10011bcc:	47a8      	blx	r5
10011bce:	466a      	mov	r2, sp
10011bd0:	7c12      	ldrb	r2, [r2, #16]
10011bd2:	1ce3      	adds	r3, r4, #3
10011bd4:	77da      	strb	r2, [r3, #31]
10011bd6:	466a      	mov	r2, sp
10011bd8:	7d12      	ldrb	r2, [r2, #20]
10011bda:	1d23      	adds	r3, r4, #4
10011bdc:	77da      	strb	r2, [r3, #31]
10011bde:	466a      	mov	r2, sp
10011be0:	7812      	ldrb	r2, [r2, #0]
10011be2:	1d63      	adds	r3, r4, #5
10011be4:	77da      	strb	r2, [r3, #31]
10011be6:	9b00      	ldr	r3, [sp, #0]
10011be8:	1da2      	adds	r2, r4, #6
10011bea:	0a1b      	lsrs	r3, r3, #8
10011bec:	77d3      	strb	r3, [r2, #31]
10011bee:	466a      	mov	r2, sp
10011bf0:	7912      	ldrb	r2, [r2, #4]
10011bf2:	1de3      	adds	r3, r4, #7
10011bf4:	77da      	strb	r2, [r3, #31]
10011bf6:	1c22      	adds	r2, r4, #0
10011bf8:	9b01      	ldr	r3, [sp, #4]
10011bfa:	3208      	adds	r2, #8
10011bfc:	0a1b      	lsrs	r3, r3, #8
10011bfe:	77d3      	strb	r3, [r2, #31]
10011c00:	466a      	mov	r2, sp
10011c02:	1c23      	adds	r3, r4, #0
10011c04:	7a12      	ldrb	r2, [r2, #8]
10011c06:	3328      	adds	r3, #40	; 0x28
10011c08:	701a      	strb	r2, [r3, #0]
10011c0a:	1c22      	adds	r2, r4, #0
10011c0c:	9b02      	ldr	r3, [sp, #8]
10011c0e:	3229      	adds	r2, #41	; 0x29
10011c10:	0a1b      	lsrs	r3, r3, #8
10011c12:	7013      	strb	r3, [r2, #0]
10011c14:	23d0      	movs	r3, #208	; 0xd0
10011c16:	4d13      	ldr	r5, [pc, #76]	; (10011c64 <gapm_set_dev_config_cmd_handler+0xfc>)
10011c18:	011b      	lsls	r3, r3, #4
10011c1a:	802b      	strh	r3, [r5, #0]
10011c1c:	2322      	movs	r3, #34	; 0x22
10011c1e:	71a3      	strb	r3, [r4, #6]
10011c20:	2300      	movs	r3, #0
10011c22:	212a      	movs	r1, #42	; 0x2a
10011c24:	71e3      	strb	r3, [r4, #7]
10011c26:	1c20      	adds	r0, r4, #0
10011c28:	4b0f      	ldr	r3, [pc, #60]	; (10011c68 <gapm_set_dev_config_cmd_handler+0x100>)
10011c2a:	80af      	strh	r7, [r5, #4]
10011c2c:	4798      	blx	r3
10011c2e:	1c30      	adds	r0, r6, #0
10011c30:	4b0e      	ldr	r3, [pc, #56]	; (10011c6c <gapm_set_dev_config_cmd_handler+0x104>)
10011c32:	4798      	blx	r3
10011c34:	7833      	ldrb	r3, [r6, #0]
10011c36:	20e2      	movs	r0, #226	; 0xe2
10011c38:	2b00      	cmp	r3, #0
10011c3a:	d106      	bne.n	10011c4a <gapm_set_dev_config_cmd_handler+0xe2>
10011c3c:	68ab      	ldr	r3, [r5, #8]
10011c3e:	20e2      	movs	r0, #226	; 0xe2
10011c40:	781a      	ldrb	r2, [r3, #0]
10011c42:	785b      	ldrb	r3, [r3, #1]
10011c44:	2a03      	cmp	r2, #3
10011c46:	d100      	bne.n	10011c4a <gapm_set_dev_config_cmd_handler+0xe2>
10011c48:	1c18      	adds	r0, r3, #0
10011c4a:	b009      	add	sp, #36	; 0x24
10011c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011c4e:	46c0      	nop			; (mov r8, r8)
10011c50:	10019e0c 	.word	0x10019e0c
10011c54:	10019a9c 	.word	0x10019a9c
10011c58:	100149b7 	.word	0x100149b7
10011c5c:	10019e18 	.word	0x10019e18
10011c60:	10019e1e 	.word	0x10019e1e
10011c64:	10019a90 	.word	0x10019a90
10011c68:	10010f21 	.word	0x10010f21
10011c6c:	10010f85 	.word	0x10010f85

10011c70 <gapm_get_dev_config_cmd_handler>:
10011c70:	4684      	mov	ip, r0
10011c72:	4663      	mov	r3, ip
10011c74:	b5f0      	push	{r4, r5, r6, r7, lr}
10011c76:	b085      	sub	sp, #20
10011c78:	9100      	str	r1, [sp, #0]
10011c7a:	20cf      	movs	r0, #207	; 0xcf
10011c7c:	2b01      	cmp	r3, #1
10011c7e:	d854      	bhi.n	10011d2a <gapm_get_dev_config_cmd_handler+0xba>
10011c80:	2900      	cmp	r1, #0
10011c82:	d052      	beq.n	10011d2a <gapm_get_dev_config_cmd_handler+0xba>
10011c84:	2200      	movs	r2, #0
10011c86:	492a      	ldr	r1, [pc, #168]	; (10011d30 <gapm_get_dev_config_cmd_handler+0xc0>)
10011c88:	ab02      	add	r3, sp, #8
10011c8a:	880c      	ldrh	r4, [r1, #0]
10011c8c:	8809      	ldrh	r1, [r1, #0]
10011c8e:	1d9f      	adds	r7, r3, #6
10011c90:	719a      	strb	r2, [r3, #6]
10011c92:	4b28      	ldr	r3, [pc, #160]	; (10011d34 <gapm_get_dev_config_cmd_handler+0xc4>)
10011c94:	0a09      	lsrs	r1, r1, #8
10011c96:	250d      	movs	r5, #13
10011c98:	2606      	movs	r6, #6
10011c9a:	7159      	strb	r1, [r3, #5]
10011c9c:	4661      	mov	r1, ip
10011c9e:	701e      	strb	r6, [r3, #0]
10011ca0:	705d      	strb	r5, [r3, #1]
10011ca2:	709d      	strb	r5, [r3, #2]
10011ca4:	70da      	strb	r2, [r3, #3]
10011ca6:	711c      	strb	r4, [r3, #4]
10011ca8:	2901      	cmp	r1, #1
10011caa:	d13e      	bne.n	10011d2a <gapm_get_dev_config_cmd_handler+0xba>
10011cac:	21d0      	movs	r1, #208	; 0xd0
10011cae:	4c22      	ldr	r4, [pc, #136]	; (10011d38 <gapm_get_dev_config_cmd_handler+0xc8>)
10011cb0:	0109      	lsls	r1, r1, #4
10011cb2:	8061      	strh	r1, [r4, #2]
10011cb4:	4921      	ldr	r1, [pc, #132]	; (10011d3c <gapm_get_dev_config_cmd_handler+0xcc>)
10011cb6:	71da      	strb	r2, [r3, #7]
10011cb8:	8021      	strh	r1, [r4, #0]
10011cba:	4661      	mov	r1, ip
10011cbc:	721e      	strb	r6, [r3, #8]
10011cbe:	7199      	strb	r1, [r3, #6]
10011cc0:	1c18      	adds	r0, r3, #0
10011cc2:	2109      	movs	r1, #9
10011cc4:	4b1e      	ldr	r3, [pc, #120]	; (10011d40 <gapm_get_dev_config_cmd_handler+0xd0>)
10011cc6:	80a5      	strh	r5, [r4, #4]
10011cc8:	4798      	blx	r3
10011cca:	1c38      	adds	r0, r7, #0
10011ccc:	4b1d      	ldr	r3, [pc, #116]	; (10011d44 <gapm_get_dev_config_cmd_handler+0xd4>)
10011cce:	4798      	blx	r3
10011cd0:	783b      	ldrb	r3, [r7, #0]
10011cd2:	20e2      	movs	r0, #226	; 0xe2
10011cd4:	9301      	str	r3, [sp, #4]
10011cd6:	2b00      	cmp	r3, #0
10011cd8:	d127      	bne.n	10011d2a <gapm_get_dev_config_cmd_handler+0xba>
10011cda:	8821      	ldrh	r1, [r4, #0]
10011cdc:	4a1a      	ldr	r2, [pc, #104]	; (10011d48 <gapm_get_dev_config_cmd_handler+0xd8>)
10011cde:	68a7      	ldr	r7, [r4, #8]
10011ce0:	3b01      	subs	r3, #1
10011ce2:	4291      	cmp	r1, r2
10011ce4:	d001      	beq.n	10011cea <gapm_get_dev_config_cmd_handler+0x7a>
10011ce6:	8023      	strh	r3, [r4, #0]
10011ce8:	e01a      	b.n	10011d20 <gapm_get_dev_config_cmd_handler+0xb0>
10011cea:	8063      	strh	r3, [r4, #2]
10011cec:	9b00      	ldr	r3, [sp, #0]
10011cee:	1c39      	adds	r1, r7, #0
10011cf0:	1c58      	adds	r0, r3, #1
10011cf2:	1c32      	adds	r2, r6, #0
10011cf4:	4b15      	ldr	r3, [pc, #84]	; (10011d4c <gapm_get_dev_config_cmd_handler+0xdc>)
10011cf6:	4798      	blx	r3
10011cf8:	79bb      	ldrb	r3, [r7, #6]
10011cfa:	9a00      	ldr	r2, [sp, #0]
10011cfc:	7013      	strb	r3, [r2, #0]
10011cfe:	23d0      	movs	r3, #208	; 0xd0
10011d00:	011b      	lsls	r3, r3, #4
10011d02:	8023      	strh	r3, [r4, #0]
10011d04:	ab02      	add	r3, sp, #8
10011d06:	80a5      	strh	r5, [r4, #4]
10011d08:	1ddd      	adds	r5, r3, #7
10011d0a:	466b      	mov	r3, sp
10011d0c:	791b      	ldrb	r3, [r3, #4]
10011d0e:	1c28      	adds	r0, r5, #0
10011d10:	702b      	strb	r3, [r5, #0]
10011d12:	4b0c      	ldr	r3, [pc, #48]	; (10011d44 <gapm_get_dev_config_cmd_handler+0xd4>)
10011d14:	4798      	blx	r3
10011d16:	782b      	ldrb	r3, [r5, #0]
10011d18:	20d0      	movs	r0, #208	; 0xd0
10011d1a:	2b00      	cmp	r3, #0
10011d1c:	d105      	bne.n	10011d2a <gapm_get_dev_config_cmd_handler+0xba>
10011d1e:	68a7      	ldr	r7, [r4, #8]
10011d20:	783b      	ldrb	r3, [r7, #0]
10011d22:	7878      	ldrb	r0, [r7, #1]
10011d24:	2b06      	cmp	r3, #6
10011d26:	d000      	beq.n	10011d2a <gapm_get_dev_config_cmd_handler+0xba>
10011d28:	20e2      	movs	r0, #226	; 0xe2
10011d2a:	b005      	add	sp, #20
10011d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011d2e:	46c0      	nop			; (mov r8, r8)
10011d30:	10019a9c 	.word	0x10019a9c
10011d34:	10019e0c 	.word	0x10019e0c
10011d38:	10019a90 	.word	0x10019a90
10011d3c:	00000d08 	.word	0x00000d08
10011d40:	10010f21 	.word	0x10010f21
10011d44:	10010f85 	.word	0x10010f85
10011d48:	0000ffff 	.word	0x0000ffff
10011d4c:	100149b7 	.word	0x100149b7

10011d50 <gapm_cancel_cmd_handler>:
10011d50:	b537      	push	{r0, r1, r2, r4, r5, lr}
10011d52:	4916      	ldr	r1, [pc, #88]	; (10011dac <gapm_cancel_cmd_handler+0x5c>)
10011d54:	4816      	ldr	r0, [pc, #88]	; (10011db0 <gapm_cancel_cmd_handler+0x60>)
10011d56:	880c      	ldrh	r4, [r1, #0]
10011d58:	8809      	ldrh	r1, [r1, #0]
10011d5a:	466b      	mov	r3, sp
10011d5c:	0a09      	lsrs	r1, r1, #8
10011d5e:	7141      	strb	r1, [r0, #5]
10011d60:	2102      	movs	r1, #2
10011d62:	2203      	movs	r2, #3
10011d64:	7201      	strb	r1, [r0, #8]
10011d66:	21d0      	movs	r1, #208	; 0xd0
10011d68:	1ddd      	adds	r5, r3, #7
10011d6a:	2300      	movs	r3, #0
10011d6c:	7104      	strb	r4, [r0, #4]
10011d6e:	4c11      	ldr	r4, [pc, #68]	; (10011db4 <gapm_cancel_cmd_handler+0x64>)
10011d70:	7002      	strb	r2, [r0, #0]
10011d72:	0109      	lsls	r1, r1, #4
10011d74:	320a      	adds	r2, #10
10011d76:	702b      	strb	r3, [r5, #0]
10011d78:	7042      	strb	r2, [r0, #1]
10011d7a:	7082      	strb	r2, [r0, #2]
10011d7c:	70c3      	strb	r3, [r0, #3]
10011d7e:	8021      	strh	r1, [r4, #0]
10011d80:	80a2      	strh	r2, [r4, #4]
10011d82:	71c3      	strb	r3, [r0, #7]
10011d84:	3a0c      	subs	r2, #12
10011d86:	2109      	movs	r1, #9
10011d88:	4b0b      	ldr	r3, [pc, #44]	; (10011db8 <gapm_cancel_cmd_handler+0x68>)
10011d8a:	7182      	strb	r2, [r0, #6]
10011d8c:	4798      	blx	r3
10011d8e:	1c28      	adds	r0, r5, #0
10011d90:	4b0a      	ldr	r3, [pc, #40]	; (10011dbc <gapm_cancel_cmd_handler+0x6c>)
10011d92:	4798      	blx	r3
10011d94:	7828      	ldrb	r0, [r5, #0]
10011d96:	2800      	cmp	r0, #0
10011d98:	d001      	beq.n	10011d9e <gapm_cancel_cmd_handler+0x4e>
10011d9a:	20e2      	movs	r0, #226	; 0xe2
10011d9c:	e004      	b.n	10011da8 <gapm_cancel_cmd_handler+0x58>
10011d9e:	68a3      	ldr	r3, [r4, #8]
10011da0:	785b      	ldrb	r3, [r3, #1]
10011da2:	2b44      	cmp	r3, #68	; 0x44
10011da4:	d000      	beq.n	10011da8 <gapm_cancel_cmd_handler+0x58>
10011da6:	1c18      	adds	r0, r3, #0
10011da8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
10011daa:	46c0      	nop			; (mov r8, r8)
10011dac:	10019a9c 	.word	0x10019a9c
10011db0:	10019e0c 	.word	0x10019e0c
10011db4:	10019a90 	.word	0x10019a90
10011db8:	10010f21 	.word	0x10010f21
10011dbc:	10010f85 	.word	0x10010f85

10011dc0 <gapm_dev_bdaddr_ind_handler>:
10011dc0:	b538      	push	{r3, r4, r5, lr}
10011dc2:	1c05      	adds	r5, r0, #0
10011dc4:	1c0c      	adds	r4, r1, #0
10011dc6:	1c48      	adds	r0, r1, #1
10011dc8:	2206      	movs	r2, #6
10011dca:	1c29      	adds	r1, r5, #0
10011dcc:	4b02      	ldr	r3, [pc, #8]	; (10011dd8 <gapm_dev_bdaddr_ind_handler+0x18>)
10011dce:	4798      	blx	r3
10011dd0:	79ab      	ldrb	r3, [r5, #6]
10011dd2:	2000      	movs	r0, #0
10011dd4:	7023      	strb	r3, [r4, #0]
10011dd6:	bd38      	pop	{r3, r4, r5, pc}
10011dd8:	100149b7 	.word	0x100149b7

10011ddc <gapm_cmp_evt>:
10011ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011dde:	7803      	ldrb	r3, [r0, #0]
10011de0:	7845      	ldrb	r5, [r0, #1]
10011de2:	3b0c      	subs	r3, #12
10011de4:	1e18      	subs	r0, r3, #0
10011de6:	280b      	cmp	r0, #11
10011de8:	d900      	bls.n	10011dec <gapm_cmp_evt+0x10>
10011dea:	e08d      	b.n	10011f08 <gapm_cmp_evt+0x12c>
10011dec:	1c0c      	adds	r4, r1, #0
10011dee:	f000 fd5f 	bl	100128b0 <__gnu_thumb1_case_uqi>
10011df2:	1952      	.short	0x1952
10011df4:	068b1919 	.word	0x068b1919
10011df8:	8b595906 	.word	0x8b595906
10011dfc:	0d8b      	.short	0x0d8b
10011dfe:	2300      	movs	r3, #0
10011e00:	2d45      	cmp	r5, #69	; 0x45
10011e02:	d000      	beq.n	10011e06 <gapm_cmp_evt+0x2a>
10011e04:	1c2b      	adds	r3, r5, #0
10011e06:	7023      	strb	r3, [r4, #0]
10011e08:	2002      	movs	r0, #2
10011e0a:	e07e      	b.n	10011f0a <gapm_cmp_evt+0x12e>
10011e0c:	203b      	movs	r0, #59	; 0x3b
10011e0e:	2d00      	cmp	r5, #0
10011e10:	d100      	bne.n	10011e14 <gapm_cmp_evt+0x38>
10011e12:	e07a      	b.n	10011f0a <gapm_cmp_evt+0x12e>
10011e14:	700d      	strb	r5, [r1, #0]
10011e16:	1c48      	adds	r0, r1, #1
10011e18:	2210      	movs	r2, #16
10011e1a:	2100      	movs	r1, #0
10011e1c:	4b3b      	ldr	r3, [pc, #236]	; (10011f0c <gapm_cmp_evt+0x130>)
10011e1e:	4798      	blx	r3
10011e20:	200f      	movs	r0, #15
10011e22:	e072      	b.n	10011f0a <gapm_cmp_evt+0x12e>
10011e24:	2d00      	cmp	r5, #0
10011e26:	d134      	bne.n	10011e92 <gapm_cmp_evt+0xb6>
10011e28:	4b39      	ldr	r3, [pc, #228]	; (10011f10 <gapm_cmp_evt+0x134>)
10011e2a:	4798      	blx	r3
10011e2c:	1e43      	subs	r3, r0, #1
10011e2e:	b2db      	uxtb	r3, r3
10011e30:	1c28      	adds	r0, r5, #0
10011e32:	2b06      	cmp	r3, #6
10011e34:	d869      	bhi.n	10011f0a <gapm_cmp_evt+0x12e>
10011e36:	466b      	mov	r3, sp
10011e38:	4e36      	ldr	r6, [pc, #216]	; (10011f14 <gapm_cmp_evt+0x138>)
10011e3a:	1dd9      	adds	r1, r3, #7
10011e3c:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
10011e3e:	4b36      	ldr	r3, [pc, #216]	; (10011f18 <gapm_cmp_evt+0x13c>)
10011e40:	4798      	blx	r3
10011e42:	2312      	movs	r3, #18
10011e44:	4358      	muls	r0, r3
10011e46:	4935      	ldr	r1, [pc, #212]	; (10011f1c <gapm_cmp_evt+0x140>)
10011e48:	1809      	adds	r1, r1, r0
10011e4a:	1c0b      	adds	r3, r1, #0
10011e4c:	894a      	ldrh	r2, [r1, #10]
10011e4e:	3308      	adds	r3, #8
10011e50:	8122      	strh	r2, [r4, #8]
10011e52:	784f      	ldrb	r7, [r1, #1]
10011e54:	72a5      	strb	r5, [r4, #10]
10011e56:	7027      	strb	r7, [r4, #0]
10011e58:	898a      	ldrh	r2, [r1, #12]
10011e5a:	1c60      	adds	r0, r4, #1
10011e5c:	81a2      	strh	r2, [r4, #12]
10011e5e:	88db      	ldrh	r3, [r3, #6]
10011e60:	3102      	adds	r1, #2
10011e62:	81e3      	strh	r3, [r4, #14]
10011e64:	89cb      	ldrh	r3, [r1, #14]
10011e66:	2206      	movs	r2, #6
10011e68:	8223      	strh	r3, [r4, #16]
10011e6a:	4b2d      	ldr	r3, [pc, #180]	; (10011f20 <gapm_cmp_evt+0x144>)
10011e6c:	4798      	blx	r3
10011e6e:	2f00      	cmp	r7, #0
10011e70:	d00a      	beq.n	10011e88 <gapm_cmp_evt+0xac>
10011e72:	79a3      	ldrb	r3, [r4, #6]
10011e74:	223f      	movs	r2, #63	; 0x3f
10011e76:	1c19      	adds	r1, r3, #0
10011e78:	3501      	adds	r5, #1
10011e7a:	4391      	bics	r1, r2
10011e7c:	29c0      	cmp	r1, #192	; 0xc0
10011e7e:	d003      	beq.n	10011e88 <gapm_cmp_evt+0xac>
10011e80:	065b      	lsls	r3, r3, #25
10011e82:	0fdb      	lsrs	r3, r3, #31
10011e84:	3502      	adds	r5, #2
10011e86:	1aed      	subs	r5, r5, r3
10011e88:	2301      	movs	r3, #1
10011e8a:	425b      	negs	r3, r3
10011e8c:	7025      	strb	r5, [r4, #0]
10011e8e:	85b3      	strh	r3, [r6, #44]	; 0x2c
10011e90:	e038      	b.n	10011f04 <gapm_cmp_evt+0x128>
10011e92:	700d      	strb	r5, [r1, #0]
10011e94:	e004      	b.n	10011ea0 <gapm_cmp_evt+0xc4>
10011e96:	2300      	movs	r3, #0
10011e98:	2d45      	cmp	r5, #69	; 0x45
10011e9a:	d000      	beq.n	10011e9e <gapm_cmp_evt+0xc2>
10011e9c:	1c2b      	adds	r3, r5, #0
10011e9e:	7023      	strb	r3, [r4, #0]
10011ea0:	2003      	movs	r0, #3
10011ea2:	e032      	b.n	10011f0a <gapm_cmp_evt+0x12e>
10011ea4:	4e1b      	ldr	r6, [pc, #108]	; (10011f14 <gapm_cmp_evt+0x138>)
10011ea6:	2100      	movs	r1, #0
10011ea8:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
10011eaa:	4b1b      	ldr	r3, [pc, #108]	; (10011f18 <gapm_cmp_evt+0x13c>)
10011eac:	4798      	blx	r3
10011eae:	2807      	cmp	r0, #7
10011eb0:	d818      	bhi.n	10011ee4 <gapm_cmp_evt+0x108>
10011eb2:	2301      	movs	r3, #1
10011eb4:	425b      	negs	r3, r3
10011eb6:	85b3      	strh	r3, [r6, #44]	; 0x2c
10011eb8:	3313      	adds	r3, #19
10011eba:	4358      	muls	r0, r3
10011ebc:	4917      	ldr	r1, [pc, #92]	; (10011f1c <gapm_cmp_evt+0x140>)
10011ebe:	1809      	adds	r1, r1, r0
10011ec0:	1c0b      	adds	r3, r1, #0
10011ec2:	894a      	ldrh	r2, [r1, #10]
10011ec4:	3308      	adds	r3, #8
10011ec6:	8122      	strh	r2, [r4, #8]
10011ec8:	784a      	ldrb	r2, [r1, #1]
10011eca:	72a5      	strb	r5, [r4, #10]
10011ecc:	7022      	strb	r2, [r4, #0]
10011ece:	898a      	ldrh	r2, [r1, #12]
10011ed0:	1c60      	adds	r0, r4, #1
10011ed2:	81a2      	strh	r2, [r4, #12]
10011ed4:	88db      	ldrh	r3, [r3, #6]
10011ed6:	3102      	adds	r1, #2
10011ed8:	81e3      	strh	r3, [r4, #14]
10011eda:	89cb      	ldrh	r3, [r1, #14]
10011edc:	2206      	movs	r2, #6
10011ede:	8223      	strh	r3, [r4, #16]
10011ee0:	4b0f      	ldr	r3, [pc, #60]	; (10011f20 <gapm_cmp_evt+0x144>)
10011ee2:	4798      	blx	r3
10011ee4:	2200      	movs	r2, #0
10011ee6:	7823      	ldrb	r3, [r4, #0]
10011ee8:	4293      	cmp	r3, r2
10011eea:	d00a      	beq.n	10011f02 <gapm_cmp_evt+0x126>
10011eec:	79a3      	ldrb	r3, [r4, #6]
10011eee:	323f      	adds	r2, #63	; 0x3f
10011ef0:	1c19      	adds	r1, r3, #0
10011ef2:	4391      	bics	r1, r2
10011ef4:	3a3e      	subs	r2, #62	; 0x3e
10011ef6:	29c0      	cmp	r1, #192	; 0xc0
10011ef8:	d003      	beq.n	10011f02 <gapm_cmp_evt+0x126>
10011efa:	065b      	lsls	r3, r3, #25
10011efc:	0fdb      	lsrs	r3, r3, #31
10011efe:	3202      	adds	r2, #2
10011f00:	1ad2      	subs	r2, r2, r3
10011f02:	7022      	strb	r2, [r4, #0]
10011f04:	2005      	movs	r0, #5
10011f06:	e000      	b.n	10011f0a <gapm_cmp_evt+0x12e>
10011f08:	2000      	movs	r0, #0
10011f0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10011f0c:	100149c9 	.word	0x100149c9
10011f10:	1001112d 	.word	0x1001112d
10011f14:	10019b2e 	.word	0x10019b2e
10011f18:	100110f1 	.word	0x100110f1
10011f1c:	10019a9e 	.word	0x10019a9e
10011f20:	100149b7 	.word	0x100149b7

10011f24 <gapm_start_adv_cmd_handler>:
10011f24:	b5f0      	push	{r4, r5, r6, r7, lr}
10011f26:	b089      	sub	sp, #36	; 0x24
10011f28:	9303      	str	r3, [sp, #12]
10011f2a:	ab0e      	add	r3, sp, #56	; 0x38
10011f2c:	9102      	str	r1, [sp, #8]
10011f2e:	cb02      	ldmia	r3!, {r1}
10011f30:	aa08      	add	r2, sp, #32
10011f32:	881b      	ldrh	r3, [r3, #0]
10011f34:	4e3c      	ldr	r6, [pc, #240]	; (10012028 <gapm_start_adv_cmd_handler+0x104>)
10011f36:	9300      	str	r3, [sp, #0]
10011f38:	ab10      	add	r3, sp, #64	; 0x40
10011f3a:	881b      	ldrh	r3, [r3, #0]
10011f3c:	240d      	movs	r4, #13
10011f3e:	469c      	mov	ip, r3
10011f40:	ab11      	add	r3, sp, #68	; 0x44
10011f42:	781b      	ldrb	r3, [r3, #0]
10011f44:	9304      	str	r3, [sp, #16]
10011f46:	ab12      	add	r3, sp, #72	; 0x48
10011f48:	781b      	ldrb	r3, [r3, #0]
10011f4a:	9305      	str	r3, [sp, #20]
10011f4c:	ab13      	add	r3, sp, #76	; 0x4c
10011f4e:	781b      	ldrb	r3, [r3, #0]
10011f50:	9306      	str	r3, [sp, #24]
10011f52:	ab14      	add	r3, sp, #80	; 0x50
10011f54:	781b      	ldrb	r3, [r3, #0]
10011f56:	9301      	str	r3, [sp, #4]
10011f58:	2319      	movs	r3, #25
10011f5a:	189b      	adds	r3, r3, r2
10011f5c:	7fdd      	ldrb	r5, [r3, #31]
10011f5e:	ab18      	add	r3, sp, #96	; 0x60
10011f60:	881f      	ldrh	r7, [r3, #0]
10011f62:	ab19      	add	r3, sp, #100	; 0x64
10011f64:	781b      	ldrb	r3, [r3, #0]
10011f66:	8832      	ldrh	r2, [r6, #0]
10011f68:	9307      	str	r3, [sp, #28]
10011f6a:	4b30      	ldr	r3, [pc, #192]	; (1001202c <gapm_start_adv_cmd_handler+0x108>)
10011f6c:	8836      	ldrh	r6, [r6, #0]
10011f6e:	711a      	strb	r2, [r3, #4]
10011f70:	466a      	mov	r2, sp
10011f72:	7a12      	ldrb	r2, [r2, #8]
10011f74:	701c      	strb	r4, [r3, #0]
10011f76:	705c      	strb	r4, [r3, #1]
10011f78:	709c      	strb	r4, [r3, #2]
10011f7a:	725a      	strb	r2, [r3, #9]
10011f7c:	2400      	movs	r4, #0
10011f7e:	466a      	mov	r2, sp
10011f80:	0a36      	lsrs	r6, r6, #8
10011f82:	70dc      	strb	r4, [r3, #3]
10011f84:	7218      	strb	r0, [r3, #8]
10011f86:	729c      	strb	r4, [r3, #10]
10011f88:	715e      	strb	r6, [r3, #5]
10011f8a:	72dc      	strb	r4, [r3, #11]
10011f8c:	7812      	ldrb	r2, [r2, #0]
10011f8e:	380e      	subs	r0, #14
10011f90:	731a      	strb	r2, [r3, #12]
10011f92:	9a00      	ldr	r2, [sp, #0]
10011f94:	0a14      	lsrs	r4, r2, #8
10011f96:	4662      	mov	r2, ip
10011f98:	739a      	strb	r2, [r3, #14]
10011f9a:	4662      	mov	r2, ip
10011f9c:	735c      	strb	r4, [r3, #13]
10011f9e:	0a14      	lsrs	r4, r2, #8
10011fa0:	466a      	mov	r2, sp
10011fa2:	7c12      	ldrb	r2, [r2, #16]
10011fa4:	73dc      	strb	r4, [r3, #15]
10011fa6:	741a      	strb	r2, [r3, #16]
10011fa8:	1c1c      	adds	r4, r3, #0
10011faa:	2801      	cmp	r0, #1
10011fac:	d809      	bhi.n	10011fc2 <gapm_start_adv_cmd_handler+0x9e>
10011fae:	2900      	cmp	r1, #0
10011fb0:	d003      	beq.n	10011fba <gapm_start_adv_cmd_handler+0x96>
10011fb2:	481f      	ldr	r0, [pc, #124]	; (10012030 <gapm_start_adv_cmd_handler+0x10c>)
10011fb4:	2206      	movs	r2, #6
10011fb6:	4b1f      	ldr	r3, [pc, #124]	; (10012034 <gapm_start_adv_cmd_handler+0x110>)
10011fb8:	4798      	blx	r3
10011fba:	466b      	mov	r3, sp
10011fbc:	7b1b      	ldrb	r3, [r3, #12]
10011fbe:	75e3      	strb	r3, [r4, #23]
10011fc0:	e014      	b.n	10011fec <gapm_start_adv_cmd_handler+0xc8>
10011fc2:	466b      	mov	r3, sp
10011fc4:	7d1b      	ldrb	r3, [r3, #20]
10011fc6:	9915      	ldr	r1, [sp, #84]	; 0x54
10011fc8:	7463      	strb	r3, [r4, #17]
10011fca:	466b      	mov	r3, sp
10011fcc:	7e1b      	ldrb	r3, [r3, #24]
10011fce:	9a01      	ldr	r2, [sp, #4]
10011fd0:	74a3      	strb	r3, [r4, #18]
10011fd2:	466b      	mov	r3, sp
10011fd4:	791b      	ldrb	r3, [r3, #4]
10011fd6:	4818      	ldr	r0, [pc, #96]	; (10012038 <gapm_start_adv_cmd_handler+0x114>)
10011fd8:	4e16      	ldr	r6, [pc, #88]	; (10012034 <gapm_start_adv_cmd_handler+0x110>)
10011fda:	74e3      	strb	r3, [r4, #19]
10011fdc:	47b0      	blx	r6
10011fde:	1c23      	adds	r3, r4, #0
10011fe0:	4816      	ldr	r0, [pc, #88]	; (1001203c <gapm_start_adv_cmd_handler+0x118>)
10011fe2:	3330      	adds	r3, #48	; 0x30
10011fe4:	9917      	ldr	r1, [sp, #92]	; 0x5c
10011fe6:	1c2a      	adds	r2, r5, #0
10011fe8:	701d      	strb	r5, [r3, #0]
10011fea:	47b0      	blx	r6
10011fec:	1c22      	adds	r2, r4, #0
10011fee:	23a5      	movs	r3, #165	; 0xa5
10011ff0:	3250      	adds	r2, #80	; 0x50
10011ff2:	7013      	strb	r3, [r2, #0]
10011ff4:	1c22      	adds	r2, r4, #0
10011ff6:	3251      	adds	r2, #81	; 0x51
10011ff8:	7013      	strb	r3, [r2, #0]
10011ffa:	1c23      	adds	r3, r4, #0
10011ffc:	1c22      	adds	r2, r4, #0
10011ffe:	3352      	adds	r3, #82	; 0x52
10012000:	701f      	strb	r7, [r3, #0]
10012002:	3253      	adds	r2, #83	; 0x53
10012004:	0a3b      	lsrs	r3, r7, #8
10012006:	7013      	strb	r3, [r2, #0]
10012008:	466a      	mov	r2, sp
1001200a:	1c23      	adds	r3, r4, #0
1001200c:	7f12      	ldrb	r2, [r2, #28]
1001200e:	3354      	adds	r3, #84	; 0x54
10012010:	701a      	strb	r2, [r3, #0]
10012012:	234d      	movs	r3, #77	; 0x4d
10012014:	2500      	movs	r5, #0
10012016:	71a3      	strb	r3, [r4, #6]
10012018:	1c20      	adds	r0, r4, #0
1001201a:	2155      	movs	r1, #85	; 0x55
1001201c:	4b08      	ldr	r3, [pc, #32]	; (10012040 <gapm_start_adv_cmd_handler+0x11c>)
1001201e:	71e5      	strb	r5, [r4, #7]
10012020:	4798      	blx	r3
10012022:	1c28      	adds	r0, r5, #0
10012024:	b009      	add	sp, #36	; 0x24
10012026:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012028:	10019a9c 	.word	0x10019a9c
1001202c:	10019e0c 	.word	0x10019e0c
10012030:	10019e1d 	.word	0x10019e1d
10012034:	100149b7 	.word	0x100149b7
10012038:	10019e20 	.word	0x10019e20
1001203c:	10019e3d 	.word	0x10019e3d
10012040:	10010f21 	.word	0x10010f21

10012044 <get_gap_local_addr_type>:
10012044:	4b04      	ldr	r3, [pc, #16]	; (10012058 <get_gap_local_addr_type+0x14>)
10012046:	2001      	movs	r0, #1
10012048:	791b      	ldrb	r3, [r3, #4]
1001204a:	2b02      	cmp	r3, #2
1001204c:	d003      	beq.n	10012056 <get_gap_local_addr_type+0x12>
1001204e:	3b03      	subs	r3, #3
10012050:	4258      	negs	r0, r3
10012052:	4158      	adcs	r0, r3
10012054:	0040      	lsls	r0, r0, #1
10012056:	4770      	bx	lr
10012058:	10019b2e 	.word	0x10019b2e

1001205c <gapm_adv_report_evt_handler>:
1001205c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001205e:	7843      	ldrb	r3, [r0, #1]
10012060:	1c05      	adds	r5, r0, #0
10012062:	9301      	str	r3, [sp, #4]
10012064:	466b      	mov	r3, sp
10012066:	1c0c      	adds	r4, r1, #0
10012068:	791b      	ldrb	r3, [r3, #4]
1001206a:	7806      	ldrb	r6, [r0, #0]
1001206c:	2206      	movs	r2, #6
1001206e:	704b      	strb	r3, [r1, #1]
10012070:	1c88      	adds	r0, r1, #2
10012072:	4f1b      	ldr	r7, [pc, #108]	; (100120e0 <gapm_adv_report_evt_handler+0x84>)
10012074:	1ca9      	adds	r1, r5, #2
10012076:	47b8      	blx	r7
10012078:	1c20      	adds	r0, r4, #0
1001207a:	1c29      	adds	r1, r5, #0
1001207c:	7a2a      	ldrb	r2, [r5, #8]
1001207e:	3008      	adds	r0, #8
10012080:	77c2      	strb	r2, [r0, #31]
10012082:	3109      	adds	r1, #9
10012084:	3528      	adds	r5, #40	; 0x28
10012086:	47b8      	blx	r7
10012088:	782b      	ldrb	r3, [r5, #0]
1001208a:	b25a      	sxtb	r2, r3
1001208c:	2a00      	cmp	r2, #0
1001208e:	da01      	bge.n	10012094 <gapm_adv_report_evt_handler+0x38>
10012090:	3301      	adds	r3, #1
10012092:	b2db      	uxtb	r3, r3
10012094:	1c22      	adds	r2, r4, #0
10012096:	3228      	adds	r2, #40	; 0x28
10012098:	7013      	strb	r3, [r2, #0]
1001209a:	2200      	movs	r2, #0
1001209c:	9b01      	ldr	r3, [sp, #4]
1001209e:	4293      	cmp	r3, r2
100120a0:	d00a      	beq.n	100120b8 <gapm_adv_report_evt_handler+0x5c>
100120a2:	79e3      	ldrb	r3, [r4, #7]
100120a4:	323f      	adds	r2, #63	; 0x3f
100120a6:	1c19      	adds	r1, r3, #0
100120a8:	4391      	bics	r1, r2
100120aa:	3a3e      	subs	r2, #62	; 0x3e
100120ac:	29c0      	cmp	r1, #192	; 0xc0
100120ae:	d003      	beq.n	100120b8 <gapm_adv_report_evt_handler+0x5c>
100120b0:	065b      	lsls	r3, r3, #25
100120b2:	0fdb      	lsrs	r3, r3, #31
100120b4:	3202      	adds	r2, #2
100120b6:	1ad2      	subs	r2, r2, r3
100120b8:	7062      	strb	r2, [r4, #1]
100120ba:	2e04      	cmp	r6, #4
100120bc:	d80f      	bhi.n	100120de <gapm_adv_report_evt_handler+0x82>
100120be:	1c30      	adds	r0, r6, #0
100120c0:	f000 fbf6 	bl	100128b0 <__gnu_thumb1_case_uqi>
100120c4:	09070503 	.word	0x09070503
100120c8:	0b          	.byte	0x0b
100120c9:	00          	.byte	0x00
100120ca:	2300      	movs	r3, #0
100120cc:	e006      	b.n	100120dc <gapm_adv_report_evt_handler+0x80>
100120ce:	2301      	movs	r3, #1
100120d0:	e004      	b.n	100120dc <gapm_adv_report_evt_handler+0x80>
100120d2:	2302      	movs	r3, #2
100120d4:	e002      	b.n	100120dc <gapm_adv_report_evt_handler+0x80>
100120d6:	2303      	movs	r3, #3
100120d8:	e000      	b.n	100120dc <gapm_adv_report_evt_handler+0x80>
100120da:	2305      	movs	r3, #5
100120dc:	7023      	strb	r3, [r4, #0]
100120de:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
100120e0:	100149b7 	.word	0x100149b7

100120e4 <gapm_resolv_addr_cmd_handler>:
100120e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100120e6:	2314      	movs	r3, #20
100120e8:	4c12      	ldr	r4, [pc, #72]	; (10012134 <gapm_resolv_addr_cmd_handler+0x50>)
100120ea:	1c17      	adds	r7, r2, #0
100120ec:	7023      	strb	r3, [r4, #0]
100120ee:	3b07      	subs	r3, #7
100120f0:	7063      	strb	r3, [r4, #1]
100120f2:	70a3      	strb	r3, [r4, #2]
100120f4:	2300      	movs	r3, #0
100120f6:	70e3      	strb	r3, [r4, #3]
100120f8:	4b0f      	ldr	r3, [pc, #60]	; (10012138 <gapm_resolv_addr_cmd_handler+0x54>)
100120fa:	1c05      	adds	r5, r0, #0
100120fc:	881a      	ldrh	r2, [r3, #0]
100120fe:	881b      	ldrh	r3, [r3, #0]
10012100:	4e0e      	ldr	r6, [pc, #56]	; (1001213c <gapm_resolv_addr_cmd_handler+0x58>)
10012102:	0a1b      	lsrs	r3, r3, #8
10012104:	7163      	strb	r3, [r4, #5]
10012106:	2317      	movs	r3, #23
10012108:	012d      	lsls	r5, r5, #4
1001210a:	7122      	strb	r2, [r4, #4]
1001210c:	7260      	strb	r0, [r4, #9]
1001210e:	2206      	movs	r2, #6
10012110:	480b      	ldr	r0, [pc, #44]	; (10012140 <gapm_resolv_addr_cmd_handler+0x5c>)
10012112:	7223      	strb	r3, [r4, #8]
10012114:	47b0      	blx	r6
10012116:	1c39      	adds	r1, r7, #0
10012118:	1c2a      	adds	r2, r5, #0
1001211a:	480a      	ldr	r0, [pc, #40]	; (10012144 <gapm_resolv_addr_cmd_handler+0x60>)
1001211c:	47b0      	blx	r6
1001211e:	1c29      	adds	r1, r5, #0
10012120:	3110      	adds	r1, #16
10012122:	1c0b      	adds	r3, r1, #0
10012124:	3b08      	subs	r3, #8
10012126:	71a3      	strb	r3, [r4, #6]
10012128:	121b      	asrs	r3, r3, #8
1001212a:	71e3      	strb	r3, [r4, #7]
1001212c:	1c20      	adds	r0, r4, #0
1001212e:	4b06      	ldr	r3, [pc, #24]	; (10012148 <gapm_resolv_addr_cmd_handler+0x64>)
10012130:	4798      	blx	r3
10012132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10012134:	10019e0c 	.word	0x10019e0c
10012138:	10019a9c 	.word	0x10019a9c
1001213c:	100149b7 	.word	0x100149b7
10012140:	10019e16 	.word	0x10019e16
10012144:	10019e1c 	.word	0x10019e1c
10012148:	10010f21 	.word	0x10010f21

1001214c <gapm_addr_solved_ind_handler>:
1001214c:	b570      	push	{r4, r5, r6, lr}
1001214e:	1c04      	adds	r4, r0, #0
10012150:	1c08      	adds	r0, r1, #0
10012152:	1c0d      	adds	r5, r1, #0
10012154:	4e05      	ldr	r6, [pc, #20]	; (1001216c <gapm_addr_solved_ind_handler+0x20>)
10012156:	1c21      	adds	r1, r4, #0
10012158:	2206      	movs	r2, #6
1001215a:	3011      	adds	r0, #17
1001215c:	47b0      	blx	r6
1001215e:	1c68      	adds	r0, r5, #1
10012160:	1da1      	adds	r1, r4, #6
10012162:	2210      	movs	r2, #16
10012164:	47b0      	blx	r6
10012166:	2300      	movs	r3, #0
10012168:	702b      	strb	r3, [r5, #0]
1001216a:	bd70      	pop	{r4, r5, r6, pc}
1001216c:	100149b7 	.word	0x100149b7

10012170 <gapm_profile_added_ind_handler>:
10012170:	b510      	push	{r4, lr}
10012172:	7843      	ldrb	r3, [r0, #1]
10012174:	7902      	ldrb	r2, [r0, #4]
10012176:	7944      	ldrb	r4, [r0, #5]
10012178:	7800      	ldrb	r0, [r0, #0]
1001217a:	021b      	lsls	r3, r3, #8
1001217c:	4303      	orrs	r3, r0
1001217e:	2b1b      	cmp	r3, #27
10012180:	d104      	bne.n	1001218c <gapm_profile_added_ind_handler+0x1c>
10012182:	2300      	movs	r3, #0
10012184:	700b      	strb	r3, [r1, #0]
10012186:	0223      	lsls	r3, r4, #8
10012188:	4313      	orrs	r3, r2
1001218a:	804b      	strh	r3, [r1, #2]
1001218c:	203b      	movs	r0, #59	; 0x3b
1001218e:	bd10      	pop	{r4, pc}

10012190 <gattc_read_req_ind_parser>:
10012190:	7843      	ldrb	r3, [r0, #1]
10012192:	7802      	ldrb	r2, [r0, #0]
10012194:	021b      	lsls	r3, r3, #8
10012196:	4313      	orrs	r3, r2
10012198:	804b      	strh	r3, [r1, #2]
1001219a:	4770      	bx	lr

1001219c <gattc_write_req_ind_parser>:
1001219c:	b508      	push	{r3, lr}
1001219e:	1c13      	adds	r3, r2, #0
100121a0:	0a00      	lsrs	r0, r0, #8
100121a2:	8010      	strh	r0, [r2, #0]
100121a4:	784a      	ldrb	r2, [r1, #1]
100121a6:	7808      	ldrb	r0, [r1, #0]
100121a8:	0212      	lsls	r2, r2, #8
100121aa:	4302      	orrs	r2, r0
100121ac:	805a      	strh	r2, [r3, #2]
100121ae:	78ca      	ldrb	r2, [r1, #3]
100121b0:	7888      	ldrb	r0, [r1, #2]
100121b2:	0212      	lsls	r2, r2, #8
100121b4:	4302      	orrs	r2, r0
100121b6:	809a      	strh	r2, [r3, #4]
100121b8:	794a      	ldrb	r2, [r1, #5]
100121ba:	7908      	ldrb	r0, [r1, #4]
100121bc:	0212      	lsls	r2, r2, #8
100121be:	4302      	orrs	r2, r0
100121c0:	80da      	strh	r2, [r3, #6]
100121c2:	3308      	adds	r3, #8
100121c4:	1c18      	adds	r0, r3, #0
100121c6:	3106      	adds	r1, #6
100121c8:	4b01      	ldr	r3, [pc, #4]	; (100121d0 <gattc_write_req_ind_parser+0x34>)
100121ca:	4798      	blx	r3
100121cc:	bd08      	pop	{r3, pc}
100121ce:	46c0      	nop			; (mov r8, r8)
100121d0:	100149b7 	.word	0x100149b7

100121d4 <gattc_att_info_req_parser>:
100121d4:	7843      	ldrb	r3, [r0, #1]
100121d6:	7802      	ldrb	r2, [r0, #0]
100121d8:	021b      	lsls	r3, r3, #8
100121da:	4313      	orrs	r3, r2
100121dc:	800b      	strh	r3, [r1, #0]
100121de:	4770      	bx	lr

100121e0 <gattc_read_cfm>:
100121e0:	b538      	push	{r3, r4, r5, lr}
100121e2:	2514      	movs	r5, #20
100121e4:	1c1c      	adds	r4, r3, #0
100121e6:	4b14      	ldr	r3, [pc, #80]	; (10012238 <gattc_read_cfm+0x58>)
100121e8:	70d9      	strb	r1, [r3, #3]
100121ea:	4914      	ldr	r1, [pc, #80]	; (1001223c <gattc_read_cfm+0x5c>)
100121ec:	701d      	strb	r5, [r3, #0]
100121ee:	3d08      	subs	r5, #8
100121f0:	705d      	strb	r5, [r3, #1]
100121f2:	709d      	strb	r5, [r3, #2]
100121f4:	880d      	ldrh	r5, [r1, #0]
100121f6:	8809      	ldrh	r1, [r1, #0]
100121f8:	7218      	strb	r0, [r3, #8]
100121fa:	0a09      	lsrs	r1, r1, #8
100121fc:	7159      	strb	r1, [r3, #5]
100121fe:	0a00      	lsrs	r0, r0, #8
10012200:	0a21      	lsrs	r1, r4, #8
10012202:	711d      	strb	r5, [r3, #4]
10012204:	7258      	strb	r0, [r3, #9]
10012206:	729c      	strb	r4, [r3, #10]
10012208:	72d9      	strb	r1, [r3, #11]
1001220a:	731a      	strb	r2, [r3, #12]
1001220c:	1c1d      	adds	r5, r3, #0
1001220e:	2c00      	cmp	r4, #0
10012210:	d007      	beq.n	10012222 <gattc_read_cfm+0x42>
10012212:	9904      	ldr	r1, [sp, #16]
10012214:	1c22      	adds	r2, r4, #0
10012216:	480a      	ldr	r0, [pc, #40]	; (10012240 <gattc_read_cfm+0x60>)
10012218:	4b0a      	ldr	r3, [pc, #40]	; (10012244 <gattc_read_cfm+0x64>)
1001221a:	340d      	adds	r4, #13
1001221c:	4798      	blx	r3
1001221e:	b2a1      	uxth	r1, r4
10012220:	e001      	b.n	10012226 <gattc_read_cfm+0x46>
10012222:	210e      	movs	r1, #14
10012224:	735c      	strb	r4, [r3, #13]
10012226:	1c0b      	adds	r3, r1, #0
10012228:	3b08      	subs	r3, #8
1001222a:	71ab      	strb	r3, [r5, #6]
1001222c:	121b      	asrs	r3, r3, #8
1001222e:	71eb      	strb	r3, [r5, #7]
10012230:	1c28      	adds	r0, r5, #0
10012232:	4b05      	ldr	r3, [pc, #20]	; (10012248 <gattc_read_cfm+0x68>)
10012234:	4798      	blx	r3
10012236:	bd38      	pop	{r3, r4, r5, pc}
10012238:	10019e0c 	.word	0x10019e0c
1001223c:	10019a9c 	.word	0x10019a9c
10012240:	10019e19 	.word	0x10019e19
10012244:	100149b7 	.word	0x100149b7
10012248:	10010f21 	.word	0x10010f21

1001224c <gattc_write_cfm>:
1001224c:	4b0d      	ldr	r3, [pc, #52]	; (10012284 <gattc_write_cfm+0x38>)
1001224e:	b510      	push	{r4, lr}
10012250:	729a      	strb	r2, [r3, #10]
10012252:	2203      	movs	r2, #3
10012254:	2416      	movs	r4, #22
10012256:	719a      	strb	r2, [r3, #6]
10012258:	2200      	movs	r2, #0
1001225a:	70d9      	strb	r1, [r3, #3]
1001225c:	490a      	ldr	r1, [pc, #40]	; (10012288 <gattc_write_cfm+0x3c>)
1001225e:	701c      	strb	r4, [r3, #0]
10012260:	3c0a      	subs	r4, #10
10012262:	705c      	strb	r4, [r3, #1]
10012264:	709c      	strb	r4, [r3, #2]
10012266:	880c      	ldrh	r4, [r1, #0]
10012268:	8809      	ldrh	r1, [r1, #0]
1001226a:	7218      	strb	r0, [r3, #8]
1001226c:	0a09      	lsrs	r1, r1, #8
1001226e:	0a00      	lsrs	r0, r0, #8
10012270:	711c      	strb	r4, [r3, #4]
10012272:	7159      	strb	r1, [r3, #5]
10012274:	7258      	strb	r0, [r3, #9]
10012276:	71da      	strb	r2, [r3, #7]
10012278:	1c18      	adds	r0, r3, #0
1001227a:	210b      	movs	r1, #11
1001227c:	4b03      	ldr	r3, [pc, #12]	; (1001228c <gattc_write_cfm+0x40>)
1001227e:	4798      	blx	r3
10012280:	bd10      	pop	{r4, pc}
10012282:	46c0      	nop			; (mov r8, r8)
10012284:	10019e0c 	.word	0x10019e0c
10012288:	10019a9c 	.word	0x10019a9c
1001228c:	10010f21 	.word	0x10010f21

10012290 <gattc_att_info_cfm>:
10012290:	b538      	push	{r3, r4, r5, lr}
10012292:	4c0e      	ldr	r4, [pc, #56]	; (100122cc <gattc_att_info_cfm+0x3c>)
10012294:	2518      	movs	r5, #24
10012296:	7323      	strb	r3, [r4, #12]
10012298:	2305      	movs	r3, #5
1001229a:	71a3      	strb	r3, [r4, #6]
1001229c:	2300      	movs	r3, #0
1001229e:	70e1      	strb	r1, [r4, #3]
100122a0:	490b      	ldr	r1, [pc, #44]	; (100122d0 <gattc_att_info_cfm+0x40>)
100122a2:	7025      	strb	r5, [r4, #0]
100122a4:	3d0c      	subs	r5, #12
100122a6:	7065      	strb	r5, [r4, #1]
100122a8:	70a5      	strb	r5, [r4, #2]
100122aa:	880d      	ldrh	r5, [r1, #0]
100122ac:	8809      	ldrh	r1, [r1, #0]
100122ae:	7220      	strb	r0, [r4, #8]
100122b0:	0a09      	lsrs	r1, r1, #8
100122b2:	0a00      	lsrs	r0, r0, #8
100122b4:	7161      	strb	r1, [r4, #5]
100122b6:	7260      	strb	r0, [r4, #9]
100122b8:	72a2      	strb	r2, [r4, #10]
100122ba:	71e3      	strb	r3, [r4, #7]
100122bc:	0a12      	lsrs	r2, r2, #8
100122be:	1c20      	adds	r0, r4, #0
100122c0:	210d      	movs	r1, #13
100122c2:	4b04      	ldr	r3, [pc, #16]	; (100122d4 <gattc_att_info_cfm+0x44>)
100122c4:	7125      	strb	r5, [r4, #4]
100122c6:	72e2      	strb	r2, [r4, #11]
100122c8:	4798      	blx	r3
100122ca:	bd38      	pop	{r3, r4, r5, pc}
100122cc:	10019e0c 	.word	0x10019e0c
100122d0:	10019a9c 	.word	0x10019a9c
100122d4:	10010f21 	.word	0x10010f21

100122d8 <gattc_send_evt_cmd_handler>:
100122d8:	b570      	push	{r4, r5, r6, lr}
100122da:	2610      	movs	r6, #16
100122dc:	ac04      	add	r4, sp, #16
100122de:	8825      	ldrh	r5, [r4, #0]
100122e0:	4c15      	ldr	r4, [pc, #84]	; (10012338 <gattc_send_evt_cmd_handler+0x60>)
100122e2:	70e2      	strb	r2, [r4, #3]
100122e4:	4a15      	ldr	r2, [pc, #84]	; (1001233c <gattc_send_evt_cmd_handler+0x64>)
100122e6:	7026      	strb	r6, [r4, #0]
100122e8:	3e04      	subs	r6, #4
100122ea:	7066      	strb	r6, [r4, #1]
100122ec:	70a6      	strb	r6, [r4, #2]
100122ee:	8816      	ldrh	r6, [r2, #0]
100122f0:	8812      	ldrh	r2, [r2, #0]
100122f2:	7220      	strb	r0, [r4, #8]
100122f4:	0a12      	lsrs	r2, r2, #8
100122f6:	7162      	strb	r2, [r4, #5]
100122f8:	4a11      	ldr	r2, [pc, #68]	; (10012340 <gattc_send_evt_cmd_handler+0x68>)
100122fa:	7321      	strb	r1, [r4, #12]
100122fc:	8812      	ldrh	r2, [r2, #0]
100122fe:	73a5      	strb	r5, [r4, #14]
10012300:	3201      	adds	r2, #1
10012302:	7262      	strb	r2, [r4, #9]
10012304:	1212      	asrs	r2, r2, #8
10012306:	72a2      	strb	r2, [r4, #10]
10012308:	2200      	movs	r2, #0
1001230a:	72e2      	strb	r2, [r4, #11]
1001230c:	0a0a      	lsrs	r2, r1, #8
1001230e:	7362      	strb	r2, [r4, #13]
10012310:	0a2a      	lsrs	r2, r5, #8
10012312:	73e2      	strb	r2, [r4, #15]
10012314:	1c19      	adds	r1, r3, #0
10012316:	1c2a      	adds	r2, r5, #0
10012318:	4b0a      	ldr	r3, [pc, #40]	; (10012344 <gattc_send_evt_cmd_handler+0x6c>)
1001231a:	3510      	adds	r5, #16
1001231c:	480a      	ldr	r0, [pc, #40]	; (10012348 <gattc_send_evt_cmd_handler+0x70>)
1001231e:	7126      	strb	r6, [r4, #4]
10012320:	4798      	blx	r3
10012322:	b2a9      	uxth	r1, r5
10012324:	1c0b      	adds	r3, r1, #0
10012326:	3b08      	subs	r3, #8
10012328:	71a3      	strb	r3, [r4, #6]
1001232a:	121b      	asrs	r3, r3, #8
1001232c:	71e3      	strb	r3, [r4, #7]
1001232e:	1c20      	adds	r0, r4, #0
10012330:	4b06      	ldr	r3, [pc, #24]	; (1001234c <gattc_send_evt_cmd_handler+0x74>)
10012332:	4798      	blx	r3
10012334:	bd70      	pop	{r4, r5, r6, pc}
10012336:	46c0      	nop			; (mov r8, r8)
10012338:	10019e0c 	.word	0x10019e0c
1001233c:	10019a9c 	.word	0x10019a9c
10012340:	10018c30 	.word	0x10018c30
10012344:	100149b7 	.word	0x100149b7
10012348:	10019e1c 	.word	0x10019e1c
1001234c:	10010f21 	.word	0x10010f21

10012350 <gattc_event_cfm_handler>:
10012350:	220e      	movs	r2, #14
10012352:	b508      	push	{r3, lr}
10012354:	4b0b      	ldr	r3, [pc, #44]	; (10012384 <gattc_event_cfm_handler+0x34>)
10012356:	701a      	strb	r2, [r3, #0]
10012358:	3a02      	subs	r2, #2
1001235a:	705a      	strb	r2, [r3, #1]
1001235c:	709a      	strb	r2, [r3, #2]
1001235e:	4a0a      	ldr	r2, [pc, #40]	; (10012388 <gattc_event_cfm_handler+0x38>)
10012360:	70d8      	strb	r0, [r3, #3]
10012362:	8810      	ldrh	r0, [r2, #0]
10012364:	8812      	ldrh	r2, [r2, #0]
10012366:	7219      	strb	r1, [r3, #8]
10012368:	0a12      	lsrs	r2, r2, #8
1001236a:	715a      	strb	r2, [r3, #5]
1001236c:	2202      	movs	r2, #2
1001236e:	719a      	strb	r2, [r3, #6]
10012370:	2200      	movs	r2, #0
10012372:	0a09      	lsrs	r1, r1, #8
10012374:	7118      	strb	r0, [r3, #4]
10012376:	7259      	strb	r1, [r3, #9]
10012378:	71da      	strb	r2, [r3, #7]
1001237a:	1c18      	adds	r0, r3, #0
1001237c:	210a      	movs	r1, #10
1001237e:	4b03      	ldr	r3, [pc, #12]	; (1001238c <gattc_event_cfm_handler+0x3c>)
10012380:	4798      	blx	r3
10012382:	bd08      	pop	{r3, pc}
10012384:	10019e0c 	.word	0x10019e0c
10012388:	10019a9c 	.word	0x10019a9c
1001238c:	10010f21 	.word	0x10010f21

10012390 <gattc_disc_svc_ind_parser>:
10012390:	b570      	push	{r4, r5, r6, lr}
10012392:	1c15      	adds	r5, r2, #0
10012394:	0a00      	lsrs	r0, r0, #8
10012396:	8010      	strh	r0, [r2, #0]
10012398:	784b      	ldrb	r3, [r1, #1]
1001239a:	780a      	ldrb	r2, [r1, #0]
1001239c:	021b      	lsls	r3, r3, #8
1001239e:	4313      	orrs	r3, r2
100123a0:	806b      	strh	r3, [r5, #2]
100123a2:	78cb      	ldrb	r3, [r1, #3]
100123a4:	788a      	ldrb	r2, [r1, #2]
100123a6:	021b      	lsls	r3, r3, #8
100123a8:	4313      	orrs	r3, r2
100123aa:	80ab      	strh	r3, [r5, #4]
100123ac:	790e      	ldrb	r6, [r1, #4]
100123ae:	4b05      	ldr	r3, [pc, #20]	; (100123c4 <gattc_disc_svc_ind_parser+0x34>)
100123b0:	1c30      	adds	r0, r6, #0
100123b2:	1c0c      	adds	r4, r1, #0
100123b4:	4798      	blx	r3
100123b6:	1c32      	adds	r2, r6, #0
100123b8:	71a8      	strb	r0, [r5, #6]
100123ba:	1d61      	adds	r1, r4, #5
100123bc:	1de8      	adds	r0, r5, #7
100123be:	4b02      	ldr	r3, [pc, #8]	; (100123c8 <gattc_disc_svc_ind_parser+0x38>)
100123c0:	4798      	blx	r3
100123c2:	bd70      	pop	{r4, r5, r6, pc}
100123c4:	10010261 	.word	0x10010261
100123c8:	100149b7 	.word	0x100149b7

100123cc <gattc_disc_svc_incl_ind_parser>:
100123cc:	b570      	push	{r4, r5, r6, lr}
100123ce:	1c15      	adds	r5, r2, #0
100123d0:	0a00      	lsrs	r0, r0, #8
100123d2:	8010      	strh	r0, [r2, #0]
100123d4:	784b      	ldrb	r3, [r1, #1]
100123d6:	780a      	ldrb	r2, [r1, #0]
100123d8:	021b      	lsls	r3, r3, #8
100123da:	4313      	orrs	r3, r2
100123dc:	806b      	strh	r3, [r5, #2]
100123de:	78cb      	ldrb	r3, [r1, #3]
100123e0:	788a      	ldrb	r2, [r1, #2]
100123e2:	021b      	lsls	r3, r3, #8
100123e4:	4313      	orrs	r3, r2
100123e6:	80ab      	strh	r3, [r5, #4]
100123e8:	794b      	ldrb	r3, [r1, #5]
100123ea:	790a      	ldrb	r2, [r1, #4]
100123ec:	021b      	lsls	r3, r3, #8
100123ee:	4313      	orrs	r3, r2
100123f0:	80eb      	strh	r3, [r5, #6]
100123f2:	798e      	ldrb	r6, [r1, #6]
100123f4:	4b05      	ldr	r3, [pc, #20]	; (1001240c <gattc_disc_svc_incl_ind_parser+0x40>)
100123f6:	1c30      	adds	r0, r6, #0
100123f8:	1c0c      	adds	r4, r1, #0
100123fa:	4798      	blx	r3
100123fc:	7228      	strb	r0, [r5, #8]
100123fe:	1c28      	adds	r0, r5, #0
10012400:	1c32      	adds	r2, r6, #0
10012402:	1de1      	adds	r1, r4, #7
10012404:	4b02      	ldr	r3, [pc, #8]	; (10012410 <gattc_disc_svc_incl_ind_parser+0x44>)
10012406:	3009      	adds	r0, #9
10012408:	4798      	blx	r3
1001240a:	bd70      	pop	{r4, r5, r6, pc}
1001240c:	10010261 	.word	0x10010261
10012410:	100149b7 	.word	0x100149b7

10012414 <gattc_disc_char_ind_parser>:
10012414:	b570      	push	{r4, r5, r6, lr}
10012416:	1c15      	adds	r5, r2, #0
10012418:	0a00      	lsrs	r0, r0, #8
1001241a:	8010      	strh	r0, [r2, #0]
1001241c:	784b      	ldrb	r3, [r1, #1]
1001241e:	780a      	ldrb	r2, [r1, #0]
10012420:	021b      	lsls	r3, r3, #8
10012422:	4313      	orrs	r3, r2
10012424:	806b      	strh	r3, [r5, #2]
10012426:	78cb      	ldrb	r3, [r1, #3]
10012428:	788a      	ldrb	r2, [r1, #2]
1001242a:	021b      	lsls	r3, r3, #8
1001242c:	4313      	orrs	r3, r2
1001242e:	80ab      	strh	r3, [r5, #4]
10012430:	790b      	ldrb	r3, [r1, #4]
10012432:	1c0c      	adds	r4, r1, #0
10012434:	71ab      	strb	r3, [r5, #6]
10012436:	794e      	ldrb	r6, [r1, #5]
10012438:	4b05      	ldr	r3, [pc, #20]	; (10012450 <gattc_disc_char_ind_parser+0x3c>)
1001243a:	1c30      	adds	r0, r6, #0
1001243c:	4798      	blx	r3
1001243e:	71e8      	strb	r0, [r5, #7]
10012440:	1c28      	adds	r0, r5, #0
10012442:	1c32      	adds	r2, r6, #0
10012444:	1da1      	adds	r1, r4, #6
10012446:	4b03      	ldr	r3, [pc, #12]	; (10012454 <gattc_disc_char_ind_parser+0x40>)
10012448:	3008      	adds	r0, #8
1001244a:	4798      	blx	r3
1001244c:	bd70      	pop	{r4, r5, r6, pc}
1001244e:	46c0      	nop			; (mov r8, r8)
10012450:	10010261 	.word	0x10010261
10012454:	100149b7 	.word	0x100149b7

10012458 <gattc_disc_char_desc_ind_parser>:
10012458:	b570      	push	{r4, r5, r6, lr}
1001245a:	1c15      	adds	r5, r2, #0
1001245c:	0a00      	lsrs	r0, r0, #8
1001245e:	8010      	strh	r0, [r2, #0]
10012460:	784b      	ldrb	r3, [r1, #1]
10012462:	780a      	ldrb	r2, [r1, #0]
10012464:	021b      	lsls	r3, r3, #8
10012466:	4313      	orrs	r3, r2
10012468:	806b      	strh	r3, [r5, #2]
1001246a:	788e      	ldrb	r6, [r1, #2]
1001246c:	4b05      	ldr	r3, [pc, #20]	; (10012484 <gattc_disc_char_desc_ind_parser+0x2c>)
1001246e:	1c30      	adds	r0, r6, #0
10012470:	1c0c      	adds	r4, r1, #0
10012472:	4798      	blx	r3
10012474:	1c32      	adds	r2, r6, #0
10012476:	7128      	strb	r0, [r5, #4]
10012478:	1ce1      	adds	r1, r4, #3
1001247a:	1d68      	adds	r0, r5, #5
1001247c:	4b02      	ldr	r3, [pc, #8]	; (10012488 <gattc_disc_char_desc_ind_parser+0x30>)
1001247e:	4798      	blx	r3
10012480:	bd70      	pop	{r4, r5, r6, pc}
10012482:	46c0      	nop			; (mov r8, r8)
10012484:	10010261 	.word	0x10010261
10012488:	100149b7 	.word	0x100149b7

1001248c <gattc_event_ind_and_notification_parser>:
1001248c:	b510      	push	{r4, lr}
1001248e:	780c      	ldrb	r4, [r1, #0]
10012490:	1c13      	adds	r3, r2, #0
10012492:	2c12      	cmp	r4, #18
10012494:	d10e      	bne.n	100124b4 <gattc_event_ind_and_notification_parser+0x28>
10012496:	0a00      	lsrs	r0, r0, #8
10012498:	8010      	strh	r0, [r2, #0]
1001249a:	788a      	ldrb	r2, [r1, #2]
1001249c:	709a      	strb	r2, [r3, #2]
1001249e:	7948      	ldrb	r0, [r1, #5]
100124a0:	790c      	ldrb	r4, [r1, #4]
100124a2:	0200      	lsls	r0, r0, #8
100124a4:	4320      	orrs	r0, r4
100124a6:	8098      	strh	r0, [r3, #4]
100124a8:	3106      	adds	r1, #6
100124aa:	1d98      	adds	r0, r3, #6
100124ac:	4b0b      	ldr	r3, [pc, #44]	; (100124dc <gattc_event_ind_and_notification_parser+0x50>)
100124ae:	4798      	blx	r3
100124b0:	221b      	movs	r2, #27
100124b2:	e010      	b.n	100124d6 <gattc_event_ind_and_notification_parser+0x4a>
100124b4:	2200      	movs	r2, #0
100124b6:	2c13      	cmp	r4, #19
100124b8:	d10d      	bne.n	100124d6 <gattc_event_ind_and_notification_parser+0x4a>
100124ba:	0a00      	lsrs	r0, r0, #8
100124bc:	8018      	strh	r0, [r3, #0]
100124be:	788a      	ldrb	r2, [r1, #2]
100124c0:	709a      	strb	r2, [r3, #2]
100124c2:	7908      	ldrb	r0, [r1, #4]
100124c4:	78cc      	ldrb	r4, [r1, #3]
100124c6:	0200      	lsls	r0, r0, #8
100124c8:	4320      	orrs	r0, r4
100124ca:	8098      	strh	r0, [r3, #4]
100124cc:	3106      	adds	r1, #6
100124ce:	1d98      	adds	r0, r3, #6
100124d0:	4b02      	ldr	r3, [pc, #8]	; (100124dc <gattc_event_ind_and_notification_parser+0x50>)
100124d2:	4798      	blx	r3
100124d4:	221c      	movs	r2, #28
100124d6:	1c10      	adds	r0, r2, #0
100124d8:	bd10      	pop	{r4, pc}
100124da:	46c0      	nop			; (mov r8, r8)
100124dc:	100149b7 	.word	0x100149b7

100124e0 <gattc_complete_evt_handler>:
100124e0:	b500      	push	{lr}
100124e2:	0a00      	lsrs	r0, r0, #8
100124e4:	8010      	strh	r0, [r2, #0]
100124e6:	7808      	ldrb	r0, [r1, #0]
100124e8:	7090      	strb	r0, [r2, #2]
100124ea:	784b      	ldrb	r3, [r1, #1]
100124ec:	3801      	subs	r0, #1
100124ee:	70d3      	strb	r3, [r2, #3]
100124f0:	2813      	cmp	r0, #19
100124f2:	d82c      	bhi.n	1001254e <gattc_complete_evt_handler+0x6e>
100124f4:	f000 f9dc 	bl	100128b0 <__gnu_thumb1_case_uqi>
100124f8:	0a0a0a0c 	.word	0x0a0a0a0c
100124fc:	210a0a0a 	.word	0x210a0a0a
10012500:	111f2121 	.word	0x111f2121
10012504:	2b111111 	.word	0x2b111111
10012508:	2919132b 	.word	0x2919132b
1001250c:	2017      	movs	r0, #23
1001250e:	e01f      	b.n	10012550 <gattc_complete_evt_handler+0x70>
10012510:	2024      	movs	r0, #36	; 0x24
10012512:	2b00      	cmp	r3, #0
10012514:	d11c      	bne.n	10012550 <gattc_complete_evt_handler+0x70>
10012516:	3017      	adds	r0, #23
10012518:	e01a      	b.n	10012550 <gattc_complete_evt_handler+0x70>
1001251a:	2025      	movs	r0, #37	; 0x25
1001251c:	e018      	b.n	10012550 <gattc_complete_evt_handler+0x70>
1001251e:	4a0d      	ldr	r2, [pc, #52]	; (10012554 <gattc_complete_evt_handler+0x74>)
10012520:	201d      	movs	r0, #29
10012522:	6813      	ldr	r3, [r2, #0]
10012524:	3b01      	subs	r3, #1
10012526:	6013      	str	r3, [r2, #0]
10012528:	e012      	b.n	10012550 <gattc_complete_evt_handler+0x70>
1001252a:	4a0a      	ldr	r2, [pc, #40]	; (10012554 <gattc_complete_evt_handler+0x74>)
1001252c:	201e      	movs	r0, #30
1001252e:	6813      	ldr	r3, [r2, #0]
10012530:	3b01      	subs	r3, #1
10012532:	6013      	str	r3, [r2, #0]
10012534:	e00c      	b.n	10012550 <gattc_complete_evt_handler+0x70>
10012536:	2019      	movs	r0, #25
10012538:	e00a      	b.n	10012550 <gattc_complete_evt_handler+0x70>
1001253a:	203b      	movs	r0, #59	; 0x3b
1001253c:	2b00      	cmp	r3, #0
1001253e:	d007      	beq.n	10012550 <gattc_complete_evt_handler+0x70>
10012540:	2182      	movs	r1, #130	; 0x82
10012542:	0089      	lsls	r1, r1, #2
10012544:	5453      	strb	r3, [r2, r1]
10012546:	3823      	subs	r0, #35	; 0x23
10012548:	e002      	b.n	10012550 <gattc_complete_evt_handler+0x70>
1001254a:	2021      	movs	r0, #33	; 0x21
1001254c:	e000      	b.n	10012550 <gattc_complete_evt_handler+0x70>
1001254e:	2000      	movs	r0, #0
10012550:	bd00      	pop	{pc}
10012552:	46c0      	nop			; (mov r8, r8)
10012554:	10018c34 	.word	0x10018c34

10012558 <gattc_event_mtu_changed_ind_parser>:
10012558:	0a00      	lsrs	r0, r0, #8
1001255a:	8010      	strh	r0, [r2, #0]
1001255c:	784b      	ldrb	r3, [r1, #1]
1001255e:	7809      	ldrb	r1, [r1, #0]
10012560:	021b      	lsls	r3, r3, #8
10012562:	430b      	orrs	r3, r1
10012564:	8053      	strh	r3, [r2, #2]
10012566:	4770      	bx	lr

10012568 <gattc_read_ind_parser>:
10012568:	0a00      	lsrs	r0, r0, #8
1001256a:	b508      	push	{r3, lr}
1001256c:	8010      	strh	r0, [r2, #0]
1001256e:	1c13      	adds	r3, r2, #0
10012570:	2282      	movs	r2, #130	; 0x82
10012572:	2000      	movs	r0, #0
10012574:	0092      	lsls	r2, r2, #2
10012576:	5498      	strb	r0, [r3, r2]
10012578:	784a      	ldrb	r2, [r1, #1]
1001257a:	7808      	ldrb	r0, [r1, #0]
1001257c:	0212      	lsls	r2, r2, #8
1001257e:	4302      	orrs	r2, r0
10012580:	805a      	strh	r2, [r3, #2]
10012582:	78ca      	ldrb	r2, [r1, #3]
10012584:	7888      	ldrb	r0, [r1, #2]
10012586:	0212      	lsls	r2, r2, #8
10012588:	4302      	orrs	r2, r0
1001258a:	80da      	strh	r2, [r3, #6]
1001258c:	794a      	ldrb	r2, [r1, #5]
1001258e:	7908      	ldrb	r0, [r1, #4]
10012590:	0212      	lsls	r2, r2, #8
10012592:	4302      	orrs	r2, r0
10012594:	809a      	strh	r2, [r3, #4]
10012596:	3308      	adds	r3, #8
10012598:	1c18      	adds	r0, r3, #0
1001259a:	3106      	adds	r1, #6
1001259c:	4b01      	ldr	r3, [pc, #4]	; (100125a4 <gattc_read_ind_parser+0x3c>)
1001259e:	4798      	blx	r3
100125a0:	bd08      	pop	{r3, pc}
100125a2:	46c0      	nop			; (mov r8, r8)
100125a4:	100149b7 	.word	0x100149b7

100125a8 <gattc_svc_changed_cfg_ind_parser>:
100125a8:	0a00      	lsrs	r0, r0, #8
100125aa:	8010      	strh	r0, [r2, #0]
100125ac:	784b      	ldrb	r3, [r1, #1]
100125ae:	7809      	ldrb	r1, [r1, #0]
100125b0:	021b      	lsls	r3, r3, #8
100125b2:	430b      	orrs	r3, r1
100125b4:	8053      	strh	r3, [r2, #2]
100125b6:	4770      	bx	lr

100125b8 <init_gattc_task_module>:
100125b8:	2300      	movs	r3, #0
100125ba:	4a02      	ldr	r2, [pc, #8]	; (100125c4 <init_gattc_task_module+0xc>)
100125bc:	8013      	strh	r3, [r2, #0]
100125be:	4a02      	ldr	r2, [pc, #8]	; (100125c8 <init_gattc_task_module+0x10>)
100125c0:	8013      	strh	r3, [r2, #0]
100125c2:	4770      	bx	lr
100125c4:	10018c2e 	.word	0x10018c2e
100125c8:	10018c30 	.word	0x10018c30

100125cc <gattm_add_svc_req_handler>:
100125cc:	2200      	movs	r2, #0
100125ce:	210b      	movs	r1, #11
100125d0:	b5f0      	push	{r4, r5, r6, r7, lr}
100125d2:	1c04      	adds	r4, r0, #0
100125d4:	7943      	ldrb	r3, [r0, #5]
100125d6:	b085      	sub	sp, #20
100125d8:	9301      	str	r3, [sp, #4]
100125da:	ab02      	add	r3, sp, #8
100125dc:	71da      	strb	r2, [r3, #7]
100125de:	4b37      	ldr	r3, [pc, #220]	; (100126bc <gattm_add_svc_req_handler+0xf0>)
100125e0:	7059      	strb	r1, [r3, #1]
100125e2:	7099      	strb	r1, [r3, #2]
100125e4:	4936      	ldr	r1, [pc, #216]	; (100126c0 <gattm_add_svc_req_handler+0xf4>)
100125e6:	701a      	strb	r2, [r3, #0]
100125e8:	8808      	ldrh	r0, [r1, #0]
100125ea:	8809      	ldrh	r1, [r1, #0]
100125ec:	70da      	strb	r2, [r3, #3]
100125ee:	0a09      	lsrs	r1, r1, #8
100125f0:	7118      	strb	r0, [r3, #4]
100125f2:	7159      	strb	r1, [r3, #5]
100125f4:	8821      	ldrh	r1, [r4, #0]
100125f6:	7219      	strb	r1, [r3, #8]
100125f8:	8821      	ldrh	r1, [r4, #0]
100125fa:	0a09      	lsrs	r1, r1, #8
100125fc:	7259      	strb	r1, [r3, #9]
100125fe:	8861      	ldrh	r1, [r4, #2]
10012600:	7299      	strb	r1, [r3, #10]
10012602:	8861      	ldrh	r1, [r4, #2]
10012604:	0a09      	lsrs	r1, r1, #8
10012606:	72d9      	strb	r1, [r3, #11]
10012608:	7921      	ldrb	r1, [r4, #4]
1001260a:	7319      	strb	r1, [r3, #12]
1001260c:	4669      	mov	r1, sp
1001260e:	7909      	ldrb	r1, [r1, #4]
10012610:	7359      	strb	r1, [r3, #13]
10012612:	18a1      	adds	r1, r4, r2
10012614:	7988      	ldrb	r0, [r1, #6]
10012616:	1899      	adds	r1, r3, r2
10012618:	3201      	adds	r2, #1
1001261a:	7388      	strb	r0, [r1, #14]
1001261c:	2a10      	cmp	r2, #16
1001261e:	d1f8      	bne.n	10012612 <gattm_add_svc_req_handler+0x46>
10012620:	1c27      	adds	r7, r4, #0
10012622:	2300      	movs	r3, #0
10012624:	251e      	movs	r5, #30
10012626:	3716      	adds	r7, #22
10012628:	9300      	str	r3, [sp, #0]
1001262a:	9b00      	ldr	r3, [sp, #0]
1001262c:	9a01      	ldr	r2, [sp, #4]
1001262e:	4e23      	ldr	r6, [pc, #140]	; (100126bc <gattm_add_svc_req_handler+0xf0>)
10012630:	4293      	cmp	r3, r2
10012632:	da21      	bge.n	10012678 <gattm_add_svc_req_handler+0xac>
10012634:	1c39      	adds	r1, r7, #0
10012636:	1970      	adds	r0, r6, r5
10012638:	2210      	movs	r2, #16
1001263a:	4b22      	ldr	r3, [pc, #136]	; (100126c4 <gattm_add_svc_req_handler+0xf8>)
1001263c:	4798      	blx	r3
1001263e:	1c2b      	adds	r3, r5, #0
10012640:	8a3a      	ldrh	r2, [r7, #16]
10012642:	3310      	adds	r3, #16
10012644:	b29b      	uxth	r3, r3
10012646:	54f2      	strb	r2, [r6, r3]
10012648:	1c2b      	adds	r3, r5, #0
1001264a:	8a3a      	ldrh	r2, [r7, #16]
1001264c:	3311      	adds	r3, #17
1001264e:	b29b      	uxth	r3, r3
10012650:	0a12      	lsrs	r2, r2, #8
10012652:	54f2      	strb	r2, [r6, r3]
10012654:	1c2a      	adds	r2, r5, #0
10012656:	1c2b      	adds	r3, r5, #0
10012658:	8a79      	ldrh	r1, [r7, #18]
1001265a:	3212      	adds	r2, #18
1001265c:	b292      	uxth	r2, r2
1001265e:	54b1      	strb	r1, [r6, r2]
10012660:	8a7a      	ldrh	r2, [r7, #18]
10012662:	3313      	adds	r3, #19
10012664:	b29b      	uxth	r3, r3
10012666:	0a12      	lsrs	r2, r2, #8
10012668:	54f2      	strb	r2, [r6, r3]
1001266a:	9b00      	ldr	r3, [sp, #0]
1001266c:	3514      	adds	r5, #20
1001266e:	3301      	adds	r3, #1
10012670:	b2ad      	uxth	r5, r5
10012672:	9300      	str	r3, [sp, #0]
10012674:	3714      	adds	r7, #20
10012676:	e7d8      	b.n	1001262a <gattm_add_svc_req_handler+0x5e>
10012678:	2114      	movs	r1, #20
1001267a:	4d13      	ldr	r5, [pc, #76]	; (100126c8 <gattm_add_svc_req_handler+0xfc>)
1001267c:	4b13      	ldr	r3, [pc, #76]	; (100126cc <gattm_add_svc_req_handler+0x100>)
1001267e:	4351      	muls	r1, r2
10012680:	802b      	strh	r3, [r5, #0]
10012682:	230b      	movs	r3, #11
10012684:	311e      	adds	r1, #30
10012686:	80ab      	strh	r3, [r5, #4]
10012688:	1c0b      	adds	r3, r1, #0
1001268a:	3b08      	subs	r3, #8
1001268c:	71b3      	strb	r3, [r6, #6]
1001268e:	121b      	asrs	r3, r3, #8
10012690:	71f3      	strb	r3, [r6, #7]
10012692:	1c30      	adds	r0, r6, #0
10012694:	4b0e      	ldr	r3, [pc, #56]	; (100126d0 <gattm_add_svc_req_handler+0x104>)
10012696:	4798      	blx	r3
10012698:	ab02      	add	r3, sp, #8
1001269a:	1dde      	adds	r6, r3, #7
1001269c:	1c30      	adds	r0, r6, #0
1001269e:	4b0d      	ldr	r3, [pc, #52]	; (100126d4 <gattm_add_svc_req_handler+0x108>)
100126a0:	4798      	blx	r3
100126a2:	7833      	ldrb	r3, [r6, #0]
100126a4:	20e2      	movs	r0, #226	; 0xe2
100126a6:	2b00      	cmp	r3, #0
100126a8:	d106      	bne.n	100126b8 <gattm_add_svc_req_handler+0xec>
100126aa:	68aa      	ldr	r2, [r5, #8]
100126ac:	7853      	ldrb	r3, [r2, #1]
100126ae:	7811      	ldrb	r1, [r2, #0]
100126b0:	021b      	lsls	r3, r3, #8
100126b2:	430b      	orrs	r3, r1
100126b4:	8023      	strh	r3, [r4, #0]
100126b6:	7890      	ldrb	r0, [r2, #2]
100126b8:	b005      	add	sp, #20
100126ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
100126bc:	10019e0c 	.word	0x10019e0c
100126c0:	10019a9c 	.word	0x10019a9c
100126c4:	100149b7 	.word	0x100149b7
100126c8:	10019a90 	.word	0x10019a90
100126cc:	00000b01 	.word	0x00000b01
100126d0:	10010f21 	.word	0x10010f21
100126d4:	10010f85 	.word	0x10010f85

100126d8 <gattm_add_attribute_req_handler>:
100126d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100126da:	1c1f      	adds	r7, r3, #0
100126dc:	4b16      	ldr	r3, [pc, #88]	; (10012738 <gattm_add_attribute_req_handler+0x60>)
100126de:	9100      	str	r1, [sp, #0]
100126e0:	9201      	str	r2, [sp, #4]
100126e2:	1c05      	adds	r5, r0, #0
100126e4:	7946      	ldrb	r6, [r0, #5]
100126e6:	6818      	ldr	r0, [r3, #0]
100126e8:	2114      	movs	r1, #20
100126ea:	4b14      	ldr	r3, [pc, #80]	; (1001273c <gattm_add_attribute_req_handler+0x64>)
100126ec:	382a      	subs	r0, #42	; 0x2a
100126ee:	4798      	blx	r3
100126f0:	2311      	movs	r3, #17
100126f2:	4286      	cmp	r6, r0
100126f4:	d21e      	bcs.n	10012734 <gattm_add_attribute_req_handler+0x5c>
100126f6:	2414      	movs	r4, #20
100126f8:	4366      	muls	r6, r4
100126fa:	19a8      	adds	r0, r5, r6
100126fc:	2100      	movs	r1, #0
100126fe:	2210      	movs	r2, #16
10012700:	4b0f      	ldr	r3, [pc, #60]	; (10012740 <gattm_add_attribute_req_handler+0x68>)
10012702:	3016      	adds	r0, #22
10012704:	4798      	blx	r3
10012706:	7968      	ldrb	r0, [r5, #5]
10012708:	1c3a      	adds	r2, r7, #0
1001270a:	4360      	muls	r0, r4
1001270c:	1828      	adds	r0, r5, r0
1001270e:	4b0d      	ldr	r3, [pc, #52]	; (10012744 <gattm_add_attribute_req_handler+0x6c>)
10012710:	3016      	adds	r0, #22
10012712:	9908      	ldr	r1, [sp, #32]
10012714:	4798      	blx	r3
10012716:	466a      	mov	r2, sp
10012718:	796b      	ldrb	r3, [r5, #5]
1001271a:	8812      	ldrh	r2, [r2, #0]
1001271c:	435c      	muls	r4, r3
1001271e:	192c      	adds	r4, r5, r4
10012720:	8522      	strh	r2, [r4, #40]	; 0x28
10012722:	466a      	mov	r2, sp
10012724:	8892      	ldrh	r2, [r2, #4]
10012726:	84e2      	strh	r2, [r4, #38]	; 0x26
10012728:	9a09      	ldr	r2, [sp, #36]	; 0x24
1001272a:	8013      	strh	r3, [r2, #0]
1001272c:	796b      	ldrb	r3, [r5, #5]
1001272e:	3301      	adds	r3, #1
10012730:	716b      	strb	r3, [r5, #5]
10012732:	2300      	movs	r3, #0
10012734:	1c18      	adds	r0, r3, #0
10012736:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012738:	10018ba4 	.word	0x10018ba4
1001273c:	100128c5 	.word	0x100128c5
10012740:	100149c9 	.word	0x100149c9
10012744:	100149b7 	.word	0x100149b7

10012748 <gattm_att_set_value_req_handler>:
10012748:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001274a:	466b      	mov	r3, sp
1001274c:	1dde      	adds	r6, r3, #7
1001274e:	2300      	movs	r3, #0
10012750:	1c0d      	adds	r5, r1, #0
10012752:	210c      	movs	r1, #12
10012754:	270b      	movs	r7, #11
10012756:	4c17      	ldr	r4, [pc, #92]	; (100127b4 <gattm_att_set_value_req_handler+0x6c>)
10012758:	7033      	strb	r3, [r6, #0]
1001275a:	70e3      	strb	r3, [r4, #3]
1001275c:	4b16      	ldr	r3, [pc, #88]	; (100127b8 <gattm_att_set_value_req_handler+0x70>)
1001275e:	7021      	strb	r1, [r4, #0]
10012760:	8819      	ldrh	r1, [r3, #0]
10012762:	881b      	ldrh	r3, [r3, #0]
10012764:	7220      	strb	r0, [r4, #8]
10012766:	0a1b      	lsrs	r3, r3, #8
10012768:	7163      	strb	r3, [r4, #5]
1001276a:	0a00      	lsrs	r0, r0, #8
1001276c:	0a2b      	lsrs	r3, r5, #8
1001276e:	7121      	strb	r1, [r4, #4]
10012770:	7260      	strb	r0, [r4, #9]
10012772:	1c11      	adds	r1, r2, #0
10012774:	72a5      	strb	r5, [r4, #10]
10012776:	1c2a      	adds	r2, r5, #0
10012778:	72e3      	strb	r3, [r4, #11]
1001277a:	350c      	adds	r5, #12
1001277c:	4b0f      	ldr	r3, [pc, #60]	; (100127bc <gattm_att_set_value_req_handler+0x74>)
1001277e:	4810      	ldr	r0, [pc, #64]	; (100127c0 <gattm_att_set_value_req_handler+0x78>)
10012780:	7067      	strb	r7, [r4, #1]
10012782:	70a7      	strb	r7, [r4, #2]
10012784:	4798      	blx	r3
10012786:	b2a9      	uxth	r1, r5
10012788:	4b0e      	ldr	r3, [pc, #56]	; (100127c4 <gattm_att_set_value_req_handler+0x7c>)
1001278a:	4d0f      	ldr	r5, [pc, #60]	; (100127c8 <gattm_att_set_value_req_handler+0x80>)
1001278c:	1c20      	adds	r0, r4, #0
1001278e:	802b      	strh	r3, [r5, #0]
10012790:	1c0b      	adds	r3, r1, #0
10012792:	3b08      	subs	r3, #8
10012794:	71a3      	strb	r3, [r4, #6]
10012796:	121b      	asrs	r3, r3, #8
10012798:	71e3      	strb	r3, [r4, #7]
1001279a:	4b0c      	ldr	r3, [pc, #48]	; (100127cc <gattm_att_set_value_req_handler+0x84>)
1001279c:	80af      	strh	r7, [r5, #4]
1001279e:	4798      	blx	r3
100127a0:	1c30      	adds	r0, r6, #0
100127a2:	4b0b      	ldr	r3, [pc, #44]	; (100127d0 <gattm_att_set_value_req_handler+0x88>)
100127a4:	4798      	blx	r3
100127a6:	7833      	ldrb	r3, [r6, #0]
100127a8:	20e2      	movs	r0, #226	; 0xe2
100127aa:	2b00      	cmp	r3, #0
100127ac:	d101      	bne.n	100127b2 <gattm_att_set_value_req_handler+0x6a>
100127ae:	68ab      	ldr	r3, [r5, #8]
100127b0:	7898      	ldrb	r0, [r3, #2]
100127b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100127b4:	10019e0c 	.word	0x10019e0c
100127b8:	10019a9c 	.word	0x10019a9c
100127bc:	100149b7 	.word	0x100149b7
100127c0:	10019e18 	.word	0x10019e18
100127c4:	00000b0d 	.word	0x00000b0d
100127c8:	10019a90 	.word	0x10019a90
100127cc:	10010f21 	.word	0x10010f21
100127d0:	10010f85 	.word	0x10010f85

100127d4 <gattm_att_get_value_req_handler>:
100127d4:	b5f0      	push	{r4, r5, r6, r7, lr}
100127d6:	b085      	sub	sp, #20
100127d8:	9201      	str	r2, [sp, #4]
100127da:	220a      	movs	r2, #10
100127dc:	1c04      	adds	r4, r0, #0
100127de:	481d      	ldr	r0, [pc, #116]	; (10012854 <gattm_att_get_value_req_handler+0x80>)
100127e0:	ab02      	add	r3, sp, #8
100127e2:	1dde      	adds	r6, r3, #7
100127e4:	7002      	strb	r2, [r0, #0]
100127e6:	2300      	movs	r3, #0
100127e8:	220b      	movs	r2, #11
100127ea:	4d1b      	ldr	r5, [pc, #108]	; (10012858 <gattm_att_get_value_req_handler+0x84>)
100127ec:	1c0f      	adds	r7, r1, #0
100127ee:	8829      	ldrh	r1, [r5, #0]
100127f0:	882d      	ldrh	r5, [r5, #0]
100127f2:	7101      	strb	r1, [r0, #4]
100127f4:	0a2d      	lsrs	r5, r5, #8
100127f6:	7145      	strb	r5, [r0, #5]
100127f8:	0a25      	lsrs	r5, r4, #8
100127fa:	7245      	strb	r5, [r0, #9]
100127fc:	4917      	ldr	r1, [pc, #92]	; (1001285c <gattm_att_get_value_req_handler+0x88>)
100127fe:	4d18      	ldr	r5, [pc, #96]	; (10012860 <gattm_att_get_value_req_handler+0x8c>)
10012800:	7033      	strb	r3, [r6, #0]
10012802:	7042      	strb	r2, [r0, #1]
10012804:	7082      	strb	r2, [r0, #2]
10012806:	70c3      	strb	r3, [r0, #3]
10012808:	8029      	strh	r1, [r5, #0]
1001280a:	80aa      	strh	r2, [r5, #4]
1001280c:	71c3      	strb	r3, [r0, #7]
1001280e:	3a09      	subs	r2, #9
10012810:	210a      	movs	r1, #10
10012812:	4b14      	ldr	r3, [pc, #80]	; (10012864 <gattm_att_get_value_req_handler+0x90>)
10012814:	7182      	strb	r2, [r0, #6]
10012816:	7204      	strb	r4, [r0, #8]
10012818:	4798      	blx	r3
1001281a:	1c30      	adds	r0, r6, #0
1001281c:	4b12      	ldr	r3, [pc, #72]	; (10012868 <gattm_att_get_value_req_handler+0x94>)
1001281e:	4798      	blx	r3
10012820:	7833      	ldrb	r3, [r6, #0]
10012822:	20e2      	movs	r0, #226	; 0xe2
10012824:	2b00      	cmp	r3, #0
10012826:	d112      	bne.n	1001284e <gattm_att_get_value_req_handler+0x7a>
10012828:	68a9      	ldr	r1, [r5, #8]
1001282a:	9801      	ldr	r0, [sp, #4]
1001282c:	784d      	ldrb	r5, [r1, #1]
1001282e:	780b      	ldrb	r3, [r1, #0]
10012830:	78ca      	ldrb	r2, [r1, #3]
10012832:	022d      	lsls	r5, r5, #8
10012834:	431d      	orrs	r5, r3
10012836:	788b      	ldrb	r3, [r1, #2]
10012838:	0212      	lsls	r2, r2, #8
1001283a:	431a      	orrs	r2, r3
1001283c:	803a      	strh	r2, [r7, #0]
1001283e:	790e      	ldrb	r6, [r1, #4]
10012840:	4b0a      	ldr	r3, [pc, #40]	; (1001286c <gattm_att_get_value_req_handler+0x98>)
10012842:	3105      	adds	r1, #5
10012844:	4798      	blx	r3
10012846:	20e2      	movs	r0, #226	; 0xe2
10012848:	42ac      	cmp	r4, r5
1001284a:	d100      	bne.n	1001284e <gattm_att_get_value_req_handler+0x7a>
1001284c:	1c30      	adds	r0, r6, #0
1001284e:	b005      	add	sp, #20
10012850:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012852:	46c0      	nop			; (mov r8, r8)
10012854:	10019e0c 	.word	0x10019e0c
10012858:	10019a9c 	.word	0x10019a9c
1001285c:	00000b0b 	.word	0x00000b0b
10012860:	10019a90 	.word	0x10019a90
10012864:	10010f21 	.word	0x10010f21
10012868:	10010f85 	.word	0x10010f85
1001286c:	100149b7 	.word	0x100149b7

10012870 <htpt_enable_rsp_handler>:
10012870:	780b      	ldrb	r3, [r1, #0]
10012872:	7013      	strb	r3, [r2, #0]
10012874:	784b      	ldrb	r3, [r1, #1]
10012876:	7053      	strb	r3, [r2, #1]
10012878:	4770      	bx	lr

1001287a <htpt_temp_send_rsp_handler>:
1001287a:	780b      	ldrb	r3, [r1, #0]
1001287c:	7013      	strb	r3, [r2, #0]
1001287e:	4770      	bx	lr

10012880 <htpt_meas_intv_upd_rsp_handler>:
10012880:	780b      	ldrb	r3, [r1, #0]
10012882:	7013      	strb	r3, [r2, #0]
10012884:	4770      	bx	lr

10012886 <htpt_meas_intv_chg_req_ind_handler>:
10012886:	78cb      	ldrb	r3, [r1, #3]
10012888:	7889      	ldrb	r1, [r1, #2]
1001288a:	021b      	lsls	r3, r3, #8
1001288c:	430b      	orrs	r3, r1
1001288e:	8013      	strh	r3, [r2, #0]
10012890:	4770      	bx	lr

10012892 <htpt_cfg_indntf_ind_handler>:
10012892:	780b      	ldrb	r3, [r1, #0]
10012894:	7013      	strb	r3, [r2, #0]
10012896:	784b      	ldrb	r3, [r1, #1]
10012898:	7053      	strb	r3, [r2, #1]
1001289a:	4770      	bx	lr

1001289c <__gnu_thumb1_case_sqi>:
1001289c:	b402      	push	{r1}
1001289e:	4671      	mov	r1, lr
100128a0:	0849      	lsrs	r1, r1, #1
100128a2:	0049      	lsls	r1, r1, #1
100128a4:	5609      	ldrsb	r1, [r1, r0]
100128a6:	0049      	lsls	r1, r1, #1
100128a8:	448e      	add	lr, r1
100128aa:	bc02      	pop	{r1}
100128ac:	4770      	bx	lr
100128ae:	46c0      	nop			; (mov r8, r8)

100128b0 <__gnu_thumb1_case_uqi>:
100128b0:	b402      	push	{r1}
100128b2:	4671      	mov	r1, lr
100128b4:	0849      	lsrs	r1, r1, #1
100128b6:	0049      	lsls	r1, r1, #1
100128b8:	5c09      	ldrb	r1, [r1, r0]
100128ba:	0049      	lsls	r1, r1, #1
100128bc:	448e      	add	lr, r1
100128be:	bc02      	pop	{r1}
100128c0:	4770      	bx	lr
100128c2:	46c0      	nop			; (mov r8, r8)

100128c4 <__aeabi_uidiv>:
100128c4:	2200      	movs	r2, #0
100128c6:	0843      	lsrs	r3, r0, #1
100128c8:	428b      	cmp	r3, r1
100128ca:	d374      	bcc.n	100129b6 <__aeabi_uidiv+0xf2>
100128cc:	0903      	lsrs	r3, r0, #4
100128ce:	428b      	cmp	r3, r1
100128d0:	d35f      	bcc.n	10012992 <__aeabi_uidiv+0xce>
100128d2:	0a03      	lsrs	r3, r0, #8
100128d4:	428b      	cmp	r3, r1
100128d6:	d344      	bcc.n	10012962 <__aeabi_uidiv+0x9e>
100128d8:	0b03      	lsrs	r3, r0, #12
100128da:	428b      	cmp	r3, r1
100128dc:	d328      	bcc.n	10012930 <__aeabi_uidiv+0x6c>
100128de:	0c03      	lsrs	r3, r0, #16
100128e0:	428b      	cmp	r3, r1
100128e2:	d30d      	bcc.n	10012900 <__aeabi_uidiv+0x3c>
100128e4:	22ff      	movs	r2, #255	; 0xff
100128e6:	0209      	lsls	r1, r1, #8
100128e8:	ba12      	rev	r2, r2
100128ea:	0c03      	lsrs	r3, r0, #16
100128ec:	428b      	cmp	r3, r1
100128ee:	d302      	bcc.n	100128f6 <__aeabi_uidiv+0x32>
100128f0:	1212      	asrs	r2, r2, #8
100128f2:	0209      	lsls	r1, r1, #8
100128f4:	d065      	beq.n	100129c2 <__aeabi_uidiv+0xfe>
100128f6:	0b03      	lsrs	r3, r0, #12
100128f8:	428b      	cmp	r3, r1
100128fa:	d319      	bcc.n	10012930 <__aeabi_uidiv+0x6c>
100128fc:	e000      	b.n	10012900 <__aeabi_uidiv+0x3c>
100128fe:	0a09      	lsrs	r1, r1, #8
10012900:	0bc3      	lsrs	r3, r0, #15
10012902:	428b      	cmp	r3, r1
10012904:	d301      	bcc.n	1001290a <__aeabi_uidiv+0x46>
10012906:	03cb      	lsls	r3, r1, #15
10012908:	1ac0      	subs	r0, r0, r3
1001290a:	4152      	adcs	r2, r2
1001290c:	0b83      	lsrs	r3, r0, #14
1001290e:	428b      	cmp	r3, r1
10012910:	d301      	bcc.n	10012916 <__aeabi_uidiv+0x52>
10012912:	038b      	lsls	r3, r1, #14
10012914:	1ac0      	subs	r0, r0, r3
10012916:	4152      	adcs	r2, r2
10012918:	0b43      	lsrs	r3, r0, #13
1001291a:	428b      	cmp	r3, r1
1001291c:	d301      	bcc.n	10012922 <__aeabi_uidiv+0x5e>
1001291e:	034b      	lsls	r3, r1, #13
10012920:	1ac0      	subs	r0, r0, r3
10012922:	4152      	adcs	r2, r2
10012924:	0b03      	lsrs	r3, r0, #12
10012926:	428b      	cmp	r3, r1
10012928:	d301      	bcc.n	1001292e <__aeabi_uidiv+0x6a>
1001292a:	030b      	lsls	r3, r1, #12
1001292c:	1ac0      	subs	r0, r0, r3
1001292e:	4152      	adcs	r2, r2
10012930:	0ac3      	lsrs	r3, r0, #11
10012932:	428b      	cmp	r3, r1
10012934:	d301      	bcc.n	1001293a <__aeabi_uidiv+0x76>
10012936:	02cb      	lsls	r3, r1, #11
10012938:	1ac0      	subs	r0, r0, r3
1001293a:	4152      	adcs	r2, r2
1001293c:	0a83      	lsrs	r3, r0, #10
1001293e:	428b      	cmp	r3, r1
10012940:	d301      	bcc.n	10012946 <__aeabi_uidiv+0x82>
10012942:	028b      	lsls	r3, r1, #10
10012944:	1ac0      	subs	r0, r0, r3
10012946:	4152      	adcs	r2, r2
10012948:	0a43      	lsrs	r3, r0, #9
1001294a:	428b      	cmp	r3, r1
1001294c:	d301      	bcc.n	10012952 <__aeabi_uidiv+0x8e>
1001294e:	024b      	lsls	r3, r1, #9
10012950:	1ac0      	subs	r0, r0, r3
10012952:	4152      	adcs	r2, r2
10012954:	0a03      	lsrs	r3, r0, #8
10012956:	428b      	cmp	r3, r1
10012958:	d301      	bcc.n	1001295e <__aeabi_uidiv+0x9a>
1001295a:	020b      	lsls	r3, r1, #8
1001295c:	1ac0      	subs	r0, r0, r3
1001295e:	4152      	adcs	r2, r2
10012960:	d2cd      	bcs.n	100128fe <__aeabi_uidiv+0x3a>
10012962:	09c3      	lsrs	r3, r0, #7
10012964:	428b      	cmp	r3, r1
10012966:	d301      	bcc.n	1001296c <__aeabi_uidiv+0xa8>
10012968:	01cb      	lsls	r3, r1, #7
1001296a:	1ac0      	subs	r0, r0, r3
1001296c:	4152      	adcs	r2, r2
1001296e:	0983      	lsrs	r3, r0, #6
10012970:	428b      	cmp	r3, r1
10012972:	d301      	bcc.n	10012978 <__aeabi_uidiv+0xb4>
10012974:	018b      	lsls	r3, r1, #6
10012976:	1ac0      	subs	r0, r0, r3
10012978:	4152      	adcs	r2, r2
1001297a:	0943      	lsrs	r3, r0, #5
1001297c:	428b      	cmp	r3, r1
1001297e:	d301      	bcc.n	10012984 <__aeabi_uidiv+0xc0>
10012980:	014b      	lsls	r3, r1, #5
10012982:	1ac0      	subs	r0, r0, r3
10012984:	4152      	adcs	r2, r2
10012986:	0903      	lsrs	r3, r0, #4
10012988:	428b      	cmp	r3, r1
1001298a:	d301      	bcc.n	10012990 <__aeabi_uidiv+0xcc>
1001298c:	010b      	lsls	r3, r1, #4
1001298e:	1ac0      	subs	r0, r0, r3
10012990:	4152      	adcs	r2, r2
10012992:	08c3      	lsrs	r3, r0, #3
10012994:	428b      	cmp	r3, r1
10012996:	d301      	bcc.n	1001299c <__aeabi_uidiv+0xd8>
10012998:	00cb      	lsls	r3, r1, #3
1001299a:	1ac0      	subs	r0, r0, r3
1001299c:	4152      	adcs	r2, r2
1001299e:	0883      	lsrs	r3, r0, #2
100129a0:	428b      	cmp	r3, r1
100129a2:	d301      	bcc.n	100129a8 <__aeabi_uidiv+0xe4>
100129a4:	008b      	lsls	r3, r1, #2
100129a6:	1ac0      	subs	r0, r0, r3
100129a8:	4152      	adcs	r2, r2
100129aa:	0843      	lsrs	r3, r0, #1
100129ac:	428b      	cmp	r3, r1
100129ae:	d301      	bcc.n	100129b4 <__aeabi_uidiv+0xf0>
100129b0:	004b      	lsls	r3, r1, #1
100129b2:	1ac0      	subs	r0, r0, r3
100129b4:	4152      	adcs	r2, r2
100129b6:	1a41      	subs	r1, r0, r1
100129b8:	d200      	bcs.n	100129bc <__aeabi_uidiv+0xf8>
100129ba:	4601      	mov	r1, r0
100129bc:	4152      	adcs	r2, r2
100129be:	4610      	mov	r0, r2
100129c0:	4770      	bx	lr
100129c2:	e7ff      	b.n	100129c4 <__aeabi_uidiv+0x100>
100129c4:	b501      	push	{r0, lr}
100129c6:	2000      	movs	r0, #0
100129c8:	f000 f8f0 	bl	10012bac <__aeabi_idiv0>
100129cc:	bd02      	pop	{r1, pc}
100129ce:	46c0      	nop			; (mov r8, r8)

100129d0 <__aeabi_uidivmod>:
100129d0:	2900      	cmp	r1, #0
100129d2:	d0f7      	beq.n	100129c4 <__aeabi_uidiv+0x100>
100129d4:	e776      	b.n	100128c4 <__aeabi_uidiv>
100129d6:	4770      	bx	lr

100129d8 <__aeabi_idiv>:
100129d8:	4603      	mov	r3, r0
100129da:	430b      	orrs	r3, r1
100129dc:	d47f      	bmi.n	10012ade <__aeabi_idiv+0x106>
100129de:	2200      	movs	r2, #0
100129e0:	0843      	lsrs	r3, r0, #1
100129e2:	428b      	cmp	r3, r1
100129e4:	d374      	bcc.n	10012ad0 <__aeabi_idiv+0xf8>
100129e6:	0903      	lsrs	r3, r0, #4
100129e8:	428b      	cmp	r3, r1
100129ea:	d35f      	bcc.n	10012aac <__aeabi_idiv+0xd4>
100129ec:	0a03      	lsrs	r3, r0, #8
100129ee:	428b      	cmp	r3, r1
100129f0:	d344      	bcc.n	10012a7c <__aeabi_idiv+0xa4>
100129f2:	0b03      	lsrs	r3, r0, #12
100129f4:	428b      	cmp	r3, r1
100129f6:	d328      	bcc.n	10012a4a <__aeabi_idiv+0x72>
100129f8:	0c03      	lsrs	r3, r0, #16
100129fa:	428b      	cmp	r3, r1
100129fc:	d30d      	bcc.n	10012a1a <__aeabi_idiv+0x42>
100129fe:	22ff      	movs	r2, #255	; 0xff
10012a00:	0209      	lsls	r1, r1, #8
10012a02:	ba12      	rev	r2, r2
10012a04:	0c03      	lsrs	r3, r0, #16
10012a06:	428b      	cmp	r3, r1
10012a08:	d302      	bcc.n	10012a10 <__aeabi_idiv+0x38>
10012a0a:	1212      	asrs	r2, r2, #8
10012a0c:	0209      	lsls	r1, r1, #8
10012a0e:	d065      	beq.n	10012adc <__aeabi_idiv+0x104>
10012a10:	0b03      	lsrs	r3, r0, #12
10012a12:	428b      	cmp	r3, r1
10012a14:	d319      	bcc.n	10012a4a <__aeabi_idiv+0x72>
10012a16:	e000      	b.n	10012a1a <__aeabi_idiv+0x42>
10012a18:	0a09      	lsrs	r1, r1, #8
10012a1a:	0bc3      	lsrs	r3, r0, #15
10012a1c:	428b      	cmp	r3, r1
10012a1e:	d301      	bcc.n	10012a24 <__aeabi_idiv+0x4c>
10012a20:	03cb      	lsls	r3, r1, #15
10012a22:	1ac0      	subs	r0, r0, r3
10012a24:	4152      	adcs	r2, r2
10012a26:	0b83      	lsrs	r3, r0, #14
10012a28:	428b      	cmp	r3, r1
10012a2a:	d301      	bcc.n	10012a30 <__aeabi_idiv+0x58>
10012a2c:	038b      	lsls	r3, r1, #14
10012a2e:	1ac0      	subs	r0, r0, r3
10012a30:	4152      	adcs	r2, r2
10012a32:	0b43      	lsrs	r3, r0, #13
10012a34:	428b      	cmp	r3, r1
10012a36:	d301      	bcc.n	10012a3c <__aeabi_idiv+0x64>
10012a38:	034b      	lsls	r3, r1, #13
10012a3a:	1ac0      	subs	r0, r0, r3
10012a3c:	4152      	adcs	r2, r2
10012a3e:	0b03      	lsrs	r3, r0, #12
10012a40:	428b      	cmp	r3, r1
10012a42:	d301      	bcc.n	10012a48 <__aeabi_idiv+0x70>
10012a44:	030b      	lsls	r3, r1, #12
10012a46:	1ac0      	subs	r0, r0, r3
10012a48:	4152      	adcs	r2, r2
10012a4a:	0ac3      	lsrs	r3, r0, #11
10012a4c:	428b      	cmp	r3, r1
10012a4e:	d301      	bcc.n	10012a54 <__aeabi_idiv+0x7c>
10012a50:	02cb      	lsls	r3, r1, #11
10012a52:	1ac0      	subs	r0, r0, r3
10012a54:	4152      	adcs	r2, r2
10012a56:	0a83      	lsrs	r3, r0, #10
10012a58:	428b      	cmp	r3, r1
10012a5a:	d301      	bcc.n	10012a60 <__aeabi_idiv+0x88>
10012a5c:	028b      	lsls	r3, r1, #10
10012a5e:	1ac0      	subs	r0, r0, r3
10012a60:	4152      	adcs	r2, r2
10012a62:	0a43      	lsrs	r3, r0, #9
10012a64:	428b      	cmp	r3, r1
10012a66:	d301      	bcc.n	10012a6c <__aeabi_idiv+0x94>
10012a68:	024b      	lsls	r3, r1, #9
10012a6a:	1ac0      	subs	r0, r0, r3
10012a6c:	4152      	adcs	r2, r2
10012a6e:	0a03      	lsrs	r3, r0, #8
10012a70:	428b      	cmp	r3, r1
10012a72:	d301      	bcc.n	10012a78 <__aeabi_idiv+0xa0>
10012a74:	020b      	lsls	r3, r1, #8
10012a76:	1ac0      	subs	r0, r0, r3
10012a78:	4152      	adcs	r2, r2
10012a7a:	d2cd      	bcs.n	10012a18 <__aeabi_idiv+0x40>
10012a7c:	09c3      	lsrs	r3, r0, #7
10012a7e:	428b      	cmp	r3, r1
10012a80:	d301      	bcc.n	10012a86 <__aeabi_idiv+0xae>
10012a82:	01cb      	lsls	r3, r1, #7
10012a84:	1ac0      	subs	r0, r0, r3
10012a86:	4152      	adcs	r2, r2
10012a88:	0983      	lsrs	r3, r0, #6
10012a8a:	428b      	cmp	r3, r1
10012a8c:	d301      	bcc.n	10012a92 <__aeabi_idiv+0xba>
10012a8e:	018b      	lsls	r3, r1, #6
10012a90:	1ac0      	subs	r0, r0, r3
10012a92:	4152      	adcs	r2, r2
10012a94:	0943      	lsrs	r3, r0, #5
10012a96:	428b      	cmp	r3, r1
10012a98:	d301      	bcc.n	10012a9e <__aeabi_idiv+0xc6>
10012a9a:	014b      	lsls	r3, r1, #5
10012a9c:	1ac0      	subs	r0, r0, r3
10012a9e:	4152      	adcs	r2, r2
10012aa0:	0903      	lsrs	r3, r0, #4
10012aa2:	428b      	cmp	r3, r1
10012aa4:	d301      	bcc.n	10012aaa <__aeabi_idiv+0xd2>
10012aa6:	010b      	lsls	r3, r1, #4
10012aa8:	1ac0      	subs	r0, r0, r3
10012aaa:	4152      	adcs	r2, r2
10012aac:	08c3      	lsrs	r3, r0, #3
10012aae:	428b      	cmp	r3, r1
10012ab0:	d301      	bcc.n	10012ab6 <__aeabi_idiv+0xde>
10012ab2:	00cb      	lsls	r3, r1, #3
10012ab4:	1ac0      	subs	r0, r0, r3
10012ab6:	4152      	adcs	r2, r2
10012ab8:	0883      	lsrs	r3, r0, #2
10012aba:	428b      	cmp	r3, r1
10012abc:	d301      	bcc.n	10012ac2 <__aeabi_idiv+0xea>
10012abe:	008b      	lsls	r3, r1, #2
10012ac0:	1ac0      	subs	r0, r0, r3
10012ac2:	4152      	adcs	r2, r2
10012ac4:	0843      	lsrs	r3, r0, #1
10012ac6:	428b      	cmp	r3, r1
10012ac8:	d301      	bcc.n	10012ace <__aeabi_idiv+0xf6>
10012aca:	004b      	lsls	r3, r1, #1
10012acc:	1ac0      	subs	r0, r0, r3
10012ace:	4152      	adcs	r2, r2
10012ad0:	1a41      	subs	r1, r0, r1
10012ad2:	d200      	bcs.n	10012ad6 <__aeabi_idiv+0xfe>
10012ad4:	4601      	mov	r1, r0
10012ad6:	4152      	adcs	r2, r2
10012ad8:	4610      	mov	r0, r2
10012ada:	4770      	bx	lr
10012adc:	e05d      	b.n	10012b9a <__aeabi_idiv+0x1c2>
10012ade:	0fca      	lsrs	r2, r1, #31
10012ae0:	d000      	beq.n	10012ae4 <__aeabi_idiv+0x10c>
10012ae2:	4249      	negs	r1, r1
10012ae4:	1003      	asrs	r3, r0, #32
10012ae6:	d300      	bcc.n	10012aea <__aeabi_idiv+0x112>
10012ae8:	4240      	negs	r0, r0
10012aea:	4053      	eors	r3, r2
10012aec:	2200      	movs	r2, #0
10012aee:	469c      	mov	ip, r3
10012af0:	0903      	lsrs	r3, r0, #4
10012af2:	428b      	cmp	r3, r1
10012af4:	d32d      	bcc.n	10012b52 <__aeabi_idiv+0x17a>
10012af6:	0a03      	lsrs	r3, r0, #8
10012af8:	428b      	cmp	r3, r1
10012afa:	d312      	bcc.n	10012b22 <__aeabi_idiv+0x14a>
10012afc:	22fc      	movs	r2, #252	; 0xfc
10012afe:	0189      	lsls	r1, r1, #6
10012b00:	ba12      	rev	r2, r2
10012b02:	0a03      	lsrs	r3, r0, #8
10012b04:	428b      	cmp	r3, r1
10012b06:	d30c      	bcc.n	10012b22 <__aeabi_idiv+0x14a>
10012b08:	0189      	lsls	r1, r1, #6
10012b0a:	1192      	asrs	r2, r2, #6
10012b0c:	428b      	cmp	r3, r1
10012b0e:	d308      	bcc.n	10012b22 <__aeabi_idiv+0x14a>
10012b10:	0189      	lsls	r1, r1, #6
10012b12:	1192      	asrs	r2, r2, #6
10012b14:	428b      	cmp	r3, r1
10012b16:	d304      	bcc.n	10012b22 <__aeabi_idiv+0x14a>
10012b18:	0189      	lsls	r1, r1, #6
10012b1a:	d03a      	beq.n	10012b92 <__aeabi_idiv+0x1ba>
10012b1c:	1192      	asrs	r2, r2, #6
10012b1e:	e000      	b.n	10012b22 <__aeabi_idiv+0x14a>
10012b20:	0989      	lsrs	r1, r1, #6
10012b22:	09c3      	lsrs	r3, r0, #7
10012b24:	428b      	cmp	r3, r1
10012b26:	d301      	bcc.n	10012b2c <__aeabi_idiv+0x154>
10012b28:	01cb      	lsls	r3, r1, #7
10012b2a:	1ac0      	subs	r0, r0, r3
10012b2c:	4152      	adcs	r2, r2
10012b2e:	0983      	lsrs	r3, r0, #6
10012b30:	428b      	cmp	r3, r1
10012b32:	d301      	bcc.n	10012b38 <__aeabi_idiv+0x160>
10012b34:	018b      	lsls	r3, r1, #6
10012b36:	1ac0      	subs	r0, r0, r3
10012b38:	4152      	adcs	r2, r2
10012b3a:	0943      	lsrs	r3, r0, #5
10012b3c:	428b      	cmp	r3, r1
10012b3e:	d301      	bcc.n	10012b44 <__aeabi_idiv+0x16c>
10012b40:	014b      	lsls	r3, r1, #5
10012b42:	1ac0      	subs	r0, r0, r3
10012b44:	4152      	adcs	r2, r2
10012b46:	0903      	lsrs	r3, r0, #4
10012b48:	428b      	cmp	r3, r1
10012b4a:	d301      	bcc.n	10012b50 <__aeabi_idiv+0x178>
10012b4c:	010b      	lsls	r3, r1, #4
10012b4e:	1ac0      	subs	r0, r0, r3
10012b50:	4152      	adcs	r2, r2
10012b52:	08c3      	lsrs	r3, r0, #3
10012b54:	428b      	cmp	r3, r1
10012b56:	d301      	bcc.n	10012b5c <__aeabi_idiv+0x184>
10012b58:	00cb      	lsls	r3, r1, #3
10012b5a:	1ac0      	subs	r0, r0, r3
10012b5c:	4152      	adcs	r2, r2
10012b5e:	0883      	lsrs	r3, r0, #2
10012b60:	428b      	cmp	r3, r1
10012b62:	d301      	bcc.n	10012b68 <__aeabi_idiv+0x190>
10012b64:	008b      	lsls	r3, r1, #2
10012b66:	1ac0      	subs	r0, r0, r3
10012b68:	4152      	adcs	r2, r2
10012b6a:	d2d9      	bcs.n	10012b20 <__aeabi_idiv+0x148>
10012b6c:	0843      	lsrs	r3, r0, #1
10012b6e:	428b      	cmp	r3, r1
10012b70:	d301      	bcc.n	10012b76 <__aeabi_idiv+0x19e>
10012b72:	004b      	lsls	r3, r1, #1
10012b74:	1ac0      	subs	r0, r0, r3
10012b76:	4152      	adcs	r2, r2
10012b78:	1a41      	subs	r1, r0, r1
10012b7a:	d200      	bcs.n	10012b7e <__aeabi_idiv+0x1a6>
10012b7c:	4601      	mov	r1, r0
10012b7e:	4663      	mov	r3, ip
10012b80:	4152      	adcs	r2, r2
10012b82:	105b      	asrs	r3, r3, #1
10012b84:	4610      	mov	r0, r2
10012b86:	d301      	bcc.n	10012b8c <__aeabi_idiv+0x1b4>
10012b88:	4240      	negs	r0, r0
10012b8a:	2b00      	cmp	r3, #0
10012b8c:	d500      	bpl.n	10012b90 <__aeabi_idiv+0x1b8>
10012b8e:	4249      	negs	r1, r1
10012b90:	4770      	bx	lr
10012b92:	4663      	mov	r3, ip
10012b94:	105b      	asrs	r3, r3, #1
10012b96:	d300      	bcc.n	10012b9a <__aeabi_idiv+0x1c2>
10012b98:	4240      	negs	r0, r0
10012b9a:	b501      	push	{r0, lr}
10012b9c:	2000      	movs	r0, #0
10012b9e:	f000 f805 	bl	10012bac <__aeabi_idiv0>
10012ba2:	bd02      	pop	{r1, pc}

10012ba4 <__aeabi_idivmod>:
10012ba4:	2900      	cmp	r1, #0
10012ba6:	d0f8      	beq.n	10012b9a <__aeabi_idiv+0x1c2>
10012ba8:	e716      	b.n	100129d8 <__aeabi_idiv>
10012baa:	4770      	bx	lr

10012bac <__aeabi_idiv0>:
10012bac:	4770      	bx	lr
10012bae:	46c0      	nop			; (mov r8, r8)

10012bb0 <__aeabi_cdrcmple>:
10012bb0:	4684      	mov	ip, r0
10012bb2:	1c10      	adds	r0, r2, #0
10012bb4:	4662      	mov	r2, ip
10012bb6:	468c      	mov	ip, r1
10012bb8:	1c19      	adds	r1, r3, #0
10012bba:	4663      	mov	r3, ip
10012bbc:	e000      	b.n	10012bc0 <__aeabi_cdcmpeq>
10012bbe:	46c0      	nop			; (mov r8, r8)

10012bc0 <__aeabi_cdcmpeq>:
10012bc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10012bc2:	f000 fff5 	bl	10013bb0 <__ledf2>
10012bc6:	2800      	cmp	r0, #0
10012bc8:	d401      	bmi.n	10012bce <__aeabi_cdcmpeq+0xe>
10012bca:	2100      	movs	r1, #0
10012bcc:	42c8      	cmn	r0, r1
10012bce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10012bd0 <__aeabi_dcmpeq>:
10012bd0:	b510      	push	{r4, lr}
10012bd2:	f000 ff49 	bl	10013a68 <__eqdf2>
10012bd6:	4240      	negs	r0, r0
10012bd8:	3001      	adds	r0, #1
10012bda:	bd10      	pop	{r4, pc}

10012bdc <__aeabi_dcmplt>:
10012bdc:	b510      	push	{r4, lr}
10012bde:	f000 ffe7 	bl	10013bb0 <__ledf2>
10012be2:	2800      	cmp	r0, #0
10012be4:	db01      	blt.n	10012bea <__aeabi_dcmplt+0xe>
10012be6:	2000      	movs	r0, #0
10012be8:	bd10      	pop	{r4, pc}
10012bea:	2001      	movs	r0, #1
10012bec:	bd10      	pop	{r4, pc}
10012bee:	46c0      	nop			; (mov r8, r8)

10012bf0 <__aeabi_dcmple>:
10012bf0:	b510      	push	{r4, lr}
10012bf2:	f000 ffdd 	bl	10013bb0 <__ledf2>
10012bf6:	2800      	cmp	r0, #0
10012bf8:	dd01      	ble.n	10012bfe <__aeabi_dcmple+0xe>
10012bfa:	2000      	movs	r0, #0
10012bfc:	bd10      	pop	{r4, pc}
10012bfe:	2001      	movs	r0, #1
10012c00:	bd10      	pop	{r4, pc}
10012c02:	46c0      	nop			; (mov r8, r8)

10012c04 <__aeabi_dcmpgt>:
10012c04:	b510      	push	{r4, lr}
10012c06:	f000 ff6f 	bl	10013ae8 <__gedf2>
10012c0a:	2800      	cmp	r0, #0
10012c0c:	dc01      	bgt.n	10012c12 <__aeabi_dcmpgt+0xe>
10012c0e:	2000      	movs	r0, #0
10012c10:	bd10      	pop	{r4, pc}
10012c12:	2001      	movs	r0, #1
10012c14:	bd10      	pop	{r4, pc}
10012c16:	46c0      	nop			; (mov r8, r8)

10012c18 <__aeabi_dcmpge>:
10012c18:	b510      	push	{r4, lr}
10012c1a:	f000 ff65 	bl	10013ae8 <__gedf2>
10012c1e:	2800      	cmp	r0, #0
10012c20:	da01      	bge.n	10012c26 <__aeabi_dcmpge+0xe>
10012c22:	2000      	movs	r0, #0
10012c24:	bd10      	pop	{r4, pc}
10012c26:	2001      	movs	r0, #1
10012c28:	bd10      	pop	{r4, pc}
10012c2a:	46c0      	nop			; (mov r8, r8)

10012c2c <__aeabi_cfrcmple>:
10012c2c:	4684      	mov	ip, r0
10012c2e:	1c08      	adds	r0, r1, #0
10012c30:	4661      	mov	r1, ip
10012c32:	e7ff      	b.n	10012c34 <__aeabi_cfcmpeq>

10012c34 <__aeabi_cfcmpeq>:
10012c34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10012c36:	f000 fb91 	bl	1001335c <__lesf2>
10012c3a:	2800      	cmp	r0, #0
10012c3c:	d401      	bmi.n	10012c42 <__aeabi_cfcmpeq+0xe>
10012c3e:	2100      	movs	r1, #0
10012c40:	42c8      	cmn	r0, r1
10012c42:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10012c44 <__aeabi_fcmpeq>:
10012c44:	b510      	push	{r4, lr}
10012c46:	f000 fb1d 	bl	10013284 <__eqsf2>
10012c4a:	4240      	negs	r0, r0
10012c4c:	3001      	adds	r0, #1
10012c4e:	bd10      	pop	{r4, pc}

10012c50 <__aeabi_fcmplt>:
10012c50:	b510      	push	{r4, lr}
10012c52:	f000 fb83 	bl	1001335c <__lesf2>
10012c56:	2800      	cmp	r0, #0
10012c58:	db01      	blt.n	10012c5e <__aeabi_fcmplt+0xe>
10012c5a:	2000      	movs	r0, #0
10012c5c:	bd10      	pop	{r4, pc}
10012c5e:	2001      	movs	r0, #1
10012c60:	bd10      	pop	{r4, pc}
10012c62:	46c0      	nop			; (mov r8, r8)

10012c64 <__aeabi_fcmple>:
10012c64:	b510      	push	{r4, lr}
10012c66:	f000 fb79 	bl	1001335c <__lesf2>
10012c6a:	2800      	cmp	r0, #0
10012c6c:	dd01      	ble.n	10012c72 <__aeabi_fcmple+0xe>
10012c6e:	2000      	movs	r0, #0
10012c70:	bd10      	pop	{r4, pc}
10012c72:	2001      	movs	r0, #1
10012c74:	bd10      	pop	{r4, pc}
10012c76:	46c0      	nop			; (mov r8, r8)

10012c78 <__aeabi_fcmpgt>:
10012c78:	b510      	push	{r4, lr}
10012c7a:	f000 fb2b 	bl	100132d4 <__gesf2>
10012c7e:	2800      	cmp	r0, #0
10012c80:	dc01      	bgt.n	10012c86 <__aeabi_fcmpgt+0xe>
10012c82:	2000      	movs	r0, #0
10012c84:	bd10      	pop	{r4, pc}
10012c86:	2001      	movs	r0, #1
10012c88:	bd10      	pop	{r4, pc}
10012c8a:	46c0      	nop			; (mov r8, r8)

10012c8c <__aeabi_fcmpge>:
10012c8c:	b510      	push	{r4, lr}
10012c8e:	f000 fb21 	bl	100132d4 <__gesf2>
10012c92:	2800      	cmp	r0, #0
10012c94:	da01      	bge.n	10012c9a <__aeabi_fcmpge+0xe>
10012c96:	2000      	movs	r0, #0
10012c98:	bd10      	pop	{r4, pc}
10012c9a:	2001      	movs	r0, #1
10012c9c:	bd10      	pop	{r4, pc}
10012c9e:	46c0      	nop			; (mov r8, r8)

10012ca0 <__aeabi_lmul>:
10012ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
10012ca2:	464f      	mov	r7, r9
10012ca4:	4646      	mov	r6, r8
10012ca6:	b4c0      	push	{r6, r7}
10012ca8:	0416      	lsls	r6, r2, #16
10012caa:	0c36      	lsrs	r6, r6, #16
10012cac:	4699      	mov	r9, r3
10012cae:	0033      	movs	r3, r6
10012cb0:	0405      	lsls	r5, r0, #16
10012cb2:	0c2c      	lsrs	r4, r5, #16
10012cb4:	0c07      	lsrs	r7, r0, #16
10012cb6:	0c15      	lsrs	r5, r2, #16
10012cb8:	4363      	muls	r3, r4
10012cba:	437e      	muls	r6, r7
10012cbc:	436f      	muls	r7, r5
10012cbe:	4365      	muls	r5, r4
10012cc0:	0c1c      	lsrs	r4, r3, #16
10012cc2:	19ad      	adds	r5, r5, r6
10012cc4:	1964      	adds	r4, r4, r5
10012cc6:	469c      	mov	ip, r3
10012cc8:	42a6      	cmp	r6, r4
10012cca:	d903      	bls.n	10012cd4 <__aeabi_lmul+0x34>
10012ccc:	2380      	movs	r3, #128	; 0x80
10012cce:	025b      	lsls	r3, r3, #9
10012cd0:	4698      	mov	r8, r3
10012cd2:	4447      	add	r7, r8
10012cd4:	4663      	mov	r3, ip
10012cd6:	0c25      	lsrs	r5, r4, #16
10012cd8:	19ef      	adds	r7, r5, r7
10012cda:	041d      	lsls	r5, r3, #16
10012cdc:	464b      	mov	r3, r9
10012cde:	434a      	muls	r2, r1
10012ce0:	4343      	muls	r3, r0
10012ce2:	0c2d      	lsrs	r5, r5, #16
10012ce4:	0424      	lsls	r4, r4, #16
10012ce6:	1964      	adds	r4, r4, r5
10012ce8:	1899      	adds	r1, r3, r2
10012cea:	19c9      	adds	r1, r1, r7
10012cec:	0020      	movs	r0, r4
10012cee:	bc0c      	pop	{r2, r3}
10012cf0:	4690      	mov	r8, r2
10012cf2:	4699      	mov	r9, r3
10012cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012cf6:	46c0      	nop			; (mov r8, r8)

10012cf8 <__aeabi_f2uiz>:
10012cf8:	219e      	movs	r1, #158	; 0x9e
10012cfa:	b510      	push	{r4, lr}
10012cfc:	05c9      	lsls	r1, r1, #23
10012cfe:	1c04      	adds	r4, r0, #0
10012d00:	f7ff ffc4 	bl	10012c8c <__aeabi_fcmpge>
10012d04:	2800      	cmp	r0, #0
10012d06:	d103      	bne.n	10012d10 <__aeabi_f2uiz+0x18>
10012d08:	1c20      	adds	r0, r4, #0
10012d0a:	f000 fe05 	bl	10013918 <__aeabi_f2iz>
10012d0e:	bd10      	pop	{r4, pc}
10012d10:	219e      	movs	r1, #158	; 0x9e
10012d12:	1c20      	adds	r0, r4, #0
10012d14:	05c9      	lsls	r1, r1, #23
10012d16:	f000 fc79 	bl	1001360c <__aeabi_fsub>
10012d1a:	f000 fdfd 	bl	10013918 <__aeabi_f2iz>
10012d1e:	2380      	movs	r3, #128	; 0x80
10012d20:	061b      	lsls	r3, r3, #24
10012d22:	469c      	mov	ip, r3
10012d24:	4460      	add	r0, ip
10012d26:	e7f2      	b.n	10012d0e <__aeabi_f2uiz+0x16>

10012d28 <__aeabi_d2uiz>:
10012d28:	b570      	push	{r4, r5, r6, lr}
10012d2a:	2200      	movs	r2, #0
10012d2c:	4b0c      	ldr	r3, [pc, #48]	; (10012d60 <__aeabi_d2uiz+0x38>)
10012d2e:	0004      	movs	r4, r0
10012d30:	000d      	movs	r5, r1
10012d32:	f7ff ff71 	bl	10012c18 <__aeabi_dcmpge>
10012d36:	2800      	cmp	r0, #0
10012d38:	d104      	bne.n	10012d44 <__aeabi_d2uiz+0x1c>
10012d3a:	0020      	movs	r0, r4
10012d3c:	0029      	movs	r1, r5
10012d3e:	f001 fd6f 	bl	10014820 <__aeabi_d2iz>
10012d42:	bd70      	pop	{r4, r5, r6, pc}
10012d44:	4b06      	ldr	r3, [pc, #24]	; (10012d60 <__aeabi_d2uiz+0x38>)
10012d46:	2200      	movs	r2, #0
10012d48:	0020      	movs	r0, r4
10012d4a:	0029      	movs	r1, r5
10012d4c:	f001 fa14 	bl	10014178 <__aeabi_dsub>
10012d50:	f001 fd66 	bl	10014820 <__aeabi_d2iz>
10012d54:	2380      	movs	r3, #128	; 0x80
10012d56:	061b      	lsls	r3, r3, #24
10012d58:	469c      	mov	ip, r3
10012d5a:	4460      	add	r0, ip
10012d5c:	e7f1      	b.n	10012d42 <__aeabi_d2uiz+0x1a>
10012d5e:	46c0      	nop			; (mov r8, r8)
10012d60:	41e00000 	.word	0x41e00000

10012d64 <__aeabi_fadd>:
10012d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10012d66:	024a      	lsls	r2, r1, #9
10012d68:	0243      	lsls	r3, r0, #9
10012d6a:	0044      	lsls	r4, r0, #1
10012d6c:	004e      	lsls	r6, r1, #1
10012d6e:	0fc5      	lsrs	r5, r0, #31
10012d70:	0e24      	lsrs	r4, r4, #24
10012d72:	0028      	movs	r0, r5
10012d74:	099b      	lsrs	r3, r3, #6
10012d76:	0e36      	lsrs	r6, r6, #24
10012d78:	0fc9      	lsrs	r1, r1, #31
10012d7a:	0992      	lsrs	r2, r2, #6
10012d7c:	428d      	cmp	r5, r1
10012d7e:	d059      	beq.n	10012e34 <__aeabi_fadd+0xd0>
10012d80:	1ba0      	subs	r0, r4, r6
10012d82:	2800      	cmp	r0, #0
10012d84:	dc00      	bgt.n	10012d88 <__aeabi_fadd+0x24>
10012d86:	e08d      	b.n	10012ea4 <__aeabi_fadd+0x140>
10012d88:	2e00      	cmp	r6, #0
10012d8a:	d11a      	bne.n	10012dc2 <__aeabi_fadd+0x5e>
10012d8c:	2a00      	cmp	r2, #0
10012d8e:	d000      	beq.n	10012d92 <__aeabi_fadd+0x2e>
10012d90:	e079      	b.n	10012e86 <__aeabi_fadd+0x122>
10012d92:	075a      	lsls	r2, r3, #29
10012d94:	d004      	beq.n	10012da0 <__aeabi_fadd+0x3c>
10012d96:	220f      	movs	r2, #15
10012d98:	401a      	ands	r2, r3
10012d9a:	2a04      	cmp	r2, #4
10012d9c:	d000      	beq.n	10012da0 <__aeabi_fadd+0x3c>
10012d9e:	3304      	adds	r3, #4
10012da0:	015a      	lsls	r2, r3, #5
10012da2:	d538      	bpl.n	10012e16 <__aeabi_fadd+0xb2>
10012da4:	3401      	adds	r4, #1
10012da6:	2cff      	cmp	r4, #255	; 0xff
10012da8:	d100      	bne.n	10012dac <__aeabi_fadd+0x48>
10012daa:	e089      	b.n	10012ec0 <__aeabi_fadd+0x15c>
10012dac:	0028      	movs	r0, r5
10012dae:	019b      	lsls	r3, r3, #6
10012db0:	0a5b      	lsrs	r3, r3, #9
10012db2:	b2e4      	uxtb	r4, r4
10012db4:	025b      	lsls	r3, r3, #9
10012db6:	05e4      	lsls	r4, r4, #23
10012db8:	0a5b      	lsrs	r3, r3, #9
10012dba:	4323      	orrs	r3, r4
10012dbc:	07c0      	lsls	r0, r0, #31
10012dbe:	4318      	orrs	r0, r3
10012dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10012dc2:	2cff      	cmp	r4, #255	; 0xff
10012dc4:	d0e5      	beq.n	10012d92 <__aeabi_fadd+0x2e>
10012dc6:	2180      	movs	r1, #128	; 0x80
10012dc8:	04c9      	lsls	r1, r1, #19
10012dca:	430a      	orrs	r2, r1
10012dcc:	281b      	cmp	r0, #27
10012dce:	dd00      	ble.n	10012dd2 <__aeabi_fadd+0x6e>
10012dd0:	e089      	b.n	10012ee6 <__aeabi_fadd+0x182>
10012dd2:	0016      	movs	r6, r2
10012dd4:	2120      	movs	r1, #32
10012dd6:	40c6      	lsrs	r6, r0
10012dd8:	1a08      	subs	r0, r1, r0
10012dda:	4082      	lsls	r2, r0
10012ddc:	1e51      	subs	r1, r2, #1
10012dde:	418a      	sbcs	r2, r1
10012de0:	4332      	orrs	r2, r6
10012de2:	1a9b      	subs	r3, r3, r2
10012de4:	015a      	lsls	r2, r3, #5
10012de6:	d514      	bpl.n	10012e12 <__aeabi_fadd+0xae>
10012de8:	019b      	lsls	r3, r3, #6
10012dea:	099e      	lsrs	r6, r3, #6
10012dec:	0030      	movs	r0, r6
10012dee:	f001 fd85 	bl	100148fc <__clzsi2>
10012df2:	3805      	subs	r0, #5
10012df4:	4086      	lsls	r6, r0
10012df6:	4284      	cmp	r4, r0
10012df8:	dc65      	bgt.n	10012ec6 <__aeabi_fadd+0x162>
10012dfa:	1b04      	subs	r4, r0, r4
10012dfc:	0033      	movs	r3, r6
10012dfe:	2020      	movs	r0, #32
10012e00:	3401      	adds	r4, #1
10012e02:	40e3      	lsrs	r3, r4
10012e04:	1b04      	subs	r4, r0, r4
10012e06:	40a6      	lsls	r6, r4
10012e08:	1e72      	subs	r2, r6, #1
10012e0a:	4196      	sbcs	r6, r2
10012e0c:	2400      	movs	r4, #0
10012e0e:	4333      	orrs	r3, r6
10012e10:	e7bf      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012e12:	075a      	lsls	r2, r3, #29
10012e14:	d1bf      	bne.n	10012d96 <__aeabi_fadd+0x32>
10012e16:	08df      	lsrs	r7, r3, #3
10012e18:	0028      	movs	r0, r5
10012e1a:	2cff      	cmp	r4, #255	; 0xff
10012e1c:	d12f      	bne.n	10012e7e <__aeabi_fadd+0x11a>
10012e1e:	2f00      	cmp	r7, #0
10012e20:	d100      	bne.n	10012e24 <__aeabi_fadd+0xc0>
10012e22:	e087      	b.n	10012f34 <__aeabi_fadd+0x1d0>
10012e24:	2280      	movs	r2, #128	; 0x80
10012e26:	03d2      	lsls	r2, r2, #15
10012e28:	0013      	movs	r3, r2
10012e2a:	433b      	orrs	r3, r7
10012e2c:	025b      	lsls	r3, r3, #9
10012e2e:	0a5b      	lsrs	r3, r3, #9
10012e30:	24ff      	movs	r4, #255	; 0xff
10012e32:	e7bf      	b.n	10012db4 <__aeabi_fadd+0x50>
10012e34:	1ba1      	subs	r1, r4, r6
10012e36:	2900      	cmp	r1, #0
10012e38:	dd49      	ble.n	10012ece <__aeabi_fadd+0x16a>
10012e3a:	2e00      	cmp	r6, #0
10012e3c:	d029      	beq.n	10012e92 <__aeabi_fadd+0x12e>
10012e3e:	2cff      	cmp	r4, #255	; 0xff
10012e40:	d0a7      	beq.n	10012d92 <__aeabi_fadd+0x2e>
10012e42:	2680      	movs	r6, #128	; 0x80
10012e44:	04f6      	lsls	r6, r6, #19
10012e46:	4332      	orrs	r2, r6
10012e48:	291b      	cmp	r1, #27
10012e4a:	dd00      	ble.n	10012e4e <__aeabi_fadd+0xea>
10012e4c:	e08d      	b.n	10012f6a <__aeabi_fadd+0x206>
10012e4e:	0017      	movs	r7, r2
10012e50:	2620      	movs	r6, #32
10012e52:	40cf      	lsrs	r7, r1
10012e54:	1a71      	subs	r1, r6, r1
10012e56:	408a      	lsls	r2, r1
10012e58:	1e51      	subs	r1, r2, #1
10012e5a:	418a      	sbcs	r2, r1
10012e5c:	433a      	orrs	r2, r7
10012e5e:	189b      	adds	r3, r3, r2
10012e60:	015a      	lsls	r2, r3, #5
10012e62:	d5d6      	bpl.n	10012e12 <__aeabi_fadd+0xae>
10012e64:	3401      	adds	r4, #1
10012e66:	2cff      	cmp	r4, #255	; 0xff
10012e68:	d064      	beq.n	10012f34 <__aeabi_fadd+0x1d0>
10012e6a:	2201      	movs	r2, #1
10012e6c:	4976      	ldr	r1, [pc, #472]	; (10013048 <__aeabi_fadd+0x2e4>)
10012e6e:	401a      	ands	r2, r3
10012e70:	085b      	lsrs	r3, r3, #1
10012e72:	400b      	ands	r3, r1
10012e74:	4313      	orrs	r3, r2
10012e76:	e78c      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012e78:	1e03      	subs	r3, r0, #0
10012e7a:	d1ca      	bne.n	10012e12 <__aeabi_fadd+0xae>
10012e7c:	2000      	movs	r0, #0
10012e7e:	027b      	lsls	r3, r7, #9
10012e80:	0a5b      	lsrs	r3, r3, #9
10012e82:	b2e4      	uxtb	r4, r4
10012e84:	e796      	b.n	10012db4 <__aeabi_fadd+0x50>
10012e86:	3801      	subs	r0, #1
10012e88:	2800      	cmp	r0, #0
10012e8a:	d0aa      	beq.n	10012de2 <__aeabi_fadd+0x7e>
10012e8c:	2cff      	cmp	r4, #255	; 0xff
10012e8e:	d19d      	bne.n	10012dcc <__aeabi_fadd+0x68>
10012e90:	e77f      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012e92:	2a00      	cmp	r2, #0
10012e94:	d100      	bne.n	10012e98 <__aeabi_fadd+0x134>
10012e96:	e77c      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012e98:	3901      	subs	r1, #1
10012e9a:	2900      	cmp	r1, #0
10012e9c:	d0df      	beq.n	10012e5e <__aeabi_fadd+0xfa>
10012e9e:	2cff      	cmp	r4, #255	; 0xff
10012ea0:	d1d2      	bne.n	10012e48 <__aeabi_fadd+0xe4>
10012ea2:	e776      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012ea4:	2800      	cmp	r0, #0
10012ea6:	d120      	bne.n	10012eea <__aeabi_fadd+0x186>
10012ea8:	1c60      	adds	r0, r4, #1
10012eaa:	b2c0      	uxtb	r0, r0
10012eac:	2801      	cmp	r0, #1
10012eae:	dd53      	ble.n	10012f58 <__aeabi_fadd+0x1f4>
10012eb0:	2780      	movs	r7, #128	; 0x80
10012eb2:	1a9e      	subs	r6, r3, r2
10012eb4:	04ff      	lsls	r7, r7, #19
10012eb6:	4037      	ands	r7, r6
10012eb8:	d02f      	beq.n	10012f1a <__aeabi_fadd+0x1b6>
10012eba:	1ad6      	subs	r6, r2, r3
10012ebc:	000d      	movs	r5, r1
10012ebe:	e795      	b.n	10012dec <__aeabi_fadd+0x88>
10012ec0:	0028      	movs	r0, r5
10012ec2:	2300      	movs	r3, #0
10012ec4:	e776      	b.n	10012db4 <__aeabi_fadd+0x50>
10012ec6:	4b61      	ldr	r3, [pc, #388]	; (1001304c <__aeabi_fadd+0x2e8>)
10012ec8:	1a24      	subs	r4, r4, r0
10012eca:	4033      	ands	r3, r6
10012ecc:	e761      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012ece:	2900      	cmp	r1, #0
10012ed0:	d14d      	bne.n	10012f6e <__aeabi_fadd+0x20a>
10012ed2:	1c61      	adds	r1, r4, #1
10012ed4:	b2ce      	uxtb	r6, r1
10012ed6:	2e01      	cmp	r6, #1
10012ed8:	dd2f      	ble.n	10012f3a <__aeabi_fadd+0x1d6>
10012eda:	29ff      	cmp	r1, #255	; 0xff
10012edc:	d02a      	beq.n	10012f34 <__aeabi_fadd+0x1d0>
10012ede:	189b      	adds	r3, r3, r2
10012ee0:	085b      	lsrs	r3, r3, #1
10012ee2:	000c      	movs	r4, r1
10012ee4:	e755      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012ee6:	2201      	movs	r2, #1
10012ee8:	e77b      	b.n	10012de2 <__aeabi_fadd+0x7e>
10012eea:	2c00      	cmp	r4, #0
10012eec:	d11b      	bne.n	10012f26 <__aeabi_fadd+0x1c2>
10012eee:	2b00      	cmp	r3, #0
10012ef0:	d05b      	beq.n	10012faa <__aeabi_fadd+0x246>
10012ef2:	43c0      	mvns	r0, r0
10012ef4:	2800      	cmp	r0, #0
10012ef6:	d00c      	beq.n	10012f12 <__aeabi_fadd+0x1ae>
10012ef8:	2eff      	cmp	r6, #255	; 0xff
10012efa:	d07e      	beq.n	10012ffa <__aeabi_fadd+0x296>
10012efc:	281b      	cmp	r0, #27
10012efe:	dd00      	ble.n	10012f02 <__aeabi_fadd+0x19e>
10012f00:	e092      	b.n	10013028 <__aeabi_fadd+0x2c4>
10012f02:	001d      	movs	r5, r3
10012f04:	2420      	movs	r4, #32
10012f06:	40c5      	lsrs	r5, r0
10012f08:	1a20      	subs	r0, r4, r0
10012f0a:	4083      	lsls	r3, r0
10012f0c:	1e58      	subs	r0, r3, #1
10012f0e:	4183      	sbcs	r3, r0
10012f10:	432b      	orrs	r3, r5
10012f12:	1ad3      	subs	r3, r2, r3
10012f14:	0034      	movs	r4, r6
10012f16:	000d      	movs	r5, r1
10012f18:	e764      	b.n	10012de4 <__aeabi_fadd+0x80>
10012f1a:	2e00      	cmp	r6, #0
10012f1c:	d000      	beq.n	10012f20 <__aeabi_fadd+0x1bc>
10012f1e:	e765      	b.n	10012dec <__aeabi_fadd+0x88>
10012f20:	2000      	movs	r0, #0
10012f22:	2400      	movs	r4, #0
10012f24:	e7ab      	b.n	10012e7e <__aeabi_fadd+0x11a>
10012f26:	2eff      	cmp	r6, #255	; 0xff
10012f28:	d067      	beq.n	10012ffa <__aeabi_fadd+0x296>
10012f2a:	2480      	movs	r4, #128	; 0x80
10012f2c:	04e4      	lsls	r4, r4, #19
10012f2e:	4240      	negs	r0, r0
10012f30:	4323      	orrs	r3, r4
10012f32:	e7e3      	b.n	10012efc <__aeabi_fadd+0x198>
10012f34:	24ff      	movs	r4, #255	; 0xff
10012f36:	2300      	movs	r3, #0
10012f38:	e73c      	b.n	10012db4 <__aeabi_fadd+0x50>
10012f3a:	2c00      	cmp	r4, #0
10012f3c:	d161      	bne.n	10013002 <__aeabi_fadd+0x29e>
10012f3e:	2b00      	cmp	r3, #0
10012f40:	d07e      	beq.n	10013040 <__aeabi_fadd+0x2dc>
10012f42:	2a00      	cmp	r2, #0
10012f44:	d100      	bne.n	10012f48 <__aeabi_fadd+0x1e4>
10012f46:	e724      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012f48:	189b      	adds	r3, r3, r2
10012f4a:	015a      	lsls	r2, r3, #5
10012f4c:	d400      	bmi.n	10012f50 <__aeabi_fadd+0x1ec>
10012f4e:	e760      	b.n	10012e12 <__aeabi_fadd+0xae>
10012f50:	4a3e      	ldr	r2, [pc, #248]	; (1001304c <__aeabi_fadd+0x2e8>)
10012f52:	000c      	movs	r4, r1
10012f54:	4013      	ands	r3, r2
10012f56:	e71c      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012f58:	2c00      	cmp	r4, #0
10012f5a:	d11e      	bne.n	10012f9a <__aeabi_fadd+0x236>
10012f5c:	2b00      	cmp	r3, #0
10012f5e:	d12f      	bne.n	10012fc0 <__aeabi_fadd+0x25c>
10012f60:	2a00      	cmp	r2, #0
10012f62:	d066      	beq.n	10013032 <__aeabi_fadd+0x2ce>
10012f64:	0013      	movs	r3, r2
10012f66:	000d      	movs	r5, r1
10012f68:	e713      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012f6a:	2201      	movs	r2, #1
10012f6c:	e777      	b.n	10012e5e <__aeabi_fadd+0xfa>
10012f6e:	2c00      	cmp	r4, #0
10012f70:	d11f      	bne.n	10012fb2 <__aeabi_fadd+0x24e>
10012f72:	2b00      	cmp	r3, #0
10012f74:	d05a      	beq.n	1001302c <__aeabi_fadd+0x2c8>
10012f76:	43c9      	mvns	r1, r1
10012f78:	2900      	cmp	r1, #0
10012f7a:	d00b      	beq.n	10012f94 <__aeabi_fadd+0x230>
10012f7c:	2eff      	cmp	r6, #255	; 0xff
10012f7e:	d050      	beq.n	10013022 <__aeabi_fadd+0x2be>
10012f80:	291b      	cmp	r1, #27
10012f82:	dc5f      	bgt.n	10013044 <__aeabi_fadd+0x2e0>
10012f84:	001f      	movs	r7, r3
10012f86:	2420      	movs	r4, #32
10012f88:	40cf      	lsrs	r7, r1
10012f8a:	1a61      	subs	r1, r4, r1
10012f8c:	408b      	lsls	r3, r1
10012f8e:	1e59      	subs	r1, r3, #1
10012f90:	418b      	sbcs	r3, r1
10012f92:	433b      	orrs	r3, r7
10012f94:	189b      	adds	r3, r3, r2
10012f96:	0034      	movs	r4, r6
10012f98:	e762      	b.n	10012e60 <__aeabi_fadd+0xfc>
10012f9a:	2b00      	cmp	r3, #0
10012f9c:	d11c      	bne.n	10012fd8 <__aeabi_fadd+0x274>
10012f9e:	2a00      	cmp	r2, #0
10012fa0:	d04a      	beq.n	10013038 <__aeabi_fadd+0x2d4>
10012fa2:	0013      	movs	r3, r2
10012fa4:	000d      	movs	r5, r1
10012fa6:	24ff      	movs	r4, #255	; 0xff
10012fa8:	e6f3      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012faa:	0013      	movs	r3, r2
10012fac:	0034      	movs	r4, r6
10012fae:	000d      	movs	r5, r1
10012fb0:	e6ef      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012fb2:	2eff      	cmp	r6, #255	; 0xff
10012fb4:	d035      	beq.n	10013022 <__aeabi_fadd+0x2be>
10012fb6:	2480      	movs	r4, #128	; 0x80
10012fb8:	04e4      	lsls	r4, r4, #19
10012fba:	4249      	negs	r1, r1
10012fbc:	4323      	orrs	r3, r4
10012fbe:	e7df      	b.n	10012f80 <__aeabi_fadd+0x21c>
10012fc0:	2a00      	cmp	r2, #0
10012fc2:	d100      	bne.n	10012fc6 <__aeabi_fadd+0x262>
10012fc4:	e6e5      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012fc6:	2780      	movs	r7, #128	; 0x80
10012fc8:	1a98      	subs	r0, r3, r2
10012fca:	04ff      	lsls	r7, r7, #19
10012fcc:	4007      	ands	r7, r0
10012fce:	d100      	bne.n	10012fd2 <__aeabi_fadd+0x26e>
10012fd0:	e752      	b.n	10012e78 <__aeabi_fadd+0x114>
10012fd2:	1ad3      	subs	r3, r2, r3
10012fd4:	000d      	movs	r5, r1
10012fd6:	e6dc      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012fd8:	24ff      	movs	r4, #255	; 0xff
10012fda:	2a00      	cmp	r2, #0
10012fdc:	d100      	bne.n	10012fe0 <__aeabi_fadd+0x27c>
10012fde:	e6d8      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012fe0:	2080      	movs	r0, #128	; 0x80
10012fe2:	08db      	lsrs	r3, r3, #3
10012fe4:	03c0      	lsls	r0, r0, #15
10012fe6:	4203      	tst	r3, r0
10012fe8:	d004      	beq.n	10012ff4 <__aeabi_fadd+0x290>
10012fea:	08d2      	lsrs	r2, r2, #3
10012fec:	4202      	tst	r2, r0
10012fee:	d101      	bne.n	10012ff4 <__aeabi_fadd+0x290>
10012ff0:	0013      	movs	r3, r2
10012ff2:	000d      	movs	r5, r1
10012ff4:	00db      	lsls	r3, r3, #3
10012ff6:	24ff      	movs	r4, #255	; 0xff
10012ff8:	e6cb      	b.n	10012d92 <__aeabi_fadd+0x2e>
10012ffa:	0013      	movs	r3, r2
10012ffc:	24ff      	movs	r4, #255	; 0xff
10012ffe:	000d      	movs	r5, r1
10013000:	e6c7      	b.n	10012d92 <__aeabi_fadd+0x2e>
10013002:	2b00      	cmp	r3, #0
10013004:	d00d      	beq.n	10013022 <__aeabi_fadd+0x2be>
10013006:	24ff      	movs	r4, #255	; 0xff
10013008:	2a00      	cmp	r2, #0
1001300a:	d100      	bne.n	1001300e <__aeabi_fadd+0x2aa>
1001300c:	e6c1      	b.n	10012d92 <__aeabi_fadd+0x2e>
1001300e:	2180      	movs	r1, #128	; 0x80
10013010:	08db      	lsrs	r3, r3, #3
10013012:	03c9      	lsls	r1, r1, #15
10013014:	420b      	tst	r3, r1
10013016:	d0ed      	beq.n	10012ff4 <__aeabi_fadd+0x290>
10013018:	08d2      	lsrs	r2, r2, #3
1001301a:	420a      	tst	r2, r1
1001301c:	d1ea      	bne.n	10012ff4 <__aeabi_fadd+0x290>
1001301e:	0013      	movs	r3, r2
10013020:	e7e8      	b.n	10012ff4 <__aeabi_fadd+0x290>
10013022:	0013      	movs	r3, r2
10013024:	24ff      	movs	r4, #255	; 0xff
10013026:	e6b4      	b.n	10012d92 <__aeabi_fadd+0x2e>
10013028:	2301      	movs	r3, #1
1001302a:	e772      	b.n	10012f12 <__aeabi_fadd+0x1ae>
1001302c:	0013      	movs	r3, r2
1001302e:	0034      	movs	r4, r6
10013030:	e6af      	b.n	10012d92 <__aeabi_fadd+0x2e>
10013032:	2700      	movs	r7, #0
10013034:	2000      	movs	r0, #0
10013036:	e722      	b.n	10012e7e <__aeabi_fadd+0x11a>
10013038:	2780      	movs	r7, #128	; 0x80
1001303a:	2000      	movs	r0, #0
1001303c:	03ff      	lsls	r7, r7, #15
1001303e:	e6f1      	b.n	10012e24 <__aeabi_fadd+0xc0>
10013040:	0013      	movs	r3, r2
10013042:	e6a6      	b.n	10012d92 <__aeabi_fadd+0x2e>
10013044:	2301      	movs	r3, #1
10013046:	e7a5      	b.n	10012f94 <__aeabi_fadd+0x230>
10013048:	7dffffff 	.word	0x7dffffff
1001304c:	fbffffff 	.word	0xfbffffff

10013050 <__aeabi_fdiv>:
10013050:	b5f0      	push	{r4, r5, r6, r7, lr}
10013052:	4656      	mov	r6, sl
10013054:	4644      	mov	r4, r8
10013056:	465f      	mov	r7, fp
10013058:	464d      	mov	r5, r9
1001305a:	b4f0      	push	{r4, r5, r6, r7}
1001305c:	0244      	lsls	r4, r0, #9
1001305e:	0046      	lsls	r6, r0, #1
10013060:	0fc7      	lsrs	r7, r0, #31
10013062:	b083      	sub	sp, #12
10013064:	4688      	mov	r8, r1
10013066:	0a65      	lsrs	r5, r4, #9
10013068:	0e36      	lsrs	r6, r6, #24
1001306a:	46ba      	mov	sl, r7
1001306c:	d03d      	beq.n	100130ea <__aeabi_fdiv+0x9a>
1001306e:	2eff      	cmp	r6, #255	; 0xff
10013070:	d022      	beq.n	100130b8 <__aeabi_fdiv+0x68>
10013072:	2300      	movs	r3, #0
10013074:	00ec      	lsls	r4, r5, #3
10013076:	2580      	movs	r5, #128	; 0x80
10013078:	4699      	mov	r9, r3
1001307a:	469b      	mov	fp, r3
1001307c:	04ed      	lsls	r5, r5, #19
1001307e:	4325      	orrs	r5, r4
10013080:	3e7f      	subs	r6, #127	; 0x7f
10013082:	4643      	mov	r3, r8
10013084:	025c      	lsls	r4, r3, #9
10013086:	0058      	lsls	r0, r3, #1
10013088:	0fdb      	lsrs	r3, r3, #31
1001308a:	0a64      	lsrs	r4, r4, #9
1001308c:	0e00      	lsrs	r0, r0, #24
1001308e:	4698      	mov	r8, r3
10013090:	d036      	beq.n	10013100 <__aeabi_fdiv+0xb0>
10013092:	28ff      	cmp	r0, #255	; 0xff
10013094:	d030      	beq.n	100130f8 <__aeabi_fdiv+0xa8>
10013096:	2380      	movs	r3, #128	; 0x80
10013098:	2100      	movs	r1, #0
1001309a:	00e4      	lsls	r4, r4, #3
1001309c:	04db      	lsls	r3, r3, #19
1001309e:	431c      	orrs	r4, r3
100130a0:	387f      	subs	r0, #127	; 0x7f
100130a2:	1a30      	subs	r0, r6, r0
100130a4:	9001      	str	r0, [sp, #4]
100130a6:	4648      	mov	r0, r9
100130a8:	4642      	mov	r2, r8
100130aa:	4308      	orrs	r0, r1
100130ac:	4e72      	ldr	r6, [pc, #456]	; (10013278 <__aeabi_fdiv+0x228>)
100130ae:	0080      	lsls	r0, r0, #2
100130b0:	5830      	ldr	r0, [r6, r0]
100130b2:	407a      	eors	r2, r7
100130b4:	0013      	movs	r3, r2
100130b6:	4687      	mov	pc, r0
100130b8:	2d00      	cmp	r5, #0
100130ba:	d144      	bne.n	10013146 <__aeabi_fdiv+0xf6>
100130bc:	2308      	movs	r3, #8
100130be:	4699      	mov	r9, r3
100130c0:	3b06      	subs	r3, #6
100130c2:	469b      	mov	fp, r3
100130c4:	e7dd      	b.n	10013082 <__aeabi_fdiv+0x32>
100130c6:	2201      	movs	r2, #1
100130c8:	20ff      	movs	r0, #255	; 0xff
100130ca:	2400      	movs	r4, #0
100130cc:	401a      	ands	r2, r3
100130ce:	0264      	lsls	r4, r4, #9
100130d0:	05c3      	lsls	r3, r0, #23
100130d2:	0a64      	lsrs	r4, r4, #9
100130d4:	07d2      	lsls	r2, r2, #31
100130d6:	431c      	orrs	r4, r3
100130d8:	4314      	orrs	r4, r2
100130da:	0020      	movs	r0, r4
100130dc:	b003      	add	sp, #12
100130de:	bc3c      	pop	{r2, r3, r4, r5}
100130e0:	4690      	mov	r8, r2
100130e2:	4699      	mov	r9, r3
100130e4:	46a2      	mov	sl, r4
100130e6:	46ab      	mov	fp, r5
100130e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100130ea:	2d00      	cmp	r5, #0
100130ec:	d120      	bne.n	10013130 <__aeabi_fdiv+0xe0>
100130ee:	2304      	movs	r3, #4
100130f0:	4699      	mov	r9, r3
100130f2:	3b03      	subs	r3, #3
100130f4:	469b      	mov	fp, r3
100130f6:	e7c4      	b.n	10013082 <__aeabi_fdiv+0x32>
100130f8:	2c00      	cmp	r4, #0
100130fa:	d117      	bne.n	1001312c <__aeabi_fdiv+0xdc>
100130fc:	2102      	movs	r1, #2
100130fe:	e002      	b.n	10013106 <__aeabi_fdiv+0xb6>
10013100:	2c00      	cmp	r4, #0
10013102:	d10a      	bne.n	1001311a <__aeabi_fdiv+0xca>
10013104:	2101      	movs	r1, #1
10013106:	1a32      	subs	r2, r6, r0
10013108:	9201      	str	r2, [sp, #4]
1001310a:	464a      	mov	r2, r9
1001310c:	4643      	mov	r3, r8
1001310e:	430a      	orrs	r2, r1
10013110:	485a      	ldr	r0, [pc, #360]	; (1001327c <__aeabi_fdiv+0x22c>)
10013112:	0092      	lsls	r2, r2, #2
10013114:	5882      	ldr	r2, [r0, r2]
10013116:	407b      	eors	r3, r7
10013118:	4697      	mov	pc, r2
1001311a:	0020      	movs	r0, r4
1001311c:	f001 fbee 	bl	100148fc <__clzsi2>
10013120:	1f43      	subs	r3, r0, #5
10013122:	3076      	adds	r0, #118	; 0x76
10013124:	409c      	lsls	r4, r3
10013126:	4240      	negs	r0, r0
10013128:	2100      	movs	r1, #0
1001312a:	e7ba      	b.n	100130a2 <__aeabi_fdiv+0x52>
1001312c:	2103      	movs	r1, #3
1001312e:	e7b8      	b.n	100130a2 <__aeabi_fdiv+0x52>
10013130:	0028      	movs	r0, r5
10013132:	f001 fbe3 	bl	100148fc <__clzsi2>
10013136:	1f43      	subs	r3, r0, #5
10013138:	409d      	lsls	r5, r3
1001313a:	2300      	movs	r3, #0
1001313c:	3076      	adds	r0, #118	; 0x76
1001313e:	4246      	negs	r6, r0
10013140:	4699      	mov	r9, r3
10013142:	469b      	mov	fp, r3
10013144:	e79d      	b.n	10013082 <__aeabi_fdiv+0x32>
10013146:	230c      	movs	r3, #12
10013148:	4699      	mov	r9, r3
1001314a:	3b09      	subs	r3, #9
1001314c:	469b      	mov	fp, r3
1001314e:	e798      	b.n	10013082 <__aeabi_fdiv+0x32>
10013150:	2480      	movs	r4, #128	; 0x80
10013152:	2200      	movs	r2, #0
10013154:	03e4      	lsls	r4, r4, #15
10013156:	20ff      	movs	r0, #255	; 0xff
10013158:	e7b9      	b.n	100130ce <__aeabi_fdiv+0x7e>
1001315a:	2400      	movs	r4, #0
1001315c:	46c2      	mov	sl, r8
1001315e:	468b      	mov	fp, r1
10013160:	465a      	mov	r2, fp
10013162:	4653      	mov	r3, sl
10013164:	2a02      	cmp	r2, #2
10013166:	d0ae      	beq.n	100130c6 <__aeabi_fdiv+0x76>
10013168:	2a03      	cmp	r2, #3
1001316a:	d07d      	beq.n	10013268 <__aeabi_fdiv+0x218>
1001316c:	2a01      	cmp	r2, #1
1001316e:	d131      	bne.n	100131d4 <__aeabi_fdiv+0x184>
10013170:	2201      	movs	r2, #1
10013172:	2000      	movs	r0, #0
10013174:	401a      	ands	r2, r3
10013176:	2400      	movs	r4, #0
10013178:	e7a9      	b.n	100130ce <__aeabi_fdiv+0x7e>
1001317a:	2201      	movs	r2, #1
1001317c:	1a10      	subs	r0, r2, r0
1001317e:	281b      	cmp	r0, #27
10013180:	dd56      	ble.n	10013230 <__aeabi_fdiv+0x1e0>
10013182:	401a      	ands	r2, r3
10013184:	2000      	movs	r0, #0
10013186:	2400      	movs	r4, #0
10013188:	e7a1      	b.n	100130ce <__aeabi_fdiv+0x7e>
1001318a:	2380      	movs	r3, #128	; 0x80
1001318c:	03db      	lsls	r3, r3, #15
1001318e:	421d      	tst	r5, r3
10013190:	d14b      	bne.n	1001322a <__aeabi_fdiv+0x1da>
10013192:	2380      	movs	r3, #128	; 0x80
10013194:	03db      	lsls	r3, r3, #15
10013196:	432b      	orrs	r3, r5
10013198:	025c      	lsls	r4, r3, #9
1001319a:	0a64      	lsrs	r4, r4, #9
1001319c:	003a      	movs	r2, r7
1001319e:	20ff      	movs	r0, #255	; 0xff
100131a0:	e795      	b.n	100130ce <__aeabi_fdiv+0x7e>
100131a2:	016d      	lsls	r5, r5, #5
100131a4:	0160      	lsls	r0, r4, #5
100131a6:	4285      	cmp	r5, r0
100131a8:	d230      	bcs.n	1001320c <__aeabi_fdiv+0x1bc>
100131aa:	9a01      	ldr	r2, [sp, #4]
100131ac:	2400      	movs	r4, #0
100131ae:	3a01      	subs	r2, #1
100131b0:	9201      	str	r2, [sp, #4]
100131b2:	221b      	movs	r2, #27
100131b4:	2701      	movs	r7, #1
100131b6:	0029      	movs	r1, r5
100131b8:	0064      	lsls	r4, r4, #1
100131ba:	006d      	lsls	r5, r5, #1
100131bc:	2900      	cmp	r1, #0
100131be:	db01      	blt.n	100131c4 <__aeabi_fdiv+0x174>
100131c0:	42a8      	cmp	r0, r5
100131c2:	d801      	bhi.n	100131c8 <__aeabi_fdiv+0x178>
100131c4:	1a2d      	subs	r5, r5, r0
100131c6:	433c      	orrs	r4, r7
100131c8:	3a01      	subs	r2, #1
100131ca:	2a00      	cmp	r2, #0
100131cc:	d1f3      	bne.n	100131b6 <__aeabi_fdiv+0x166>
100131ce:	1e6a      	subs	r2, r5, #1
100131d0:	4195      	sbcs	r5, r2
100131d2:	432c      	orrs	r4, r5
100131d4:	9801      	ldr	r0, [sp, #4]
100131d6:	307f      	adds	r0, #127	; 0x7f
100131d8:	2800      	cmp	r0, #0
100131da:	ddce      	ble.n	1001317a <__aeabi_fdiv+0x12a>
100131dc:	0762      	lsls	r2, r4, #29
100131de:	d004      	beq.n	100131ea <__aeabi_fdiv+0x19a>
100131e0:	220f      	movs	r2, #15
100131e2:	4022      	ands	r2, r4
100131e4:	2a04      	cmp	r2, #4
100131e6:	d000      	beq.n	100131ea <__aeabi_fdiv+0x19a>
100131e8:	3404      	adds	r4, #4
100131ea:	0122      	lsls	r2, r4, #4
100131ec:	d503      	bpl.n	100131f6 <__aeabi_fdiv+0x1a6>
100131ee:	4a24      	ldr	r2, [pc, #144]	; (10013280 <__aeabi_fdiv+0x230>)
100131f0:	9801      	ldr	r0, [sp, #4]
100131f2:	4014      	ands	r4, r2
100131f4:	3080      	adds	r0, #128	; 0x80
100131f6:	28fe      	cmp	r0, #254	; 0xfe
100131f8:	dd00      	ble.n	100131fc <__aeabi_fdiv+0x1ac>
100131fa:	e764      	b.n	100130c6 <__aeabi_fdiv+0x76>
100131fc:	2201      	movs	r2, #1
100131fe:	01a4      	lsls	r4, r4, #6
10013200:	0a64      	lsrs	r4, r4, #9
10013202:	b2c0      	uxtb	r0, r0
10013204:	401a      	ands	r2, r3
10013206:	e762      	b.n	100130ce <__aeabi_fdiv+0x7e>
10013208:	002c      	movs	r4, r5
1001320a:	e7a9      	b.n	10013160 <__aeabi_fdiv+0x110>
1001320c:	1a2d      	subs	r5, r5, r0
1001320e:	221a      	movs	r2, #26
10013210:	2401      	movs	r4, #1
10013212:	e7cf      	b.n	100131b4 <__aeabi_fdiv+0x164>
10013214:	026b      	lsls	r3, r5, #9
10013216:	d5bc      	bpl.n	10013192 <__aeabi_fdiv+0x142>
10013218:	2400      	movs	r4, #0
1001321a:	2380      	movs	r3, #128	; 0x80
1001321c:	03db      	lsls	r3, r3, #15
1001321e:	431c      	orrs	r4, r3
10013220:	0264      	lsls	r4, r4, #9
10013222:	0a64      	lsrs	r4, r4, #9
10013224:	4642      	mov	r2, r8
10013226:	20ff      	movs	r0, #255	; 0xff
10013228:	e751      	b.n	100130ce <__aeabi_fdiv+0x7e>
1001322a:	421c      	tst	r4, r3
1001322c:	d1b3      	bne.n	10013196 <__aeabi_fdiv+0x146>
1001322e:	e7f4      	b.n	1001321a <__aeabi_fdiv+0x1ca>
10013230:	0021      	movs	r1, r4
10013232:	2220      	movs	r2, #32
10013234:	40c1      	lsrs	r1, r0
10013236:	1a10      	subs	r0, r2, r0
10013238:	4084      	lsls	r4, r0
1001323a:	1e62      	subs	r2, r4, #1
1001323c:	4194      	sbcs	r4, r2
1001323e:	430c      	orrs	r4, r1
10013240:	0762      	lsls	r2, r4, #29
10013242:	d004      	beq.n	1001324e <__aeabi_fdiv+0x1fe>
10013244:	220f      	movs	r2, #15
10013246:	4022      	ands	r2, r4
10013248:	2a04      	cmp	r2, #4
1001324a:	d000      	beq.n	1001324e <__aeabi_fdiv+0x1fe>
1001324c:	3404      	adds	r4, #4
1001324e:	0162      	lsls	r2, r4, #5
10013250:	d504      	bpl.n	1001325c <__aeabi_fdiv+0x20c>
10013252:	2201      	movs	r2, #1
10013254:	2001      	movs	r0, #1
10013256:	401a      	ands	r2, r3
10013258:	2400      	movs	r4, #0
1001325a:	e738      	b.n	100130ce <__aeabi_fdiv+0x7e>
1001325c:	2201      	movs	r2, #1
1001325e:	01a4      	lsls	r4, r4, #6
10013260:	0a64      	lsrs	r4, r4, #9
10013262:	401a      	ands	r2, r3
10013264:	2000      	movs	r0, #0
10013266:	e732      	b.n	100130ce <__aeabi_fdiv+0x7e>
10013268:	2380      	movs	r3, #128	; 0x80
1001326a:	03db      	lsls	r3, r3, #15
1001326c:	431c      	orrs	r4, r3
1001326e:	0264      	lsls	r4, r4, #9
10013270:	0a64      	lsrs	r4, r4, #9
10013272:	4652      	mov	r2, sl
10013274:	20ff      	movs	r0, #255	; 0xff
10013276:	e72a      	b.n	100130ce <__aeabi_fdiv+0x7e>
10013278:	10016f04 	.word	0x10016f04
1001327c:	10016f44 	.word	0x10016f44
10013280:	f7ffffff 	.word	0xf7ffffff

10013284 <__eqsf2>:
10013284:	0243      	lsls	r3, r0, #9
10013286:	b570      	push	{r4, r5, r6, lr}
10013288:	0042      	lsls	r2, r0, #1
1001328a:	004c      	lsls	r4, r1, #1
1001328c:	0a5d      	lsrs	r5, r3, #9
1001328e:	0fc3      	lsrs	r3, r0, #31
10013290:	0248      	lsls	r0, r1, #9
10013292:	0e12      	lsrs	r2, r2, #24
10013294:	0a46      	lsrs	r6, r0, #9
10013296:	0e24      	lsrs	r4, r4, #24
10013298:	0fc9      	lsrs	r1, r1, #31
1001329a:	2aff      	cmp	r2, #255	; 0xff
1001329c:	d00f      	beq.n	100132be <__eqsf2+0x3a>
1001329e:	2cff      	cmp	r4, #255	; 0xff
100132a0:	d011      	beq.n	100132c6 <__eqsf2+0x42>
100132a2:	2001      	movs	r0, #1
100132a4:	42a2      	cmp	r2, r4
100132a6:	d000      	beq.n	100132aa <__eqsf2+0x26>
100132a8:	bd70      	pop	{r4, r5, r6, pc}
100132aa:	42b5      	cmp	r5, r6
100132ac:	d1fc      	bne.n	100132a8 <__eqsf2+0x24>
100132ae:	428b      	cmp	r3, r1
100132b0:	d00d      	beq.n	100132ce <__eqsf2+0x4a>
100132b2:	2a00      	cmp	r2, #0
100132b4:	d1f8      	bne.n	100132a8 <__eqsf2+0x24>
100132b6:	0028      	movs	r0, r5
100132b8:	1e43      	subs	r3, r0, #1
100132ba:	4198      	sbcs	r0, r3
100132bc:	e7f4      	b.n	100132a8 <__eqsf2+0x24>
100132be:	2001      	movs	r0, #1
100132c0:	2d00      	cmp	r5, #0
100132c2:	d1f1      	bne.n	100132a8 <__eqsf2+0x24>
100132c4:	e7eb      	b.n	1001329e <__eqsf2+0x1a>
100132c6:	2001      	movs	r0, #1
100132c8:	2e00      	cmp	r6, #0
100132ca:	d1ed      	bne.n	100132a8 <__eqsf2+0x24>
100132cc:	e7e9      	b.n	100132a2 <__eqsf2+0x1e>
100132ce:	2000      	movs	r0, #0
100132d0:	e7ea      	b.n	100132a8 <__eqsf2+0x24>
100132d2:	46c0      	nop			; (mov r8, r8)

100132d4 <__gesf2>:
100132d4:	0243      	lsls	r3, r0, #9
100132d6:	b5f0      	push	{r4, r5, r6, r7, lr}
100132d8:	0042      	lsls	r2, r0, #1
100132da:	0a5d      	lsrs	r5, r3, #9
100132dc:	0fc3      	lsrs	r3, r0, #31
100132de:	0248      	lsls	r0, r1, #9
100132e0:	0a44      	lsrs	r4, r0, #9
100132e2:	0048      	lsls	r0, r1, #1
100132e4:	0e12      	lsrs	r2, r2, #24
100132e6:	0e00      	lsrs	r0, r0, #24
100132e8:	0fc9      	lsrs	r1, r1, #31
100132ea:	2aff      	cmp	r2, #255	; 0xff
100132ec:	d01f      	beq.n	1001332e <__gesf2+0x5a>
100132ee:	28ff      	cmp	r0, #255	; 0xff
100132f0:	d022      	beq.n	10013338 <__gesf2+0x64>
100132f2:	2a00      	cmp	r2, #0
100132f4:	d109      	bne.n	1001330a <__gesf2+0x36>
100132f6:	426e      	negs	r6, r5
100132f8:	416e      	adcs	r6, r5
100132fa:	2800      	cmp	r0, #0
100132fc:	d10f      	bne.n	1001331e <__gesf2+0x4a>
100132fe:	2c00      	cmp	r4, #0
10013300:	d10d      	bne.n	1001331e <__gesf2+0x4a>
10013302:	2000      	movs	r0, #0
10013304:	2d00      	cmp	r5, #0
10013306:	d009      	beq.n	1001331c <__gesf2+0x48>
10013308:	e005      	b.n	10013316 <__gesf2+0x42>
1001330a:	2800      	cmp	r0, #0
1001330c:	d101      	bne.n	10013312 <__gesf2+0x3e>
1001330e:	2c00      	cmp	r4, #0
10013310:	d001      	beq.n	10013316 <__gesf2+0x42>
10013312:	428b      	cmp	r3, r1
10013314:	d013      	beq.n	1001333e <__gesf2+0x6a>
10013316:	4258      	negs	r0, r3
10013318:	2301      	movs	r3, #1
1001331a:	4318      	orrs	r0, r3
1001331c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001331e:	2e00      	cmp	r6, #0
10013320:	d0f7      	beq.n	10013312 <__gesf2+0x3e>
10013322:	4248      	negs	r0, r1
10013324:	4141      	adcs	r1, r0
10013326:	2001      	movs	r0, #1
10013328:	4249      	negs	r1, r1
1001332a:	4308      	orrs	r0, r1
1001332c:	e7f6      	b.n	1001331c <__gesf2+0x48>
1001332e:	2d00      	cmp	r5, #0
10013330:	d0dd      	beq.n	100132ee <__gesf2+0x1a>
10013332:	2002      	movs	r0, #2
10013334:	4240      	negs	r0, r0
10013336:	e7f1      	b.n	1001331c <__gesf2+0x48>
10013338:	2c00      	cmp	r4, #0
1001333a:	d0da      	beq.n	100132f2 <__gesf2+0x1e>
1001333c:	e7f9      	b.n	10013332 <__gesf2+0x5e>
1001333e:	4282      	cmp	r2, r0
10013340:	dce9      	bgt.n	10013316 <__gesf2+0x42>
10013342:	db04      	blt.n	1001334e <__gesf2+0x7a>
10013344:	42a5      	cmp	r5, r4
10013346:	d8e6      	bhi.n	10013316 <__gesf2+0x42>
10013348:	2000      	movs	r0, #0
1001334a:	42a5      	cmp	r5, r4
1001334c:	d2e6      	bcs.n	1001331c <__gesf2+0x48>
1001334e:	4258      	negs	r0, r3
10013350:	4143      	adcs	r3, r0
10013352:	2001      	movs	r0, #1
10013354:	425b      	negs	r3, r3
10013356:	4318      	orrs	r0, r3
10013358:	e7e0      	b.n	1001331c <__gesf2+0x48>
1001335a:	46c0      	nop			; (mov r8, r8)

1001335c <__lesf2>:
1001335c:	0243      	lsls	r3, r0, #9
1001335e:	b5f0      	push	{r4, r5, r6, r7, lr}
10013360:	0042      	lsls	r2, r0, #1
10013362:	004c      	lsls	r4, r1, #1
10013364:	0a5e      	lsrs	r6, r3, #9
10013366:	0fc3      	lsrs	r3, r0, #31
10013368:	0248      	lsls	r0, r1, #9
1001336a:	0e12      	lsrs	r2, r2, #24
1001336c:	0a45      	lsrs	r5, r0, #9
1001336e:	0e24      	lsrs	r4, r4, #24
10013370:	0fc9      	lsrs	r1, r1, #31
10013372:	2aff      	cmp	r2, #255	; 0xff
10013374:	d017      	beq.n	100133a6 <__lesf2+0x4a>
10013376:	2cff      	cmp	r4, #255	; 0xff
10013378:	d019      	beq.n	100133ae <__lesf2+0x52>
1001337a:	2a00      	cmp	r2, #0
1001337c:	d10b      	bne.n	10013396 <__lesf2+0x3a>
1001337e:	4270      	negs	r0, r6
10013380:	4170      	adcs	r0, r6
10013382:	2c00      	cmp	r4, #0
10013384:	d017      	beq.n	100133b6 <__lesf2+0x5a>
10013386:	2800      	cmp	r0, #0
10013388:	d007      	beq.n	1001339a <__lesf2+0x3e>
1001338a:	4248      	negs	r0, r1
1001338c:	4141      	adcs	r1, r0
1001338e:	2001      	movs	r0, #1
10013390:	4249      	negs	r1, r1
10013392:	4308      	orrs	r0, r1
10013394:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013396:	2c00      	cmp	r4, #0
10013398:	d013      	beq.n	100133c2 <__lesf2+0x66>
1001339a:	428b      	cmp	r3, r1
1001339c:	d014      	beq.n	100133c8 <__lesf2+0x6c>
1001339e:	4258      	negs	r0, r3
100133a0:	2301      	movs	r3, #1
100133a2:	4318      	orrs	r0, r3
100133a4:	e7f6      	b.n	10013394 <__lesf2+0x38>
100133a6:	2002      	movs	r0, #2
100133a8:	2e00      	cmp	r6, #0
100133aa:	d1f3      	bne.n	10013394 <__lesf2+0x38>
100133ac:	e7e3      	b.n	10013376 <__lesf2+0x1a>
100133ae:	2002      	movs	r0, #2
100133b0:	2d00      	cmp	r5, #0
100133b2:	d1ef      	bne.n	10013394 <__lesf2+0x38>
100133b4:	e7e1      	b.n	1001337a <__lesf2+0x1e>
100133b6:	2d00      	cmp	r5, #0
100133b8:	d1e5      	bne.n	10013386 <__lesf2+0x2a>
100133ba:	2000      	movs	r0, #0
100133bc:	2e00      	cmp	r6, #0
100133be:	d0e9      	beq.n	10013394 <__lesf2+0x38>
100133c0:	e7ed      	b.n	1001339e <__lesf2+0x42>
100133c2:	2d00      	cmp	r5, #0
100133c4:	d1e9      	bne.n	1001339a <__lesf2+0x3e>
100133c6:	e7ea      	b.n	1001339e <__lesf2+0x42>
100133c8:	42a2      	cmp	r2, r4
100133ca:	dce8      	bgt.n	1001339e <__lesf2+0x42>
100133cc:	db04      	blt.n	100133d8 <__lesf2+0x7c>
100133ce:	42ae      	cmp	r6, r5
100133d0:	d8e5      	bhi.n	1001339e <__lesf2+0x42>
100133d2:	2000      	movs	r0, #0
100133d4:	42ae      	cmp	r6, r5
100133d6:	d2dd      	bcs.n	10013394 <__lesf2+0x38>
100133d8:	4258      	negs	r0, r3
100133da:	4143      	adcs	r3, r0
100133dc:	2001      	movs	r0, #1
100133de:	425b      	negs	r3, r3
100133e0:	4318      	orrs	r0, r3
100133e2:	e7d7      	b.n	10013394 <__lesf2+0x38>

100133e4 <__aeabi_fmul>:
100133e4:	b5f0      	push	{r4, r5, r6, r7, lr}
100133e6:	4657      	mov	r7, sl
100133e8:	464e      	mov	r6, r9
100133ea:	4645      	mov	r5, r8
100133ec:	0043      	lsls	r3, r0, #1
100133ee:	b4e0      	push	{r5, r6, r7}
100133f0:	0246      	lsls	r6, r0, #9
100133f2:	4688      	mov	r8, r1
100133f4:	0a76      	lsrs	r6, r6, #9
100133f6:	0e1f      	lsrs	r7, r3, #24
100133f8:	0fc4      	lsrs	r4, r0, #31
100133fa:	2f00      	cmp	r7, #0
100133fc:	d047      	beq.n	1001348e <__aeabi_fmul+0xaa>
100133fe:	2fff      	cmp	r7, #255	; 0xff
10013400:	d025      	beq.n	1001344e <__aeabi_fmul+0x6a>
10013402:	2300      	movs	r3, #0
10013404:	2580      	movs	r5, #128	; 0x80
10013406:	469a      	mov	sl, r3
10013408:	4699      	mov	r9, r3
1001340a:	00f6      	lsls	r6, r6, #3
1001340c:	04ed      	lsls	r5, r5, #19
1001340e:	432e      	orrs	r6, r5
10013410:	3f7f      	subs	r7, #127	; 0x7f
10013412:	4643      	mov	r3, r8
10013414:	4642      	mov	r2, r8
10013416:	025d      	lsls	r5, r3, #9
10013418:	0fd2      	lsrs	r2, r2, #31
1001341a:	005b      	lsls	r3, r3, #1
1001341c:	0a6d      	lsrs	r5, r5, #9
1001341e:	0e1b      	lsrs	r3, r3, #24
10013420:	4690      	mov	r8, r2
10013422:	d040      	beq.n	100134a6 <__aeabi_fmul+0xc2>
10013424:	2bff      	cmp	r3, #255	; 0xff
10013426:	d039      	beq.n	1001349c <__aeabi_fmul+0xb8>
10013428:	2280      	movs	r2, #128	; 0x80
1001342a:	2000      	movs	r0, #0
1001342c:	00ed      	lsls	r5, r5, #3
1001342e:	04d2      	lsls	r2, r2, #19
10013430:	4315      	orrs	r5, r2
10013432:	3b7f      	subs	r3, #127	; 0x7f
10013434:	18fb      	adds	r3, r7, r3
10013436:	4642      	mov	r2, r8
10013438:	4657      	mov	r7, sl
1001343a:	1c59      	adds	r1, r3, #1
1001343c:	4062      	eors	r2, r4
1001343e:	468c      	mov	ip, r1
10013440:	4307      	orrs	r7, r0
10013442:	2f0f      	cmp	r7, #15
10013444:	d85c      	bhi.n	10013500 <__aeabi_fmul+0x11c>
10013446:	496f      	ldr	r1, [pc, #444]	; (10013604 <__aeabi_fmul+0x220>)
10013448:	00bf      	lsls	r7, r7, #2
1001344a:	59c9      	ldr	r1, [r1, r7]
1001344c:	468f      	mov	pc, r1
1001344e:	2e00      	cmp	r6, #0
10013450:	d145      	bne.n	100134de <__aeabi_fmul+0xfa>
10013452:	2308      	movs	r3, #8
10013454:	469a      	mov	sl, r3
10013456:	3b06      	subs	r3, #6
10013458:	4699      	mov	r9, r3
1001345a:	e7da      	b.n	10013412 <__aeabi_fmul+0x2e>
1001345c:	4642      	mov	r2, r8
1001345e:	2802      	cmp	r0, #2
10013460:	d02d      	beq.n	100134be <__aeabi_fmul+0xda>
10013462:	2803      	cmp	r0, #3
10013464:	d100      	bne.n	10013468 <__aeabi_fmul+0x84>
10013466:	e0c3      	b.n	100135f0 <__aeabi_fmul+0x20c>
10013468:	2801      	cmp	r0, #1
1001346a:	d000      	beq.n	1001346e <__aeabi_fmul+0x8a>
1001346c:	e0a2      	b.n	100135b4 <__aeabi_fmul+0x1d0>
1001346e:	2500      	movs	r5, #0
10013470:	2600      	movs	r6, #0
10013472:	4002      	ands	r2, r0
10013474:	b2d4      	uxtb	r4, r2
10013476:	0276      	lsls	r6, r6, #9
10013478:	05ed      	lsls	r5, r5, #23
1001347a:	0a76      	lsrs	r6, r6, #9
1001347c:	432e      	orrs	r6, r5
1001347e:	07e4      	lsls	r4, r4, #31
10013480:	4326      	orrs	r6, r4
10013482:	0030      	movs	r0, r6
10013484:	bc1c      	pop	{r2, r3, r4}
10013486:	4690      	mov	r8, r2
10013488:	4699      	mov	r9, r3
1001348a:	46a2      	mov	sl, r4
1001348c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001348e:	2e00      	cmp	r6, #0
10013490:	d11a      	bne.n	100134c8 <__aeabi_fmul+0xe4>
10013492:	2304      	movs	r3, #4
10013494:	469a      	mov	sl, r3
10013496:	3b03      	subs	r3, #3
10013498:	4699      	mov	r9, r3
1001349a:	e7ba      	b.n	10013412 <__aeabi_fmul+0x2e>
1001349c:	002a      	movs	r2, r5
1001349e:	1e51      	subs	r1, r2, #1
100134a0:	418a      	sbcs	r2, r1
100134a2:	1c90      	adds	r0, r2, #2
100134a4:	e7c6      	b.n	10013434 <__aeabi_fmul+0x50>
100134a6:	2001      	movs	r0, #1
100134a8:	2d00      	cmp	r5, #0
100134aa:	d0c3      	beq.n	10013434 <__aeabi_fmul+0x50>
100134ac:	0028      	movs	r0, r5
100134ae:	f001 fa25 	bl	100148fc <__clzsi2>
100134b2:	1f43      	subs	r3, r0, #5
100134b4:	3076      	adds	r0, #118	; 0x76
100134b6:	409d      	lsls	r5, r3
100134b8:	4243      	negs	r3, r0
100134ba:	2000      	movs	r0, #0
100134bc:	e7ba      	b.n	10013434 <__aeabi_fmul+0x50>
100134be:	2401      	movs	r4, #1
100134c0:	25ff      	movs	r5, #255	; 0xff
100134c2:	4014      	ands	r4, r2
100134c4:	2600      	movs	r6, #0
100134c6:	e7d6      	b.n	10013476 <__aeabi_fmul+0x92>
100134c8:	0030      	movs	r0, r6
100134ca:	f001 fa17 	bl	100148fc <__clzsi2>
100134ce:	1f43      	subs	r3, r0, #5
100134d0:	409e      	lsls	r6, r3
100134d2:	2300      	movs	r3, #0
100134d4:	3076      	adds	r0, #118	; 0x76
100134d6:	4247      	negs	r7, r0
100134d8:	469a      	mov	sl, r3
100134da:	4699      	mov	r9, r3
100134dc:	e799      	b.n	10013412 <__aeabi_fmul+0x2e>
100134de:	230c      	movs	r3, #12
100134e0:	469a      	mov	sl, r3
100134e2:	3b09      	subs	r3, #9
100134e4:	4699      	mov	r9, r3
100134e6:	e794      	b.n	10013412 <__aeabi_fmul+0x2e>
100134e8:	2680      	movs	r6, #128	; 0x80
100134ea:	2400      	movs	r4, #0
100134ec:	03f6      	lsls	r6, r6, #15
100134ee:	25ff      	movs	r5, #255	; 0xff
100134f0:	e7c1      	b.n	10013476 <__aeabi_fmul+0x92>
100134f2:	0035      	movs	r5, r6
100134f4:	4648      	mov	r0, r9
100134f6:	e7b2      	b.n	1001345e <__aeabi_fmul+0x7a>
100134f8:	0035      	movs	r5, r6
100134fa:	0022      	movs	r2, r4
100134fc:	4648      	mov	r0, r9
100134fe:	e7ae      	b.n	1001345e <__aeabi_fmul+0x7a>
10013500:	0429      	lsls	r1, r5, #16
10013502:	0c09      	lsrs	r1, r1, #16
10013504:	0008      	movs	r0, r1
10013506:	0c37      	lsrs	r7, r6, #16
10013508:	0436      	lsls	r6, r6, #16
1001350a:	0c36      	lsrs	r6, r6, #16
1001350c:	0c2c      	lsrs	r4, r5, #16
1001350e:	4379      	muls	r1, r7
10013510:	4370      	muls	r0, r6
10013512:	4367      	muls	r7, r4
10013514:	4374      	muls	r4, r6
10013516:	0c06      	lsrs	r6, r0, #16
10013518:	1864      	adds	r4, r4, r1
1001351a:	1936      	adds	r6, r6, r4
1001351c:	42b1      	cmp	r1, r6
1001351e:	d903      	bls.n	10013528 <__aeabi_fmul+0x144>
10013520:	2180      	movs	r1, #128	; 0x80
10013522:	0249      	lsls	r1, r1, #9
10013524:	4688      	mov	r8, r1
10013526:	4447      	add	r7, r8
10013528:	0400      	lsls	r0, r0, #16
1001352a:	0c00      	lsrs	r0, r0, #16
1001352c:	0431      	lsls	r1, r6, #16
1001352e:	1809      	adds	r1, r1, r0
10013530:	018d      	lsls	r5, r1, #6
10013532:	1e68      	subs	r0, r5, #1
10013534:	4185      	sbcs	r5, r0
10013536:	0e89      	lsrs	r1, r1, #26
10013538:	4329      	orrs	r1, r5
1001353a:	0c35      	lsrs	r5, r6, #16
1001353c:	19ed      	adds	r5, r5, r7
1001353e:	01ad      	lsls	r5, r5, #6
10013540:	430d      	orrs	r5, r1
10013542:	0129      	lsls	r1, r5, #4
10013544:	d504      	bpl.n	10013550 <__aeabi_fmul+0x16c>
10013546:	2301      	movs	r3, #1
10013548:	0869      	lsrs	r1, r5, #1
1001354a:	401d      	ands	r5, r3
1001354c:	4663      	mov	r3, ip
1001354e:	430d      	orrs	r5, r1
10013550:	0019      	movs	r1, r3
10013552:	317f      	adds	r1, #127	; 0x7f
10013554:	2900      	cmp	r1, #0
10013556:	dd25      	ble.n	100135a4 <__aeabi_fmul+0x1c0>
10013558:	0768      	lsls	r0, r5, #29
1001355a:	d004      	beq.n	10013566 <__aeabi_fmul+0x182>
1001355c:	200f      	movs	r0, #15
1001355e:	4028      	ands	r0, r5
10013560:	2804      	cmp	r0, #4
10013562:	d000      	beq.n	10013566 <__aeabi_fmul+0x182>
10013564:	3504      	adds	r5, #4
10013566:	0128      	lsls	r0, r5, #4
10013568:	d503      	bpl.n	10013572 <__aeabi_fmul+0x18e>
1001356a:	4927      	ldr	r1, [pc, #156]	; (10013608 <__aeabi_fmul+0x224>)
1001356c:	3380      	adds	r3, #128	; 0x80
1001356e:	400d      	ands	r5, r1
10013570:	0019      	movs	r1, r3
10013572:	29fe      	cmp	r1, #254	; 0xfe
10013574:	dca3      	bgt.n	100134be <__aeabi_fmul+0xda>
10013576:	2401      	movs	r4, #1
10013578:	01ad      	lsls	r5, r5, #6
1001357a:	0a6e      	lsrs	r6, r5, #9
1001357c:	4014      	ands	r4, r2
1001357e:	b2cd      	uxtb	r5, r1
10013580:	e779      	b.n	10013476 <__aeabi_fmul+0x92>
10013582:	2080      	movs	r0, #128	; 0x80
10013584:	03c0      	lsls	r0, r0, #15
10013586:	4206      	tst	r6, r0
10013588:	d007      	beq.n	1001359a <__aeabi_fmul+0x1b6>
1001358a:	4205      	tst	r5, r0
1001358c:	d105      	bne.n	1001359a <__aeabi_fmul+0x1b6>
1001358e:	4328      	orrs	r0, r5
10013590:	0246      	lsls	r6, r0, #9
10013592:	0a76      	lsrs	r6, r6, #9
10013594:	4644      	mov	r4, r8
10013596:	25ff      	movs	r5, #255	; 0xff
10013598:	e76d      	b.n	10013476 <__aeabi_fmul+0x92>
1001359a:	4306      	orrs	r6, r0
1001359c:	0276      	lsls	r6, r6, #9
1001359e:	0a76      	lsrs	r6, r6, #9
100135a0:	25ff      	movs	r5, #255	; 0xff
100135a2:	e768      	b.n	10013476 <__aeabi_fmul+0x92>
100135a4:	2401      	movs	r4, #1
100135a6:	1a61      	subs	r1, r4, r1
100135a8:	291b      	cmp	r1, #27
100135aa:	dd05      	ble.n	100135b8 <__aeabi_fmul+0x1d4>
100135ac:	4014      	ands	r4, r2
100135ae:	2500      	movs	r5, #0
100135b0:	2600      	movs	r6, #0
100135b2:	e760      	b.n	10013476 <__aeabi_fmul+0x92>
100135b4:	4663      	mov	r3, ip
100135b6:	e7cb      	b.n	10013550 <__aeabi_fmul+0x16c>
100135b8:	002e      	movs	r6, r5
100135ba:	2320      	movs	r3, #32
100135bc:	40ce      	lsrs	r6, r1
100135be:	1a59      	subs	r1, r3, r1
100135c0:	408d      	lsls	r5, r1
100135c2:	1e6b      	subs	r3, r5, #1
100135c4:	419d      	sbcs	r5, r3
100135c6:	432e      	orrs	r6, r5
100135c8:	0773      	lsls	r3, r6, #29
100135ca:	d004      	beq.n	100135d6 <__aeabi_fmul+0x1f2>
100135cc:	230f      	movs	r3, #15
100135ce:	4033      	ands	r3, r6
100135d0:	2b04      	cmp	r3, #4
100135d2:	d000      	beq.n	100135d6 <__aeabi_fmul+0x1f2>
100135d4:	3604      	adds	r6, #4
100135d6:	0173      	lsls	r3, r6, #5
100135d8:	d504      	bpl.n	100135e4 <__aeabi_fmul+0x200>
100135da:	2401      	movs	r4, #1
100135dc:	2501      	movs	r5, #1
100135de:	4014      	ands	r4, r2
100135e0:	2600      	movs	r6, #0
100135e2:	e748      	b.n	10013476 <__aeabi_fmul+0x92>
100135e4:	2401      	movs	r4, #1
100135e6:	01b6      	lsls	r6, r6, #6
100135e8:	0a76      	lsrs	r6, r6, #9
100135ea:	4014      	ands	r4, r2
100135ec:	2500      	movs	r5, #0
100135ee:	e742      	b.n	10013476 <__aeabi_fmul+0x92>
100135f0:	2680      	movs	r6, #128	; 0x80
100135f2:	2401      	movs	r4, #1
100135f4:	03f6      	lsls	r6, r6, #15
100135f6:	432e      	orrs	r6, r5
100135f8:	0276      	lsls	r6, r6, #9
100135fa:	0a76      	lsrs	r6, r6, #9
100135fc:	4014      	ands	r4, r2
100135fe:	25ff      	movs	r5, #255	; 0xff
10013600:	e739      	b.n	10013476 <__aeabi_fmul+0x92>
10013602:	46c0      	nop			; (mov r8, r8)
10013604:	10016f84 	.word	0x10016f84
10013608:	f7ffffff 	.word	0xf7ffffff

1001360c <__aeabi_fsub>:
1001360c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001360e:	024a      	lsls	r2, r1, #9
10013610:	004e      	lsls	r6, r1, #1
10013612:	0243      	lsls	r3, r0, #9
10013614:	0044      	lsls	r4, r0, #1
10013616:	0e24      	lsrs	r4, r4, #24
10013618:	0fc5      	lsrs	r5, r0, #31
1001361a:	099b      	lsrs	r3, r3, #6
1001361c:	0e36      	lsrs	r6, r6, #24
1001361e:	0fc9      	lsrs	r1, r1, #31
10013620:	0992      	lsrs	r2, r2, #6
10013622:	2eff      	cmp	r6, #255	; 0xff
10013624:	d100      	bne.n	10013628 <__aeabi_fsub+0x1c>
10013626:	e083      	b.n	10013730 <__aeabi_fsub+0x124>
10013628:	2001      	movs	r0, #1
1001362a:	4041      	eors	r1, r0
1001362c:	1ba0      	subs	r0, r4, r6
1001362e:	42a9      	cmp	r1, r5
10013630:	d05c      	beq.n	100136ec <__aeabi_fsub+0xe0>
10013632:	2800      	cmp	r0, #0
10013634:	dc00      	bgt.n	10013638 <__aeabi_fsub+0x2c>
10013636:	e095      	b.n	10013764 <__aeabi_fsub+0x158>
10013638:	2e00      	cmp	r6, #0
1001363a:	d11c      	bne.n	10013676 <__aeabi_fsub+0x6a>
1001363c:	2a00      	cmp	r2, #0
1001363e:	d000      	beq.n	10013642 <__aeabi_fsub+0x36>
10013640:	e081      	b.n	10013746 <__aeabi_fsub+0x13a>
10013642:	075a      	lsls	r2, r3, #29
10013644:	d004      	beq.n	10013650 <__aeabi_fsub+0x44>
10013646:	220f      	movs	r2, #15
10013648:	401a      	ands	r2, r3
1001364a:	2a04      	cmp	r2, #4
1001364c:	d000      	beq.n	10013650 <__aeabi_fsub+0x44>
1001364e:	3304      	adds	r3, #4
10013650:	015a      	lsls	r2, r3, #5
10013652:	d53b      	bpl.n	100136cc <__aeabi_fsub+0xc0>
10013654:	3401      	adds	r4, #1
10013656:	2cff      	cmp	r4, #255	; 0xff
10013658:	d100      	bne.n	1001365c <__aeabi_fsub+0x50>
1001365a:	e091      	b.n	10013780 <__aeabi_fsub+0x174>
1001365c:	2001      	movs	r0, #1
1001365e:	019b      	lsls	r3, r3, #6
10013660:	0a5b      	lsrs	r3, r3, #9
10013662:	b2e4      	uxtb	r4, r4
10013664:	4005      	ands	r5, r0
10013666:	025b      	lsls	r3, r3, #9
10013668:	05e4      	lsls	r4, r4, #23
1001366a:	0a5b      	lsrs	r3, r3, #9
1001366c:	07ed      	lsls	r5, r5, #31
1001366e:	4323      	orrs	r3, r4
10013670:	432b      	orrs	r3, r5
10013672:	0018      	movs	r0, r3
10013674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10013676:	2cff      	cmp	r4, #255	; 0xff
10013678:	d0e3      	beq.n	10013642 <__aeabi_fsub+0x36>
1001367a:	2180      	movs	r1, #128	; 0x80
1001367c:	04c9      	lsls	r1, r1, #19
1001367e:	430a      	orrs	r2, r1
10013680:	281b      	cmp	r0, #27
10013682:	dd00      	ble.n	10013686 <__aeabi_fsub+0x7a>
10013684:	e090      	b.n	100137a8 <__aeabi_fsub+0x19c>
10013686:	0016      	movs	r6, r2
10013688:	2120      	movs	r1, #32
1001368a:	40c6      	lsrs	r6, r0
1001368c:	1a08      	subs	r0, r1, r0
1001368e:	4082      	lsls	r2, r0
10013690:	1e51      	subs	r1, r2, #1
10013692:	418a      	sbcs	r2, r1
10013694:	4332      	orrs	r2, r6
10013696:	1a9b      	subs	r3, r3, r2
10013698:	015a      	lsls	r2, r3, #5
1001369a:	d515      	bpl.n	100136c8 <__aeabi_fsub+0xbc>
1001369c:	019b      	lsls	r3, r3, #6
1001369e:	099e      	lsrs	r6, r3, #6
100136a0:	0030      	movs	r0, r6
100136a2:	f001 f92b 	bl	100148fc <__clzsi2>
100136a6:	3805      	subs	r0, #5
100136a8:	4086      	lsls	r6, r0
100136aa:	4284      	cmp	r4, r0
100136ac:	dc6c      	bgt.n	10013788 <__aeabi_fsub+0x17c>
100136ae:	1b04      	subs	r4, r0, r4
100136b0:	0033      	movs	r3, r6
100136b2:	2020      	movs	r0, #32
100136b4:	3401      	adds	r4, #1
100136b6:	40e3      	lsrs	r3, r4
100136b8:	1b04      	subs	r4, r0, r4
100136ba:	40a6      	lsls	r6, r4
100136bc:	1e72      	subs	r2, r6, #1
100136be:	4196      	sbcs	r6, r2
100136c0:	2400      	movs	r4, #0
100136c2:	4333      	orrs	r3, r6
100136c4:	e7bd      	b.n	10013642 <__aeabi_fsub+0x36>
100136c6:	000d      	movs	r5, r1
100136c8:	075a      	lsls	r2, r3, #29
100136ca:	d1bc      	bne.n	10013646 <__aeabi_fsub+0x3a>
100136cc:	08df      	lsrs	r7, r3, #3
100136ce:	2301      	movs	r3, #1
100136d0:	401d      	ands	r5, r3
100136d2:	2cff      	cmp	r4, #255	; 0xff
100136d4:	d133      	bne.n	1001373e <__aeabi_fsub+0x132>
100136d6:	2f00      	cmp	r7, #0
100136d8:	d100      	bne.n	100136dc <__aeabi_fsub+0xd0>
100136da:	e090      	b.n	100137fe <__aeabi_fsub+0x1f2>
100136dc:	2280      	movs	r2, #128	; 0x80
100136de:	03d2      	lsls	r2, r2, #15
100136e0:	0013      	movs	r3, r2
100136e2:	433b      	orrs	r3, r7
100136e4:	025b      	lsls	r3, r3, #9
100136e6:	0a5b      	lsrs	r3, r3, #9
100136e8:	24ff      	movs	r4, #255	; 0xff
100136ea:	e7bc      	b.n	10013666 <__aeabi_fsub+0x5a>
100136ec:	2800      	cmp	r0, #0
100136ee:	dd4f      	ble.n	10013790 <__aeabi_fsub+0x184>
100136f0:	2e00      	cmp	r6, #0
100136f2:	d02e      	beq.n	10013752 <__aeabi_fsub+0x146>
100136f4:	2cff      	cmp	r4, #255	; 0xff
100136f6:	d0a4      	beq.n	10013642 <__aeabi_fsub+0x36>
100136f8:	2580      	movs	r5, #128	; 0x80
100136fa:	04ed      	lsls	r5, r5, #19
100136fc:	432a      	orrs	r2, r5
100136fe:	281b      	cmp	r0, #27
10013700:	dd00      	ble.n	10013704 <__aeabi_fsub+0xf8>
10013702:	e097      	b.n	10013834 <__aeabi_fsub+0x228>
10013704:	0016      	movs	r6, r2
10013706:	2520      	movs	r5, #32
10013708:	40c6      	lsrs	r6, r0
1001370a:	1a28      	subs	r0, r5, r0
1001370c:	4082      	lsls	r2, r0
1001370e:	1e50      	subs	r0, r2, #1
10013710:	4182      	sbcs	r2, r0
10013712:	4332      	orrs	r2, r6
10013714:	189b      	adds	r3, r3, r2
10013716:	015a      	lsls	r2, r3, #5
10013718:	d5d5      	bpl.n	100136c6 <__aeabi_fsub+0xba>
1001371a:	3401      	adds	r4, #1
1001371c:	2cff      	cmp	r4, #255	; 0xff
1001371e:	d06d      	beq.n	100137fc <__aeabi_fsub+0x1f0>
10013720:	2201      	movs	r2, #1
10013722:	487b      	ldr	r0, [pc, #492]	; (10013910 <__aeabi_fsub+0x304>)
10013724:	401a      	ands	r2, r3
10013726:	085b      	lsrs	r3, r3, #1
10013728:	4003      	ands	r3, r0
1001372a:	4313      	orrs	r3, r2
1001372c:	000d      	movs	r5, r1
1001372e:	e788      	b.n	10013642 <__aeabi_fsub+0x36>
10013730:	2a00      	cmp	r2, #0
10013732:	d000      	beq.n	10013736 <__aeabi_fsub+0x12a>
10013734:	e77a      	b.n	1001362c <__aeabi_fsub+0x20>
10013736:	e777      	b.n	10013628 <__aeabi_fsub+0x1c>
10013738:	1e03      	subs	r3, r0, #0
1001373a:	d1c5      	bne.n	100136c8 <__aeabi_fsub+0xbc>
1001373c:	2500      	movs	r5, #0
1001373e:	027b      	lsls	r3, r7, #9
10013740:	0a5b      	lsrs	r3, r3, #9
10013742:	b2e4      	uxtb	r4, r4
10013744:	e78f      	b.n	10013666 <__aeabi_fsub+0x5a>
10013746:	3801      	subs	r0, #1
10013748:	2800      	cmp	r0, #0
1001374a:	d0a4      	beq.n	10013696 <__aeabi_fsub+0x8a>
1001374c:	2cff      	cmp	r4, #255	; 0xff
1001374e:	d197      	bne.n	10013680 <__aeabi_fsub+0x74>
10013750:	e777      	b.n	10013642 <__aeabi_fsub+0x36>
10013752:	2a00      	cmp	r2, #0
10013754:	d100      	bne.n	10013758 <__aeabi_fsub+0x14c>
10013756:	e774      	b.n	10013642 <__aeabi_fsub+0x36>
10013758:	3801      	subs	r0, #1
1001375a:	2800      	cmp	r0, #0
1001375c:	d0da      	beq.n	10013714 <__aeabi_fsub+0x108>
1001375e:	2cff      	cmp	r4, #255	; 0xff
10013760:	d1cd      	bne.n	100136fe <__aeabi_fsub+0xf2>
10013762:	e76e      	b.n	10013642 <__aeabi_fsub+0x36>
10013764:	2800      	cmp	r0, #0
10013766:	d121      	bne.n	100137ac <__aeabi_fsub+0x1a0>
10013768:	1c60      	adds	r0, r4, #1
1001376a:	b2c0      	uxtb	r0, r0
1001376c:	2801      	cmp	r0, #1
1001376e:	dd58      	ble.n	10013822 <__aeabi_fsub+0x216>
10013770:	2780      	movs	r7, #128	; 0x80
10013772:	1a9e      	subs	r6, r3, r2
10013774:	04ff      	lsls	r7, r7, #19
10013776:	4037      	ands	r7, r6
10013778:	d02f      	beq.n	100137da <__aeabi_fsub+0x1ce>
1001377a:	1ad6      	subs	r6, r2, r3
1001377c:	000d      	movs	r5, r1
1001377e:	e78f      	b.n	100136a0 <__aeabi_fsub+0x94>
10013780:	2301      	movs	r3, #1
10013782:	401d      	ands	r5, r3
10013784:	2300      	movs	r3, #0
10013786:	e76e      	b.n	10013666 <__aeabi_fsub+0x5a>
10013788:	4b62      	ldr	r3, [pc, #392]	; (10013914 <__aeabi_fsub+0x308>)
1001378a:	1a24      	subs	r4, r4, r0
1001378c:	4033      	ands	r3, r6
1001378e:	e758      	b.n	10013642 <__aeabi_fsub+0x36>
10013790:	2800      	cmp	r0, #0
10013792:	d151      	bne.n	10013838 <__aeabi_fsub+0x22c>
10013794:	1c60      	adds	r0, r4, #1
10013796:	b2c6      	uxtb	r6, r0
10013798:	2e01      	cmp	r6, #1
1001379a:	dd33      	ble.n	10013804 <__aeabi_fsub+0x1f8>
1001379c:	28ff      	cmp	r0, #255	; 0xff
1001379e:	d02d      	beq.n	100137fc <__aeabi_fsub+0x1f0>
100137a0:	189b      	adds	r3, r3, r2
100137a2:	085b      	lsrs	r3, r3, #1
100137a4:	0004      	movs	r4, r0
100137a6:	e74c      	b.n	10013642 <__aeabi_fsub+0x36>
100137a8:	2201      	movs	r2, #1
100137aa:	e774      	b.n	10013696 <__aeabi_fsub+0x8a>
100137ac:	2c00      	cmp	r4, #0
100137ae:	d01a      	beq.n	100137e6 <__aeabi_fsub+0x1da>
100137b0:	2eff      	cmp	r6, #255	; 0xff
100137b2:	d01f      	beq.n	100137f4 <__aeabi_fsub+0x1e8>
100137b4:	2480      	movs	r4, #128	; 0x80
100137b6:	04e4      	lsls	r4, r4, #19
100137b8:	4240      	negs	r0, r0
100137ba:	4323      	orrs	r3, r4
100137bc:	281b      	cmp	r0, #27
100137be:	dd00      	ble.n	100137c2 <__aeabi_fsub+0x1b6>
100137c0:	e096      	b.n	100138f0 <__aeabi_fsub+0x2e4>
100137c2:	001d      	movs	r5, r3
100137c4:	2420      	movs	r4, #32
100137c6:	40c5      	lsrs	r5, r0
100137c8:	1a20      	subs	r0, r4, r0
100137ca:	4083      	lsls	r3, r0
100137cc:	1e58      	subs	r0, r3, #1
100137ce:	4183      	sbcs	r3, r0
100137d0:	432b      	orrs	r3, r5
100137d2:	1ad3      	subs	r3, r2, r3
100137d4:	0034      	movs	r4, r6
100137d6:	000d      	movs	r5, r1
100137d8:	e75e      	b.n	10013698 <__aeabi_fsub+0x8c>
100137da:	2e00      	cmp	r6, #0
100137dc:	d000      	beq.n	100137e0 <__aeabi_fsub+0x1d4>
100137de:	e75f      	b.n	100136a0 <__aeabi_fsub+0x94>
100137e0:	2500      	movs	r5, #0
100137e2:	2400      	movs	r4, #0
100137e4:	e7ab      	b.n	1001373e <__aeabi_fsub+0x132>
100137e6:	2b00      	cmp	r3, #0
100137e8:	d044      	beq.n	10013874 <__aeabi_fsub+0x268>
100137ea:	43c0      	mvns	r0, r0
100137ec:	2800      	cmp	r0, #0
100137ee:	d0f0      	beq.n	100137d2 <__aeabi_fsub+0x1c6>
100137f0:	2eff      	cmp	r6, #255	; 0xff
100137f2:	d1e3      	bne.n	100137bc <__aeabi_fsub+0x1b0>
100137f4:	0013      	movs	r3, r2
100137f6:	24ff      	movs	r4, #255	; 0xff
100137f8:	000d      	movs	r5, r1
100137fa:	e722      	b.n	10013642 <__aeabi_fsub+0x36>
100137fc:	000d      	movs	r5, r1
100137fe:	24ff      	movs	r4, #255	; 0xff
10013800:	2300      	movs	r3, #0
10013802:	e730      	b.n	10013666 <__aeabi_fsub+0x5a>
10013804:	2c00      	cmp	r4, #0
10013806:	d15d      	bne.n	100138c4 <__aeabi_fsub+0x2b8>
10013808:	2b00      	cmp	r3, #0
1001380a:	d07d      	beq.n	10013908 <__aeabi_fsub+0x2fc>
1001380c:	2a00      	cmp	r2, #0
1001380e:	d100      	bne.n	10013812 <__aeabi_fsub+0x206>
10013810:	e717      	b.n	10013642 <__aeabi_fsub+0x36>
10013812:	189b      	adds	r3, r3, r2
10013814:	015a      	lsls	r2, r3, #5
10013816:	d400      	bmi.n	1001381a <__aeabi_fsub+0x20e>
10013818:	e756      	b.n	100136c8 <__aeabi_fsub+0xbc>
1001381a:	4a3e      	ldr	r2, [pc, #248]	; (10013914 <__aeabi_fsub+0x308>)
1001381c:	0004      	movs	r4, r0
1001381e:	4013      	ands	r3, r2
10013820:	e70f      	b.n	10013642 <__aeabi_fsub+0x36>
10013822:	2c00      	cmp	r4, #0
10013824:	d11e      	bne.n	10013864 <__aeabi_fsub+0x258>
10013826:	2b00      	cmp	r3, #0
10013828:	d12f      	bne.n	1001388a <__aeabi_fsub+0x27e>
1001382a:	2a00      	cmp	r2, #0
1001382c:	d065      	beq.n	100138fa <__aeabi_fsub+0x2ee>
1001382e:	0013      	movs	r3, r2
10013830:	000d      	movs	r5, r1
10013832:	e706      	b.n	10013642 <__aeabi_fsub+0x36>
10013834:	2201      	movs	r2, #1
10013836:	e76d      	b.n	10013714 <__aeabi_fsub+0x108>
10013838:	2c00      	cmp	r4, #0
1001383a:	d11f      	bne.n	1001387c <__aeabi_fsub+0x270>
1001383c:	2b00      	cmp	r3, #0
1001383e:	d059      	beq.n	100138f4 <__aeabi_fsub+0x2e8>
10013840:	43c0      	mvns	r0, r0
10013842:	2800      	cmp	r0, #0
10013844:	d00b      	beq.n	1001385e <__aeabi_fsub+0x252>
10013846:	2eff      	cmp	r6, #255	; 0xff
10013848:	d04f      	beq.n	100138ea <__aeabi_fsub+0x2de>
1001384a:	281b      	cmp	r0, #27
1001384c:	dc5e      	bgt.n	1001390c <__aeabi_fsub+0x300>
1001384e:	001d      	movs	r5, r3
10013850:	2420      	movs	r4, #32
10013852:	40c5      	lsrs	r5, r0
10013854:	1a20      	subs	r0, r4, r0
10013856:	4083      	lsls	r3, r0
10013858:	1e58      	subs	r0, r3, #1
1001385a:	4183      	sbcs	r3, r0
1001385c:	432b      	orrs	r3, r5
1001385e:	189b      	adds	r3, r3, r2
10013860:	0034      	movs	r4, r6
10013862:	e758      	b.n	10013716 <__aeabi_fsub+0x10a>
10013864:	2b00      	cmp	r3, #0
10013866:	d11c      	bne.n	100138a2 <__aeabi_fsub+0x296>
10013868:	2a00      	cmp	r2, #0
1001386a:	d049      	beq.n	10013900 <__aeabi_fsub+0x2f4>
1001386c:	0013      	movs	r3, r2
1001386e:	000d      	movs	r5, r1
10013870:	24ff      	movs	r4, #255	; 0xff
10013872:	e6e6      	b.n	10013642 <__aeabi_fsub+0x36>
10013874:	0013      	movs	r3, r2
10013876:	0034      	movs	r4, r6
10013878:	000d      	movs	r5, r1
1001387a:	e6e2      	b.n	10013642 <__aeabi_fsub+0x36>
1001387c:	2eff      	cmp	r6, #255	; 0xff
1001387e:	d034      	beq.n	100138ea <__aeabi_fsub+0x2de>
10013880:	2480      	movs	r4, #128	; 0x80
10013882:	04e4      	lsls	r4, r4, #19
10013884:	4240      	negs	r0, r0
10013886:	4323      	orrs	r3, r4
10013888:	e7df      	b.n	1001384a <__aeabi_fsub+0x23e>
1001388a:	2a00      	cmp	r2, #0
1001388c:	d100      	bne.n	10013890 <__aeabi_fsub+0x284>
1001388e:	e6d8      	b.n	10013642 <__aeabi_fsub+0x36>
10013890:	2780      	movs	r7, #128	; 0x80
10013892:	1a98      	subs	r0, r3, r2
10013894:	04ff      	lsls	r7, r7, #19
10013896:	4007      	ands	r7, r0
10013898:	d100      	bne.n	1001389c <__aeabi_fsub+0x290>
1001389a:	e74d      	b.n	10013738 <__aeabi_fsub+0x12c>
1001389c:	1ad3      	subs	r3, r2, r3
1001389e:	000d      	movs	r5, r1
100138a0:	e6cf      	b.n	10013642 <__aeabi_fsub+0x36>
100138a2:	24ff      	movs	r4, #255	; 0xff
100138a4:	2a00      	cmp	r2, #0
100138a6:	d100      	bne.n	100138aa <__aeabi_fsub+0x29e>
100138a8:	e6cb      	b.n	10013642 <__aeabi_fsub+0x36>
100138aa:	2080      	movs	r0, #128	; 0x80
100138ac:	08db      	lsrs	r3, r3, #3
100138ae:	03c0      	lsls	r0, r0, #15
100138b0:	4203      	tst	r3, r0
100138b2:	d004      	beq.n	100138be <__aeabi_fsub+0x2b2>
100138b4:	08d2      	lsrs	r2, r2, #3
100138b6:	4202      	tst	r2, r0
100138b8:	d101      	bne.n	100138be <__aeabi_fsub+0x2b2>
100138ba:	0013      	movs	r3, r2
100138bc:	000d      	movs	r5, r1
100138be:	00db      	lsls	r3, r3, #3
100138c0:	24ff      	movs	r4, #255	; 0xff
100138c2:	e6be      	b.n	10013642 <__aeabi_fsub+0x36>
100138c4:	2b00      	cmp	r3, #0
100138c6:	d010      	beq.n	100138ea <__aeabi_fsub+0x2de>
100138c8:	24ff      	movs	r4, #255	; 0xff
100138ca:	2a00      	cmp	r2, #0
100138cc:	d100      	bne.n	100138d0 <__aeabi_fsub+0x2c4>
100138ce:	e6b8      	b.n	10013642 <__aeabi_fsub+0x36>
100138d0:	2080      	movs	r0, #128	; 0x80
100138d2:	08db      	lsrs	r3, r3, #3
100138d4:	03c0      	lsls	r0, r0, #15
100138d6:	4203      	tst	r3, r0
100138d8:	d003      	beq.n	100138e2 <__aeabi_fsub+0x2d6>
100138da:	08d2      	lsrs	r2, r2, #3
100138dc:	4202      	tst	r2, r0
100138de:	d100      	bne.n	100138e2 <__aeabi_fsub+0x2d6>
100138e0:	0013      	movs	r3, r2
100138e2:	00db      	lsls	r3, r3, #3
100138e4:	000d      	movs	r5, r1
100138e6:	24ff      	movs	r4, #255	; 0xff
100138e8:	e6ab      	b.n	10013642 <__aeabi_fsub+0x36>
100138ea:	0013      	movs	r3, r2
100138ec:	24ff      	movs	r4, #255	; 0xff
100138ee:	e6a8      	b.n	10013642 <__aeabi_fsub+0x36>
100138f0:	2301      	movs	r3, #1
100138f2:	e76e      	b.n	100137d2 <__aeabi_fsub+0x1c6>
100138f4:	0013      	movs	r3, r2
100138f6:	0034      	movs	r4, r6
100138f8:	e6a3      	b.n	10013642 <__aeabi_fsub+0x36>
100138fa:	2700      	movs	r7, #0
100138fc:	2500      	movs	r5, #0
100138fe:	e71e      	b.n	1001373e <__aeabi_fsub+0x132>
10013900:	2780      	movs	r7, #128	; 0x80
10013902:	2500      	movs	r5, #0
10013904:	03ff      	lsls	r7, r7, #15
10013906:	e6e9      	b.n	100136dc <__aeabi_fsub+0xd0>
10013908:	0013      	movs	r3, r2
1001390a:	e69a      	b.n	10013642 <__aeabi_fsub+0x36>
1001390c:	2301      	movs	r3, #1
1001390e:	e7a6      	b.n	1001385e <__aeabi_fsub+0x252>
10013910:	7dffffff 	.word	0x7dffffff
10013914:	fbffffff 	.word	0xfbffffff

10013918 <__aeabi_f2iz>:
10013918:	0243      	lsls	r3, r0, #9
1001391a:	0a59      	lsrs	r1, r3, #9
1001391c:	0043      	lsls	r3, r0, #1
1001391e:	0fc2      	lsrs	r2, r0, #31
10013920:	0e1b      	lsrs	r3, r3, #24
10013922:	2000      	movs	r0, #0
10013924:	2b7e      	cmp	r3, #126	; 0x7e
10013926:	dd0e      	ble.n	10013946 <__aeabi_f2iz+0x2e>
10013928:	2b9d      	cmp	r3, #157	; 0x9d
1001392a:	dc0d      	bgt.n	10013948 <__aeabi_f2iz+0x30>
1001392c:	2080      	movs	r0, #128	; 0x80
1001392e:	0400      	lsls	r0, r0, #16
10013930:	4301      	orrs	r1, r0
10013932:	2b95      	cmp	r3, #149	; 0x95
10013934:	dc0b      	bgt.n	1001394e <__aeabi_f2iz+0x36>
10013936:	2096      	movs	r0, #150	; 0x96
10013938:	1ac3      	subs	r3, r0, r3
1001393a:	40d9      	lsrs	r1, r3
1001393c:	000b      	movs	r3, r1
1001393e:	4258      	negs	r0, r3
10013940:	2a00      	cmp	r2, #0
10013942:	d100      	bne.n	10013946 <__aeabi_f2iz+0x2e>
10013944:	0018      	movs	r0, r3
10013946:	4770      	bx	lr
10013948:	4b03      	ldr	r3, [pc, #12]	; (10013958 <__aeabi_f2iz+0x40>)
1001394a:	18d0      	adds	r0, r2, r3
1001394c:	e7fb      	b.n	10013946 <__aeabi_f2iz+0x2e>
1001394e:	3b96      	subs	r3, #150	; 0x96
10013950:	4099      	lsls	r1, r3
10013952:	000b      	movs	r3, r1
10013954:	e7f3      	b.n	1001393e <__aeabi_f2iz+0x26>
10013956:	46c0      	nop			; (mov r8, r8)
10013958:	7fffffff 	.word	0x7fffffff

1001395c <__aeabi_i2f>:
1001395c:	b570      	push	{r4, r5, r6, lr}
1001395e:	2800      	cmp	r0, #0
10013960:	d030      	beq.n	100139c4 <__aeabi_i2f+0x68>
10013962:	17c3      	asrs	r3, r0, #31
10013964:	18c5      	adds	r5, r0, r3
10013966:	405d      	eors	r5, r3
10013968:	0fc4      	lsrs	r4, r0, #31
1001396a:	0028      	movs	r0, r5
1001396c:	f000 ffc6 	bl	100148fc <__clzsi2>
10013970:	239e      	movs	r3, #158	; 0x9e
10013972:	1a1b      	subs	r3, r3, r0
10013974:	2b96      	cmp	r3, #150	; 0x96
10013976:	dc0d      	bgt.n	10013994 <__aeabi_i2f+0x38>
10013978:	2296      	movs	r2, #150	; 0x96
1001397a:	1ad2      	subs	r2, r2, r3
1001397c:	4095      	lsls	r5, r2
1001397e:	026a      	lsls	r2, r5, #9
10013980:	0a52      	lsrs	r2, r2, #9
10013982:	b2d8      	uxtb	r0, r3
10013984:	0252      	lsls	r2, r2, #9
10013986:	05c0      	lsls	r0, r0, #23
10013988:	0a52      	lsrs	r2, r2, #9
1001398a:	07e4      	lsls	r4, r4, #31
1001398c:	4302      	orrs	r2, r0
1001398e:	4322      	orrs	r2, r4
10013990:	0010      	movs	r0, r2
10013992:	bd70      	pop	{r4, r5, r6, pc}
10013994:	2b99      	cmp	r3, #153	; 0x99
10013996:	dc19      	bgt.n	100139cc <__aeabi_i2f+0x70>
10013998:	2299      	movs	r2, #153	; 0x99
1001399a:	1ad2      	subs	r2, r2, r3
1001399c:	4095      	lsls	r5, r2
1001399e:	4a12      	ldr	r2, [pc, #72]	; (100139e8 <__aeabi_i2f+0x8c>)
100139a0:	402a      	ands	r2, r5
100139a2:	0769      	lsls	r1, r5, #29
100139a4:	d004      	beq.n	100139b0 <__aeabi_i2f+0x54>
100139a6:	210f      	movs	r1, #15
100139a8:	400d      	ands	r5, r1
100139aa:	2d04      	cmp	r5, #4
100139ac:	d000      	beq.n	100139b0 <__aeabi_i2f+0x54>
100139ae:	3204      	adds	r2, #4
100139b0:	0151      	lsls	r1, r2, #5
100139b2:	d503      	bpl.n	100139bc <__aeabi_i2f+0x60>
100139b4:	4b0c      	ldr	r3, [pc, #48]	; (100139e8 <__aeabi_i2f+0x8c>)
100139b6:	401a      	ands	r2, r3
100139b8:	239f      	movs	r3, #159	; 0x9f
100139ba:	1a1b      	subs	r3, r3, r0
100139bc:	0192      	lsls	r2, r2, #6
100139be:	0a52      	lsrs	r2, r2, #9
100139c0:	b2d8      	uxtb	r0, r3
100139c2:	e7df      	b.n	10013984 <__aeabi_i2f+0x28>
100139c4:	2400      	movs	r4, #0
100139c6:	2000      	movs	r0, #0
100139c8:	2200      	movs	r2, #0
100139ca:	e7db      	b.n	10013984 <__aeabi_i2f+0x28>
100139cc:	2205      	movs	r2, #5
100139ce:	002e      	movs	r6, r5
100139d0:	1a12      	subs	r2, r2, r0
100139d2:	21b9      	movs	r1, #185	; 0xb9
100139d4:	40d6      	lsrs	r6, r2
100139d6:	002a      	movs	r2, r5
100139d8:	1ac9      	subs	r1, r1, r3
100139da:	408a      	lsls	r2, r1
100139dc:	1e55      	subs	r5, r2, #1
100139de:	41aa      	sbcs	r2, r5
100139e0:	0035      	movs	r5, r6
100139e2:	4315      	orrs	r5, r2
100139e4:	e7db      	b.n	1001399e <__aeabi_i2f+0x42>
100139e6:	46c0      	nop			; (mov r8, r8)
100139e8:	fbffffff 	.word	0xfbffffff

100139ec <__aeabi_ui2f>:
100139ec:	b570      	push	{r4, r5, r6, lr}
100139ee:	1e04      	subs	r4, r0, #0
100139f0:	d028      	beq.n	10013a44 <__aeabi_ui2f+0x58>
100139f2:	f000 ff83 	bl	100148fc <__clzsi2>
100139f6:	239e      	movs	r3, #158	; 0x9e
100139f8:	1a1b      	subs	r3, r3, r0
100139fa:	2b96      	cmp	r3, #150	; 0x96
100139fc:	dc0a      	bgt.n	10013a14 <__aeabi_ui2f+0x28>
100139fe:	2296      	movs	r2, #150	; 0x96
10013a00:	1ad2      	subs	r2, r2, r3
10013a02:	4094      	lsls	r4, r2
10013a04:	0262      	lsls	r2, r4, #9
10013a06:	0a52      	lsrs	r2, r2, #9
10013a08:	b2d8      	uxtb	r0, r3
10013a0a:	0252      	lsls	r2, r2, #9
10013a0c:	0a52      	lsrs	r2, r2, #9
10013a0e:	05c0      	lsls	r0, r0, #23
10013a10:	4310      	orrs	r0, r2
10013a12:	bd70      	pop	{r4, r5, r6, pc}
10013a14:	2b99      	cmp	r3, #153	; 0x99
10013a16:	dc18      	bgt.n	10013a4a <__aeabi_ui2f+0x5e>
10013a18:	2299      	movs	r2, #153	; 0x99
10013a1a:	1ad2      	subs	r2, r2, r3
10013a1c:	4094      	lsls	r4, r2
10013a1e:	4a11      	ldr	r2, [pc, #68]	; (10013a64 <__aeabi_ui2f+0x78>)
10013a20:	4022      	ands	r2, r4
10013a22:	0761      	lsls	r1, r4, #29
10013a24:	d004      	beq.n	10013a30 <__aeabi_ui2f+0x44>
10013a26:	210f      	movs	r1, #15
10013a28:	400c      	ands	r4, r1
10013a2a:	2c04      	cmp	r4, #4
10013a2c:	d000      	beq.n	10013a30 <__aeabi_ui2f+0x44>
10013a2e:	3204      	adds	r2, #4
10013a30:	0151      	lsls	r1, r2, #5
10013a32:	d503      	bpl.n	10013a3c <__aeabi_ui2f+0x50>
10013a34:	4b0b      	ldr	r3, [pc, #44]	; (10013a64 <__aeabi_ui2f+0x78>)
10013a36:	401a      	ands	r2, r3
10013a38:	239f      	movs	r3, #159	; 0x9f
10013a3a:	1a1b      	subs	r3, r3, r0
10013a3c:	0192      	lsls	r2, r2, #6
10013a3e:	0a52      	lsrs	r2, r2, #9
10013a40:	b2d8      	uxtb	r0, r3
10013a42:	e7e2      	b.n	10013a0a <__aeabi_ui2f+0x1e>
10013a44:	2000      	movs	r0, #0
10013a46:	2200      	movs	r2, #0
10013a48:	e7df      	b.n	10013a0a <__aeabi_ui2f+0x1e>
10013a4a:	2205      	movs	r2, #5
10013a4c:	0025      	movs	r5, r4
10013a4e:	1a12      	subs	r2, r2, r0
10013a50:	21b9      	movs	r1, #185	; 0xb9
10013a52:	40d5      	lsrs	r5, r2
10013a54:	0022      	movs	r2, r4
10013a56:	1ac9      	subs	r1, r1, r3
10013a58:	408a      	lsls	r2, r1
10013a5a:	1e54      	subs	r4, r2, #1
10013a5c:	41a2      	sbcs	r2, r4
10013a5e:	002c      	movs	r4, r5
10013a60:	4314      	orrs	r4, r2
10013a62:	e7dc      	b.n	10013a1e <__aeabi_ui2f+0x32>
10013a64:	fbffffff 	.word	0xfbffffff

10013a68 <__eqdf2>:
10013a68:	b5f0      	push	{r4, r5, r6, r7, lr}
10013a6a:	465f      	mov	r7, fp
10013a6c:	4656      	mov	r6, sl
10013a6e:	464d      	mov	r5, r9
10013a70:	4644      	mov	r4, r8
10013a72:	b4f0      	push	{r4, r5, r6, r7}
10013a74:	031f      	lsls	r7, r3, #12
10013a76:	005c      	lsls	r4, r3, #1
10013a78:	0fdb      	lsrs	r3, r3, #31
10013a7a:	469a      	mov	sl, r3
10013a7c:	4b19      	ldr	r3, [pc, #100]	; (10013ae4 <__eqdf2+0x7c>)
10013a7e:	030e      	lsls	r6, r1, #12
10013a80:	004d      	lsls	r5, r1, #1
10013a82:	0fc9      	lsrs	r1, r1, #31
10013a84:	4680      	mov	r8, r0
10013a86:	0b36      	lsrs	r6, r6, #12
10013a88:	0d6d      	lsrs	r5, r5, #21
10013a8a:	468b      	mov	fp, r1
10013a8c:	4691      	mov	r9, r2
10013a8e:	0b3f      	lsrs	r7, r7, #12
10013a90:	0d64      	lsrs	r4, r4, #21
10013a92:	429d      	cmp	r5, r3
10013a94:	d019      	beq.n	10013aca <__eqdf2+0x62>
10013a96:	4b13      	ldr	r3, [pc, #76]	; (10013ae4 <__eqdf2+0x7c>)
10013a98:	429c      	cmp	r4, r3
10013a9a:	d01b      	beq.n	10013ad4 <__eqdf2+0x6c>
10013a9c:	2301      	movs	r3, #1
10013a9e:	42a5      	cmp	r5, r4
10013aa0:	d006      	beq.n	10013ab0 <__eqdf2+0x48>
10013aa2:	0018      	movs	r0, r3
10013aa4:	bc3c      	pop	{r2, r3, r4, r5}
10013aa6:	4690      	mov	r8, r2
10013aa8:	4699      	mov	r9, r3
10013aaa:	46a2      	mov	sl, r4
10013aac:	46ab      	mov	fp, r5
10013aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013ab0:	42be      	cmp	r6, r7
10013ab2:	d1f6      	bne.n	10013aa2 <__eqdf2+0x3a>
10013ab4:	45c8      	cmp	r8, r9
10013ab6:	d1f4      	bne.n	10013aa2 <__eqdf2+0x3a>
10013ab8:	45d3      	cmp	fp, sl
10013aba:	d010      	beq.n	10013ade <__eqdf2+0x76>
10013abc:	2d00      	cmp	r5, #0
10013abe:	d1f0      	bne.n	10013aa2 <__eqdf2+0x3a>
10013ac0:	4330      	orrs	r0, r6
10013ac2:	0003      	movs	r3, r0
10013ac4:	1e5a      	subs	r2, r3, #1
10013ac6:	4193      	sbcs	r3, r2
10013ac8:	e7eb      	b.n	10013aa2 <__eqdf2+0x3a>
10013aca:	0031      	movs	r1, r6
10013acc:	2301      	movs	r3, #1
10013ace:	4301      	orrs	r1, r0
10013ad0:	d1e7      	bne.n	10013aa2 <__eqdf2+0x3a>
10013ad2:	e7e0      	b.n	10013a96 <__eqdf2+0x2e>
10013ad4:	433a      	orrs	r2, r7
10013ad6:	2301      	movs	r3, #1
10013ad8:	2a00      	cmp	r2, #0
10013ada:	d1e2      	bne.n	10013aa2 <__eqdf2+0x3a>
10013adc:	e7de      	b.n	10013a9c <__eqdf2+0x34>
10013ade:	2300      	movs	r3, #0
10013ae0:	e7df      	b.n	10013aa2 <__eqdf2+0x3a>
10013ae2:	46c0      	nop			; (mov r8, r8)
10013ae4:	000007ff 	.word	0x000007ff

10013ae8 <__gedf2>:
10013ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
10013aea:	465f      	mov	r7, fp
10013aec:	4644      	mov	r4, r8
10013aee:	4656      	mov	r6, sl
10013af0:	464d      	mov	r5, r9
10013af2:	b4f0      	push	{r4, r5, r6, r7}
10013af4:	031f      	lsls	r7, r3, #12
10013af6:	0b3c      	lsrs	r4, r7, #12
10013af8:	4f2c      	ldr	r7, [pc, #176]	; (10013bac <__gedf2+0xc4>)
10013afa:	030e      	lsls	r6, r1, #12
10013afc:	004d      	lsls	r5, r1, #1
10013afe:	46a3      	mov	fp, r4
10013b00:	005c      	lsls	r4, r3, #1
10013b02:	4684      	mov	ip, r0
10013b04:	0b36      	lsrs	r6, r6, #12
10013b06:	0d6d      	lsrs	r5, r5, #21
10013b08:	0fc9      	lsrs	r1, r1, #31
10013b0a:	4690      	mov	r8, r2
10013b0c:	0d64      	lsrs	r4, r4, #21
10013b0e:	0fdb      	lsrs	r3, r3, #31
10013b10:	42bd      	cmp	r5, r7
10013b12:	d02b      	beq.n	10013b6c <__gedf2+0x84>
10013b14:	4f25      	ldr	r7, [pc, #148]	; (10013bac <__gedf2+0xc4>)
10013b16:	42bc      	cmp	r4, r7
10013b18:	d02e      	beq.n	10013b78 <__gedf2+0x90>
10013b1a:	2d00      	cmp	r5, #0
10013b1c:	d10e      	bne.n	10013b3c <__gedf2+0x54>
10013b1e:	4330      	orrs	r0, r6
10013b20:	0007      	movs	r7, r0
10013b22:	4681      	mov	r9, r0
10013b24:	4278      	negs	r0, r7
10013b26:	4178      	adcs	r0, r7
10013b28:	2c00      	cmp	r4, #0
10013b2a:	d117      	bne.n	10013b5c <__gedf2+0x74>
10013b2c:	465f      	mov	r7, fp
10013b2e:	433a      	orrs	r2, r7
10013b30:	d114      	bne.n	10013b5c <__gedf2+0x74>
10013b32:	464b      	mov	r3, r9
10013b34:	2000      	movs	r0, #0
10013b36:	2b00      	cmp	r3, #0
10013b38:	d00a      	beq.n	10013b50 <__gedf2+0x68>
10013b3a:	e006      	b.n	10013b4a <__gedf2+0x62>
10013b3c:	2c00      	cmp	r4, #0
10013b3e:	d102      	bne.n	10013b46 <__gedf2+0x5e>
10013b40:	4658      	mov	r0, fp
10013b42:	4302      	orrs	r2, r0
10013b44:	d001      	beq.n	10013b4a <__gedf2+0x62>
10013b46:	4299      	cmp	r1, r3
10013b48:	d01a      	beq.n	10013b80 <__gedf2+0x98>
10013b4a:	2301      	movs	r3, #1
10013b4c:	4248      	negs	r0, r1
10013b4e:	4318      	orrs	r0, r3
10013b50:	bc3c      	pop	{r2, r3, r4, r5}
10013b52:	4690      	mov	r8, r2
10013b54:	4699      	mov	r9, r3
10013b56:	46a2      	mov	sl, r4
10013b58:	46ab      	mov	fp, r5
10013b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013b5c:	2800      	cmp	r0, #0
10013b5e:	d0f2      	beq.n	10013b46 <__gedf2+0x5e>
10013b60:	4258      	negs	r0, r3
10013b62:	4158      	adcs	r0, r3
10013b64:	2201      	movs	r2, #1
10013b66:	4240      	negs	r0, r0
10013b68:	4310      	orrs	r0, r2
10013b6a:	e7f1      	b.n	10013b50 <__gedf2+0x68>
10013b6c:	0037      	movs	r7, r6
10013b6e:	4307      	orrs	r7, r0
10013b70:	d0d0      	beq.n	10013b14 <__gedf2+0x2c>
10013b72:	2002      	movs	r0, #2
10013b74:	4240      	negs	r0, r0
10013b76:	e7eb      	b.n	10013b50 <__gedf2+0x68>
10013b78:	465f      	mov	r7, fp
10013b7a:	4317      	orrs	r7, r2
10013b7c:	d0cd      	beq.n	10013b1a <__gedf2+0x32>
10013b7e:	e7f8      	b.n	10013b72 <__gedf2+0x8a>
10013b80:	42a5      	cmp	r5, r4
10013b82:	dce2      	bgt.n	10013b4a <__gedf2+0x62>
10013b84:	db05      	blt.n	10013b92 <__gedf2+0xaa>
10013b86:	455e      	cmp	r6, fp
10013b88:	d8df      	bhi.n	10013b4a <__gedf2+0x62>
10013b8a:	d008      	beq.n	10013b9e <__gedf2+0xb6>
10013b8c:	2000      	movs	r0, #0
10013b8e:	455e      	cmp	r6, fp
10013b90:	d2de      	bcs.n	10013b50 <__gedf2+0x68>
10013b92:	4248      	negs	r0, r1
10013b94:	4148      	adcs	r0, r1
10013b96:	2301      	movs	r3, #1
10013b98:	4240      	negs	r0, r0
10013b9a:	4318      	orrs	r0, r3
10013b9c:	e7d8      	b.n	10013b50 <__gedf2+0x68>
10013b9e:	45c4      	cmp	ip, r8
10013ba0:	d8d3      	bhi.n	10013b4a <__gedf2+0x62>
10013ba2:	2000      	movs	r0, #0
10013ba4:	45c4      	cmp	ip, r8
10013ba6:	d3f4      	bcc.n	10013b92 <__gedf2+0xaa>
10013ba8:	e7d2      	b.n	10013b50 <__gedf2+0x68>
10013baa:	46c0      	nop			; (mov r8, r8)
10013bac:	000007ff 	.word	0x000007ff

10013bb0 <__ledf2>:
10013bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
10013bb2:	465f      	mov	r7, fp
10013bb4:	464d      	mov	r5, r9
10013bb6:	4644      	mov	r4, r8
10013bb8:	4656      	mov	r6, sl
10013bba:	b4f0      	push	{r4, r5, r6, r7}
10013bbc:	031c      	lsls	r4, r3, #12
10013bbe:	0b24      	lsrs	r4, r4, #12
10013bc0:	46a4      	mov	ip, r4
10013bc2:	4c2f      	ldr	r4, [pc, #188]	; (10013c80 <__ledf2+0xd0>)
10013bc4:	030f      	lsls	r7, r1, #12
10013bc6:	004d      	lsls	r5, r1, #1
10013bc8:	005e      	lsls	r6, r3, #1
10013bca:	0fc9      	lsrs	r1, r1, #31
10013bcc:	4680      	mov	r8, r0
10013bce:	0b3f      	lsrs	r7, r7, #12
10013bd0:	0d6d      	lsrs	r5, r5, #21
10013bd2:	468b      	mov	fp, r1
10013bd4:	4691      	mov	r9, r2
10013bd6:	0d76      	lsrs	r6, r6, #21
10013bd8:	0fdb      	lsrs	r3, r3, #31
10013bda:	42a5      	cmp	r5, r4
10013bdc:	d020      	beq.n	10013c20 <__ledf2+0x70>
10013bde:	4c28      	ldr	r4, [pc, #160]	; (10013c80 <__ledf2+0xd0>)
10013be0:	42a6      	cmp	r6, r4
10013be2:	d022      	beq.n	10013c2a <__ledf2+0x7a>
10013be4:	2d00      	cmp	r5, #0
10013be6:	d112      	bne.n	10013c0e <__ledf2+0x5e>
10013be8:	4338      	orrs	r0, r7
10013bea:	4244      	negs	r4, r0
10013bec:	4144      	adcs	r4, r0
10013bee:	2e00      	cmp	r6, #0
10013bf0:	d020      	beq.n	10013c34 <__ledf2+0x84>
10013bf2:	2c00      	cmp	r4, #0
10013bf4:	d00d      	beq.n	10013c12 <__ledf2+0x62>
10013bf6:	425c      	negs	r4, r3
10013bf8:	4163      	adcs	r3, r4
10013bfa:	2401      	movs	r4, #1
10013bfc:	425b      	negs	r3, r3
10013bfe:	431c      	orrs	r4, r3
10013c00:	0020      	movs	r0, r4
10013c02:	bc3c      	pop	{r2, r3, r4, r5}
10013c04:	4690      	mov	r8, r2
10013c06:	4699      	mov	r9, r3
10013c08:	46a2      	mov	sl, r4
10013c0a:	46ab      	mov	fp, r5
10013c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013c0e:	2e00      	cmp	r6, #0
10013c10:	d017      	beq.n	10013c42 <__ledf2+0x92>
10013c12:	455b      	cmp	r3, fp
10013c14:	d019      	beq.n	10013c4a <__ledf2+0x9a>
10013c16:	465b      	mov	r3, fp
10013c18:	425c      	negs	r4, r3
10013c1a:	2301      	movs	r3, #1
10013c1c:	431c      	orrs	r4, r3
10013c1e:	e7ef      	b.n	10013c00 <__ledf2+0x50>
10013c20:	0039      	movs	r1, r7
10013c22:	2402      	movs	r4, #2
10013c24:	4301      	orrs	r1, r0
10013c26:	d1eb      	bne.n	10013c00 <__ledf2+0x50>
10013c28:	e7d9      	b.n	10013bde <__ledf2+0x2e>
10013c2a:	4661      	mov	r1, ip
10013c2c:	2402      	movs	r4, #2
10013c2e:	4311      	orrs	r1, r2
10013c30:	d1e6      	bne.n	10013c00 <__ledf2+0x50>
10013c32:	e7d7      	b.n	10013be4 <__ledf2+0x34>
10013c34:	4661      	mov	r1, ip
10013c36:	430a      	orrs	r2, r1
10013c38:	d1db      	bne.n	10013bf2 <__ledf2+0x42>
10013c3a:	2400      	movs	r4, #0
10013c3c:	2800      	cmp	r0, #0
10013c3e:	d0df      	beq.n	10013c00 <__ledf2+0x50>
10013c40:	e7e9      	b.n	10013c16 <__ledf2+0x66>
10013c42:	4661      	mov	r1, ip
10013c44:	430a      	orrs	r2, r1
10013c46:	d1e4      	bne.n	10013c12 <__ledf2+0x62>
10013c48:	e7e5      	b.n	10013c16 <__ledf2+0x66>
10013c4a:	42b5      	cmp	r5, r6
10013c4c:	dd03      	ble.n	10013c56 <__ledf2+0xa6>
10013c4e:	2201      	movs	r2, #1
10013c50:	425c      	negs	r4, r3
10013c52:	4314      	orrs	r4, r2
10013c54:	e7d4      	b.n	10013c00 <__ledf2+0x50>
10013c56:	42b5      	cmp	r5, r6
10013c58:	dbcd      	blt.n	10013bf6 <__ledf2+0x46>
10013c5a:	4567      	cmp	r7, ip
10013c5c:	d8db      	bhi.n	10013c16 <__ledf2+0x66>
10013c5e:	d009      	beq.n	10013c74 <__ledf2+0xc4>
10013c60:	2400      	movs	r4, #0
10013c62:	4567      	cmp	r7, ip
10013c64:	d2cc      	bcs.n	10013c00 <__ledf2+0x50>
10013c66:	4659      	mov	r1, fp
10013c68:	424c      	negs	r4, r1
10013c6a:	4161      	adcs	r1, r4
10013c6c:	2401      	movs	r4, #1
10013c6e:	4249      	negs	r1, r1
10013c70:	430c      	orrs	r4, r1
10013c72:	e7c5      	b.n	10013c00 <__ledf2+0x50>
10013c74:	45c8      	cmp	r8, r9
10013c76:	d8ce      	bhi.n	10013c16 <__ledf2+0x66>
10013c78:	2400      	movs	r4, #0
10013c7a:	45c8      	cmp	r8, r9
10013c7c:	d3f3      	bcc.n	10013c66 <__ledf2+0xb6>
10013c7e:	e7bf      	b.n	10013c00 <__ledf2+0x50>
10013c80:	000007ff 	.word	0x000007ff

10013c84 <__aeabi_dmul>:
10013c84:	b5f0      	push	{r4, r5, r6, r7, lr}
10013c86:	465f      	mov	r7, fp
10013c88:	4656      	mov	r6, sl
10013c8a:	464d      	mov	r5, r9
10013c8c:	4644      	mov	r4, r8
10013c8e:	b4f0      	push	{r4, r5, r6, r7}
10013c90:	030d      	lsls	r5, r1, #12
10013c92:	4699      	mov	r9, r3
10013c94:	004e      	lsls	r6, r1, #1
10013c96:	0b2b      	lsrs	r3, r5, #12
10013c98:	b087      	sub	sp, #28
10013c9a:	0007      	movs	r7, r0
10013c9c:	4692      	mov	sl, r2
10013c9e:	4680      	mov	r8, r0
10013ca0:	469b      	mov	fp, r3
10013ca2:	0d76      	lsrs	r6, r6, #21
10013ca4:	0fcc      	lsrs	r4, r1, #31
10013ca6:	2e00      	cmp	r6, #0
10013ca8:	d069      	beq.n	10013d7e <__aeabi_dmul+0xfa>
10013caa:	4b6d      	ldr	r3, [pc, #436]	; (10013e60 <__aeabi_dmul+0x1dc>)
10013cac:	429e      	cmp	r6, r3
10013cae:	d035      	beq.n	10013d1c <__aeabi_dmul+0x98>
10013cb0:	465b      	mov	r3, fp
10013cb2:	2280      	movs	r2, #128	; 0x80
10013cb4:	00dd      	lsls	r5, r3, #3
10013cb6:	0412      	lsls	r2, r2, #16
10013cb8:	0f43      	lsrs	r3, r0, #29
10013cba:	4313      	orrs	r3, r2
10013cbc:	432b      	orrs	r3, r5
10013cbe:	469b      	mov	fp, r3
10013cc0:	00c3      	lsls	r3, r0, #3
10013cc2:	4698      	mov	r8, r3
10013cc4:	4b67      	ldr	r3, [pc, #412]	; (10013e64 <__aeabi_dmul+0x1e0>)
10013cc6:	2700      	movs	r7, #0
10013cc8:	469c      	mov	ip, r3
10013cca:	2300      	movs	r3, #0
10013ccc:	4466      	add	r6, ip
10013cce:	9301      	str	r3, [sp, #4]
10013cd0:	464a      	mov	r2, r9
10013cd2:	0315      	lsls	r5, r2, #12
10013cd4:	0050      	lsls	r0, r2, #1
10013cd6:	0fd2      	lsrs	r2, r2, #31
10013cd8:	4653      	mov	r3, sl
10013cda:	0b2d      	lsrs	r5, r5, #12
10013cdc:	0d40      	lsrs	r0, r0, #21
10013cde:	4691      	mov	r9, r2
10013ce0:	d100      	bne.n	10013ce4 <__aeabi_dmul+0x60>
10013ce2:	e076      	b.n	10013dd2 <__aeabi_dmul+0x14e>
10013ce4:	4a5e      	ldr	r2, [pc, #376]	; (10013e60 <__aeabi_dmul+0x1dc>)
10013ce6:	4290      	cmp	r0, r2
10013ce8:	d06c      	beq.n	10013dc4 <__aeabi_dmul+0x140>
10013cea:	2280      	movs	r2, #128	; 0x80
10013cec:	0f5b      	lsrs	r3, r3, #29
10013cee:	0412      	lsls	r2, r2, #16
10013cf0:	4313      	orrs	r3, r2
10013cf2:	4a5c      	ldr	r2, [pc, #368]	; (10013e64 <__aeabi_dmul+0x1e0>)
10013cf4:	00ed      	lsls	r5, r5, #3
10013cf6:	4694      	mov	ip, r2
10013cf8:	431d      	orrs	r5, r3
10013cfa:	4653      	mov	r3, sl
10013cfc:	2200      	movs	r2, #0
10013cfe:	00db      	lsls	r3, r3, #3
10013d00:	4460      	add	r0, ip
10013d02:	4649      	mov	r1, r9
10013d04:	1836      	adds	r6, r6, r0
10013d06:	1c70      	adds	r0, r6, #1
10013d08:	4061      	eors	r1, r4
10013d0a:	9002      	str	r0, [sp, #8]
10013d0c:	4317      	orrs	r7, r2
10013d0e:	2f0f      	cmp	r7, #15
10013d10:	d900      	bls.n	10013d14 <__aeabi_dmul+0x90>
10013d12:	e0af      	b.n	10013e74 <__aeabi_dmul+0x1f0>
10013d14:	4854      	ldr	r0, [pc, #336]	; (10013e68 <__aeabi_dmul+0x1e4>)
10013d16:	00bf      	lsls	r7, r7, #2
10013d18:	59c7      	ldr	r7, [r0, r7]
10013d1a:	46bf      	mov	pc, r7
10013d1c:	465b      	mov	r3, fp
10013d1e:	431f      	orrs	r7, r3
10013d20:	d000      	beq.n	10013d24 <__aeabi_dmul+0xa0>
10013d22:	e088      	b.n	10013e36 <__aeabi_dmul+0x1b2>
10013d24:	2300      	movs	r3, #0
10013d26:	469b      	mov	fp, r3
10013d28:	4698      	mov	r8, r3
10013d2a:	3302      	adds	r3, #2
10013d2c:	2708      	movs	r7, #8
10013d2e:	9301      	str	r3, [sp, #4]
10013d30:	e7ce      	b.n	10013cd0 <__aeabi_dmul+0x4c>
10013d32:	4649      	mov	r1, r9
10013d34:	2a02      	cmp	r2, #2
10013d36:	d06a      	beq.n	10013e0e <__aeabi_dmul+0x18a>
10013d38:	2a03      	cmp	r2, #3
10013d3a:	d100      	bne.n	10013d3e <__aeabi_dmul+0xba>
10013d3c:	e209      	b.n	10014152 <__aeabi_dmul+0x4ce>
10013d3e:	2a01      	cmp	r2, #1
10013d40:	d000      	beq.n	10013d44 <__aeabi_dmul+0xc0>
10013d42:	e1bb      	b.n	100140bc <__aeabi_dmul+0x438>
10013d44:	4011      	ands	r1, r2
10013d46:	2200      	movs	r2, #0
10013d48:	2300      	movs	r3, #0
10013d4a:	2500      	movs	r5, #0
10013d4c:	4690      	mov	r8, r2
10013d4e:	b2cc      	uxtb	r4, r1
10013d50:	2100      	movs	r1, #0
10013d52:	032d      	lsls	r5, r5, #12
10013d54:	0d0a      	lsrs	r2, r1, #20
10013d56:	0512      	lsls	r2, r2, #20
10013d58:	0b2d      	lsrs	r5, r5, #12
10013d5a:	4315      	orrs	r5, r2
10013d5c:	4a43      	ldr	r2, [pc, #268]	; (10013e6c <__aeabi_dmul+0x1e8>)
10013d5e:	051b      	lsls	r3, r3, #20
10013d60:	4015      	ands	r5, r2
10013d62:	431d      	orrs	r5, r3
10013d64:	006d      	lsls	r5, r5, #1
10013d66:	07e4      	lsls	r4, r4, #31
10013d68:	086d      	lsrs	r5, r5, #1
10013d6a:	4325      	orrs	r5, r4
10013d6c:	4640      	mov	r0, r8
10013d6e:	0029      	movs	r1, r5
10013d70:	b007      	add	sp, #28
10013d72:	bc3c      	pop	{r2, r3, r4, r5}
10013d74:	4690      	mov	r8, r2
10013d76:	4699      	mov	r9, r3
10013d78:	46a2      	mov	sl, r4
10013d7a:	46ab      	mov	fp, r5
10013d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013d7e:	4303      	orrs	r3, r0
10013d80:	d052      	beq.n	10013e28 <__aeabi_dmul+0x1a4>
10013d82:	465b      	mov	r3, fp
10013d84:	2b00      	cmp	r3, #0
10013d86:	d100      	bne.n	10013d8a <__aeabi_dmul+0x106>
10013d88:	e18a      	b.n	100140a0 <__aeabi_dmul+0x41c>
10013d8a:	4658      	mov	r0, fp
10013d8c:	f000 fdb6 	bl	100148fc <__clzsi2>
10013d90:	0003      	movs	r3, r0
10013d92:	3b0b      	subs	r3, #11
10013d94:	2b1c      	cmp	r3, #28
10013d96:	dd00      	ble.n	10013d9a <__aeabi_dmul+0x116>
10013d98:	e17b      	b.n	10014092 <__aeabi_dmul+0x40e>
10013d9a:	221d      	movs	r2, #29
10013d9c:	1ad3      	subs	r3, r2, r3
10013d9e:	003a      	movs	r2, r7
10013da0:	0001      	movs	r1, r0
10013da2:	465d      	mov	r5, fp
10013da4:	40da      	lsrs	r2, r3
10013da6:	3908      	subs	r1, #8
10013da8:	408d      	lsls	r5, r1
10013daa:	0013      	movs	r3, r2
10013dac:	408f      	lsls	r7, r1
10013dae:	432b      	orrs	r3, r5
10013db0:	469b      	mov	fp, r3
10013db2:	46b8      	mov	r8, r7
10013db4:	4b2e      	ldr	r3, [pc, #184]	; (10013e70 <__aeabi_dmul+0x1ec>)
10013db6:	2700      	movs	r7, #0
10013db8:	469c      	mov	ip, r3
10013dba:	2300      	movs	r3, #0
10013dbc:	4460      	add	r0, ip
10013dbe:	4246      	negs	r6, r0
10013dc0:	9301      	str	r3, [sp, #4]
10013dc2:	e785      	b.n	10013cd0 <__aeabi_dmul+0x4c>
10013dc4:	4652      	mov	r2, sl
10013dc6:	432a      	orrs	r2, r5
10013dc8:	d12c      	bne.n	10013e24 <__aeabi_dmul+0x1a0>
10013dca:	2500      	movs	r5, #0
10013dcc:	2300      	movs	r3, #0
10013dce:	2202      	movs	r2, #2
10013dd0:	e797      	b.n	10013d02 <__aeabi_dmul+0x7e>
10013dd2:	4652      	mov	r2, sl
10013dd4:	432a      	orrs	r2, r5
10013dd6:	d021      	beq.n	10013e1c <__aeabi_dmul+0x198>
10013dd8:	2d00      	cmp	r5, #0
10013dda:	d100      	bne.n	10013dde <__aeabi_dmul+0x15a>
10013ddc:	e154      	b.n	10014088 <__aeabi_dmul+0x404>
10013dde:	0028      	movs	r0, r5
10013de0:	f000 fd8c 	bl	100148fc <__clzsi2>
10013de4:	0003      	movs	r3, r0
10013de6:	3b0b      	subs	r3, #11
10013de8:	2b1c      	cmp	r3, #28
10013dea:	dd00      	ble.n	10013dee <__aeabi_dmul+0x16a>
10013dec:	e146      	b.n	1001407c <__aeabi_dmul+0x3f8>
10013dee:	211d      	movs	r1, #29
10013df0:	1acb      	subs	r3, r1, r3
10013df2:	4651      	mov	r1, sl
10013df4:	0002      	movs	r2, r0
10013df6:	40d9      	lsrs	r1, r3
10013df8:	4653      	mov	r3, sl
10013dfa:	3a08      	subs	r2, #8
10013dfc:	4095      	lsls	r5, r2
10013dfe:	4093      	lsls	r3, r2
10013e00:	430d      	orrs	r5, r1
10013e02:	4a1b      	ldr	r2, [pc, #108]	; (10013e70 <__aeabi_dmul+0x1ec>)
10013e04:	4694      	mov	ip, r2
10013e06:	4460      	add	r0, ip
10013e08:	4240      	negs	r0, r0
10013e0a:	2200      	movs	r2, #0
10013e0c:	e779      	b.n	10013d02 <__aeabi_dmul+0x7e>
10013e0e:	2401      	movs	r4, #1
10013e10:	2200      	movs	r2, #0
10013e12:	400c      	ands	r4, r1
10013e14:	4b12      	ldr	r3, [pc, #72]	; (10013e60 <__aeabi_dmul+0x1dc>)
10013e16:	2500      	movs	r5, #0
10013e18:	4690      	mov	r8, r2
10013e1a:	e799      	b.n	10013d50 <__aeabi_dmul+0xcc>
10013e1c:	2500      	movs	r5, #0
10013e1e:	2300      	movs	r3, #0
10013e20:	2201      	movs	r2, #1
10013e22:	e76e      	b.n	10013d02 <__aeabi_dmul+0x7e>
10013e24:	2203      	movs	r2, #3
10013e26:	e76c      	b.n	10013d02 <__aeabi_dmul+0x7e>
10013e28:	2300      	movs	r3, #0
10013e2a:	469b      	mov	fp, r3
10013e2c:	4698      	mov	r8, r3
10013e2e:	3301      	adds	r3, #1
10013e30:	2704      	movs	r7, #4
10013e32:	9301      	str	r3, [sp, #4]
10013e34:	e74c      	b.n	10013cd0 <__aeabi_dmul+0x4c>
10013e36:	2303      	movs	r3, #3
10013e38:	270c      	movs	r7, #12
10013e3a:	9301      	str	r3, [sp, #4]
10013e3c:	e748      	b.n	10013cd0 <__aeabi_dmul+0x4c>
10013e3e:	2300      	movs	r3, #0
10013e40:	2580      	movs	r5, #128	; 0x80
10013e42:	4698      	mov	r8, r3
10013e44:	2400      	movs	r4, #0
10013e46:	032d      	lsls	r5, r5, #12
10013e48:	4b05      	ldr	r3, [pc, #20]	; (10013e60 <__aeabi_dmul+0x1dc>)
10013e4a:	e781      	b.n	10013d50 <__aeabi_dmul+0xcc>
10013e4c:	465d      	mov	r5, fp
10013e4e:	4643      	mov	r3, r8
10013e50:	9a01      	ldr	r2, [sp, #4]
10013e52:	e76f      	b.n	10013d34 <__aeabi_dmul+0xb0>
10013e54:	465d      	mov	r5, fp
10013e56:	4643      	mov	r3, r8
10013e58:	0021      	movs	r1, r4
10013e5a:	9a01      	ldr	r2, [sp, #4]
10013e5c:	e76a      	b.n	10013d34 <__aeabi_dmul+0xb0>
10013e5e:	46c0      	nop			; (mov r8, r8)
10013e60:	000007ff 	.word	0x000007ff
10013e64:	fffffc01 	.word	0xfffffc01
10013e68:	10016fc4 	.word	0x10016fc4
10013e6c:	800fffff 	.word	0x800fffff
10013e70:	000003f3 	.word	0x000003f3
10013e74:	4642      	mov	r2, r8
10013e76:	0c12      	lsrs	r2, r2, #16
10013e78:	4691      	mov	r9, r2
10013e7a:	0c1a      	lsrs	r2, r3, #16
10013e7c:	4694      	mov	ip, r2
10013e7e:	4642      	mov	r2, r8
10013e80:	0417      	lsls	r7, r2, #16
10013e82:	464a      	mov	r2, r9
10013e84:	041b      	lsls	r3, r3, #16
10013e86:	0c1b      	lsrs	r3, r3, #16
10013e88:	435a      	muls	r2, r3
10013e8a:	4660      	mov	r0, ip
10013e8c:	4690      	mov	r8, r2
10013e8e:	464a      	mov	r2, r9
10013e90:	4342      	muls	r2, r0
10013e92:	0010      	movs	r0, r2
10013e94:	9203      	str	r2, [sp, #12]
10013e96:	4662      	mov	r2, ip
10013e98:	001c      	movs	r4, r3
10013e9a:	0c3f      	lsrs	r7, r7, #16
10013e9c:	437a      	muls	r2, r7
10013e9e:	437c      	muls	r4, r7
10013ea0:	4442      	add	r2, r8
10013ea2:	9201      	str	r2, [sp, #4]
10013ea4:	0c22      	lsrs	r2, r4, #16
10013ea6:	4692      	mov	sl, r2
10013ea8:	9a01      	ldr	r2, [sp, #4]
10013eaa:	4452      	add	r2, sl
10013eac:	4590      	cmp	r8, r2
10013eae:	d906      	bls.n	10013ebe <__aeabi_dmul+0x23a>
10013eb0:	4682      	mov	sl, r0
10013eb2:	2080      	movs	r0, #128	; 0x80
10013eb4:	0240      	lsls	r0, r0, #9
10013eb6:	4680      	mov	r8, r0
10013eb8:	44c2      	add	sl, r8
10013eba:	4650      	mov	r0, sl
10013ebc:	9003      	str	r0, [sp, #12]
10013ebe:	0c10      	lsrs	r0, r2, #16
10013ec0:	9004      	str	r0, [sp, #16]
10013ec2:	4648      	mov	r0, r9
10013ec4:	0424      	lsls	r4, r4, #16
10013ec6:	0c24      	lsrs	r4, r4, #16
10013ec8:	0412      	lsls	r2, r2, #16
10013eca:	1912      	adds	r2, r2, r4
10013ecc:	9205      	str	r2, [sp, #20]
10013ece:	0c2a      	lsrs	r2, r5, #16
10013ed0:	042d      	lsls	r5, r5, #16
10013ed2:	0c2d      	lsrs	r5, r5, #16
10013ed4:	4368      	muls	r0, r5
10013ed6:	002c      	movs	r4, r5
10013ed8:	4682      	mov	sl, r0
10013eda:	4648      	mov	r0, r9
10013edc:	437c      	muls	r4, r7
10013ede:	4350      	muls	r0, r2
10013ee0:	4681      	mov	r9, r0
10013ee2:	0c20      	lsrs	r0, r4, #16
10013ee4:	4680      	mov	r8, r0
10013ee6:	4357      	muls	r7, r2
10013ee8:	4457      	add	r7, sl
10013eea:	4447      	add	r7, r8
10013eec:	45ba      	cmp	sl, r7
10013eee:	d903      	bls.n	10013ef8 <__aeabi_dmul+0x274>
10013ef0:	2080      	movs	r0, #128	; 0x80
10013ef2:	0240      	lsls	r0, r0, #9
10013ef4:	4680      	mov	r8, r0
10013ef6:	44c1      	add	r9, r8
10013ef8:	0c38      	lsrs	r0, r7, #16
10013efa:	043f      	lsls	r7, r7, #16
10013efc:	46b8      	mov	r8, r7
10013efe:	4448      	add	r0, r9
10013f00:	0424      	lsls	r4, r4, #16
10013f02:	0c24      	lsrs	r4, r4, #16
10013f04:	9001      	str	r0, [sp, #4]
10013f06:	9804      	ldr	r0, [sp, #16]
10013f08:	44a0      	add	r8, r4
10013f0a:	4440      	add	r0, r8
10013f0c:	9004      	str	r0, [sp, #16]
10013f0e:	4658      	mov	r0, fp
10013f10:	0c00      	lsrs	r0, r0, #16
10013f12:	4681      	mov	r9, r0
10013f14:	4658      	mov	r0, fp
10013f16:	0404      	lsls	r4, r0, #16
10013f18:	0c20      	lsrs	r0, r4, #16
10013f1a:	4682      	mov	sl, r0
10013f1c:	0007      	movs	r7, r0
10013f1e:	4648      	mov	r0, r9
10013f20:	435f      	muls	r7, r3
10013f22:	464c      	mov	r4, r9
10013f24:	4343      	muls	r3, r0
10013f26:	4660      	mov	r0, ip
10013f28:	4360      	muls	r0, r4
10013f2a:	4664      	mov	r4, ip
10013f2c:	4683      	mov	fp, r0
10013f2e:	4650      	mov	r0, sl
10013f30:	4344      	muls	r4, r0
10013f32:	0c38      	lsrs	r0, r7, #16
10013f34:	4684      	mov	ip, r0
10013f36:	18e4      	adds	r4, r4, r3
10013f38:	4464      	add	r4, ip
10013f3a:	42a3      	cmp	r3, r4
10013f3c:	d903      	bls.n	10013f46 <__aeabi_dmul+0x2c2>
10013f3e:	2380      	movs	r3, #128	; 0x80
10013f40:	025b      	lsls	r3, r3, #9
10013f42:	469c      	mov	ip, r3
10013f44:	44e3      	add	fp, ip
10013f46:	4648      	mov	r0, r9
10013f48:	043f      	lsls	r7, r7, #16
10013f4a:	0c23      	lsrs	r3, r4, #16
10013f4c:	0c3f      	lsrs	r7, r7, #16
10013f4e:	0424      	lsls	r4, r4, #16
10013f50:	19e4      	adds	r4, r4, r7
10013f52:	4657      	mov	r7, sl
10013f54:	4368      	muls	r0, r5
10013f56:	436f      	muls	r7, r5
10013f58:	4684      	mov	ip, r0
10013f5a:	464d      	mov	r5, r9
10013f5c:	4650      	mov	r0, sl
10013f5e:	4355      	muls	r5, r2
10013f60:	4342      	muls	r2, r0
10013f62:	0c38      	lsrs	r0, r7, #16
10013f64:	4681      	mov	r9, r0
10013f66:	4462      	add	r2, ip
10013f68:	444a      	add	r2, r9
10013f6a:	445b      	add	r3, fp
10013f6c:	4594      	cmp	ip, r2
10013f6e:	d903      	bls.n	10013f78 <__aeabi_dmul+0x2f4>
10013f70:	2080      	movs	r0, #128	; 0x80
10013f72:	0240      	lsls	r0, r0, #9
10013f74:	4684      	mov	ip, r0
10013f76:	4465      	add	r5, ip
10013f78:	9803      	ldr	r0, [sp, #12]
10013f7a:	043f      	lsls	r7, r7, #16
10013f7c:	4683      	mov	fp, r0
10013f7e:	9804      	ldr	r0, [sp, #16]
10013f80:	0c3f      	lsrs	r7, r7, #16
10013f82:	4684      	mov	ip, r0
10013f84:	44e3      	add	fp, ip
10013f86:	45c3      	cmp	fp, r8
10013f88:	4180      	sbcs	r0, r0
10013f8a:	4240      	negs	r0, r0
10013f8c:	4682      	mov	sl, r0
10013f8e:	0410      	lsls	r0, r2, #16
10013f90:	4684      	mov	ip, r0
10013f92:	9801      	ldr	r0, [sp, #4]
10013f94:	4467      	add	r7, ip
10013f96:	4684      	mov	ip, r0
10013f98:	4467      	add	r7, ip
10013f9a:	44a3      	add	fp, r4
10013f9c:	46bc      	mov	ip, r7
10013f9e:	45a3      	cmp	fp, r4
10013fa0:	41a4      	sbcs	r4, r4
10013fa2:	4699      	mov	r9, r3
10013fa4:	44d4      	add	ip, sl
10013fa6:	4264      	negs	r4, r4
10013fa8:	4287      	cmp	r7, r0
10013faa:	41bf      	sbcs	r7, r7
10013fac:	45d4      	cmp	ip, sl
10013fae:	4180      	sbcs	r0, r0
10013fb0:	44e1      	add	r9, ip
10013fb2:	46a0      	mov	r8, r4
10013fb4:	4599      	cmp	r9, r3
10013fb6:	419b      	sbcs	r3, r3
10013fb8:	427f      	negs	r7, r7
10013fba:	4240      	negs	r0, r0
10013fbc:	44c8      	add	r8, r9
10013fbe:	4307      	orrs	r7, r0
10013fc0:	0c12      	lsrs	r2, r2, #16
10013fc2:	18ba      	adds	r2, r7, r2
10013fc4:	45a0      	cmp	r8, r4
10013fc6:	41a4      	sbcs	r4, r4
10013fc8:	425f      	negs	r7, r3
10013fca:	003b      	movs	r3, r7
10013fcc:	4264      	negs	r4, r4
10013fce:	4323      	orrs	r3, r4
10013fd0:	18d7      	adds	r7, r2, r3
10013fd2:	4643      	mov	r3, r8
10013fd4:	197d      	adds	r5, r7, r5
10013fd6:	0ddb      	lsrs	r3, r3, #23
10013fd8:	026d      	lsls	r5, r5, #9
10013fda:	431d      	orrs	r5, r3
10013fdc:	465b      	mov	r3, fp
10013fde:	025a      	lsls	r2, r3, #9
10013fe0:	9b05      	ldr	r3, [sp, #20]
10013fe2:	431a      	orrs	r2, r3
10013fe4:	1e53      	subs	r3, r2, #1
10013fe6:	419a      	sbcs	r2, r3
10013fe8:	465b      	mov	r3, fp
10013fea:	0ddb      	lsrs	r3, r3, #23
10013fec:	431a      	orrs	r2, r3
10013fee:	4643      	mov	r3, r8
10013ff0:	025b      	lsls	r3, r3, #9
10013ff2:	4313      	orrs	r3, r2
10013ff4:	01ea      	lsls	r2, r5, #7
10013ff6:	d507      	bpl.n	10014008 <__aeabi_dmul+0x384>
10013ff8:	2201      	movs	r2, #1
10013ffa:	085c      	lsrs	r4, r3, #1
10013ffc:	4013      	ands	r3, r2
10013ffe:	4323      	orrs	r3, r4
10014000:	07ea      	lsls	r2, r5, #31
10014002:	9e02      	ldr	r6, [sp, #8]
10014004:	4313      	orrs	r3, r2
10014006:	086d      	lsrs	r5, r5, #1
10014008:	4a57      	ldr	r2, [pc, #348]	; (10014168 <__aeabi_dmul+0x4e4>)
1001400a:	18b2      	adds	r2, r6, r2
1001400c:	2a00      	cmp	r2, #0
1001400e:	dd4b      	ble.n	100140a8 <__aeabi_dmul+0x424>
10014010:	0758      	lsls	r0, r3, #29
10014012:	d009      	beq.n	10014028 <__aeabi_dmul+0x3a4>
10014014:	200f      	movs	r0, #15
10014016:	4018      	ands	r0, r3
10014018:	2804      	cmp	r0, #4
1001401a:	d005      	beq.n	10014028 <__aeabi_dmul+0x3a4>
1001401c:	1d18      	adds	r0, r3, #4
1001401e:	4298      	cmp	r0, r3
10014020:	419b      	sbcs	r3, r3
10014022:	425b      	negs	r3, r3
10014024:	18ed      	adds	r5, r5, r3
10014026:	0003      	movs	r3, r0
10014028:	01e8      	lsls	r0, r5, #7
1001402a:	d504      	bpl.n	10014036 <__aeabi_dmul+0x3b2>
1001402c:	4a4f      	ldr	r2, [pc, #316]	; (1001416c <__aeabi_dmul+0x4e8>)
1001402e:	4015      	ands	r5, r2
10014030:	2280      	movs	r2, #128	; 0x80
10014032:	00d2      	lsls	r2, r2, #3
10014034:	18b2      	adds	r2, r6, r2
10014036:	484e      	ldr	r0, [pc, #312]	; (10014170 <__aeabi_dmul+0x4ec>)
10014038:	4282      	cmp	r2, r0
1001403a:	dd00      	ble.n	1001403e <__aeabi_dmul+0x3ba>
1001403c:	e6e7      	b.n	10013e0e <__aeabi_dmul+0x18a>
1001403e:	2401      	movs	r4, #1
10014040:	08db      	lsrs	r3, r3, #3
10014042:	0768      	lsls	r0, r5, #29
10014044:	4318      	orrs	r0, r3
10014046:	026d      	lsls	r5, r5, #9
10014048:	0553      	lsls	r3, r2, #21
1001404a:	4680      	mov	r8, r0
1001404c:	0b2d      	lsrs	r5, r5, #12
1001404e:	0d5b      	lsrs	r3, r3, #21
10014050:	400c      	ands	r4, r1
10014052:	e67d      	b.n	10013d50 <__aeabi_dmul+0xcc>
10014054:	2280      	movs	r2, #128	; 0x80
10014056:	4659      	mov	r1, fp
10014058:	0312      	lsls	r2, r2, #12
1001405a:	4211      	tst	r1, r2
1001405c:	d008      	beq.n	10014070 <__aeabi_dmul+0x3ec>
1001405e:	4215      	tst	r5, r2
10014060:	d106      	bne.n	10014070 <__aeabi_dmul+0x3ec>
10014062:	4315      	orrs	r5, r2
10014064:	032d      	lsls	r5, r5, #12
10014066:	4698      	mov	r8, r3
10014068:	0b2d      	lsrs	r5, r5, #12
1001406a:	464c      	mov	r4, r9
1001406c:	4b41      	ldr	r3, [pc, #260]	; (10014174 <__aeabi_dmul+0x4f0>)
1001406e:	e66f      	b.n	10013d50 <__aeabi_dmul+0xcc>
10014070:	465d      	mov	r5, fp
10014072:	4315      	orrs	r5, r2
10014074:	032d      	lsls	r5, r5, #12
10014076:	0b2d      	lsrs	r5, r5, #12
10014078:	4b3e      	ldr	r3, [pc, #248]	; (10014174 <__aeabi_dmul+0x4f0>)
1001407a:	e669      	b.n	10013d50 <__aeabi_dmul+0xcc>
1001407c:	0003      	movs	r3, r0
1001407e:	4655      	mov	r5, sl
10014080:	3b28      	subs	r3, #40	; 0x28
10014082:	409d      	lsls	r5, r3
10014084:	2300      	movs	r3, #0
10014086:	e6bc      	b.n	10013e02 <__aeabi_dmul+0x17e>
10014088:	4650      	mov	r0, sl
1001408a:	f000 fc37 	bl	100148fc <__clzsi2>
1001408e:	3020      	adds	r0, #32
10014090:	e6a8      	b.n	10013de4 <__aeabi_dmul+0x160>
10014092:	0003      	movs	r3, r0
10014094:	3b28      	subs	r3, #40	; 0x28
10014096:	409f      	lsls	r7, r3
10014098:	2300      	movs	r3, #0
1001409a:	46bb      	mov	fp, r7
1001409c:	4698      	mov	r8, r3
1001409e:	e689      	b.n	10013db4 <__aeabi_dmul+0x130>
100140a0:	f000 fc2c 	bl	100148fc <__clzsi2>
100140a4:	3020      	adds	r0, #32
100140a6:	e673      	b.n	10013d90 <__aeabi_dmul+0x10c>
100140a8:	2401      	movs	r4, #1
100140aa:	1aa6      	subs	r6, r4, r2
100140ac:	2e38      	cmp	r6, #56	; 0x38
100140ae:	dd07      	ble.n	100140c0 <__aeabi_dmul+0x43c>
100140b0:	2200      	movs	r2, #0
100140b2:	400c      	ands	r4, r1
100140b4:	2300      	movs	r3, #0
100140b6:	2500      	movs	r5, #0
100140b8:	4690      	mov	r8, r2
100140ba:	e649      	b.n	10013d50 <__aeabi_dmul+0xcc>
100140bc:	9e02      	ldr	r6, [sp, #8]
100140be:	e7a3      	b.n	10014008 <__aeabi_dmul+0x384>
100140c0:	2e1f      	cmp	r6, #31
100140c2:	dc20      	bgt.n	10014106 <__aeabi_dmul+0x482>
100140c4:	2220      	movs	r2, #32
100140c6:	002c      	movs	r4, r5
100140c8:	0018      	movs	r0, r3
100140ca:	1b92      	subs	r2, r2, r6
100140cc:	40f0      	lsrs	r0, r6
100140ce:	4094      	lsls	r4, r2
100140d0:	4093      	lsls	r3, r2
100140d2:	4304      	orrs	r4, r0
100140d4:	1e58      	subs	r0, r3, #1
100140d6:	4183      	sbcs	r3, r0
100140d8:	431c      	orrs	r4, r3
100140da:	40f5      	lsrs	r5, r6
100140dc:	0763      	lsls	r3, r4, #29
100140de:	d009      	beq.n	100140f4 <__aeabi_dmul+0x470>
100140e0:	230f      	movs	r3, #15
100140e2:	4023      	ands	r3, r4
100140e4:	2b04      	cmp	r3, #4
100140e6:	d005      	beq.n	100140f4 <__aeabi_dmul+0x470>
100140e8:	0023      	movs	r3, r4
100140ea:	1d1c      	adds	r4, r3, #4
100140ec:	429c      	cmp	r4, r3
100140ee:	4192      	sbcs	r2, r2
100140f0:	4252      	negs	r2, r2
100140f2:	18ad      	adds	r5, r5, r2
100140f4:	022b      	lsls	r3, r5, #8
100140f6:	d51f      	bpl.n	10014138 <__aeabi_dmul+0x4b4>
100140f8:	2401      	movs	r4, #1
100140fa:	2200      	movs	r2, #0
100140fc:	400c      	ands	r4, r1
100140fe:	2301      	movs	r3, #1
10014100:	2500      	movs	r5, #0
10014102:	4690      	mov	r8, r2
10014104:	e624      	b.n	10013d50 <__aeabi_dmul+0xcc>
10014106:	201f      	movs	r0, #31
10014108:	002c      	movs	r4, r5
1001410a:	4240      	negs	r0, r0
1001410c:	1a82      	subs	r2, r0, r2
1001410e:	40d4      	lsrs	r4, r2
10014110:	2e20      	cmp	r6, #32
10014112:	d01c      	beq.n	1001414e <__aeabi_dmul+0x4ca>
10014114:	2240      	movs	r2, #64	; 0x40
10014116:	1b96      	subs	r6, r2, r6
10014118:	40b5      	lsls	r5, r6
1001411a:	432b      	orrs	r3, r5
1001411c:	1e58      	subs	r0, r3, #1
1001411e:	4183      	sbcs	r3, r0
10014120:	2007      	movs	r0, #7
10014122:	4323      	orrs	r3, r4
10014124:	4018      	ands	r0, r3
10014126:	2500      	movs	r5, #0
10014128:	2800      	cmp	r0, #0
1001412a:	d009      	beq.n	10014140 <__aeabi_dmul+0x4bc>
1001412c:	220f      	movs	r2, #15
1001412e:	2500      	movs	r5, #0
10014130:	401a      	ands	r2, r3
10014132:	001c      	movs	r4, r3
10014134:	2a04      	cmp	r2, #4
10014136:	d1d8      	bne.n	100140ea <__aeabi_dmul+0x466>
10014138:	0023      	movs	r3, r4
1001413a:	0768      	lsls	r0, r5, #29
1001413c:	026d      	lsls	r5, r5, #9
1001413e:	0b2d      	lsrs	r5, r5, #12
10014140:	2401      	movs	r4, #1
10014142:	08db      	lsrs	r3, r3, #3
10014144:	4303      	orrs	r3, r0
10014146:	4698      	mov	r8, r3
10014148:	400c      	ands	r4, r1
1001414a:	2300      	movs	r3, #0
1001414c:	e600      	b.n	10013d50 <__aeabi_dmul+0xcc>
1001414e:	2500      	movs	r5, #0
10014150:	e7e3      	b.n	1001411a <__aeabi_dmul+0x496>
10014152:	2280      	movs	r2, #128	; 0x80
10014154:	2401      	movs	r4, #1
10014156:	0312      	lsls	r2, r2, #12
10014158:	4315      	orrs	r5, r2
1001415a:	032d      	lsls	r5, r5, #12
1001415c:	4698      	mov	r8, r3
1001415e:	0b2d      	lsrs	r5, r5, #12
10014160:	400c      	ands	r4, r1
10014162:	4b04      	ldr	r3, [pc, #16]	; (10014174 <__aeabi_dmul+0x4f0>)
10014164:	e5f4      	b.n	10013d50 <__aeabi_dmul+0xcc>
10014166:	46c0      	nop			; (mov r8, r8)
10014168:	000003ff 	.word	0x000003ff
1001416c:	feffffff 	.word	0xfeffffff
10014170:	000007fe 	.word	0x000007fe
10014174:	000007ff 	.word	0x000007ff

10014178 <__aeabi_dsub>:
10014178:	b5f0      	push	{r4, r5, r6, r7, lr}
1001417a:	4657      	mov	r7, sl
1001417c:	464e      	mov	r6, r9
1001417e:	4645      	mov	r5, r8
10014180:	b4e0      	push	{r5, r6, r7}
10014182:	000e      	movs	r6, r1
10014184:	0011      	movs	r1, r2
10014186:	0ff2      	lsrs	r2, r6, #31
10014188:	4692      	mov	sl, r2
1001418a:	00c5      	lsls	r5, r0, #3
1001418c:	0f42      	lsrs	r2, r0, #29
1001418e:	0318      	lsls	r0, r3, #12
10014190:	0337      	lsls	r7, r6, #12
10014192:	0074      	lsls	r4, r6, #1
10014194:	0a40      	lsrs	r0, r0, #9
10014196:	0f4e      	lsrs	r6, r1, #29
10014198:	0a7f      	lsrs	r7, r7, #9
1001419a:	4330      	orrs	r0, r6
1001419c:	4ecf      	ldr	r6, [pc, #828]	; (100144dc <__aeabi_dsub+0x364>)
1001419e:	4317      	orrs	r7, r2
100141a0:	005a      	lsls	r2, r3, #1
100141a2:	0d64      	lsrs	r4, r4, #21
100141a4:	0d52      	lsrs	r2, r2, #21
100141a6:	0fdb      	lsrs	r3, r3, #31
100141a8:	00c9      	lsls	r1, r1, #3
100141aa:	42b2      	cmp	r2, r6
100141ac:	d100      	bne.n	100141b0 <__aeabi_dsub+0x38>
100141ae:	e0e5      	b.n	1001437c <__aeabi_dsub+0x204>
100141b0:	2601      	movs	r6, #1
100141b2:	4073      	eors	r3, r6
100141b4:	1aa6      	subs	r6, r4, r2
100141b6:	46b4      	mov	ip, r6
100141b8:	4553      	cmp	r3, sl
100141ba:	d100      	bne.n	100141be <__aeabi_dsub+0x46>
100141bc:	e0af      	b.n	1001431e <__aeabi_dsub+0x1a6>
100141be:	2e00      	cmp	r6, #0
100141c0:	dc00      	bgt.n	100141c4 <__aeabi_dsub+0x4c>
100141c2:	e10d      	b.n	100143e0 <__aeabi_dsub+0x268>
100141c4:	2a00      	cmp	r2, #0
100141c6:	d13a      	bne.n	1001423e <__aeabi_dsub+0xc6>
100141c8:	0003      	movs	r3, r0
100141ca:	430b      	orrs	r3, r1
100141cc:	d000      	beq.n	100141d0 <__aeabi_dsub+0x58>
100141ce:	e0e4      	b.n	1001439a <__aeabi_dsub+0x222>
100141d0:	076b      	lsls	r3, r5, #29
100141d2:	d009      	beq.n	100141e8 <__aeabi_dsub+0x70>
100141d4:	230f      	movs	r3, #15
100141d6:	402b      	ands	r3, r5
100141d8:	2b04      	cmp	r3, #4
100141da:	d005      	beq.n	100141e8 <__aeabi_dsub+0x70>
100141dc:	1d2b      	adds	r3, r5, #4
100141de:	42ab      	cmp	r3, r5
100141e0:	41ad      	sbcs	r5, r5
100141e2:	426d      	negs	r5, r5
100141e4:	197f      	adds	r7, r7, r5
100141e6:	001d      	movs	r5, r3
100141e8:	023b      	lsls	r3, r7, #8
100141ea:	d400      	bmi.n	100141ee <__aeabi_dsub+0x76>
100141ec:	e088      	b.n	10014300 <__aeabi_dsub+0x188>
100141ee:	4bbb      	ldr	r3, [pc, #748]	; (100144dc <__aeabi_dsub+0x364>)
100141f0:	3401      	adds	r4, #1
100141f2:	429c      	cmp	r4, r3
100141f4:	d100      	bne.n	100141f8 <__aeabi_dsub+0x80>
100141f6:	e110      	b.n	1001441a <__aeabi_dsub+0x2a2>
100141f8:	003a      	movs	r2, r7
100141fa:	4bb9      	ldr	r3, [pc, #740]	; (100144e0 <__aeabi_dsub+0x368>)
100141fc:	4651      	mov	r1, sl
100141fe:	401a      	ands	r2, r3
10014200:	2301      	movs	r3, #1
10014202:	0750      	lsls	r0, r2, #29
10014204:	08ed      	lsrs	r5, r5, #3
10014206:	0252      	lsls	r2, r2, #9
10014208:	0564      	lsls	r4, r4, #21
1001420a:	4305      	orrs	r5, r0
1001420c:	0b12      	lsrs	r2, r2, #12
1001420e:	0d64      	lsrs	r4, r4, #21
10014210:	400b      	ands	r3, r1
10014212:	2100      	movs	r1, #0
10014214:	0028      	movs	r0, r5
10014216:	0312      	lsls	r2, r2, #12
10014218:	0d0d      	lsrs	r5, r1, #20
1001421a:	0b12      	lsrs	r2, r2, #12
1001421c:	0564      	lsls	r4, r4, #21
1001421e:	052d      	lsls	r5, r5, #20
10014220:	4315      	orrs	r5, r2
10014222:	0862      	lsrs	r2, r4, #1
10014224:	4caf      	ldr	r4, [pc, #700]	; (100144e4 <__aeabi_dsub+0x36c>)
10014226:	07db      	lsls	r3, r3, #31
10014228:	402c      	ands	r4, r5
1001422a:	4314      	orrs	r4, r2
1001422c:	0064      	lsls	r4, r4, #1
1001422e:	0864      	lsrs	r4, r4, #1
10014230:	431c      	orrs	r4, r3
10014232:	0021      	movs	r1, r4
10014234:	bc1c      	pop	{r2, r3, r4}
10014236:	4690      	mov	r8, r2
10014238:	4699      	mov	r9, r3
1001423a:	46a2      	mov	sl, r4
1001423c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001423e:	4ba7      	ldr	r3, [pc, #668]	; (100144dc <__aeabi_dsub+0x364>)
10014240:	429c      	cmp	r4, r3
10014242:	d0c5      	beq.n	100141d0 <__aeabi_dsub+0x58>
10014244:	2380      	movs	r3, #128	; 0x80
10014246:	041b      	lsls	r3, r3, #16
10014248:	4318      	orrs	r0, r3
1001424a:	4663      	mov	r3, ip
1001424c:	2b38      	cmp	r3, #56	; 0x38
1001424e:	dd00      	ble.n	10014252 <__aeabi_dsub+0xda>
10014250:	e0fd      	b.n	1001444e <__aeabi_dsub+0x2d6>
10014252:	2b1f      	cmp	r3, #31
10014254:	dd00      	ble.n	10014258 <__aeabi_dsub+0xe0>
10014256:	e130      	b.n	100144ba <__aeabi_dsub+0x342>
10014258:	4662      	mov	r2, ip
1001425a:	2320      	movs	r3, #32
1001425c:	1a9b      	subs	r3, r3, r2
1001425e:	0002      	movs	r2, r0
10014260:	409a      	lsls	r2, r3
10014262:	4666      	mov	r6, ip
10014264:	4690      	mov	r8, r2
10014266:	000a      	movs	r2, r1
10014268:	4099      	lsls	r1, r3
1001426a:	40f2      	lsrs	r2, r6
1001426c:	4646      	mov	r6, r8
1001426e:	1e4b      	subs	r3, r1, #1
10014270:	4199      	sbcs	r1, r3
10014272:	4332      	orrs	r2, r6
10014274:	4311      	orrs	r1, r2
10014276:	4663      	mov	r3, ip
10014278:	0002      	movs	r2, r0
1001427a:	40da      	lsrs	r2, r3
1001427c:	1a69      	subs	r1, r5, r1
1001427e:	428d      	cmp	r5, r1
10014280:	419b      	sbcs	r3, r3
10014282:	000d      	movs	r5, r1
10014284:	1aba      	subs	r2, r7, r2
10014286:	425b      	negs	r3, r3
10014288:	1ad7      	subs	r7, r2, r3
1001428a:	023b      	lsls	r3, r7, #8
1001428c:	d535      	bpl.n	100142fa <__aeabi_dsub+0x182>
1001428e:	027a      	lsls	r2, r7, #9
10014290:	0a53      	lsrs	r3, r2, #9
10014292:	4698      	mov	r8, r3
10014294:	4643      	mov	r3, r8
10014296:	2b00      	cmp	r3, #0
10014298:	d100      	bne.n	1001429c <__aeabi_dsub+0x124>
1001429a:	e0c4      	b.n	10014426 <__aeabi_dsub+0x2ae>
1001429c:	4640      	mov	r0, r8
1001429e:	f000 fb2d 	bl	100148fc <__clzsi2>
100142a2:	0003      	movs	r3, r0
100142a4:	3b08      	subs	r3, #8
100142a6:	2b1f      	cmp	r3, #31
100142a8:	dd00      	ble.n	100142ac <__aeabi_dsub+0x134>
100142aa:	e0c5      	b.n	10014438 <__aeabi_dsub+0x2c0>
100142ac:	2220      	movs	r2, #32
100142ae:	0029      	movs	r1, r5
100142b0:	1ad2      	subs	r2, r2, r3
100142b2:	4647      	mov	r7, r8
100142b4:	40d1      	lsrs	r1, r2
100142b6:	409f      	lsls	r7, r3
100142b8:	000a      	movs	r2, r1
100142ba:	409d      	lsls	r5, r3
100142bc:	433a      	orrs	r2, r7
100142be:	429c      	cmp	r4, r3
100142c0:	dd00      	ble.n	100142c4 <__aeabi_dsub+0x14c>
100142c2:	e0c0      	b.n	10014446 <__aeabi_dsub+0x2ce>
100142c4:	1b1c      	subs	r4, r3, r4
100142c6:	1c63      	adds	r3, r4, #1
100142c8:	2b1f      	cmp	r3, #31
100142ca:	dd00      	ble.n	100142ce <__aeabi_dsub+0x156>
100142cc:	e0e4      	b.n	10014498 <__aeabi_dsub+0x320>
100142ce:	2120      	movs	r1, #32
100142d0:	0014      	movs	r4, r2
100142d2:	0028      	movs	r0, r5
100142d4:	1ac9      	subs	r1, r1, r3
100142d6:	40d8      	lsrs	r0, r3
100142d8:	408c      	lsls	r4, r1
100142da:	408d      	lsls	r5, r1
100142dc:	4304      	orrs	r4, r0
100142de:	40da      	lsrs	r2, r3
100142e0:	1e68      	subs	r0, r5, #1
100142e2:	4185      	sbcs	r5, r0
100142e4:	0017      	movs	r7, r2
100142e6:	4325      	orrs	r5, r4
100142e8:	2400      	movs	r4, #0
100142ea:	e771      	b.n	100141d0 <__aeabi_dsub+0x58>
100142ec:	4642      	mov	r2, r8
100142ee:	4663      	mov	r3, ip
100142f0:	431a      	orrs	r2, r3
100142f2:	d100      	bne.n	100142f6 <__aeabi_dsub+0x17e>
100142f4:	e24c      	b.n	10014790 <__aeabi_dsub+0x618>
100142f6:	4667      	mov	r7, ip
100142f8:	4645      	mov	r5, r8
100142fa:	076b      	lsls	r3, r5, #29
100142fc:	d000      	beq.n	10014300 <__aeabi_dsub+0x188>
100142fe:	e769      	b.n	100141d4 <__aeabi_dsub+0x5c>
10014300:	2301      	movs	r3, #1
10014302:	4651      	mov	r1, sl
10014304:	0778      	lsls	r0, r7, #29
10014306:	08ed      	lsrs	r5, r5, #3
10014308:	08fa      	lsrs	r2, r7, #3
1001430a:	400b      	ands	r3, r1
1001430c:	4305      	orrs	r5, r0
1001430e:	4973      	ldr	r1, [pc, #460]	; (100144dc <__aeabi_dsub+0x364>)
10014310:	428c      	cmp	r4, r1
10014312:	d038      	beq.n	10014386 <__aeabi_dsub+0x20e>
10014314:	0312      	lsls	r2, r2, #12
10014316:	0564      	lsls	r4, r4, #21
10014318:	0b12      	lsrs	r2, r2, #12
1001431a:	0d64      	lsrs	r4, r4, #21
1001431c:	e779      	b.n	10014212 <__aeabi_dsub+0x9a>
1001431e:	2e00      	cmp	r6, #0
10014320:	dc00      	bgt.n	10014324 <__aeabi_dsub+0x1ac>
10014322:	e09a      	b.n	1001445a <__aeabi_dsub+0x2e2>
10014324:	2a00      	cmp	r2, #0
10014326:	d047      	beq.n	100143b8 <__aeabi_dsub+0x240>
10014328:	4a6c      	ldr	r2, [pc, #432]	; (100144dc <__aeabi_dsub+0x364>)
1001432a:	4294      	cmp	r4, r2
1001432c:	d100      	bne.n	10014330 <__aeabi_dsub+0x1b8>
1001432e:	e74f      	b.n	100141d0 <__aeabi_dsub+0x58>
10014330:	2280      	movs	r2, #128	; 0x80
10014332:	0412      	lsls	r2, r2, #16
10014334:	4310      	orrs	r0, r2
10014336:	4662      	mov	r2, ip
10014338:	2a38      	cmp	r2, #56	; 0x38
1001433a:	dc00      	bgt.n	1001433e <__aeabi_dsub+0x1c6>
1001433c:	e108      	b.n	10014550 <__aeabi_dsub+0x3d8>
1001433e:	4301      	orrs	r1, r0
10014340:	1e48      	subs	r0, r1, #1
10014342:	4181      	sbcs	r1, r0
10014344:	2200      	movs	r2, #0
10014346:	b2c9      	uxtb	r1, r1
10014348:	1949      	adds	r1, r1, r5
1001434a:	19d2      	adds	r2, r2, r7
1001434c:	42a9      	cmp	r1, r5
1001434e:	41bf      	sbcs	r7, r7
10014350:	000d      	movs	r5, r1
10014352:	427f      	negs	r7, r7
10014354:	18bf      	adds	r7, r7, r2
10014356:	023a      	lsls	r2, r7, #8
10014358:	d400      	bmi.n	1001435c <__aeabi_dsub+0x1e4>
1001435a:	e142      	b.n	100145e2 <__aeabi_dsub+0x46a>
1001435c:	4a5f      	ldr	r2, [pc, #380]	; (100144dc <__aeabi_dsub+0x364>)
1001435e:	3401      	adds	r4, #1
10014360:	4294      	cmp	r4, r2
10014362:	d100      	bne.n	10014366 <__aeabi_dsub+0x1ee>
10014364:	e14e      	b.n	10014604 <__aeabi_dsub+0x48c>
10014366:	2001      	movs	r0, #1
10014368:	4a5d      	ldr	r2, [pc, #372]	; (100144e0 <__aeabi_dsub+0x368>)
1001436a:	0869      	lsrs	r1, r5, #1
1001436c:	403a      	ands	r2, r7
1001436e:	4028      	ands	r0, r5
10014370:	4308      	orrs	r0, r1
10014372:	07d5      	lsls	r5, r2, #31
10014374:	4305      	orrs	r5, r0
10014376:	0857      	lsrs	r7, r2, #1
10014378:	469a      	mov	sl, r3
1001437a:	e729      	b.n	100141d0 <__aeabi_dsub+0x58>
1001437c:	0006      	movs	r6, r0
1001437e:	430e      	orrs	r6, r1
10014380:	d000      	beq.n	10014384 <__aeabi_dsub+0x20c>
10014382:	e717      	b.n	100141b4 <__aeabi_dsub+0x3c>
10014384:	e714      	b.n	100141b0 <__aeabi_dsub+0x38>
10014386:	0029      	movs	r1, r5
10014388:	4311      	orrs	r1, r2
1001438a:	d100      	bne.n	1001438e <__aeabi_dsub+0x216>
1001438c:	e1f9      	b.n	10014782 <__aeabi_dsub+0x60a>
1001438e:	2180      	movs	r1, #128	; 0x80
10014390:	0309      	lsls	r1, r1, #12
10014392:	430a      	orrs	r2, r1
10014394:	0312      	lsls	r2, r2, #12
10014396:	0b12      	lsrs	r2, r2, #12
10014398:	e73b      	b.n	10014212 <__aeabi_dsub+0x9a>
1001439a:	2301      	movs	r3, #1
1001439c:	425b      	negs	r3, r3
1001439e:	4698      	mov	r8, r3
100143a0:	44c4      	add	ip, r8
100143a2:	4663      	mov	r3, ip
100143a4:	2b00      	cmp	r3, #0
100143a6:	d172      	bne.n	1001448e <__aeabi_dsub+0x316>
100143a8:	1a69      	subs	r1, r5, r1
100143aa:	428d      	cmp	r5, r1
100143ac:	419b      	sbcs	r3, r3
100143ae:	1a3f      	subs	r7, r7, r0
100143b0:	425b      	negs	r3, r3
100143b2:	1aff      	subs	r7, r7, r3
100143b4:	000d      	movs	r5, r1
100143b6:	e768      	b.n	1001428a <__aeabi_dsub+0x112>
100143b8:	0002      	movs	r2, r0
100143ba:	430a      	orrs	r2, r1
100143bc:	d100      	bne.n	100143c0 <__aeabi_dsub+0x248>
100143be:	e707      	b.n	100141d0 <__aeabi_dsub+0x58>
100143c0:	2201      	movs	r2, #1
100143c2:	4252      	negs	r2, r2
100143c4:	4690      	mov	r8, r2
100143c6:	44c4      	add	ip, r8
100143c8:	4662      	mov	r2, ip
100143ca:	2a00      	cmp	r2, #0
100143cc:	d000      	beq.n	100143d0 <__aeabi_dsub+0x258>
100143ce:	e0e6      	b.n	1001459e <__aeabi_dsub+0x426>
100143d0:	1869      	adds	r1, r5, r1
100143d2:	42a9      	cmp	r1, r5
100143d4:	41b6      	sbcs	r6, r6
100143d6:	183f      	adds	r7, r7, r0
100143d8:	4276      	negs	r6, r6
100143da:	19f7      	adds	r7, r6, r7
100143dc:	000d      	movs	r5, r1
100143de:	e7ba      	b.n	10014356 <__aeabi_dsub+0x1de>
100143e0:	2e00      	cmp	r6, #0
100143e2:	d000      	beq.n	100143e6 <__aeabi_dsub+0x26e>
100143e4:	e080      	b.n	100144e8 <__aeabi_dsub+0x370>
100143e6:	1c62      	adds	r2, r4, #1
100143e8:	0552      	lsls	r2, r2, #21
100143ea:	0d52      	lsrs	r2, r2, #21
100143ec:	2a01      	cmp	r2, #1
100143ee:	dc00      	bgt.n	100143f2 <__aeabi_dsub+0x27a>
100143f0:	e0f9      	b.n	100145e6 <__aeabi_dsub+0x46e>
100143f2:	1a6a      	subs	r2, r5, r1
100143f4:	4691      	mov	r9, r2
100143f6:	454d      	cmp	r5, r9
100143f8:	41b6      	sbcs	r6, r6
100143fa:	1a3a      	subs	r2, r7, r0
100143fc:	4276      	negs	r6, r6
100143fe:	1b92      	subs	r2, r2, r6
10014400:	4690      	mov	r8, r2
10014402:	0212      	lsls	r2, r2, #8
10014404:	d400      	bmi.n	10014408 <__aeabi_dsub+0x290>
10014406:	e099      	b.n	1001453c <__aeabi_dsub+0x3c4>
10014408:	1b4d      	subs	r5, r1, r5
1001440a:	42a9      	cmp	r1, r5
1001440c:	4189      	sbcs	r1, r1
1001440e:	1bc7      	subs	r7, r0, r7
10014410:	4249      	negs	r1, r1
10014412:	1a7a      	subs	r2, r7, r1
10014414:	4690      	mov	r8, r2
10014416:	469a      	mov	sl, r3
10014418:	e73c      	b.n	10014294 <__aeabi_dsub+0x11c>
1001441a:	4652      	mov	r2, sl
1001441c:	2301      	movs	r3, #1
1001441e:	2500      	movs	r5, #0
10014420:	4013      	ands	r3, r2
10014422:	2200      	movs	r2, #0
10014424:	e6f5      	b.n	10014212 <__aeabi_dsub+0x9a>
10014426:	0028      	movs	r0, r5
10014428:	f000 fa68 	bl	100148fc <__clzsi2>
1001442c:	3020      	adds	r0, #32
1001442e:	0003      	movs	r3, r0
10014430:	3b08      	subs	r3, #8
10014432:	2b1f      	cmp	r3, #31
10014434:	dc00      	bgt.n	10014438 <__aeabi_dsub+0x2c0>
10014436:	e739      	b.n	100142ac <__aeabi_dsub+0x134>
10014438:	002a      	movs	r2, r5
1001443a:	3828      	subs	r0, #40	; 0x28
1001443c:	4082      	lsls	r2, r0
1001443e:	2500      	movs	r5, #0
10014440:	429c      	cmp	r4, r3
10014442:	dc00      	bgt.n	10014446 <__aeabi_dsub+0x2ce>
10014444:	e73e      	b.n	100142c4 <__aeabi_dsub+0x14c>
10014446:	4f26      	ldr	r7, [pc, #152]	; (100144e0 <__aeabi_dsub+0x368>)
10014448:	1ae4      	subs	r4, r4, r3
1001444a:	4017      	ands	r7, r2
1001444c:	e6c0      	b.n	100141d0 <__aeabi_dsub+0x58>
1001444e:	4301      	orrs	r1, r0
10014450:	1e48      	subs	r0, r1, #1
10014452:	4181      	sbcs	r1, r0
10014454:	2200      	movs	r2, #0
10014456:	b2c9      	uxtb	r1, r1
10014458:	e710      	b.n	1001427c <__aeabi_dsub+0x104>
1001445a:	2e00      	cmp	r6, #0
1001445c:	d000      	beq.n	10014460 <__aeabi_dsub+0x2e8>
1001445e:	e0f1      	b.n	10014644 <__aeabi_dsub+0x4cc>
10014460:	1c62      	adds	r2, r4, #1
10014462:	4694      	mov	ip, r2
10014464:	0552      	lsls	r2, r2, #21
10014466:	0d52      	lsrs	r2, r2, #21
10014468:	2a01      	cmp	r2, #1
1001446a:	dc00      	bgt.n	1001446e <__aeabi_dsub+0x2f6>
1001446c:	e0a0      	b.n	100145b0 <__aeabi_dsub+0x438>
1001446e:	4a1b      	ldr	r2, [pc, #108]	; (100144dc <__aeabi_dsub+0x364>)
10014470:	4594      	cmp	ip, r2
10014472:	d100      	bne.n	10014476 <__aeabi_dsub+0x2fe>
10014474:	e0c5      	b.n	10014602 <__aeabi_dsub+0x48a>
10014476:	1869      	adds	r1, r5, r1
10014478:	42a9      	cmp	r1, r5
1001447a:	4192      	sbcs	r2, r2
1001447c:	183f      	adds	r7, r7, r0
1001447e:	4252      	negs	r2, r2
10014480:	19d2      	adds	r2, r2, r7
10014482:	0849      	lsrs	r1, r1, #1
10014484:	07d5      	lsls	r5, r2, #31
10014486:	430d      	orrs	r5, r1
10014488:	0857      	lsrs	r7, r2, #1
1001448a:	4664      	mov	r4, ip
1001448c:	e6a0      	b.n	100141d0 <__aeabi_dsub+0x58>
1001448e:	4b13      	ldr	r3, [pc, #76]	; (100144dc <__aeabi_dsub+0x364>)
10014490:	429c      	cmp	r4, r3
10014492:	d000      	beq.n	10014496 <__aeabi_dsub+0x31e>
10014494:	e6d9      	b.n	1001424a <__aeabi_dsub+0xd2>
10014496:	e69b      	b.n	100141d0 <__aeabi_dsub+0x58>
10014498:	0011      	movs	r1, r2
1001449a:	3c1f      	subs	r4, #31
1001449c:	40e1      	lsrs	r1, r4
1001449e:	000c      	movs	r4, r1
100144a0:	2b20      	cmp	r3, #32
100144a2:	d100      	bne.n	100144a6 <__aeabi_dsub+0x32e>
100144a4:	e080      	b.n	100145a8 <__aeabi_dsub+0x430>
100144a6:	2140      	movs	r1, #64	; 0x40
100144a8:	1acb      	subs	r3, r1, r3
100144aa:	409a      	lsls	r2, r3
100144ac:	4315      	orrs	r5, r2
100144ae:	1e6a      	subs	r2, r5, #1
100144b0:	4195      	sbcs	r5, r2
100144b2:	2700      	movs	r7, #0
100144b4:	4325      	orrs	r5, r4
100144b6:	2400      	movs	r4, #0
100144b8:	e71f      	b.n	100142fa <__aeabi_dsub+0x182>
100144ba:	4663      	mov	r3, ip
100144bc:	0002      	movs	r2, r0
100144be:	3b20      	subs	r3, #32
100144c0:	40da      	lsrs	r2, r3
100144c2:	4663      	mov	r3, ip
100144c4:	2b20      	cmp	r3, #32
100144c6:	d071      	beq.n	100145ac <__aeabi_dsub+0x434>
100144c8:	2340      	movs	r3, #64	; 0x40
100144ca:	4666      	mov	r6, ip
100144cc:	1b9b      	subs	r3, r3, r6
100144ce:	4098      	lsls	r0, r3
100144d0:	4301      	orrs	r1, r0
100144d2:	1e48      	subs	r0, r1, #1
100144d4:	4181      	sbcs	r1, r0
100144d6:	4311      	orrs	r1, r2
100144d8:	2200      	movs	r2, #0
100144da:	e6cf      	b.n	1001427c <__aeabi_dsub+0x104>
100144dc:	000007ff 	.word	0x000007ff
100144e0:	ff7fffff 	.word	0xff7fffff
100144e4:	800fffff 	.word	0x800fffff
100144e8:	2c00      	cmp	r4, #0
100144ea:	d048      	beq.n	1001457e <__aeabi_dsub+0x406>
100144ec:	4cca      	ldr	r4, [pc, #808]	; (10014818 <__aeabi_dsub+0x6a0>)
100144ee:	42a2      	cmp	r2, r4
100144f0:	d100      	bne.n	100144f4 <__aeabi_dsub+0x37c>
100144f2:	e0a2      	b.n	1001463a <__aeabi_dsub+0x4c2>
100144f4:	4274      	negs	r4, r6
100144f6:	46a1      	mov	r9, r4
100144f8:	2480      	movs	r4, #128	; 0x80
100144fa:	0424      	lsls	r4, r4, #16
100144fc:	4327      	orrs	r7, r4
100144fe:	464c      	mov	r4, r9
10014500:	2c38      	cmp	r4, #56	; 0x38
10014502:	dd00      	ble.n	10014506 <__aeabi_dsub+0x38e>
10014504:	e0db      	b.n	100146be <__aeabi_dsub+0x546>
10014506:	2c1f      	cmp	r4, #31
10014508:	dd00      	ble.n	1001450c <__aeabi_dsub+0x394>
1001450a:	e144      	b.n	10014796 <__aeabi_dsub+0x61e>
1001450c:	464e      	mov	r6, r9
1001450e:	2420      	movs	r4, #32
10014510:	1ba4      	subs	r4, r4, r6
10014512:	003e      	movs	r6, r7
10014514:	40a6      	lsls	r6, r4
10014516:	46a2      	mov	sl, r4
10014518:	46b0      	mov	r8, r6
1001451a:	464c      	mov	r4, r9
1001451c:	002e      	movs	r6, r5
1001451e:	40e6      	lsrs	r6, r4
10014520:	46b4      	mov	ip, r6
10014522:	4646      	mov	r6, r8
10014524:	4664      	mov	r4, ip
10014526:	4326      	orrs	r6, r4
10014528:	4654      	mov	r4, sl
1001452a:	40a5      	lsls	r5, r4
1001452c:	1e6c      	subs	r4, r5, #1
1001452e:	41a5      	sbcs	r5, r4
10014530:	0034      	movs	r4, r6
10014532:	432c      	orrs	r4, r5
10014534:	464d      	mov	r5, r9
10014536:	40ef      	lsrs	r7, r5
10014538:	1b0d      	subs	r5, r1, r4
1001453a:	e028      	b.n	1001458e <__aeabi_dsub+0x416>
1001453c:	464a      	mov	r2, r9
1001453e:	4643      	mov	r3, r8
10014540:	464d      	mov	r5, r9
10014542:	431a      	orrs	r2, r3
10014544:	d000      	beq.n	10014548 <__aeabi_dsub+0x3d0>
10014546:	e6a5      	b.n	10014294 <__aeabi_dsub+0x11c>
10014548:	2300      	movs	r3, #0
1001454a:	2400      	movs	r4, #0
1001454c:	2500      	movs	r5, #0
1001454e:	e6de      	b.n	1001430e <__aeabi_dsub+0x196>
10014550:	2a1f      	cmp	r2, #31
10014552:	dc5a      	bgt.n	1001460a <__aeabi_dsub+0x492>
10014554:	4666      	mov	r6, ip
10014556:	2220      	movs	r2, #32
10014558:	1b92      	subs	r2, r2, r6
1001455a:	0006      	movs	r6, r0
1001455c:	4096      	lsls	r6, r2
1001455e:	4691      	mov	r9, r2
10014560:	46b0      	mov	r8, r6
10014562:	4662      	mov	r2, ip
10014564:	000e      	movs	r6, r1
10014566:	40d6      	lsrs	r6, r2
10014568:	4642      	mov	r2, r8
1001456a:	4316      	orrs	r6, r2
1001456c:	464a      	mov	r2, r9
1001456e:	4091      	lsls	r1, r2
10014570:	1e4a      	subs	r2, r1, #1
10014572:	4191      	sbcs	r1, r2
10014574:	0002      	movs	r2, r0
10014576:	4660      	mov	r0, ip
10014578:	4331      	orrs	r1, r6
1001457a:	40c2      	lsrs	r2, r0
1001457c:	e6e4      	b.n	10014348 <__aeabi_dsub+0x1d0>
1001457e:	003c      	movs	r4, r7
10014580:	432c      	orrs	r4, r5
10014582:	d05a      	beq.n	1001463a <__aeabi_dsub+0x4c2>
10014584:	43f4      	mvns	r4, r6
10014586:	46a1      	mov	r9, r4
10014588:	2c00      	cmp	r4, #0
1001458a:	d152      	bne.n	10014632 <__aeabi_dsub+0x4ba>
1001458c:	1b4d      	subs	r5, r1, r5
1001458e:	42a9      	cmp	r1, r5
10014590:	4189      	sbcs	r1, r1
10014592:	1bc7      	subs	r7, r0, r7
10014594:	4249      	negs	r1, r1
10014596:	1a7f      	subs	r7, r7, r1
10014598:	0014      	movs	r4, r2
1001459a:	469a      	mov	sl, r3
1001459c:	e675      	b.n	1001428a <__aeabi_dsub+0x112>
1001459e:	4a9e      	ldr	r2, [pc, #632]	; (10014818 <__aeabi_dsub+0x6a0>)
100145a0:	4294      	cmp	r4, r2
100145a2:	d000      	beq.n	100145a6 <__aeabi_dsub+0x42e>
100145a4:	e6c7      	b.n	10014336 <__aeabi_dsub+0x1be>
100145a6:	e613      	b.n	100141d0 <__aeabi_dsub+0x58>
100145a8:	2200      	movs	r2, #0
100145aa:	e77f      	b.n	100144ac <__aeabi_dsub+0x334>
100145ac:	2000      	movs	r0, #0
100145ae:	e78f      	b.n	100144d0 <__aeabi_dsub+0x358>
100145b0:	2c00      	cmp	r4, #0
100145b2:	d000      	beq.n	100145b6 <__aeabi_dsub+0x43e>
100145b4:	e0c8      	b.n	10014748 <__aeabi_dsub+0x5d0>
100145b6:	003b      	movs	r3, r7
100145b8:	432b      	orrs	r3, r5
100145ba:	d100      	bne.n	100145be <__aeabi_dsub+0x446>
100145bc:	e10f      	b.n	100147de <__aeabi_dsub+0x666>
100145be:	0003      	movs	r3, r0
100145c0:	430b      	orrs	r3, r1
100145c2:	d100      	bne.n	100145c6 <__aeabi_dsub+0x44e>
100145c4:	e604      	b.n	100141d0 <__aeabi_dsub+0x58>
100145c6:	1869      	adds	r1, r5, r1
100145c8:	42a9      	cmp	r1, r5
100145ca:	419b      	sbcs	r3, r3
100145cc:	183f      	adds	r7, r7, r0
100145ce:	425b      	negs	r3, r3
100145d0:	19df      	adds	r7, r3, r7
100145d2:	023b      	lsls	r3, r7, #8
100145d4:	d400      	bmi.n	100145d8 <__aeabi_dsub+0x460>
100145d6:	e11a      	b.n	1001480e <__aeabi_dsub+0x696>
100145d8:	4b90      	ldr	r3, [pc, #576]	; (1001481c <__aeabi_dsub+0x6a4>)
100145da:	000d      	movs	r5, r1
100145dc:	401f      	ands	r7, r3
100145de:	4664      	mov	r4, ip
100145e0:	e5f6      	b.n	100141d0 <__aeabi_dsub+0x58>
100145e2:	469a      	mov	sl, r3
100145e4:	e689      	b.n	100142fa <__aeabi_dsub+0x182>
100145e6:	003a      	movs	r2, r7
100145e8:	432a      	orrs	r2, r5
100145ea:	2c00      	cmp	r4, #0
100145ec:	d15c      	bne.n	100146a8 <__aeabi_dsub+0x530>
100145ee:	2a00      	cmp	r2, #0
100145f0:	d175      	bne.n	100146de <__aeabi_dsub+0x566>
100145f2:	0002      	movs	r2, r0
100145f4:	430a      	orrs	r2, r1
100145f6:	d100      	bne.n	100145fa <__aeabi_dsub+0x482>
100145f8:	e0ca      	b.n	10014790 <__aeabi_dsub+0x618>
100145fa:	0007      	movs	r7, r0
100145fc:	000d      	movs	r5, r1
100145fe:	469a      	mov	sl, r3
10014600:	e5e6      	b.n	100141d0 <__aeabi_dsub+0x58>
10014602:	4664      	mov	r4, ip
10014604:	2200      	movs	r2, #0
10014606:	2500      	movs	r5, #0
10014608:	e681      	b.n	1001430e <__aeabi_dsub+0x196>
1001460a:	4662      	mov	r2, ip
1001460c:	0006      	movs	r6, r0
1001460e:	3a20      	subs	r2, #32
10014610:	40d6      	lsrs	r6, r2
10014612:	4662      	mov	r2, ip
10014614:	46b0      	mov	r8, r6
10014616:	2a20      	cmp	r2, #32
10014618:	d100      	bne.n	1001461c <__aeabi_dsub+0x4a4>
1001461a:	e0b7      	b.n	1001478c <__aeabi_dsub+0x614>
1001461c:	2240      	movs	r2, #64	; 0x40
1001461e:	4666      	mov	r6, ip
10014620:	1b92      	subs	r2, r2, r6
10014622:	4090      	lsls	r0, r2
10014624:	4301      	orrs	r1, r0
10014626:	4642      	mov	r2, r8
10014628:	1e48      	subs	r0, r1, #1
1001462a:	4181      	sbcs	r1, r0
1001462c:	4311      	orrs	r1, r2
1001462e:	2200      	movs	r2, #0
10014630:	e68a      	b.n	10014348 <__aeabi_dsub+0x1d0>
10014632:	4c79      	ldr	r4, [pc, #484]	; (10014818 <__aeabi_dsub+0x6a0>)
10014634:	42a2      	cmp	r2, r4
10014636:	d000      	beq.n	1001463a <__aeabi_dsub+0x4c2>
10014638:	e761      	b.n	100144fe <__aeabi_dsub+0x386>
1001463a:	0007      	movs	r7, r0
1001463c:	000d      	movs	r5, r1
1001463e:	0014      	movs	r4, r2
10014640:	469a      	mov	sl, r3
10014642:	e5c5      	b.n	100141d0 <__aeabi_dsub+0x58>
10014644:	2c00      	cmp	r4, #0
10014646:	d141      	bne.n	100146cc <__aeabi_dsub+0x554>
10014648:	003c      	movs	r4, r7
1001464a:	432c      	orrs	r4, r5
1001464c:	d078      	beq.n	10014740 <__aeabi_dsub+0x5c8>
1001464e:	43f4      	mvns	r4, r6
10014650:	46a1      	mov	r9, r4
10014652:	2c00      	cmp	r4, #0
10014654:	d020      	beq.n	10014698 <__aeabi_dsub+0x520>
10014656:	4c70      	ldr	r4, [pc, #448]	; (10014818 <__aeabi_dsub+0x6a0>)
10014658:	42a2      	cmp	r2, r4
1001465a:	d071      	beq.n	10014740 <__aeabi_dsub+0x5c8>
1001465c:	464c      	mov	r4, r9
1001465e:	2c38      	cmp	r4, #56	; 0x38
10014660:	dd00      	ble.n	10014664 <__aeabi_dsub+0x4ec>
10014662:	e0b2      	b.n	100147ca <__aeabi_dsub+0x652>
10014664:	2c1f      	cmp	r4, #31
10014666:	dd00      	ble.n	1001466a <__aeabi_dsub+0x4f2>
10014668:	e0bc      	b.n	100147e4 <__aeabi_dsub+0x66c>
1001466a:	2620      	movs	r6, #32
1001466c:	1b34      	subs	r4, r6, r4
1001466e:	46a2      	mov	sl, r4
10014670:	003c      	movs	r4, r7
10014672:	4656      	mov	r6, sl
10014674:	40b4      	lsls	r4, r6
10014676:	464e      	mov	r6, r9
10014678:	46a0      	mov	r8, r4
1001467a:	002c      	movs	r4, r5
1001467c:	40f4      	lsrs	r4, r6
1001467e:	46a4      	mov	ip, r4
10014680:	4644      	mov	r4, r8
10014682:	4666      	mov	r6, ip
10014684:	4334      	orrs	r4, r6
10014686:	46a4      	mov	ip, r4
10014688:	4654      	mov	r4, sl
1001468a:	40a5      	lsls	r5, r4
1001468c:	4664      	mov	r4, ip
1001468e:	1e6e      	subs	r6, r5, #1
10014690:	41b5      	sbcs	r5, r6
10014692:	4325      	orrs	r5, r4
10014694:	464c      	mov	r4, r9
10014696:	40e7      	lsrs	r7, r4
10014698:	186d      	adds	r5, r5, r1
1001469a:	428d      	cmp	r5, r1
1001469c:	4189      	sbcs	r1, r1
1001469e:	183f      	adds	r7, r7, r0
100146a0:	4249      	negs	r1, r1
100146a2:	19cf      	adds	r7, r1, r7
100146a4:	0014      	movs	r4, r2
100146a6:	e656      	b.n	10014356 <__aeabi_dsub+0x1de>
100146a8:	2a00      	cmp	r2, #0
100146aa:	d12f      	bne.n	1001470c <__aeabi_dsub+0x594>
100146ac:	0002      	movs	r2, r0
100146ae:	430a      	orrs	r2, r1
100146b0:	d100      	bne.n	100146b4 <__aeabi_dsub+0x53c>
100146b2:	e084      	b.n	100147be <__aeabi_dsub+0x646>
100146b4:	0007      	movs	r7, r0
100146b6:	000d      	movs	r5, r1
100146b8:	469a      	mov	sl, r3
100146ba:	4c57      	ldr	r4, [pc, #348]	; (10014818 <__aeabi_dsub+0x6a0>)
100146bc:	e588      	b.n	100141d0 <__aeabi_dsub+0x58>
100146be:	433d      	orrs	r5, r7
100146c0:	1e6f      	subs	r7, r5, #1
100146c2:	41bd      	sbcs	r5, r7
100146c4:	b2ec      	uxtb	r4, r5
100146c6:	2700      	movs	r7, #0
100146c8:	1b0d      	subs	r5, r1, r4
100146ca:	e760      	b.n	1001458e <__aeabi_dsub+0x416>
100146cc:	4c52      	ldr	r4, [pc, #328]	; (10014818 <__aeabi_dsub+0x6a0>)
100146ce:	42a2      	cmp	r2, r4
100146d0:	d036      	beq.n	10014740 <__aeabi_dsub+0x5c8>
100146d2:	4274      	negs	r4, r6
100146d4:	2680      	movs	r6, #128	; 0x80
100146d6:	0436      	lsls	r6, r6, #16
100146d8:	46a1      	mov	r9, r4
100146da:	4337      	orrs	r7, r6
100146dc:	e7be      	b.n	1001465c <__aeabi_dsub+0x4e4>
100146de:	0002      	movs	r2, r0
100146e0:	430a      	orrs	r2, r1
100146e2:	d100      	bne.n	100146e6 <__aeabi_dsub+0x56e>
100146e4:	e574      	b.n	100141d0 <__aeabi_dsub+0x58>
100146e6:	1a6a      	subs	r2, r5, r1
100146e8:	4690      	mov	r8, r2
100146ea:	4545      	cmp	r5, r8
100146ec:	41b6      	sbcs	r6, r6
100146ee:	1a3a      	subs	r2, r7, r0
100146f0:	4276      	negs	r6, r6
100146f2:	1b92      	subs	r2, r2, r6
100146f4:	4694      	mov	ip, r2
100146f6:	0212      	lsls	r2, r2, #8
100146f8:	d400      	bmi.n	100146fc <__aeabi_dsub+0x584>
100146fa:	e5f7      	b.n	100142ec <__aeabi_dsub+0x174>
100146fc:	1b4d      	subs	r5, r1, r5
100146fe:	42a9      	cmp	r1, r5
10014700:	4189      	sbcs	r1, r1
10014702:	1bc7      	subs	r7, r0, r7
10014704:	4249      	negs	r1, r1
10014706:	1a7f      	subs	r7, r7, r1
10014708:	469a      	mov	sl, r3
1001470a:	e561      	b.n	100141d0 <__aeabi_dsub+0x58>
1001470c:	0002      	movs	r2, r0
1001470e:	430a      	orrs	r2, r1
10014710:	d03a      	beq.n	10014788 <__aeabi_dsub+0x610>
10014712:	08ed      	lsrs	r5, r5, #3
10014714:	077c      	lsls	r4, r7, #29
10014716:	432c      	orrs	r4, r5
10014718:	2580      	movs	r5, #128	; 0x80
1001471a:	08fa      	lsrs	r2, r7, #3
1001471c:	032d      	lsls	r5, r5, #12
1001471e:	422a      	tst	r2, r5
10014720:	d008      	beq.n	10014734 <__aeabi_dsub+0x5bc>
10014722:	08c7      	lsrs	r7, r0, #3
10014724:	422f      	tst	r7, r5
10014726:	d105      	bne.n	10014734 <__aeabi_dsub+0x5bc>
10014728:	0745      	lsls	r5, r0, #29
1001472a:	002c      	movs	r4, r5
1001472c:	003a      	movs	r2, r7
1001472e:	469a      	mov	sl, r3
10014730:	08c9      	lsrs	r1, r1, #3
10014732:	430c      	orrs	r4, r1
10014734:	0f67      	lsrs	r7, r4, #29
10014736:	00d2      	lsls	r2, r2, #3
10014738:	00e5      	lsls	r5, r4, #3
1001473a:	4317      	orrs	r7, r2
1001473c:	4c36      	ldr	r4, [pc, #216]	; (10014818 <__aeabi_dsub+0x6a0>)
1001473e:	e547      	b.n	100141d0 <__aeabi_dsub+0x58>
10014740:	0007      	movs	r7, r0
10014742:	000d      	movs	r5, r1
10014744:	0014      	movs	r4, r2
10014746:	e543      	b.n	100141d0 <__aeabi_dsub+0x58>
10014748:	003a      	movs	r2, r7
1001474a:	432a      	orrs	r2, r5
1001474c:	d043      	beq.n	100147d6 <__aeabi_dsub+0x65e>
1001474e:	0002      	movs	r2, r0
10014750:	430a      	orrs	r2, r1
10014752:	d019      	beq.n	10014788 <__aeabi_dsub+0x610>
10014754:	08ed      	lsrs	r5, r5, #3
10014756:	077c      	lsls	r4, r7, #29
10014758:	432c      	orrs	r4, r5
1001475a:	2580      	movs	r5, #128	; 0x80
1001475c:	08fa      	lsrs	r2, r7, #3
1001475e:	032d      	lsls	r5, r5, #12
10014760:	422a      	tst	r2, r5
10014762:	d007      	beq.n	10014774 <__aeabi_dsub+0x5fc>
10014764:	08c6      	lsrs	r6, r0, #3
10014766:	422e      	tst	r6, r5
10014768:	d104      	bne.n	10014774 <__aeabi_dsub+0x5fc>
1001476a:	0747      	lsls	r7, r0, #29
1001476c:	003c      	movs	r4, r7
1001476e:	0032      	movs	r2, r6
10014770:	08c9      	lsrs	r1, r1, #3
10014772:	430c      	orrs	r4, r1
10014774:	00d7      	lsls	r7, r2, #3
10014776:	0f62      	lsrs	r2, r4, #29
10014778:	00e5      	lsls	r5, r4, #3
1001477a:	4317      	orrs	r7, r2
1001477c:	469a      	mov	sl, r3
1001477e:	4c26      	ldr	r4, [pc, #152]	; (10014818 <__aeabi_dsub+0x6a0>)
10014780:	e526      	b.n	100141d0 <__aeabi_dsub+0x58>
10014782:	2200      	movs	r2, #0
10014784:	2500      	movs	r5, #0
10014786:	e544      	b.n	10014212 <__aeabi_dsub+0x9a>
10014788:	4c23      	ldr	r4, [pc, #140]	; (10014818 <__aeabi_dsub+0x6a0>)
1001478a:	e521      	b.n	100141d0 <__aeabi_dsub+0x58>
1001478c:	2000      	movs	r0, #0
1001478e:	e749      	b.n	10014624 <__aeabi_dsub+0x4ac>
10014790:	2300      	movs	r3, #0
10014792:	2500      	movs	r5, #0
10014794:	e5bb      	b.n	1001430e <__aeabi_dsub+0x196>
10014796:	464c      	mov	r4, r9
10014798:	003e      	movs	r6, r7
1001479a:	3c20      	subs	r4, #32
1001479c:	40e6      	lsrs	r6, r4
1001479e:	464c      	mov	r4, r9
100147a0:	46b4      	mov	ip, r6
100147a2:	2c20      	cmp	r4, #32
100147a4:	d031      	beq.n	1001480a <__aeabi_dsub+0x692>
100147a6:	2440      	movs	r4, #64	; 0x40
100147a8:	464e      	mov	r6, r9
100147aa:	1ba6      	subs	r6, r4, r6
100147ac:	40b7      	lsls	r7, r6
100147ae:	433d      	orrs	r5, r7
100147b0:	1e6c      	subs	r4, r5, #1
100147b2:	41a5      	sbcs	r5, r4
100147b4:	4664      	mov	r4, ip
100147b6:	432c      	orrs	r4, r5
100147b8:	2700      	movs	r7, #0
100147ba:	1b0d      	subs	r5, r1, r4
100147bc:	e6e7      	b.n	1001458e <__aeabi_dsub+0x416>
100147be:	2280      	movs	r2, #128	; 0x80
100147c0:	2300      	movs	r3, #0
100147c2:	0312      	lsls	r2, r2, #12
100147c4:	4c14      	ldr	r4, [pc, #80]	; (10014818 <__aeabi_dsub+0x6a0>)
100147c6:	2500      	movs	r5, #0
100147c8:	e5a1      	b.n	1001430e <__aeabi_dsub+0x196>
100147ca:	433d      	orrs	r5, r7
100147cc:	1e6f      	subs	r7, r5, #1
100147ce:	41bd      	sbcs	r5, r7
100147d0:	2700      	movs	r7, #0
100147d2:	b2ed      	uxtb	r5, r5
100147d4:	e760      	b.n	10014698 <__aeabi_dsub+0x520>
100147d6:	0007      	movs	r7, r0
100147d8:	000d      	movs	r5, r1
100147da:	4c0f      	ldr	r4, [pc, #60]	; (10014818 <__aeabi_dsub+0x6a0>)
100147dc:	e4f8      	b.n	100141d0 <__aeabi_dsub+0x58>
100147de:	0007      	movs	r7, r0
100147e0:	000d      	movs	r5, r1
100147e2:	e4f5      	b.n	100141d0 <__aeabi_dsub+0x58>
100147e4:	464e      	mov	r6, r9
100147e6:	003c      	movs	r4, r7
100147e8:	3e20      	subs	r6, #32
100147ea:	40f4      	lsrs	r4, r6
100147ec:	46a0      	mov	r8, r4
100147ee:	464c      	mov	r4, r9
100147f0:	2c20      	cmp	r4, #32
100147f2:	d00e      	beq.n	10014812 <__aeabi_dsub+0x69a>
100147f4:	2440      	movs	r4, #64	; 0x40
100147f6:	464e      	mov	r6, r9
100147f8:	1ba4      	subs	r4, r4, r6
100147fa:	40a7      	lsls	r7, r4
100147fc:	433d      	orrs	r5, r7
100147fe:	1e6f      	subs	r7, r5, #1
10014800:	41bd      	sbcs	r5, r7
10014802:	4644      	mov	r4, r8
10014804:	2700      	movs	r7, #0
10014806:	4325      	orrs	r5, r4
10014808:	e746      	b.n	10014698 <__aeabi_dsub+0x520>
1001480a:	2700      	movs	r7, #0
1001480c:	e7cf      	b.n	100147ae <__aeabi_dsub+0x636>
1001480e:	000d      	movs	r5, r1
10014810:	e573      	b.n	100142fa <__aeabi_dsub+0x182>
10014812:	2700      	movs	r7, #0
10014814:	e7f2      	b.n	100147fc <__aeabi_dsub+0x684>
10014816:	46c0      	nop			; (mov r8, r8)
10014818:	000007ff 	.word	0x000007ff
1001481c:	ff7fffff 	.word	0xff7fffff

10014820 <__aeabi_d2iz>:
10014820:	030b      	lsls	r3, r1, #12
10014822:	b530      	push	{r4, r5, lr}
10014824:	4d13      	ldr	r5, [pc, #76]	; (10014874 <__aeabi_d2iz+0x54>)
10014826:	0b1a      	lsrs	r2, r3, #12
10014828:	004b      	lsls	r3, r1, #1
1001482a:	0d5b      	lsrs	r3, r3, #21
1001482c:	0fc9      	lsrs	r1, r1, #31
1001482e:	2400      	movs	r4, #0
10014830:	42ab      	cmp	r3, r5
10014832:	dd11      	ble.n	10014858 <__aeabi_d2iz+0x38>
10014834:	4c10      	ldr	r4, [pc, #64]	; (10014878 <__aeabi_d2iz+0x58>)
10014836:	42a3      	cmp	r3, r4
10014838:	dc10      	bgt.n	1001485c <__aeabi_d2iz+0x3c>
1001483a:	2480      	movs	r4, #128	; 0x80
1001483c:	0364      	lsls	r4, r4, #13
1001483e:	4322      	orrs	r2, r4
10014840:	4c0e      	ldr	r4, [pc, #56]	; (1001487c <__aeabi_d2iz+0x5c>)
10014842:	1ae4      	subs	r4, r4, r3
10014844:	2c1f      	cmp	r4, #31
10014846:	dd0c      	ble.n	10014862 <__aeabi_d2iz+0x42>
10014848:	480d      	ldr	r0, [pc, #52]	; (10014880 <__aeabi_d2iz+0x60>)
1001484a:	1ac3      	subs	r3, r0, r3
1001484c:	40da      	lsrs	r2, r3
1001484e:	0013      	movs	r3, r2
10014850:	425c      	negs	r4, r3
10014852:	2900      	cmp	r1, #0
10014854:	d100      	bne.n	10014858 <__aeabi_d2iz+0x38>
10014856:	001c      	movs	r4, r3
10014858:	0020      	movs	r0, r4
1001485a:	bd30      	pop	{r4, r5, pc}
1001485c:	4b09      	ldr	r3, [pc, #36]	; (10014884 <__aeabi_d2iz+0x64>)
1001485e:	18cc      	adds	r4, r1, r3
10014860:	e7fa      	b.n	10014858 <__aeabi_d2iz+0x38>
10014862:	40e0      	lsrs	r0, r4
10014864:	4c08      	ldr	r4, [pc, #32]	; (10014888 <__aeabi_d2iz+0x68>)
10014866:	46a4      	mov	ip, r4
10014868:	4463      	add	r3, ip
1001486a:	409a      	lsls	r2, r3
1001486c:	0013      	movs	r3, r2
1001486e:	4303      	orrs	r3, r0
10014870:	e7ee      	b.n	10014850 <__aeabi_d2iz+0x30>
10014872:	46c0      	nop			; (mov r8, r8)
10014874:	000003fe 	.word	0x000003fe
10014878:	0000041d 	.word	0x0000041d
1001487c:	00000433 	.word	0x00000433
10014880:	00000413 	.word	0x00000413
10014884:	7fffffff 	.word	0x7fffffff
10014888:	fffffbed 	.word	0xfffffbed

1001488c <__aeabi_ui2d>:
1001488c:	b570      	push	{r4, r5, r6, lr}
1001488e:	1e05      	subs	r5, r0, #0
10014890:	d028      	beq.n	100148e4 <__aeabi_ui2d+0x58>
10014892:	f000 f833 	bl	100148fc <__clzsi2>
10014896:	4b15      	ldr	r3, [pc, #84]	; (100148ec <__aeabi_ui2d+0x60>)
10014898:	4a15      	ldr	r2, [pc, #84]	; (100148f0 <__aeabi_ui2d+0x64>)
1001489a:	1a1b      	subs	r3, r3, r0
1001489c:	1ad2      	subs	r2, r2, r3
1001489e:	2a1f      	cmp	r2, #31
100148a0:	dd16      	ble.n	100148d0 <__aeabi_ui2d+0x44>
100148a2:	002c      	movs	r4, r5
100148a4:	4a13      	ldr	r2, [pc, #76]	; (100148f4 <__aeabi_ui2d+0x68>)
100148a6:	2500      	movs	r5, #0
100148a8:	1ad2      	subs	r2, r2, r3
100148aa:	4094      	lsls	r4, r2
100148ac:	055a      	lsls	r2, r3, #21
100148ae:	0324      	lsls	r4, r4, #12
100148b0:	0b24      	lsrs	r4, r4, #12
100148b2:	0d52      	lsrs	r2, r2, #21
100148b4:	2100      	movs	r1, #0
100148b6:	0324      	lsls	r4, r4, #12
100148b8:	0d0b      	lsrs	r3, r1, #20
100148ba:	0b24      	lsrs	r4, r4, #12
100148bc:	051b      	lsls	r3, r3, #20
100148be:	4323      	orrs	r3, r4
100148c0:	4c0d      	ldr	r4, [pc, #52]	; (100148f8 <__aeabi_ui2d+0x6c>)
100148c2:	0512      	lsls	r2, r2, #20
100148c4:	4023      	ands	r3, r4
100148c6:	4313      	orrs	r3, r2
100148c8:	005b      	lsls	r3, r3, #1
100148ca:	0028      	movs	r0, r5
100148cc:	0859      	lsrs	r1, r3, #1
100148ce:	bd70      	pop	{r4, r5, r6, pc}
100148d0:	210b      	movs	r1, #11
100148d2:	002c      	movs	r4, r5
100148d4:	1a08      	subs	r0, r1, r0
100148d6:	40c4      	lsrs	r4, r0
100148d8:	4095      	lsls	r5, r2
100148da:	0324      	lsls	r4, r4, #12
100148dc:	055a      	lsls	r2, r3, #21
100148de:	0b24      	lsrs	r4, r4, #12
100148e0:	0d52      	lsrs	r2, r2, #21
100148e2:	e7e7      	b.n	100148b4 <__aeabi_ui2d+0x28>
100148e4:	2200      	movs	r2, #0
100148e6:	2400      	movs	r4, #0
100148e8:	e7e4      	b.n	100148b4 <__aeabi_ui2d+0x28>
100148ea:	46c0      	nop			; (mov r8, r8)
100148ec:	0000041e 	.word	0x0000041e
100148f0:	00000433 	.word	0x00000433
100148f4:	00000413 	.word	0x00000413
100148f8:	800fffff 	.word	0x800fffff

100148fc <__clzsi2>:
100148fc:	211c      	movs	r1, #28
100148fe:	2301      	movs	r3, #1
10014900:	041b      	lsls	r3, r3, #16
10014902:	4298      	cmp	r0, r3
10014904:	d301      	bcc.n	1001490a <__clzsi2+0xe>
10014906:	0c00      	lsrs	r0, r0, #16
10014908:	3910      	subs	r1, #16
1001490a:	0a1b      	lsrs	r3, r3, #8
1001490c:	4298      	cmp	r0, r3
1001490e:	d301      	bcc.n	10014914 <__clzsi2+0x18>
10014910:	0a00      	lsrs	r0, r0, #8
10014912:	3908      	subs	r1, #8
10014914:	091b      	lsrs	r3, r3, #4
10014916:	4298      	cmp	r0, r3
10014918:	d301      	bcc.n	1001491e <__clzsi2+0x22>
1001491a:	0900      	lsrs	r0, r0, #4
1001491c:	3904      	subs	r1, #4
1001491e:	a202      	add	r2, pc, #8	; (adr r2, 10014928 <__clzsi2+0x2c>)
10014920:	5c10      	ldrb	r0, [r2, r0]
10014922:	1840      	adds	r0, r0, r1
10014924:	4770      	bx	lr
10014926:	46c0      	nop			; (mov r8, r8)
10014928:	02020304 	.word	0x02020304
1001492c:	01010101 	.word	0x01010101
	...

10014938 <__libc_init_array>:
10014938:	4b0e      	ldr	r3, [pc, #56]	; (10014974 <__libc_init_array+0x3c>)
1001493a:	b570      	push	{r4, r5, r6, lr}
1001493c:	2500      	movs	r5, #0
1001493e:	001e      	movs	r6, r3
10014940:	4c0d      	ldr	r4, [pc, #52]	; (10014978 <__libc_init_array+0x40>)
10014942:	1ae4      	subs	r4, r4, r3
10014944:	10a4      	asrs	r4, r4, #2
10014946:	42a5      	cmp	r5, r4
10014948:	d004      	beq.n	10014954 <__libc_init_array+0x1c>
1001494a:	00ab      	lsls	r3, r5, #2
1001494c:	58f3      	ldr	r3, [r6, r3]
1001494e:	4798      	blx	r3
10014950:	3501      	adds	r5, #1
10014952:	e7f8      	b.n	10014946 <__libc_init_array+0xe>
10014954:	f002 fba4 	bl	100170a0 <_init>
10014958:	4b08      	ldr	r3, [pc, #32]	; (1001497c <__libc_init_array+0x44>)
1001495a:	2500      	movs	r5, #0
1001495c:	001e      	movs	r6, r3
1001495e:	4c08      	ldr	r4, [pc, #32]	; (10014980 <__libc_init_array+0x48>)
10014960:	1ae4      	subs	r4, r4, r3
10014962:	10a4      	asrs	r4, r4, #2
10014964:	42a5      	cmp	r5, r4
10014966:	d004      	beq.n	10014972 <__libc_init_array+0x3a>
10014968:	00ab      	lsls	r3, r5, #2
1001496a:	58f3      	ldr	r3, [r6, r3]
1001496c:	4798      	blx	r3
1001496e:	3501      	adds	r5, #1
10014970:	e7f8      	b.n	10014964 <__libc_init_array+0x2c>
10014972:	bd70      	pop	{r4, r5, r6, pc}
10014974:	100170ac 	.word	0x100170ac
10014978:	100170ac 	.word	0x100170ac
1001497c:	100170ac 	.word	0x100170ac
10014980:	100170b0 	.word	0x100170b0

10014984 <malloc>:
10014984:	b510      	push	{r4, lr}
10014986:	4b03      	ldr	r3, [pc, #12]	; (10014994 <malloc+0x10>)
10014988:	0001      	movs	r1, r0
1001498a:	6818      	ldr	r0, [r3, #0]
1001498c:	f000 f86a 	bl	10014a64 <_malloc_r>
10014990:	bd10      	pop	{r4, pc}
10014992:	46c0      	nop			; (mov r8, r8)
10014994:	10017168 	.word	0x10017168

10014998 <memcmp>:
10014998:	b530      	push	{r4, r5, lr}
1001499a:	2400      	movs	r4, #0
1001499c:	42a2      	cmp	r2, r4
1001499e:	d008      	beq.n	100149b2 <memcmp+0x1a>
100149a0:	5d03      	ldrb	r3, [r0, r4]
100149a2:	1c65      	adds	r5, r4, #1
100149a4:	5d0c      	ldrb	r4, [r1, r4]
100149a6:	42a3      	cmp	r3, r4
100149a8:	d001      	beq.n	100149ae <memcmp+0x16>
100149aa:	1b18      	subs	r0, r3, r4
100149ac:	e002      	b.n	100149b4 <memcmp+0x1c>
100149ae:	002c      	movs	r4, r5
100149b0:	e7f4      	b.n	1001499c <memcmp+0x4>
100149b2:	2000      	movs	r0, #0
100149b4:	bd30      	pop	{r4, r5, pc}

100149b6 <memcpy>:
100149b6:	2300      	movs	r3, #0
100149b8:	b510      	push	{r4, lr}
100149ba:	429a      	cmp	r2, r3
100149bc:	d003      	beq.n	100149c6 <memcpy+0x10>
100149be:	5ccc      	ldrb	r4, [r1, r3]
100149c0:	54c4      	strb	r4, [r0, r3]
100149c2:	3301      	adds	r3, #1
100149c4:	e7f9      	b.n	100149ba <memcpy+0x4>
100149c6:	bd10      	pop	{r4, pc}

100149c8 <memset>:
100149c8:	0003      	movs	r3, r0
100149ca:	1882      	adds	r2, r0, r2
100149cc:	4293      	cmp	r3, r2
100149ce:	d002      	beq.n	100149d6 <memset+0xe>
100149d0:	7019      	strb	r1, [r3, #0]
100149d2:	3301      	adds	r3, #1
100149d4:	e7fa      	b.n	100149cc <memset+0x4>
100149d6:	4770      	bx	lr

100149d8 <_free_r>:
100149d8:	b530      	push	{r4, r5, lr}
100149da:	2900      	cmp	r1, #0
100149dc:	d03e      	beq.n	10014a5c <_free_r+0x84>
100149de:	3904      	subs	r1, #4
100149e0:	680b      	ldr	r3, [r1, #0]
100149e2:	2b00      	cmp	r3, #0
100149e4:	da00      	bge.n	100149e8 <_free_r+0x10>
100149e6:	18c9      	adds	r1, r1, r3
100149e8:	4a1d      	ldr	r2, [pc, #116]	; (10014a60 <_free_r+0x88>)
100149ea:	6813      	ldr	r3, [r2, #0]
100149ec:	0014      	movs	r4, r2
100149ee:	2b00      	cmp	r3, #0
100149f0:	d102      	bne.n	100149f8 <_free_r+0x20>
100149f2:	604b      	str	r3, [r1, #4]
100149f4:	6011      	str	r1, [r2, #0]
100149f6:	e031      	b.n	10014a5c <_free_r+0x84>
100149f8:	428b      	cmp	r3, r1
100149fa:	d90d      	bls.n	10014a18 <_free_r+0x40>
100149fc:	680a      	ldr	r2, [r1, #0]
100149fe:	1888      	adds	r0, r1, r2
10014a00:	4283      	cmp	r3, r0
10014a02:	d103      	bne.n	10014a0c <_free_r+0x34>
10014a04:	6818      	ldr	r0, [r3, #0]
10014a06:	685b      	ldr	r3, [r3, #4]
10014a08:	1882      	adds	r2, r0, r2
10014a0a:	600a      	str	r2, [r1, #0]
10014a0c:	604b      	str	r3, [r1, #4]
10014a0e:	6021      	str	r1, [r4, #0]
10014a10:	e024      	b.n	10014a5c <_free_r+0x84>
10014a12:	428a      	cmp	r2, r1
10014a14:	d803      	bhi.n	10014a1e <_free_r+0x46>
10014a16:	0013      	movs	r3, r2
10014a18:	685a      	ldr	r2, [r3, #4]
10014a1a:	2a00      	cmp	r2, #0
10014a1c:	d1f9      	bne.n	10014a12 <_free_r+0x3a>
10014a1e:	681d      	ldr	r5, [r3, #0]
10014a20:	195c      	adds	r4, r3, r5
10014a22:	428c      	cmp	r4, r1
10014a24:	d10b      	bne.n	10014a3e <_free_r+0x66>
10014a26:	6809      	ldr	r1, [r1, #0]
10014a28:	1869      	adds	r1, r5, r1
10014a2a:	1858      	adds	r0, r3, r1
10014a2c:	6019      	str	r1, [r3, #0]
10014a2e:	4282      	cmp	r2, r0
10014a30:	d114      	bne.n	10014a5c <_free_r+0x84>
10014a32:	6810      	ldr	r0, [r2, #0]
10014a34:	6852      	ldr	r2, [r2, #4]
10014a36:	1841      	adds	r1, r0, r1
10014a38:	6019      	str	r1, [r3, #0]
10014a3a:	605a      	str	r2, [r3, #4]
10014a3c:	e00e      	b.n	10014a5c <_free_r+0x84>
10014a3e:	428c      	cmp	r4, r1
10014a40:	d902      	bls.n	10014a48 <_free_r+0x70>
10014a42:	230c      	movs	r3, #12
10014a44:	6003      	str	r3, [r0, #0]
10014a46:	e009      	b.n	10014a5c <_free_r+0x84>
10014a48:	6808      	ldr	r0, [r1, #0]
10014a4a:	180c      	adds	r4, r1, r0
10014a4c:	42a2      	cmp	r2, r4
10014a4e:	d103      	bne.n	10014a58 <_free_r+0x80>
10014a50:	6814      	ldr	r4, [r2, #0]
10014a52:	6852      	ldr	r2, [r2, #4]
10014a54:	1820      	adds	r0, r4, r0
10014a56:	6008      	str	r0, [r1, #0]
10014a58:	604a      	str	r2, [r1, #4]
10014a5a:	6059      	str	r1, [r3, #4]
10014a5c:	bd30      	pop	{r4, r5, pc}
10014a5e:	46c0      	nop			; (mov r8, r8)
10014a60:	10018c3c 	.word	0x10018c3c

10014a64 <_malloc_r>:
10014a64:	2303      	movs	r3, #3
10014a66:	b570      	push	{r4, r5, r6, lr}
10014a68:	1ccd      	adds	r5, r1, #3
10014a6a:	439d      	bics	r5, r3
10014a6c:	3508      	adds	r5, #8
10014a6e:	0006      	movs	r6, r0
10014a70:	2d0c      	cmp	r5, #12
10014a72:	d201      	bcs.n	10014a78 <_malloc_r+0x14>
10014a74:	250c      	movs	r5, #12
10014a76:	e005      	b.n	10014a84 <_malloc_r+0x20>
10014a78:	2d00      	cmp	r5, #0
10014a7a:	da03      	bge.n	10014a84 <_malloc_r+0x20>
10014a7c:	230c      	movs	r3, #12
10014a7e:	2000      	movs	r0, #0
10014a80:	6033      	str	r3, [r6, #0]
10014a82:	e040      	b.n	10014b06 <_malloc_r+0xa2>
10014a84:	42a9      	cmp	r1, r5
10014a86:	d8f9      	bhi.n	10014a7c <_malloc_r+0x18>
10014a88:	4b1f      	ldr	r3, [pc, #124]	; (10014b08 <_malloc_r+0xa4>)
10014a8a:	681c      	ldr	r4, [r3, #0]
10014a8c:	001a      	movs	r2, r3
10014a8e:	0021      	movs	r1, r4
10014a90:	2900      	cmp	r1, #0
10014a92:	d013      	beq.n	10014abc <_malloc_r+0x58>
10014a94:	680b      	ldr	r3, [r1, #0]
10014a96:	1b5b      	subs	r3, r3, r5
10014a98:	d40d      	bmi.n	10014ab6 <_malloc_r+0x52>
10014a9a:	2b0b      	cmp	r3, #11
10014a9c:	d902      	bls.n	10014aa4 <_malloc_r+0x40>
10014a9e:	600b      	str	r3, [r1, #0]
10014aa0:	18cc      	adds	r4, r1, r3
10014aa2:	e01e      	b.n	10014ae2 <_malloc_r+0x7e>
10014aa4:	428c      	cmp	r4, r1
10014aa6:	d102      	bne.n	10014aae <_malloc_r+0x4a>
10014aa8:	6863      	ldr	r3, [r4, #4]
10014aaa:	6013      	str	r3, [r2, #0]
10014aac:	e01a      	b.n	10014ae4 <_malloc_r+0x80>
10014aae:	684b      	ldr	r3, [r1, #4]
10014ab0:	6063      	str	r3, [r4, #4]
10014ab2:	000c      	movs	r4, r1
10014ab4:	e016      	b.n	10014ae4 <_malloc_r+0x80>
10014ab6:	000c      	movs	r4, r1
10014ab8:	6849      	ldr	r1, [r1, #4]
10014aba:	e7e9      	b.n	10014a90 <_malloc_r+0x2c>
10014abc:	4c13      	ldr	r4, [pc, #76]	; (10014b0c <_malloc_r+0xa8>)
10014abe:	6823      	ldr	r3, [r4, #0]
10014ac0:	2b00      	cmp	r3, #0
10014ac2:	d103      	bne.n	10014acc <_malloc_r+0x68>
10014ac4:	0030      	movs	r0, r6
10014ac6:	f000 f8f9 	bl	10014cbc <_sbrk_r>
10014aca:	6020      	str	r0, [r4, #0]
10014acc:	0029      	movs	r1, r5
10014ace:	0030      	movs	r0, r6
10014ad0:	f000 f8f4 	bl	10014cbc <_sbrk_r>
10014ad4:	1c43      	adds	r3, r0, #1
10014ad6:	d0d1      	beq.n	10014a7c <_malloc_r+0x18>
10014ad8:	2303      	movs	r3, #3
10014ada:	1cc4      	adds	r4, r0, #3
10014adc:	439c      	bics	r4, r3
10014ade:	42a0      	cmp	r0, r4
10014ae0:	d10a      	bne.n	10014af8 <_malloc_r+0x94>
10014ae2:	6025      	str	r5, [r4, #0]
10014ae4:	0020      	movs	r0, r4
10014ae6:	2207      	movs	r2, #7
10014ae8:	300b      	adds	r0, #11
10014aea:	1d23      	adds	r3, r4, #4
10014aec:	4390      	bics	r0, r2
10014aee:	1ac3      	subs	r3, r0, r3
10014af0:	d009      	beq.n	10014b06 <_malloc_r+0xa2>
10014af2:	425a      	negs	r2, r3
10014af4:	50e2      	str	r2, [r4, r3]
10014af6:	e006      	b.n	10014b06 <_malloc_r+0xa2>
10014af8:	1a21      	subs	r1, r4, r0
10014afa:	0030      	movs	r0, r6
10014afc:	f000 f8de 	bl	10014cbc <_sbrk_r>
10014b00:	1c43      	adds	r3, r0, #1
10014b02:	d1ee      	bne.n	10014ae2 <_malloc_r+0x7e>
10014b04:	e7ba      	b.n	10014a7c <_malloc_r+0x18>
10014b06:	bd70      	pop	{r4, r5, r6, pc}
10014b08:	10018c3c 	.word	0x10018c3c
10014b0c:	10018c38 	.word	0x10018c38

10014b10 <iprintf>:
10014b10:	b40f      	push	{r0, r1, r2, r3}
10014b12:	4b0b      	ldr	r3, [pc, #44]	; (10014b40 <iprintf+0x30>)
10014b14:	b513      	push	{r0, r1, r4, lr}
10014b16:	681c      	ldr	r4, [r3, #0]
10014b18:	2c00      	cmp	r4, #0
10014b1a:	d005      	beq.n	10014b28 <iprintf+0x18>
10014b1c:	69a3      	ldr	r3, [r4, #24]
10014b1e:	2b00      	cmp	r3, #0
10014b20:	d102      	bne.n	10014b28 <iprintf+0x18>
10014b22:	0020      	movs	r0, r4
10014b24:	f000 fb58 	bl	100151d8 <__sinit>
10014b28:	ab05      	add	r3, sp, #20
10014b2a:	9a04      	ldr	r2, [sp, #16]
10014b2c:	68a1      	ldr	r1, [r4, #8]
10014b2e:	0020      	movs	r0, r4
10014b30:	9301      	str	r3, [sp, #4]
10014b32:	f000 fc71 	bl	10015418 <_vfiprintf_r>
10014b36:	bc16      	pop	{r1, r2, r4}
10014b38:	bc08      	pop	{r3}
10014b3a:	b004      	add	sp, #16
10014b3c:	4718      	bx	r3
10014b3e:	46c0      	nop			; (mov r8, r8)
10014b40:	10017168 	.word	0x10017168

10014b44 <putchar>:
10014b44:	4b08      	ldr	r3, [pc, #32]	; (10014b68 <putchar+0x24>)
10014b46:	b570      	push	{r4, r5, r6, lr}
10014b48:	681c      	ldr	r4, [r3, #0]
10014b4a:	0005      	movs	r5, r0
10014b4c:	2c00      	cmp	r4, #0
10014b4e:	d005      	beq.n	10014b5c <putchar+0x18>
10014b50:	69a3      	ldr	r3, [r4, #24]
10014b52:	2b00      	cmp	r3, #0
10014b54:	d102      	bne.n	10014b5c <putchar+0x18>
10014b56:	0020      	movs	r0, r4
10014b58:	f000 fb3e 	bl	100151d8 <__sinit>
10014b5c:	0029      	movs	r1, r5
10014b5e:	68a2      	ldr	r2, [r4, #8]
10014b60:	0020      	movs	r0, r4
10014b62:	f000 ff05 	bl	10015970 <_putc_r>
10014b66:	bd70      	pop	{r4, r5, r6, pc}
10014b68:	10017168 	.word	0x10017168

10014b6c <_puts_r>:
10014b6c:	b570      	push	{r4, r5, r6, lr}
10014b6e:	0005      	movs	r5, r0
10014b70:	000e      	movs	r6, r1
10014b72:	2800      	cmp	r0, #0
10014b74:	d004      	beq.n	10014b80 <_puts_r+0x14>
10014b76:	6983      	ldr	r3, [r0, #24]
10014b78:	2b00      	cmp	r3, #0
10014b7a:	d101      	bne.n	10014b80 <_puts_r+0x14>
10014b7c:	f000 fb2c 	bl	100151d8 <__sinit>
10014b80:	69ab      	ldr	r3, [r5, #24]
10014b82:	68ac      	ldr	r4, [r5, #8]
10014b84:	2b00      	cmp	r3, #0
10014b86:	d102      	bne.n	10014b8e <_puts_r+0x22>
10014b88:	0028      	movs	r0, r5
10014b8a:	f000 fb25 	bl	100151d8 <__sinit>
10014b8e:	4b25      	ldr	r3, [pc, #148]	; (10014c24 <_puts_r+0xb8>)
10014b90:	429c      	cmp	r4, r3
10014b92:	d101      	bne.n	10014b98 <_puts_r+0x2c>
10014b94:	686c      	ldr	r4, [r5, #4]
10014b96:	e008      	b.n	10014baa <_puts_r+0x3e>
10014b98:	4b23      	ldr	r3, [pc, #140]	; (10014c28 <_puts_r+0xbc>)
10014b9a:	429c      	cmp	r4, r3
10014b9c:	d101      	bne.n	10014ba2 <_puts_r+0x36>
10014b9e:	68ac      	ldr	r4, [r5, #8]
10014ba0:	e003      	b.n	10014baa <_puts_r+0x3e>
10014ba2:	4b22      	ldr	r3, [pc, #136]	; (10014c2c <_puts_r+0xc0>)
10014ba4:	429c      	cmp	r4, r3
10014ba6:	d100      	bne.n	10014baa <_puts_r+0x3e>
10014ba8:	68ec      	ldr	r4, [r5, #12]
10014baa:	89a3      	ldrh	r3, [r4, #12]
10014bac:	071b      	lsls	r3, r3, #28
10014bae:	d502      	bpl.n	10014bb6 <_puts_r+0x4a>
10014bb0:	6923      	ldr	r3, [r4, #16]
10014bb2:	2b00      	cmp	r3, #0
10014bb4:	d111      	bne.n	10014bda <_puts_r+0x6e>
10014bb6:	0021      	movs	r1, r4
10014bb8:	0028      	movs	r0, r5
10014bba:	f000 f9a3 	bl	10014f04 <__swsetup_r>
10014bbe:	2800      	cmp	r0, #0
10014bc0:	d00b      	beq.n	10014bda <_puts_r+0x6e>
10014bc2:	2001      	movs	r0, #1
10014bc4:	4240      	negs	r0, r0
10014bc6:	e02b      	b.n	10014c20 <_puts_r+0xb4>
10014bc8:	3b01      	subs	r3, #1
10014bca:	3601      	adds	r6, #1
10014bcc:	60a3      	str	r3, [r4, #8]
10014bce:	2b00      	cmp	r3, #0
10014bd0:	db08      	blt.n	10014be4 <_puts_r+0x78>
10014bd2:	6823      	ldr	r3, [r4, #0]
10014bd4:	1c5a      	adds	r2, r3, #1
10014bd6:	6022      	str	r2, [r4, #0]
10014bd8:	7019      	strb	r1, [r3, #0]
10014bda:	7831      	ldrb	r1, [r6, #0]
10014bdc:	68a3      	ldr	r3, [r4, #8]
10014bde:	2900      	cmp	r1, #0
10014be0:	d1f2      	bne.n	10014bc8 <_puts_r+0x5c>
10014be2:	e00b      	b.n	10014bfc <_puts_r+0x90>
10014be4:	69a2      	ldr	r2, [r4, #24]
10014be6:	4293      	cmp	r3, r2
10014be8:	db01      	blt.n	10014bee <_puts_r+0x82>
10014bea:	290a      	cmp	r1, #10
10014bec:	d1f1      	bne.n	10014bd2 <_puts_r+0x66>
10014bee:	0022      	movs	r2, r4
10014bf0:	0028      	movs	r0, r5
10014bf2:	f000 f92f 	bl	10014e54 <__swbuf_r>
10014bf6:	1c43      	adds	r3, r0, #1
10014bf8:	d1ef      	bne.n	10014bda <_puts_r+0x6e>
10014bfa:	e7e2      	b.n	10014bc2 <_puts_r+0x56>
10014bfc:	3b01      	subs	r3, #1
10014bfe:	60a3      	str	r3, [r4, #8]
10014c00:	2b00      	cmp	r3, #0
10014c02:	da08      	bge.n	10014c16 <_puts_r+0xaa>
10014c04:	0022      	movs	r2, r4
10014c06:	310a      	adds	r1, #10
10014c08:	0028      	movs	r0, r5
10014c0a:	f000 f923 	bl	10014e54 <__swbuf_r>
10014c0e:	1c43      	adds	r3, r0, #1
10014c10:	d0d7      	beq.n	10014bc2 <_puts_r+0x56>
10014c12:	200a      	movs	r0, #10
10014c14:	e004      	b.n	10014c20 <_puts_r+0xb4>
10014c16:	200a      	movs	r0, #10
10014c18:	6823      	ldr	r3, [r4, #0]
10014c1a:	1c5a      	adds	r2, r3, #1
10014c1c:	6022      	str	r2, [r4, #0]
10014c1e:	7018      	strb	r0, [r3, #0]
10014c20:	bd70      	pop	{r4, r5, r6, pc}
10014c22:	46c0      	nop			; (mov r8, r8)
10014c24:	1001700c 	.word	0x1001700c
10014c28:	1001702c 	.word	0x1001702c
10014c2c:	1001704c 	.word	0x1001704c

10014c30 <puts>:
10014c30:	b510      	push	{r4, lr}
10014c32:	4b03      	ldr	r3, [pc, #12]	; (10014c40 <puts+0x10>)
10014c34:	0001      	movs	r1, r0
10014c36:	6818      	ldr	r0, [r3, #0]
10014c38:	f7ff ff98 	bl	10014b6c <_puts_r>
10014c3c:	bd10      	pop	{r4, pc}
10014c3e:	46c0      	nop			; (mov r8, r8)
10014c40:	10017168 	.word	0x10017168

10014c44 <rand>:
10014c44:	4b15      	ldr	r3, [pc, #84]	; (10014c9c <rand+0x58>)
10014c46:	b510      	push	{r4, lr}
10014c48:	681c      	ldr	r4, [r3, #0]
10014c4a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
10014c4c:	2b00      	cmp	r3, #0
10014c4e:	d115      	bne.n	10014c7c <rand+0x38>
10014c50:	2018      	movs	r0, #24
10014c52:	f7ff fe97 	bl	10014984 <malloc>
10014c56:	4b12      	ldr	r3, [pc, #72]	; (10014ca0 <rand+0x5c>)
10014c58:	63a0      	str	r0, [r4, #56]	; 0x38
10014c5a:	8003      	strh	r3, [r0, #0]
10014c5c:	4b11      	ldr	r3, [pc, #68]	; (10014ca4 <rand+0x60>)
10014c5e:	2201      	movs	r2, #1
10014c60:	8043      	strh	r3, [r0, #2]
10014c62:	4b11      	ldr	r3, [pc, #68]	; (10014ca8 <rand+0x64>)
10014c64:	8083      	strh	r3, [r0, #4]
10014c66:	4b11      	ldr	r3, [pc, #68]	; (10014cac <rand+0x68>)
10014c68:	80c3      	strh	r3, [r0, #6]
10014c6a:	4b11      	ldr	r3, [pc, #68]	; (10014cb0 <rand+0x6c>)
10014c6c:	8103      	strh	r3, [r0, #8]
10014c6e:	2305      	movs	r3, #5
10014c70:	8143      	strh	r3, [r0, #10]
10014c72:	3306      	adds	r3, #6
10014c74:	8183      	strh	r3, [r0, #12]
10014c76:	2300      	movs	r3, #0
10014c78:	6102      	str	r2, [r0, #16]
10014c7a:	6143      	str	r3, [r0, #20]
10014c7c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
10014c7e:	4a0d      	ldr	r2, [pc, #52]	; (10014cb4 <rand+0x70>)
10014c80:	6920      	ldr	r0, [r4, #16]
10014c82:	6961      	ldr	r1, [r4, #20]
10014c84:	4b0c      	ldr	r3, [pc, #48]	; (10014cb8 <rand+0x74>)
10014c86:	f7fe f80b 	bl	10012ca0 <__aeabi_lmul>
10014c8a:	2201      	movs	r2, #1
10014c8c:	2300      	movs	r3, #0
10014c8e:	1880      	adds	r0, r0, r2
10014c90:	4159      	adcs	r1, r3
10014c92:	6120      	str	r0, [r4, #16]
10014c94:	6161      	str	r1, [r4, #20]
10014c96:	0048      	lsls	r0, r1, #1
10014c98:	0840      	lsrs	r0, r0, #1
10014c9a:	bd10      	pop	{r4, pc}
10014c9c:	10017168 	.word	0x10017168
10014ca0:	0000330e 	.word	0x0000330e
10014ca4:	ffffabcd 	.word	0xffffabcd
10014ca8:	00001234 	.word	0x00001234
10014cac:	ffffe66d 	.word	0xffffe66d
10014cb0:	ffffdeec 	.word	0xffffdeec
10014cb4:	4c957f2d 	.word	0x4c957f2d
10014cb8:	5851f42d 	.word	0x5851f42d

10014cbc <_sbrk_r>:
10014cbc:	2300      	movs	r3, #0
10014cbe:	b570      	push	{r4, r5, r6, lr}
10014cc0:	4c06      	ldr	r4, [pc, #24]	; (10014cdc <_sbrk_r+0x20>)
10014cc2:	0005      	movs	r5, r0
10014cc4:	0008      	movs	r0, r1
10014cc6:	6023      	str	r3, [r4, #0]
10014cc8:	f7f8 fbba 	bl	1000d440 <_sbrk>
10014ccc:	1c43      	adds	r3, r0, #1
10014cce:	d103      	bne.n	10014cd8 <_sbrk_r+0x1c>
10014cd0:	6823      	ldr	r3, [r4, #0]
10014cd2:	2b00      	cmp	r3, #0
10014cd4:	d000      	beq.n	10014cd8 <_sbrk_r+0x1c>
10014cd6:	602b      	str	r3, [r5, #0]
10014cd8:	bd70      	pop	{r4, r5, r6, pc}
10014cda:	46c0      	nop			; (mov r8, r8)
10014cdc:	1001a00c 	.word	0x1001a00c

10014ce0 <setbuf>:
10014ce0:	424a      	negs	r2, r1
10014ce2:	414a      	adcs	r2, r1
10014ce4:	2380      	movs	r3, #128	; 0x80
10014ce6:	b510      	push	{r4, lr}
10014ce8:	0052      	lsls	r2, r2, #1
10014cea:	00db      	lsls	r3, r3, #3
10014cec:	f000 f802 	bl	10014cf4 <setvbuf>
10014cf0:	bd10      	pop	{r4, pc}
	...

10014cf4 <setvbuf>:
10014cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
10014cf6:	001d      	movs	r5, r3
10014cf8:	4b51      	ldr	r3, [pc, #324]	; (10014e40 <setvbuf+0x14c>)
10014cfa:	b085      	sub	sp, #20
10014cfc:	681e      	ldr	r6, [r3, #0]
10014cfe:	0004      	movs	r4, r0
10014d00:	000f      	movs	r7, r1
10014d02:	9200      	str	r2, [sp, #0]
10014d04:	2e00      	cmp	r6, #0
10014d06:	d005      	beq.n	10014d14 <setvbuf+0x20>
10014d08:	69b3      	ldr	r3, [r6, #24]
10014d0a:	2b00      	cmp	r3, #0
10014d0c:	d102      	bne.n	10014d14 <setvbuf+0x20>
10014d0e:	0030      	movs	r0, r6
10014d10:	f000 fa62 	bl	100151d8 <__sinit>
10014d14:	4b4b      	ldr	r3, [pc, #300]	; (10014e44 <setvbuf+0x150>)
10014d16:	429c      	cmp	r4, r3
10014d18:	d101      	bne.n	10014d1e <setvbuf+0x2a>
10014d1a:	6874      	ldr	r4, [r6, #4]
10014d1c:	e008      	b.n	10014d30 <setvbuf+0x3c>
10014d1e:	4b4a      	ldr	r3, [pc, #296]	; (10014e48 <setvbuf+0x154>)
10014d20:	429c      	cmp	r4, r3
10014d22:	d101      	bne.n	10014d28 <setvbuf+0x34>
10014d24:	68b4      	ldr	r4, [r6, #8]
10014d26:	e003      	b.n	10014d30 <setvbuf+0x3c>
10014d28:	4b48      	ldr	r3, [pc, #288]	; (10014e4c <setvbuf+0x158>)
10014d2a:	429c      	cmp	r4, r3
10014d2c:	d100      	bne.n	10014d30 <setvbuf+0x3c>
10014d2e:	68f4      	ldr	r4, [r6, #12]
10014d30:	9b00      	ldr	r3, [sp, #0]
10014d32:	2b02      	cmp	r3, #2
10014d34:	d005      	beq.n	10014d42 <setvbuf+0x4e>
10014d36:	2b01      	cmp	r3, #1
10014d38:	d900      	bls.n	10014d3c <setvbuf+0x48>
10014d3a:	e07c      	b.n	10014e36 <setvbuf+0x142>
10014d3c:	2d00      	cmp	r5, #0
10014d3e:	da00      	bge.n	10014d42 <setvbuf+0x4e>
10014d40:	e079      	b.n	10014e36 <setvbuf+0x142>
10014d42:	0021      	movs	r1, r4
10014d44:	0030      	movs	r0, r6
10014d46:	f000 f9d9 	bl	100150fc <_fflush_r>
10014d4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
10014d4c:	2900      	cmp	r1, #0
10014d4e:	d008      	beq.n	10014d62 <setvbuf+0x6e>
10014d50:	0023      	movs	r3, r4
10014d52:	3344      	adds	r3, #68	; 0x44
10014d54:	4299      	cmp	r1, r3
10014d56:	d002      	beq.n	10014d5e <setvbuf+0x6a>
10014d58:	0030      	movs	r0, r6
10014d5a:	f7ff fe3d 	bl	100149d8 <_free_r>
10014d5e:	2300      	movs	r3, #0
10014d60:	6363      	str	r3, [r4, #52]	; 0x34
10014d62:	2300      	movs	r3, #0
10014d64:	61a3      	str	r3, [r4, #24]
10014d66:	6063      	str	r3, [r4, #4]
10014d68:	89a3      	ldrh	r3, [r4, #12]
10014d6a:	061b      	lsls	r3, r3, #24
10014d6c:	d503      	bpl.n	10014d76 <setvbuf+0x82>
10014d6e:	6921      	ldr	r1, [r4, #16]
10014d70:	0030      	movs	r0, r6
10014d72:	f7ff fe31 	bl	100149d8 <_free_r>
10014d76:	89a2      	ldrh	r2, [r4, #12]
10014d78:	4b35      	ldr	r3, [pc, #212]	; (10014e50 <setvbuf+0x15c>)
10014d7a:	4013      	ands	r3, r2
10014d7c:	81a3      	strh	r3, [r4, #12]
10014d7e:	9b00      	ldr	r3, [sp, #0]
10014d80:	2b02      	cmp	r3, #2
10014d82:	d021      	beq.n	10014dc8 <setvbuf+0xd4>
10014d84:	ab03      	add	r3, sp, #12
10014d86:	aa02      	add	r2, sp, #8
10014d88:	0021      	movs	r1, r4
10014d8a:	0030      	movs	r0, r6
10014d8c:	f000 fab8 	bl	10015300 <__swhatbuf_r>
10014d90:	89a3      	ldrh	r3, [r4, #12]
10014d92:	4318      	orrs	r0, r3
10014d94:	81a0      	strh	r0, [r4, #12]
10014d96:	2d00      	cmp	r5, #0
10014d98:	d101      	bne.n	10014d9e <setvbuf+0xaa>
10014d9a:	9d02      	ldr	r5, [sp, #8]
10014d9c:	e001      	b.n	10014da2 <setvbuf+0xae>
10014d9e:	2f00      	cmp	r7, #0
10014da0:	d125      	bne.n	10014dee <setvbuf+0xfa>
10014da2:	0028      	movs	r0, r5
10014da4:	f7ff fdee 	bl	10014984 <malloc>
10014da8:	9501      	str	r5, [sp, #4]
10014daa:	1e07      	subs	r7, r0, #0
10014dac:	d11a      	bne.n	10014de4 <setvbuf+0xf0>
10014dae:	9b02      	ldr	r3, [sp, #8]
10014db0:	9301      	str	r3, [sp, #4]
10014db2:	42ab      	cmp	r3, r5
10014db4:	d102      	bne.n	10014dbc <setvbuf+0xc8>
10014db6:	2001      	movs	r0, #1
10014db8:	4240      	negs	r0, r0
10014dba:	e006      	b.n	10014dca <setvbuf+0xd6>
10014dbc:	9801      	ldr	r0, [sp, #4]
10014dbe:	f7ff fde1 	bl	10014984 <malloc>
10014dc2:	1e07      	subs	r7, r0, #0
10014dc4:	d10e      	bne.n	10014de4 <setvbuf+0xf0>
10014dc6:	e7f6      	b.n	10014db6 <setvbuf+0xc2>
10014dc8:	2000      	movs	r0, #0
10014dca:	2202      	movs	r2, #2
10014dcc:	89a3      	ldrh	r3, [r4, #12]
10014dce:	4313      	orrs	r3, r2
10014dd0:	81a3      	strh	r3, [r4, #12]
10014dd2:	2300      	movs	r3, #0
10014dd4:	60a3      	str	r3, [r4, #8]
10014dd6:	0023      	movs	r3, r4
10014dd8:	3347      	adds	r3, #71	; 0x47
10014dda:	6023      	str	r3, [r4, #0]
10014ddc:	6123      	str	r3, [r4, #16]
10014dde:	2301      	movs	r3, #1
10014de0:	6163      	str	r3, [r4, #20]
10014de2:	e02a      	b.n	10014e3a <setvbuf+0x146>
10014de4:	2280      	movs	r2, #128	; 0x80
10014de6:	89a3      	ldrh	r3, [r4, #12]
10014de8:	9d01      	ldr	r5, [sp, #4]
10014dea:	4313      	orrs	r3, r2
10014dec:	81a3      	strh	r3, [r4, #12]
10014dee:	69b3      	ldr	r3, [r6, #24]
10014df0:	2b00      	cmp	r3, #0
10014df2:	d102      	bne.n	10014dfa <setvbuf+0x106>
10014df4:	0030      	movs	r0, r6
10014df6:	f000 f9ef 	bl	100151d8 <__sinit>
10014dfa:	9b00      	ldr	r3, [sp, #0]
10014dfc:	2b01      	cmp	r3, #1
10014dfe:	d103      	bne.n	10014e08 <setvbuf+0x114>
10014e00:	89a3      	ldrh	r3, [r4, #12]
10014e02:	9a00      	ldr	r2, [sp, #0]
10014e04:	431a      	orrs	r2, r3
10014e06:	81a2      	strh	r2, [r4, #12]
10014e08:	2308      	movs	r3, #8
10014e0a:	89a2      	ldrh	r2, [r4, #12]
10014e0c:	6027      	str	r7, [r4, #0]
10014e0e:	4013      	ands	r3, r2
10014e10:	6127      	str	r7, [r4, #16]
10014e12:	6165      	str	r5, [r4, #20]
10014e14:	1e18      	subs	r0, r3, #0
10014e16:	d00c      	beq.n	10014e32 <setvbuf+0x13e>
10014e18:	2301      	movs	r3, #1
10014e1a:	401a      	ands	r2, r3
10014e1c:	2300      	movs	r3, #0
10014e1e:	1e10      	subs	r0, r2, #0
10014e20:	4298      	cmp	r0, r3
10014e22:	d004      	beq.n	10014e2e <setvbuf+0x13a>
10014e24:	426d      	negs	r5, r5
10014e26:	60a3      	str	r3, [r4, #8]
10014e28:	61a5      	str	r5, [r4, #24]
10014e2a:	0018      	movs	r0, r3
10014e2c:	e005      	b.n	10014e3a <setvbuf+0x146>
10014e2e:	60a5      	str	r5, [r4, #8]
10014e30:	e003      	b.n	10014e3a <setvbuf+0x146>
10014e32:	60a3      	str	r3, [r4, #8]
10014e34:	e001      	b.n	10014e3a <setvbuf+0x146>
10014e36:	2001      	movs	r0, #1
10014e38:	4240      	negs	r0, r0
10014e3a:	b005      	add	sp, #20
10014e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10014e3e:	46c0      	nop			; (mov r8, r8)
10014e40:	10017168 	.word	0x10017168
10014e44:	1001700c 	.word	0x1001700c
10014e48:	1001702c 	.word	0x1001702c
10014e4c:	1001704c 	.word	0x1001704c
10014e50:	fffff35c 	.word	0xfffff35c

10014e54 <__swbuf_r>:
10014e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10014e56:	0005      	movs	r5, r0
10014e58:	000f      	movs	r7, r1
10014e5a:	0014      	movs	r4, r2
10014e5c:	2800      	cmp	r0, #0
10014e5e:	d004      	beq.n	10014e6a <__swbuf_r+0x16>
10014e60:	6983      	ldr	r3, [r0, #24]
10014e62:	2b00      	cmp	r3, #0
10014e64:	d101      	bne.n	10014e6a <__swbuf_r+0x16>
10014e66:	f000 f9b7 	bl	100151d8 <__sinit>
10014e6a:	4b23      	ldr	r3, [pc, #140]	; (10014ef8 <__swbuf_r+0xa4>)
10014e6c:	429c      	cmp	r4, r3
10014e6e:	d101      	bne.n	10014e74 <__swbuf_r+0x20>
10014e70:	686c      	ldr	r4, [r5, #4]
10014e72:	e008      	b.n	10014e86 <__swbuf_r+0x32>
10014e74:	4b21      	ldr	r3, [pc, #132]	; (10014efc <__swbuf_r+0xa8>)
10014e76:	429c      	cmp	r4, r3
10014e78:	d101      	bne.n	10014e7e <__swbuf_r+0x2a>
10014e7a:	68ac      	ldr	r4, [r5, #8]
10014e7c:	e003      	b.n	10014e86 <__swbuf_r+0x32>
10014e7e:	4b20      	ldr	r3, [pc, #128]	; (10014f00 <__swbuf_r+0xac>)
10014e80:	429c      	cmp	r4, r3
10014e82:	d100      	bne.n	10014e86 <__swbuf_r+0x32>
10014e84:	68ec      	ldr	r4, [r5, #12]
10014e86:	69a3      	ldr	r3, [r4, #24]
10014e88:	60a3      	str	r3, [r4, #8]
10014e8a:	89a3      	ldrh	r3, [r4, #12]
10014e8c:	071b      	lsls	r3, r3, #28
10014e8e:	d50a      	bpl.n	10014ea6 <__swbuf_r+0x52>
10014e90:	6923      	ldr	r3, [r4, #16]
10014e92:	2b00      	cmp	r3, #0
10014e94:	d007      	beq.n	10014ea6 <__swbuf_r+0x52>
10014e96:	6823      	ldr	r3, [r4, #0]
10014e98:	6922      	ldr	r2, [r4, #16]
10014e9a:	b2fe      	uxtb	r6, r7
10014e9c:	1a98      	subs	r0, r3, r2
10014e9e:	6963      	ldr	r3, [r4, #20]
10014ea0:	4298      	cmp	r0, r3
10014ea2:	db0f      	blt.n	10014ec4 <__swbuf_r+0x70>
10014ea4:	e008      	b.n	10014eb8 <__swbuf_r+0x64>
10014ea6:	0021      	movs	r1, r4
10014ea8:	0028      	movs	r0, r5
10014eaa:	f000 f82b 	bl	10014f04 <__swsetup_r>
10014eae:	2800      	cmp	r0, #0
10014eb0:	d0f1      	beq.n	10014e96 <__swbuf_r+0x42>
10014eb2:	2001      	movs	r0, #1
10014eb4:	4240      	negs	r0, r0
10014eb6:	e01d      	b.n	10014ef4 <__swbuf_r+0xa0>
10014eb8:	0021      	movs	r1, r4
10014eba:	0028      	movs	r0, r5
10014ebc:	f000 f91e 	bl	100150fc <_fflush_r>
10014ec0:	2800      	cmp	r0, #0
10014ec2:	d1f6      	bne.n	10014eb2 <__swbuf_r+0x5e>
10014ec4:	68a3      	ldr	r3, [r4, #8]
10014ec6:	3001      	adds	r0, #1
10014ec8:	3b01      	subs	r3, #1
10014eca:	60a3      	str	r3, [r4, #8]
10014ecc:	6823      	ldr	r3, [r4, #0]
10014ece:	1c5a      	adds	r2, r3, #1
10014ed0:	6022      	str	r2, [r4, #0]
10014ed2:	701f      	strb	r7, [r3, #0]
10014ed4:	6963      	ldr	r3, [r4, #20]
10014ed6:	4298      	cmp	r0, r3
10014ed8:	d005      	beq.n	10014ee6 <__swbuf_r+0x92>
10014eda:	89a3      	ldrh	r3, [r4, #12]
10014edc:	0030      	movs	r0, r6
10014ede:	07db      	lsls	r3, r3, #31
10014ee0:	d508      	bpl.n	10014ef4 <__swbuf_r+0xa0>
10014ee2:	2e0a      	cmp	r6, #10
10014ee4:	d106      	bne.n	10014ef4 <__swbuf_r+0xa0>
10014ee6:	0021      	movs	r1, r4
10014ee8:	0028      	movs	r0, r5
10014eea:	f000 f907 	bl	100150fc <_fflush_r>
10014eee:	2800      	cmp	r0, #0
10014ef0:	d1df      	bne.n	10014eb2 <__swbuf_r+0x5e>
10014ef2:	0030      	movs	r0, r6
10014ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10014ef6:	46c0      	nop			; (mov r8, r8)
10014ef8:	1001700c 	.word	0x1001700c
10014efc:	1001702c 	.word	0x1001702c
10014f00:	1001704c 	.word	0x1001704c

10014f04 <__swsetup_r>:
10014f04:	4b36      	ldr	r3, [pc, #216]	; (10014fe0 <__swsetup_r+0xdc>)
10014f06:	b570      	push	{r4, r5, r6, lr}
10014f08:	681d      	ldr	r5, [r3, #0]
10014f0a:	0006      	movs	r6, r0
10014f0c:	000c      	movs	r4, r1
10014f0e:	2d00      	cmp	r5, #0
10014f10:	d005      	beq.n	10014f1e <__swsetup_r+0x1a>
10014f12:	69ab      	ldr	r3, [r5, #24]
10014f14:	2b00      	cmp	r3, #0
10014f16:	d102      	bne.n	10014f1e <__swsetup_r+0x1a>
10014f18:	0028      	movs	r0, r5
10014f1a:	f000 f95d 	bl	100151d8 <__sinit>
10014f1e:	4b31      	ldr	r3, [pc, #196]	; (10014fe4 <__swsetup_r+0xe0>)
10014f20:	429c      	cmp	r4, r3
10014f22:	d101      	bne.n	10014f28 <__swsetup_r+0x24>
10014f24:	686c      	ldr	r4, [r5, #4]
10014f26:	e008      	b.n	10014f3a <__swsetup_r+0x36>
10014f28:	4b2f      	ldr	r3, [pc, #188]	; (10014fe8 <__swsetup_r+0xe4>)
10014f2a:	429c      	cmp	r4, r3
10014f2c:	d101      	bne.n	10014f32 <__swsetup_r+0x2e>
10014f2e:	68ac      	ldr	r4, [r5, #8]
10014f30:	e003      	b.n	10014f3a <__swsetup_r+0x36>
10014f32:	4b2e      	ldr	r3, [pc, #184]	; (10014fec <__swsetup_r+0xe8>)
10014f34:	429c      	cmp	r4, r3
10014f36:	d100      	bne.n	10014f3a <__swsetup_r+0x36>
10014f38:	68ec      	ldr	r4, [r5, #12]
10014f3a:	220c      	movs	r2, #12
10014f3c:	5ea3      	ldrsh	r3, [r4, r2]
10014f3e:	b29a      	uxth	r2, r3
10014f40:	0711      	lsls	r1, r2, #28
10014f42:	d423      	bmi.n	10014f8c <__swsetup_r+0x88>
10014f44:	06d1      	lsls	r1, r2, #27
10014f46:	d407      	bmi.n	10014f58 <__swsetup_r+0x54>
10014f48:	2209      	movs	r2, #9
10014f4a:	2001      	movs	r0, #1
10014f4c:	6032      	str	r2, [r6, #0]
10014f4e:	3237      	adds	r2, #55	; 0x37
10014f50:	4313      	orrs	r3, r2
10014f52:	81a3      	strh	r3, [r4, #12]
10014f54:	4240      	negs	r0, r0
10014f56:	e042      	b.n	10014fde <__swsetup_r+0xda>
10014f58:	0753      	lsls	r3, r2, #29
10014f5a:	d513      	bpl.n	10014f84 <__swsetup_r+0x80>
10014f5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
10014f5e:	2900      	cmp	r1, #0
10014f60:	d008      	beq.n	10014f74 <__swsetup_r+0x70>
10014f62:	0023      	movs	r3, r4
10014f64:	3344      	adds	r3, #68	; 0x44
10014f66:	4299      	cmp	r1, r3
10014f68:	d002      	beq.n	10014f70 <__swsetup_r+0x6c>
10014f6a:	0030      	movs	r0, r6
10014f6c:	f7ff fd34 	bl	100149d8 <_free_r>
10014f70:	2300      	movs	r3, #0
10014f72:	6363      	str	r3, [r4, #52]	; 0x34
10014f74:	2224      	movs	r2, #36	; 0x24
10014f76:	89a3      	ldrh	r3, [r4, #12]
10014f78:	4393      	bics	r3, r2
10014f7a:	81a3      	strh	r3, [r4, #12]
10014f7c:	2300      	movs	r3, #0
10014f7e:	6063      	str	r3, [r4, #4]
10014f80:	6923      	ldr	r3, [r4, #16]
10014f82:	6023      	str	r3, [r4, #0]
10014f84:	2208      	movs	r2, #8
10014f86:	89a3      	ldrh	r3, [r4, #12]
10014f88:	4313      	orrs	r3, r2
10014f8a:	81a3      	strh	r3, [r4, #12]
10014f8c:	6923      	ldr	r3, [r4, #16]
10014f8e:	2b00      	cmp	r3, #0
10014f90:	d10b      	bne.n	10014faa <__swsetup_r+0xa6>
10014f92:	23a0      	movs	r3, #160	; 0xa0
10014f94:	89a2      	ldrh	r2, [r4, #12]
10014f96:	009b      	lsls	r3, r3, #2
10014f98:	4013      	ands	r3, r2
10014f9a:	2280      	movs	r2, #128	; 0x80
10014f9c:	0092      	lsls	r2, r2, #2
10014f9e:	4293      	cmp	r3, r2
10014fa0:	d003      	beq.n	10014faa <__swsetup_r+0xa6>
10014fa2:	0021      	movs	r1, r4
10014fa4:	0030      	movs	r0, r6
10014fa6:	f000 f9d1 	bl	1001534c <__smakebuf_r>
10014faa:	2301      	movs	r3, #1
10014fac:	89a2      	ldrh	r2, [r4, #12]
10014fae:	4013      	ands	r3, r2
10014fb0:	d005      	beq.n	10014fbe <__swsetup_r+0xba>
10014fb2:	2300      	movs	r3, #0
10014fb4:	60a3      	str	r3, [r4, #8]
10014fb6:	6963      	ldr	r3, [r4, #20]
10014fb8:	425b      	negs	r3, r3
10014fba:	61a3      	str	r3, [r4, #24]
10014fbc:	e003      	b.n	10014fc6 <__swsetup_r+0xc2>
10014fbe:	0792      	lsls	r2, r2, #30
10014fc0:	d400      	bmi.n	10014fc4 <__swsetup_r+0xc0>
10014fc2:	6963      	ldr	r3, [r4, #20]
10014fc4:	60a3      	str	r3, [r4, #8]
10014fc6:	2000      	movs	r0, #0
10014fc8:	6923      	ldr	r3, [r4, #16]
10014fca:	4283      	cmp	r3, r0
10014fcc:	d107      	bne.n	10014fde <__swsetup_r+0xda>
10014fce:	220c      	movs	r2, #12
10014fd0:	5ea3      	ldrsh	r3, [r4, r2]
10014fd2:	061a      	lsls	r2, r3, #24
10014fd4:	d503      	bpl.n	10014fde <__swsetup_r+0xda>
10014fd6:	2240      	movs	r2, #64	; 0x40
10014fd8:	4313      	orrs	r3, r2
10014fda:	81a3      	strh	r3, [r4, #12]
10014fdc:	3801      	subs	r0, #1
10014fde:	bd70      	pop	{r4, r5, r6, pc}
10014fe0:	10017168 	.word	0x10017168
10014fe4:	1001700c 	.word	0x1001700c
10014fe8:	1001702c 	.word	0x1001702c
10014fec:	1001704c 	.word	0x1001704c

10014ff0 <__sflush_r>:
10014ff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10014ff2:	898a      	ldrh	r2, [r1, #12]
10014ff4:	0005      	movs	r5, r0
10014ff6:	000c      	movs	r4, r1
10014ff8:	0713      	lsls	r3, r2, #28
10014ffa:	d45a      	bmi.n	100150b2 <__sflush_r+0xc2>
10014ffc:	684b      	ldr	r3, [r1, #4]
10014ffe:	2b00      	cmp	r3, #0
10015000:	dc02      	bgt.n	10015008 <__sflush_r+0x18>
10015002:	6c0b      	ldr	r3, [r1, #64]	; 0x40
10015004:	2b00      	cmp	r3, #0
10015006:	dd19      	ble.n	1001503c <__sflush_r+0x4c>
10015008:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1001500a:	2f00      	cmp	r7, #0
1001500c:	d016      	beq.n	1001503c <__sflush_r+0x4c>
1001500e:	2300      	movs	r3, #0
10015010:	682e      	ldr	r6, [r5, #0]
10015012:	602b      	str	r3, [r5, #0]
10015014:	2380      	movs	r3, #128	; 0x80
10015016:	015b      	lsls	r3, r3, #5
10015018:	401a      	ands	r2, r3
1001501a:	d001      	beq.n	10015020 <__sflush_r+0x30>
1001501c:	6d60      	ldr	r0, [r4, #84]	; 0x54
1001501e:	e014      	b.n	1001504a <__sflush_r+0x5a>
10015020:	2301      	movs	r3, #1
10015022:	6a21      	ldr	r1, [r4, #32]
10015024:	0028      	movs	r0, r5
10015026:	47b8      	blx	r7
10015028:	1c43      	adds	r3, r0, #1
1001502a:	d10e      	bne.n	1001504a <__sflush_r+0x5a>
1001502c:	682b      	ldr	r3, [r5, #0]
1001502e:	2b00      	cmp	r3, #0
10015030:	d00b      	beq.n	1001504a <__sflush_r+0x5a>
10015032:	2b1d      	cmp	r3, #29
10015034:	d001      	beq.n	1001503a <__sflush_r+0x4a>
10015036:	2b16      	cmp	r3, #22
10015038:	d102      	bne.n	10015040 <__sflush_r+0x50>
1001503a:	602e      	str	r6, [r5, #0]
1001503c:	2000      	movs	r0, #0
1001503e:	e05a      	b.n	100150f6 <__sflush_r+0x106>
10015040:	2240      	movs	r2, #64	; 0x40
10015042:	89a3      	ldrh	r3, [r4, #12]
10015044:	4313      	orrs	r3, r2
10015046:	81a3      	strh	r3, [r4, #12]
10015048:	e055      	b.n	100150f6 <__sflush_r+0x106>
1001504a:	89a3      	ldrh	r3, [r4, #12]
1001504c:	075b      	lsls	r3, r3, #29
1001504e:	d506      	bpl.n	1001505e <__sflush_r+0x6e>
10015050:	6863      	ldr	r3, [r4, #4]
10015052:	1ac0      	subs	r0, r0, r3
10015054:	6b63      	ldr	r3, [r4, #52]	; 0x34
10015056:	2b00      	cmp	r3, #0
10015058:	d001      	beq.n	1001505e <__sflush_r+0x6e>
1001505a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1001505c:	1ac0      	subs	r0, r0, r3
1001505e:	2300      	movs	r3, #0
10015060:	0002      	movs	r2, r0
10015062:	6a21      	ldr	r1, [r4, #32]
10015064:	0028      	movs	r0, r5
10015066:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
10015068:	47b8      	blx	r7
1001506a:	89a3      	ldrh	r3, [r4, #12]
1001506c:	1c42      	adds	r2, r0, #1
1001506e:	d106      	bne.n	1001507e <__sflush_r+0x8e>
10015070:	6829      	ldr	r1, [r5, #0]
10015072:	291d      	cmp	r1, #29
10015074:	d83a      	bhi.n	100150ec <__sflush_r+0xfc>
10015076:	4a20      	ldr	r2, [pc, #128]	; (100150f8 <__sflush_r+0x108>)
10015078:	40ca      	lsrs	r2, r1
1001507a:	07d2      	lsls	r2, r2, #31
1001507c:	d536      	bpl.n	100150ec <__sflush_r+0xfc>
1001507e:	2200      	movs	r2, #0
10015080:	6062      	str	r2, [r4, #4]
10015082:	6922      	ldr	r2, [r4, #16]
10015084:	6022      	str	r2, [r4, #0]
10015086:	04db      	lsls	r3, r3, #19
10015088:	d505      	bpl.n	10015096 <__sflush_r+0xa6>
1001508a:	1c43      	adds	r3, r0, #1
1001508c:	d102      	bne.n	10015094 <__sflush_r+0xa4>
1001508e:	682b      	ldr	r3, [r5, #0]
10015090:	2b00      	cmp	r3, #0
10015092:	d100      	bne.n	10015096 <__sflush_r+0xa6>
10015094:	6560      	str	r0, [r4, #84]	; 0x54
10015096:	6b61      	ldr	r1, [r4, #52]	; 0x34
10015098:	602e      	str	r6, [r5, #0]
1001509a:	2900      	cmp	r1, #0
1001509c:	d0ce      	beq.n	1001503c <__sflush_r+0x4c>
1001509e:	0023      	movs	r3, r4
100150a0:	3344      	adds	r3, #68	; 0x44
100150a2:	4299      	cmp	r1, r3
100150a4:	d002      	beq.n	100150ac <__sflush_r+0xbc>
100150a6:	0028      	movs	r0, r5
100150a8:	f7ff fc96 	bl	100149d8 <_free_r>
100150ac:	2000      	movs	r0, #0
100150ae:	6360      	str	r0, [r4, #52]	; 0x34
100150b0:	e021      	b.n	100150f6 <__sflush_r+0x106>
100150b2:	690f      	ldr	r7, [r1, #16]
100150b4:	2f00      	cmp	r7, #0
100150b6:	d0c1      	beq.n	1001503c <__sflush_r+0x4c>
100150b8:	680b      	ldr	r3, [r1, #0]
100150ba:	600f      	str	r7, [r1, #0]
100150bc:	1bdb      	subs	r3, r3, r7
100150be:	9301      	str	r3, [sp, #4]
100150c0:	2300      	movs	r3, #0
100150c2:	0792      	lsls	r2, r2, #30
100150c4:	d100      	bne.n	100150c8 <__sflush_r+0xd8>
100150c6:	694b      	ldr	r3, [r1, #20]
100150c8:	60a3      	str	r3, [r4, #8]
100150ca:	e003      	b.n	100150d4 <__sflush_r+0xe4>
100150cc:	9b01      	ldr	r3, [sp, #4]
100150ce:	183f      	adds	r7, r7, r0
100150d0:	1a1b      	subs	r3, r3, r0
100150d2:	9301      	str	r3, [sp, #4]
100150d4:	9b01      	ldr	r3, [sp, #4]
100150d6:	2b00      	cmp	r3, #0
100150d8:	ddb0      	ble.n	1001503c <__sflush_r+0x4c>
100150da:	9b01      	ldr	r3, [sp, #4]
100150dc:	003a      	movs	r2, r7
100150de:	6a21      	ldr	r1, [r4, #32]
100150e0:	0028      	movs	r0, r5
100150e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
100150e4:	47b0      	blx	r6
100150e6:	2800      	cmp	r0, #0
100150e8:	dcf0      	bgt.n	100150cc <__sflush_r+0xdc>
100150ea:	89a3      	ldrh	r3, [r4, #12]
100150ec:	2240      	movs	r2, #64	; 0x40
100150ee:	2001      	movs	r0, #1
100150f0:	4313      	orrs	r3, r2
100150f2:	81a3      	strh	r3, [r4, #12]
100150f4:	4240      	negs	r0, r0
100150f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100150f8:	20400001 	.word	0x20400001

100150fc <_fflush_r>:
100150fc:	690b      	ldr	r3, [r1, #16]
100150fe:	b570      	push	{r4, r5, r6, lr}
10015100:	0005      	movs	r5, r0
10015102:	000c      	movs	r4, r1
10015104:	2b00      	cmp	r3, #0
10015106:	d101      	bne.n	1001510c <_fflush_r+0x10>
10015108:	2000      	movs	r0, #0
1001510a:	e01c      	b.n	10015146 <_fflush_r+0x4a>
1001510c:	2800      	cmp	r0, #0
1001510e:	d004      	beq.n	1001511a <_fflush_r+0x1e>
10015110:	6983      	ldr	r3, [r0, #24]
10015112:	2b00      	cmp	r3, #0
10015114:	d101      	bne.n	1001511a <_fflush_r+0x1e>
10015116:	f000 f85f 	bl	100151d8 <__sinit>
1001511a:	4b0b      	ldr	r3, [pc, #44]	; (10015148 <_fflush_r+0x4c>)
1001511c:	429c      	cmp	r4, r3
1001511e:	d101      	bne.n	10015124 <_fflush_r+0x28>
10015120:	686c      	ldr	r4, [r5, #4]
10015122:	e008      	b.n	10015136 <_fflush_r+0x3a>
10015124:	4b09      	ldr	r3, [pc, #36]	; (1001514c <_fflush_r+0x50>)
10015126:	429c      	cmp	r4, r3
10015128:	d101      	bne.n	1001512e <_fflush_r+0x32>
1001512a:	68ac      	ldr	r4, [r5, #8]
1001512c:	e003      	b.n	10015136 <_fflush_r+0x3a>
1001512e:	4b08      	ldr	r3, [pc, #32]	; (10015150 <_fflush_r+0x54>)
10015130:	429c      	cmp	r4, r3
10015132:	d100      	bne.n	10015136 <_fflush_r+0x3a>
10015134:	68ec      	ldr	r4, [r5, #12]
10015136:	220c      	movs	r2, #12
10015138:	5ea3      	ldrsh	r3, [r4, r2]
1001513a:	2b00      	cmp	r3, #0
1001513c:	d0e4      	beq.n	10015108 <_fflush_r+0xc>
1001513e:	0021      	movs	r1, r4
10015140:	0028      	movs	r0, r5
10015142:	f7ff ff55 	bl	10014ff0 <__sflush_r>
10015146:	bd70      	pop	{r4, r5, r6, pc}
10015148:	1001700c 	.word	0x1001700c
1001514c:	1001702c 	.word	0x1001702c
10015150:	1001704c 	.word	0x1001704c

10015154 <_cleanup_r>:
10015154:	b510      	push	{r4, lr}
10015156:	4902      	ldr	r1, [pc, #8]	; (10015160 <_cleanup_r+0xc>)
10015158:	f000 f8b0 	bl	100152bc <_fwalk_reent>
1001515c:	bd10      	pop	{r4, pc}
1001515e:	46c0      	nop			; (mov r8, r8)
10015160:	100150fd 	.word	0x100150fd

10015164 <std.isra.0>:
10015164:	2300      	movs	r3, #0
10015166:	b510      	push	{r4, lr}
10015168:	0004      	movs	r4, r0
1001516a:	6003      	str	r3, [r0, #0]
1001516c:	6043      	str	r3, [r0, #4]
1001516e:	6083      	str	r3, [r0, #8]
10015170:	8181      	strh	r1, [r0, #12]
10015172:	6643      	str	r3, [r0, #100]	; 0x64
10015174:	81c2      	strh	r2, [r0, #14]
10015176:	6103      	str	r3, [r0, #16]
10015178:	6143      	str	r3, [r0, #20]
1001517a:	6183      	str	r3, [r0, #24]
1001517c:	0019      	movs	r1, r3
1001517e:	2208      	movs	r2, #8
10015180:	305c      	adds	r0, #92	; 0x5c
10015182:	f7ff fc21 	bl	100149c8 <memset>
10015186:	4b05      	ldr	r3, [pc, #20]	; (1001519c <std.isra.0+0x38>)
10015188:	6224      	str	r4, [r4, #32]
1001518a:	6263      	str	r3, [r4, #36]	; 0x24
1001518c:	4b04      	ldr	r3, [pc, #16]	; (100151a0 <std.isra.0+0x3c>)
1001518e:	62a3      	str	r3, [r4, #40]	; 0x28
10015190:	4b04      	ldr	r3, [pc, #16]	; (100151a4 <std.isra.0+0x40>)
10015192:	62e3      	str	r3, [r4, #44]	; 0x2c
10015194:	4b04      	ldr	r3, [pc, #16]	; (100151a8 <std.isra.0+0x44>)
10015196:	6323      	str	r3, [r4, #48]	; 0x30
10015198:	bd10      	pop	{r4, pc}
1001519a:	46c0      	nop			; (mov r8, r8)
1001519c:	100159dd 	.word	0x100159dd
100151a0:	10015a05 	.word	0x10015a05
100151a4:	10015a3d 	.word	0x10015a3d
100151a8:	10015a69 	.word	0x10015a69

100151ac <__sfmoreglue>:
100151ac:	b570      	push	{r4, r5, r6, lr}
100151ae:	2568      	movs	r5, #104	; 0x68
100151b0:	1e4b      	subs	r3, r1, #1
100151b2:	435d      	muls	r5, r3
100151b4:	000e      	movs	r6, r1
100151b6:	0029      	movs	r1, r5
100151b8:	3174      	adds	r1, #116	; 0x74
100151ba:	f7ff fc53 	bl	10014a64 <_malloc_r>
100151be:	1e04      	subs	r4, r0, #0
100151c0:	d008      	beq.n	100151d4 <__sfmoreglue+0x28>
100151c2:	2100      	movs	r1, #0
100151c4:	002a      	movs	r2, r5
100151c6:	6001      	str	r1, [r0, #0]
100151c8:	6046      	str	r6, [r0, #4]
100151ca:	300c      	adds	r0, #12
100151cc:	60a0      	str	r0, [r4, #8]
100151ce:	3268      	adds	r2, #104	; 0x68
100151d0:	f7ff fbfa 	bl	100149c8 <memset>
100151d4:	0020      	movs	r0, r4
100151d6:	bd70      	pop	{r4, r5, r6, pc}

100151d8 <__sinit>:
100151d8:	6983      	ldr	r3, [r0, #24]
100151da:	b513      	push	{r0, r1, r4, lr}
100151dc:	0004      	movs	r4, r0
100151de:	2b00      	cmp	r3, #0
100151e0:	d128      	bne.n	10015234 <__sinit+0x5c>
100151e2:	6483      	str	r3, [r0, #72]	; 0x48
100151e4:	64c3      	str	r3, [r0, #76]	; 0x4c
100151e6:	6503      	str	r3, [r0, #80]	; 0x50
100151e8:	4b13      	ldr	r3, [pc, #76]	; (10015238 <__sinit+0x60>)
100151ea:	4a14      	ldr	r2, [pc, #80]	; (1001523c <__sinit+0x64>)
100151ec:	681b      	ldr	r3, [r3, #0]
100151ee:	6282      	str	r2, [r0, #40]	; 0x28
100151f0:	9301      	str	r3, [sp, #4]
100151f2:	4298      	cmp	r0, r3
100151f4:	d101      	bne.n	100151fa <__sinit+0x22>
100151f6:	2301      	movs	r3, #1
100151f8:	6183      	str	r3, [r0, #24]
100151fa:	0020      	movs	r0, r4
100151fc:	f000 f820 	bl	10015240 <__sfp>
10015200:	6060      	str	r0, [r4, #4]
10015202:	0020      	movs	r0, r4
10015204:	f000 f81c 	bl	10015240 <__sfp>
10015208:	60a0      	str	r0, [r4, #8]
1001520a:	0020      	movs	r0, r4
1001520c:	f000 f818 	bl	10015240 <__sfp>
10015210:	2200      	movs	r2, #0
10015212:	60e0      	str	r0, [r4, #12]
10015214:	2104      	movs	r1, #4
10015216:	6860      	ldr	r0, [r4, #4]
10015218:	f7ff ffa4 	bl	10015164 <std.isra.0>
1001521c:	2201      	movs	r2, #1
1001521e:	2109      	movs	r1, #9
10015220:	68a0      	ldr	r0, [r4, #8]
10015222:	f7ff ff9f 	bl	10015164 <std.isra.0>
10015226:	2202      	movs	r2, #2
10015228:	2112      	movs	r1, #18
1001522a:	68e0      	ldr	r0, [r4, #12]
1001522c:	f7ff ff9a 	bl	10015164 <std.isra.0>
10015230:	2301      	movs	r3, #1
10015232:	61a3      	str	r3, [r4, #24]
10015234:	bd13      	pop	{r0, r1, r4, pc}
10015236:	46c0      	nop			; (mov r8, r8)
10015238:	10017008 	.word	0x10017008
1001523c:	10015155 	.word	0x10015155

10015240 <__sfp>:
10015240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015242:	4b1d      	ldr	r3, [pc, #116]	; (100152b8 <__sfp+0x78>)
10015244:	0006      	movs	r6, r0
10015246:	681d      	ldr	r5, [r3, #0]
10015248:	69ab      	ldr	r3, [r5, #24]
1001524a:	2b00      	cmp	r3, #0
1001524c:	d102      	bne.n	10015254 <__sfp+0x14>
1001524e:	0028      	movs	r0, r5
10015250:	f7ff ffc2 	bl	100151d8 <__sinit>
10015254:	3548      	adds	r5, #72	; 0x48
10015256:	68ac      	ldr	r4, [r5, #8]
10015258:	686b      	ldr	r3, [r5, #4]
1001525a:	3b01      	subs	r3, #1
1001525c:	d405      	bmi.n	1001526a <__sfp+0x2a>
1001525e:	220c      	movs	r2, #12
10015260:	5ea7      	ldrsh	r7, [r4, r2]
10015262:	2f00      	cmp	r7, #0
10015264:	d010      	beq.n	10015288 <__sfp+0x48>
10015266:	3468      	adds	r4, #104	; 0x68
10015268:	e7f7      	b.n	1001525a <__sfp+0x1a>
1001526a:	682b      	ldr	r3, [r5, #0]
1001526c:	2b00      	cmp	r3, #0
1001526e:	d001      	beq.n	10015274 <__sfp+0x34>
10015270:	682d      	ldr	r5, [r5, #0]
10015272:	e7f0      	b.n	10015256 <__sfp+0x16>
10015274:	2104      	movs	r1, #4
10015276:	0030      	movs	r0, r6
10015278:	f7ff ff98 	bl	100151ac <__sfmoreglue>
1001527c:	6028      	str	r0, [r5, #0]
1001527e:	2800      	cmp	r0, #0
10015280:	d1f6      	bne.n	10015270 <__sfp+0x30>
10015282:	230c      	movs	r3, #12
10015284:	6033      	str	r3, [r6, #0]
10015286:	e016      	b.n	100152b6 <__sfp+0x76>
10015288:	2301      	movs	r3, #1
1001528a:	0020      	movs	r0, r4
1001528c:	425b      	negs	r3, r3
1001528e:	81e3      	strh	r3, [r4, #14]
10015290:	3302      	adds	r3, #2
10015292:	81a3      	strh	r3, [r4, #12]
10015294:	6667      	str	r7, [r4, #100]	; 0x64
10015296:	6027      	str	r7, [r4, #0]
10015298:	60a7      	str	r7, [r4, #8]
1001529a:	6067      	str	r7, [r4, #4]
1001529c:	6127      	str	r7, [r4, #16]
1001529e:	6167      	str	r7, [r4, #20]
100152a0:	61a7      	str	r7, [r4, #24]
100152a2:	305c      	adds	r0, #92	; 0x5c
100152a4:	2208      	movs	r2, #8
100152a6:	0039      	movs	r1, r7
100152a8:	f7ff fb8e 	bl	100149c8 <memset>
100152ac:	0020      	movs	r0, r4
100152ae:	6367      	str	r7, [r4, #52]	; 0x34
100152b0:	63a7      	str	r7, [r4, #56]	; 0x38
100152b2:	64a7      	str	r7, [r4, #72]	; 0x48
100152b4:	64e7      	str	r7, [r4, #76]	; 0x4c
100152b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100152b8:	10017008 	.word	0x10017008

100152bc <_fwalk_reent>:
100152bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100152be:	0004      	movs	r4, r0
100152c0:	0007      	movs	r7, r0
100152c2:	2600      	movs	r6, #0
100152c4:	9101      	str	r1, [sp, #4]
100152c6:	3448      	adds	r4, #72	; 0x48
100152c8:	2c00      	cmp	r4, #0
100152ca:	d016      	beq.n	100152fa <_fwalk_reent+0x3e>
100152cc:	6863      	ldr	r3, [r4, #4]
100152ce:	68a5      	ldr	r5, [r4, #8]
100152d0:	9300      	str	r3, [sp, #0]
100152d2:	9b00      	ldr	r3, [sp, #0]
100152d4:	3b01      	subs	r3, #1
100152d6:	9300      	str	r3, [sp, #0]
100152d8:	d40d      	bmi.n	100152f6 <_fwalk_reent+0x3a>
100152da:	89ab      	ldrh	r3, [r5, #12]
100152dc:	2b01      	cmp	r3, #1
100152de:	d908      	bls.n	100152f2 <_fwalk_reent+0x36>
100152e0:	220e      	movs	r2, #14
100152e2:	5eab      	ldrsh	r3, [r5, r2]
100152e4:	3301      	adds	r3, #1
100152e6:	d004      	beq.n	100152f2 <_fwalk_reent+0x36>
100152e8:	0029      	movs	r1, r5
100152ea:	0038      	movs	r0, r7
100152ec:	9b01      	ldr	r3, [sp, #4]
100152ee:	4798      	blx	r3
100152f0:	4306      	orrs	r6, r0
100152f2:	3568      	adds	r5, #104	; 0x68
100152f4:	e7ed      	b.n	100152d2 <_fwalk_reent+0x16>
100152f6:	6824      	ldr	r4, [r4, #0]
100152f8:	e7e6      	b.n	100152c8 <_fwalk_reent+0xc>
100152fa:	0030      	movs	r0, r6
100152fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

10015300 <__swhatbuf_r>:
10015300:	b570      	push	{r4, r5, r6, lr}
10015302:	000e      	movs	r6, r1
10015304:	001d      	movs	r5, r3
10015306:	230e      	movs	r3, #14
10015308:	5ec9      	ldrsh	r1, [r1, r3]
1001530a:	b090      	sub	sp, #64	; 0x40
1001530c:	0014      	movs	r4, r2
1001530e:	2900      	cmp	r1, #0
10015310:	da06      	bge.n	10015320 <__swhatbuf_r+0x20>
10015312:	2300      	movs	r3, #0
10015314:	602b      	str	r3, [r5, #0]
10015316:	89b3      	ldrh	r3, [r6, #12]
10015318:	061b      	lsls	r3, r3, #24
1001531a:	d50f      	bpl.n	1001533c <__swhatbuf_r+0x3c>
1001531c:	2340      	movs	r3, #64	; 0x40
1001531e:	e00f      	b.n	10015340 <__swhatbuf_r+0x40>
10015320:	aa01      	add	r2, sp, #4
10015322:	f000 fbcd 	bl	10015ac0 <_fstat_r>
10015326:	2800      	cmp	r0, #0
10015328:	dbf3      	blt.n	10015312 <__swhatbuf_r+0x12>
1001532a:	23f0      	movs	r3, #240	; 0xf0
1001532c:	9a02      	ldr	r2, [sp, #8]
1001532e:	021b      	lsls	r3, r3, #8
10015330:	4013      	ands	r3, r2
10015332:	4a05      	ldr	r2, [pc, #20]	; (10015348 <__swhatbuf_r+0x48>)
10015334:	189b      	adds	r3, r3, r2
10015336:	425a      	negs	r2, r3
10015338:	4153      	adcs	r3, r2
1001533a:	602b      	str	r3, [r5, #0]
1001533c:	2380      	movs	r3, #128	; 0x80
1001533e:	00db      	lsls	r3, r3, #3
10015340:	2000      	movs	r0, #0
10015342:	6023      	str	r3, [r4, #0]
10015344:	b010      	add	sp, #64	; 0x40
10015346:	bd70      	pop	{r4, r5, r6, pc}
10015348:	ffffe000 	.word	0xffffe000

1001534c <__smakebuf_r>:
1001534c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001534e:	2602      	movs	r6, #2
10015350:	898b      	ldrh	r3, [r1, #12]
10015352:	0005      	movs	r5, r0
10015354:	000c      	movs	r4, r1
10015356:	4233      	tst	r3, r6
10015358:	d110      	bne.n	1001537c <__smakebuf_r+0x30>
1001535a:	ab01      	add	r3, sp, #4
1001535c:	466a      	mov	r2, sp
1001535e:	f7ff ffcf 	bl	10015300 <__swhatbuf_r>
10015362:	9900      	ldr	r1, [sp, #0]
10015364:	0007      	movs	r7, r0
10015366:	0028      	movs	r0, r5
10015368:	f7ff fb7c 	bl	10014a64 <_malloc_r>
1001536c:	2800      	cmp	r0, #0
1001536e:	d10c      	bne.n	1001538a <__smakebuf_r+0x3e>
10015370:	220c      	movs	r2, #12
10015372:	5ea3      	ldrsh	r3, [r4, r2]
10015374:	059a      	lsls	r2, r3, #22
10015376:	d423      	bmi.n	100153c0 <__smakebuf_r+0x74>
10015378:	4333      	orrs	r3, r6
1001537a:	81a3      	strh	r3, [r4, #12]
1001537c:	0023      	movs	r3, r4
1001537e:	3347      	adds	r3, #71	; 0x47
10015380:	6023      	str	r3, [r4, #0]
10015382:	6123      	str	r3, [r4, #16]
10015384:	2301      	movs	r3, #1
10015386:	6163      	str	r3, [r4, #20]
10015388:	e01a      	b.n	100153c0 <__smakebuf_r+0x74>
1001538a:	2280      	movs	r2, #128	; 0x80
1001538c:	4b0d      	ldr	r3, [pc, #52]	; (100153c4 <__smakebuf_r+0x78>)
1001538e:	62ab      	str	r3, [r5, #40]	; 0x28
10015390:	89a3      	ldrh	r3, [r4, #12]
10015392:	6020      	str	r0, [r4, #0]
10015394:	4313      	orrs	r3, r2
10015396:	81a3      	strh	r3, [r4, #12]
10015398:	9b00      	ldr	r3, [sp, #0]
1001539a:	6120      	str	r0, [r4, #16]
1001539c:	6163      	str	r3, [r4, #20]
1001539e:	9b01      	ldr	r3, [sp, #4]
100153a0:	2b00      	cmp	r3, #0
100153a2:	d00a      	beq.n	100153ba <__smakebuf_r+0x6e>
100153a4:	230e      	movs	r3, #14
100153a6:	5ee1      	ldrsh	r1, [r4, r3]
100153a8:	0028      	movs	r0, r5
100153aa:	f000 fb9b 	bl	10015ae4 <_isatty_r>
100153ae:	2800      	cmp	r0, #0
100153b0:	d003      	beq.n	100153ba <__smakebuf_r+0x6e>
100153b2:	2201      	movs	r2, #1
100153b4:	89a3      	ldrh	r3, [r4, #12]
100153b6:	4313      	orrs	r3, r2
100153b8:	81a3      	strh	r3, [r4, #12]
100153ba:	89a3      	ldrh	r3, [r4, #12]
100153bc:	431f      	orrs	r7, r3
100153be:	81a7      	strh	r7, [r4, #12]
100153c0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
100153c2:	46c0      	nop			; (mov r8, r8)
100153c4:	10015155 	.word	0x10015155

100153c8 <__sfputc_r>:
100153c8:	6893      	ldr	r3, [r2, #8]
100153ca:	b510      	push	{r4, lr}
100153cc:	3b01      	subs	r3, #1
100153ce:	6093      	str	r3, [r2, #8]
100153d0:	2b00      	cmp	r3, #0
100153d2:	da05      	bge.n	100153e0 <__sfputc_r+0x18>
100153d4:	6994      	ldr	r4, [r2, #24]
100153d6:	42a3      	cmp	r3, r4
100153d8:	db08      	blt.n	100153ec <__sfputc_r+0x24>
100153da:	b2cb      	uxtb	r3, r1
100153dc:	2b0a      	cmp	r3, #10
100153de:	d005      	beq.n	100153ec <__sfputc_r+0x24>
100153e0:	6813      	ldr	r3, [r2, #0]
100153e2:	1c58      	adds	r0, r3, #1
100153e4:	6010      	str	r0, [r2, #0]
100153e6:	7019      	strb	r1, [r3, #0]
100153e8:	b2c8      	uxtb	r0, r1
100153ea:	e001      	b.n	100153f0 <__sfputc_r+0x28>
100153ec:	f7ff fd32 	bl	10014e54 <__swbuf_r>
100153f0:	bd10      	pop	{r4, pc}

100153f2 <__sfputs_r>:
100153f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100153f4:	0006      	movs	r6, r0
100153f6:	000f      	movs	r7, r1
100153f8:	0014      	movs	r4, r2
100153fa:	18d5      	adds	r5, r2, r3
100153fc:	42ac      	cmp	r4, r5
100153fe:	d008      	beq.n	10015412 <__sfputs_r+0x20>
10015400:	7821      	ldrb	r1, [r4, #0]
10015402:	003a      	movs	r2, r7
10015404:	0030      	movs	r0, r6
10015406:	f7ff ffdf 	bl	100153c8 <__sfputc_r>
1001540a:	3401      	adds	r4, #1
1001540c:	1c43      	adds	r3, r0, #1
1001540e:	d1f5      	bne.n	100153fc <__sfputs_r+0xa>
10015410:	e000      	b.n	10015414 <__sfputs_r+0x22>
10015412:	2000      	movs	r0, #0
10015414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

10015418 <_vfiprintf_r>:
10015418:	b5f0      	push	{r4, r5, r6, r7, lr}
1001541a:	b09f      	sub	sp, #124	; 0x7c
1001541c:	0006      	movs	r6, r0
1001541e:	000f      	movs	r7, r1
10015420:	9202      	str	r2, [sp, #8]
10015422:	9305      	str	r3, [sp, #20]
10015424:	2800      	cmp	r0, #0
10015426:	d004      	beq.n	10015432 <_vfiprintf_r+0x1a>
10015428:	6983      	ldr	r3, [r0, #24]
1001542a:	2b00      	cmp	r3, #0
1001542c:	d101      	bne.n	10015432 <_vfiprintf_r+0x1a>
1001542e:	f7ff fed3 	bl	100151d8 <__sinit>
10015432:	4b7f      	ldr	r3, [pc, #508]	; (10015630 <_vfiprintf_r+0x218>)
10015434:	429f      	cmp	r7, r3
10015436:	d101      	bne.n	1001543c <_vfiprintf_r+0x24>
10015438:	6877      	ldr	r7, [r6, #4]
1001543a:	e008      	b.n	1001544e <_vfiprintf_r+0x36>
1001543c:	4b7d      	ldr	r3, [pc, #500]	; (10015634 <_vfiprintf_r+0x21c>)
1001543e:	429f      	cmp	r7, r3
10015440:	d101      	bne.n	10015446 <_vfiprintf_r+0x2e>
10015442:	68b7      	ldr	r7, [r6, #8]
10015444:	e003      	b.n	1001544e <_vfiprintf_r+0x36>
10015446:	4b7c      	ldr	r3, [pc, #496]	; (10015638 <_vfiprintf_r+0x220>)
10015448:	429f      	cmp	r7, r3
1001544a:	d100      	bne.n	1001544e <_vfiprintf_r+0x36>
1001544c:	68f7      	ldr	r7, [r6, #12]
1001544e:	89bb      	ldrh	r3, [r7, #12]
10015450:	071b      	lsls	r3, r3, #28
10015452:	d50a      	bpl.n	1001546a <_vfiprintf_r+0x52>
10015454:	693b      	ldr	r3, [r7, #16]
10015456:	2b00      	cmp	r3, #0
10015458:	d007      	beq.n	1001546a <_vfiprintf_r+0x52>
1001545a:	2300      	movs	r3, #0
1001545c:	ad06      	add	r5, sp, #24
1001545e:	616b      	str	r3, [r5, #20]
10015460:	3320      	adds	r3, #32
10015462:	766b      	strb	r3, [r5, #25]
10015464:	3310      	adds	r3, #16
10015466:	76ab      	strb	r3, [r5, #26]
10015468:	e03d      	b.n	100154e6 <_vfiprintf_r+0xce>
1001546a:	0039      	movs	r1, r7
1001546c:	0030      	movs	r0, r6
1001546e:	f7ff fd49 	bl	10014f04 <__swsetup_r>
10015472:	2800      	cmp	r0, #0
10015474:	d0f1      	beq.n	1001545a <_vfiprintf_r+0x42>
10015476:	2001      	movs	r0, #1
10015478:	4240      	negs	r0, r0
1001547a:	e0d6      	b.n	1001562a <_vfiprintf_r+0x212>
1001547c:	9a05      	ldr	r2, [sp, #20]
1001547e:	1d11      	adds	r1, r2, #4
10015480:	6812      	ldr	r2, [r2, #0]
10015482:	9105      	str	r1, [sp, #20]
10015484:	2a00      	cmp	r2, #0
10015486:	da00      	bge.n	1001548a <_vfiprintf_r+0x72>
10015488:	e07f      	b.n	1001558a <_vfiprintf_r+0x172>
1001548a:	9209      	str	r2, [sp, #36]	; 0x24
1001548c:	3401      	adds	r4, #1
1001548e:	7823      	ldrb	r3, [r4, #0]
10015490:	2b2e      	cmp	r3, #46	; 0x2e
10015492:	d100      	bne.n	10015496 <_vfiprintf_r+0x7e>
10015494:	e08d      	b.n	100155b2 <_vfiprintf_r+0x19a>
10015496:	7821      	ldrb	r1, [r4, #0]
10015498:	2203      	movs	r2, #3
1001549a:	4868      	ldr	r0, [pc, #416]	; (1001563c <_vfiprintf_r+0x224>)
1001549c:	f000 fb48 	bl	10015b30 <memchr>
100154a0:	2800      	cmp	r0, #0
100154a2:	d007      	beq.n	100154b4 <_vfiprintf_r+0x9c>
100154a4:	4b65      	ldr	r3, [pc, #404]	; (1001563c <_vfiprintf_r+0x224>)
100154a6:	682a      	ldr	r2, [r5, #0]
100154a8:	1ac0      	subs	r0, r0, r3
100154aa:	2340      	movs	r3, #64	; 0x40
100154ac:	4083      	lsls	r3, r0
100154ae:	4313      	orrs	r3, r2
100154b0:	602b      	str	r3, [r5, #0]
100154b2:	3401      	adds	r4, #1
100154b4:	7821      	ldrb	r1, [r4, #0]
100154b6:	1c63      	adds	r3, r4, #1
100154b8:	2206      	movs	r2, #6
100154ba:	4861      	ldr	r0, [pc, #388]	; (10015640 <_vfiprintf_r+0x228>)
100154bc:	9302      	str	r3, [sp, #8]
100154be:	7629      	strb	r1, [r5, #24]
100154c0:	f000 fb36 	bl	10015b30 <memchr>
100154c4:	2800      	cmp	r0, #0
100154c6:	d100      	bne.n	100154ca <_vfiprintf_r+0xb2>
100154c8:	e09d      	b.n	10015606 <_vfiprintf_r+0x1ee>
100154ca:	4b5e      	ldr	r3, [pc, #376]	; (10015644 <_vfiprintf_r+0x22c>)
100154cc:	2b00      	cmp	r3, #0
100154ce:	d000      	beq.n	100154d2 <_vfiprintf_r+0xba>
100154d0:	e090      	b.n	100155f4 <_vfiprintf_r+0x1dc>
100154d2:	2207      	movs	r2, #7
100154d4:	9b05      	ldr	r3, [sp, #20]
100154d6:	3307      	adds	r3, #7
100154d8:	4393      	bics	r3, r2
100154da:	3308      	adds	r3, #8
100154dc:	9305      	str	r3, [sp, #20]
100154de:	696b      	ldr	r3, [r5, #20]
100154e0:	9a03      	ldr	r2, [sp, #12]
100154e2:	189b      	adds	r3, r3, r2
100154e4:	616b      	str	r3, [r5, #20]
100154e6:	9c02      	ldr	r4, [sp, #8]
100154e8:	7823      	ldrb	r3, [r4, #0]
100154ea:	2b00      	cmp	r3, #0
100154ec:	d104      	bne.n	100154f8 <_vfiprintf_r+0xe0>
100154ee:	9b02      	ldr	r3, [sp, #8]
100154f0:	1ae3      	subs	r3, r4, r3
100154f2:	9304      	str	r3, [sp, #16]
100154f4:	d012      	beq.n	1001551c <_vfiprintf_r+0x104>
100154f6:	e003      	b.n	10015500 <_vfiprintf_r+0xe8>
100154f8:	2b25      	cmp	r3, #37	; 0x25
100154fa:	d0f8      	beq.n	100154ee <_vfiprintf_r+0xd6>
100154fc:	3401      	adds	r4, #1
100154fe:	e7f3      	b.n	100154e8 <_vfiprintf_r+0xd0>
10015500:	9b04      	ldr	r3, [sp, #16]
10015502:	9a02      	ldr	r2, [sp, #8]
10015504:	0039      	movs	r1, r7
10015506:	0030      	movs	r0, r6
10015508:	f7ff ff73 	bl	100153f2 <__sfputs_r>
1001550c:	1c43      	adds	r3, r0, #1
1001550e:	d100      	bne.n	10015512 <_vfiprintf_r+0xfa>
10015510:	e086      	b.n	10015620 <_vfiprintf_r+0x208>
10015512:	696a      	ldr	r2, [r5, #20]
10015514:	9b04      	ldr	r3, [sp, #16]
10015516:	4694      	mov	ip, r2
10015518:	4463      	add	r3, ip
1001551a:	616b      	str	r3, [r5, #20]
1001551c:	7823      	ldrb	r3, [r4, #0]
1001551e:	2b00      	cmp	r3, #0
10015520:	d07e      	beq.n	10015620 <_vfiprintf_r+0x208>
10015522:	2201      	movs	r2, #1
10015524:	2300      	movs	r3, #0
10015526:	4252      	negs	r2, r2
10015528:	606a      	str	r2, [r5, #4]
1001552a:	a902      	add	r1, sp, #8
1001552c:	3254      	adds	r2, #84	; 0x54
1001552e:	1852      	adds	r2, r2, r1
10015530:	3401      	adds	r4, #1
10015532:	602b      	str	r3, [r5, #0]
10015534:	60eb      	str	r3, [r5, #12]
10015536:	60ab      	str	r3, [r5, #8]
10015538:	7013      	strb	r3, [r2, #0]
1001553a:	65ab      	str	r3, [r5, #88]	; 0x58
1001553c:	7821      	ldrb	r1, [r4, #0]
1001553e:	2205      	movs	r2, #5
10015540:	4841      	ldr	r0, [pc, #260]	; (10015648 <_vfiprintf_r+0x230>)
10015542:	f000 faf5 	bl	10015b30 <memchr>
10015546:	2800      	cmp	r0, #0
10015548:	d008      	beq.n	1001555c <_vfiprintf_r+0x144>
1001554a:	4b3f      	ldr	r3, [pc, #252]	; (10015648 <_vfiprintf_r+0x230>)
1001554c:	682a      	ldr	r2, [r5, #0]
1001554e:	1ac0      	subs	r0, r0, r3
10015550:	2301      	movs	r3, #1
10015552:	4083      	lsls	r3, r0
10015554:	4313      	orrs	r3, r2
10015556:	602b      	str	r3, [r5, #0]
10015558:	3401      	adds	r4, #1
1001555a:	e7ef      	b.n	1001553c <_vfiprintf_r+0x124>
1001555c:	682b      	ldr	r3, [r5, #0]
1001555e:	06da      	lsls	r2, r3, #27
10015560:	d504      	bpl.n	1001556c <_vfiprintf_r+0x154>
10015562:	2253      	movs	r2, #83	; 0x53
10015564:	2120      	movs	r1, #32
10015566:	a802      	add	r0, sp, #8
10015568:	1812      	adds	r2, r2, r0
1001556a:	7011      	strb	r1, [r2, #0]
1001556c:	071a      	lsls	r2, r3, #28
1001556e:	d504      	bpl.n	1001557a <_vfiprintf_r+0x162>
10015570:	2253      	movs	r2, #83	; 0x53
10015572:	212b      	movs	r1, #43	; 0x2b
10015574:	a802      	add	r0, sp, #8
10015576:	1812      	adds	r2, r2, r0
10015578:	7011      	strb	r1, [r2, #0]
1001557a:	7822      	ldrb	r2, [r4, #0]
1001557c:	2a2a      	cmp	r2, #42	; 0x2a
1001557e:	d100      	bne.n	10015582 <_vfiprintf_r+0x16a>
10015580:	e77c      	b.n	1001547c <_vfiprintf_r+0x64>
10015582:	9b09      	ldr	r3, [sp, #36]	; 0x24
10015584:	2000      	movs	r0, #0
10015586:	210a      	movs	r1, #10
10015588:	e005      	b.n	10015596 <_vfiprintf_r+0x17e>
1001558a:	4252      	negs	r2, r2
1001558c:	60ea      	str	r2, [r5, #12]
1001558e:	2202      	movs	r2, #2
10015590:	4313      	orrs	r3, r2
10015592:	602b      	str	r3, [r5, #0]
10015594:	e77a      	b.n	1001548c <_vfiprintf_r+0x74>
10015596:	7822      	ldrb	r2, [r4, #0]
10015598:	3a30      	subs	r2, #48	; 0x30
1001559a:	2a09      	cmp	r2, #9
1001559c:	d804      	bhi.n	100155a8 <_vfiprintf_r+0x190>
1001559e:	434b      	muls	r3, r1
100155a0:	3401      	adds	r4, #1
100155a2:	189b      	adds	r3, r3, r2
100155a4:	2001      	movs	r0, #1
100155a6:	e7f6      	b.n	10015596 <_vfiprintf_r+0x17e>
100155a8:	2800      	cmp	r0, #0
100155aa:	d100      	bne.n	100155ae <_vfiprintf_r+0x196>
100155ac:	e76f      	b.n	1001548e <_vfiprintf_r+0x76>
100155ae:	9309      	str	r3, [sp, #36]	; 0x24
100155b0:	e76d      	b.n	1001548e <_vfiprintf_r+0x76>
100155b2:	7863      	ldrb	r3, [r4, #1]
100155b4:	2b2a      	cmp	r3, #42	; 0x2a
100155b6:	d10a      	bne.n	100155ce <_vfiprintf_r+0x1b6>
100155b8:	9b05      	ldr	r3, [sp, #20]
100155ba:	3402      	adds	r4, #2
100155bc:	1d1a      	adds	r2, r3, #4
100155be:	681b      	ldr	r3, [r3, #0]
100155c0:	9205      	str	r2, [sp, #20]
100155c2:	2b00      	cmp	r3, #0
100155c4:	da01      	bge.n	100155ca <_vfiprintf_r+0x1b2>
100155c6:	2301      	movs	r3, #1
100155c8:	425b      	negs	r3, r3
100155ca:	9307      	str	r3, [sp, #28]
100155cc:	e763      	b.n	10015496 <_vfiprintf_r+0x7e>
100155ce:	2300      	movs	r3, #0
100155d0:	200a      	movs	r0, #10
100155d2:	001a      	movs	r2, r3
100155d4:	3401      	adds	r4, #1
100155d6:	606b      	str	r3, [r5, #4]
100155d8:	7821      	ldrb	r1, [r4, #0]
100155da:	3930      	subs	r1, #48	; 0x30
100155dc:	2909      	cmp	r1, #9
100155de:	d804      	bhi.n	100155ea <_vfiprintf_r+0x1d2>
100155e0:	4342      	muls	r2, r0
100155e2:	3401      	adds	r4, #1
100155e4:	1852      	adds	r2, r2, r1
100155e6:	2301      	movs	r3, #1
100155e8:	e7f6      	b.n	100155d8 <_vfiprintf_r+0x1c0>
100155ea:	2b00      	cmp	r3, #0
100155ec:	d100      	bne.n	100155f0 <_vfiprintf_r+0x1d8>
100155ee:	e752      	b.n	10015496 <_vfiprintf_r+0x7e>
100155f0:	9207      	str	r2, [sp, #28]
100155f2:	e750      	b.n	10015496 <_vfiprintf_r+0x7e>
100155f4:	ab05      	add	r3, sp, #20
100155f6:	9300      	str	r3, [sp, #0]
100155f8:	003a      	movs	r2, r7
100155fa:	4b14      	ldr	r3, [pc, #80]	; (1001564c <_vfiprintf_r+0x234>)
100155fc:	0029      	movs	r1, r5
100155fe:	0030      	movs	r0, r6
10015600:	e000      	b.n	10015604 <_vfiprintf_r+0x1ec>
10015602:	bf00      	nop
10015604:	e007      	b.n	10015616 <_vfiprintf_r+0x1fe>
10015606:	ab05      	add	r3, sp, #20
10015608:	9300      	str	r3, [sp, #0]
1001560a:	003a      	movs	r2, r7
1001560c:	4b0f      	ldr	r3, [pc, #60]	; (1001564c <_vfiprintf_r+0x234>)
1001560e:	0029      	movs	r1, r5
10015610:	0030      	movs	r0, r6
10015612:	f000 f88b 	bl	1001572c <_printf_i>
10015616:	9003      	str	r0, [sp, #12]
10015618:	9b03      	ldr	r3, [sp, #12]
1001561a:	3301      	adds	r3, #1
1001561c:	d000      	beq.n	10015620 <_vfiprintf_r+0x208>
1001561e:	e75e      	b.n	100154de <_vfiprintf_r+0xc6>
10015620:	89bb      	ldrh	r3, [r7, #12]
10015622:	065b      	lsls	r3, r3, #25
10015624:	d500      	bpl.n	10015628 <_vfiprintf_r+0x210>
10015626:	e726      	b.n	10015476 <_vfiprintf_r+0x5e>
10015628:	980b      	ldr	r0, [sp, #44]	; 0x2c
1001562a:	b01f      	add	sp, #124	; 0x7c
1001562c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001562e:	46c0      	nop			; (mov r8, r8)
10015630:	1001700c 	.word	0x1001700c
10015634:	1001702c 	.word	0x1001702c
10015638:	1001704c 	.word	0x1001704c
1001563c:	10017072 	.word	0x10017072
10015640:	10017076 	.word	0x10017076
10015644:	00000000 	.word	0x00000000
10015648:	1001706c 	.word	0x1001706c
1001564c:	100153f3 	.word	0x100153f3

10015650 <_printf_common>:
10015650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015652:	0017      	movs	r7, r2
10015654:	9301      	str	r3, [sp, #4]
10015656:	688a      	ldr	r2, [r1, #8]
10015658:	690b      	ldr	r3, [r1, #16]
1001565a:	9000      	str	r0, [sp, #0]
1001565c:	000c      	movs	r4, r1
1001565e:	4293      	cmp	r3, r2
10015660:	da00      	bge.n	10015664 <_printf_common+0x14>
10015662:	0013      	movs	r3, r2
10015664:	0022      	movs	r2, r4
10015666:	603b      	str	r3, [r7, #0]
10015668:	3243      	adds	r2, #67	; 0x43
1001566a:	7812      	ldrb	r2, [r2, #0]
1001566c:	2a00      	cmp	r2, #0
1001566e:	d001      	beq.n	10015674 <_printf_common+0x24>
10015670:	3301      	adds	r3, #1
10015672:	603b      	str	r3, [r7, #0]
10015674:	6823      	ldr	r3, [r4, #0]
10015676:	069b      	lsls	r3, r3, #26
10015678:	d502      	bpl.n	10015680 <_printf_common+0x30>
1001567a:	683b      	ldr	r3, [r7, #0]
1001567c:	3302      	adds	r3, #2
1001567e:	603b      	str	r3, [r7, #0]
10015680:	2506      	movs	r5, #6
10015682:	6823      	ldr	r3, [r4, #0]
10015684:	401d      	ands	r5, r3
10015686:	d01e      	beq.n	100156c6 <_printf_common+0x76>
10015688:	0023      	movs	r3, r4
1001568a:	3343      	adds	r3, #67	; 0x43
1001568c:	781b      	ldrb	r3, [r3, #0]
1001568e:	1e5a      	subs	r2, r3, #1
10015690:	4193      	sbcs	r3, r2
10015692:	6822      	ldr	r2, [r4, #0]
10015694:	0692      	lsls	r2, r2, #26
10015696:	d51c      	bpl.n	100156d2 <_printf_common+0x82>
10015698:	2030      	movs	r0, #48	; 0x30
1001569a:	18e1      	adds	r1, r4, r3
1001569c:	3143      	adds	r1, #67	; 0x43
1001569e:	7008      	strb	r0, [r1, #0]
100156a0:	0021      	movs	r1, r4
100156a2:	1c5a      	adds	r2, r3, #1
100156a4:	3145      	adds	r1, #69	; 0x45
100156a6:	7809      	ldrb	r1, [r1, #0]
100156a8:	18a2      	adds	r2, r4, r2
100156aa:	3243      	adds	r2, #67	; 0x43
100156ac:	3302      	adds	r3, #2
100156ae:	7011      	strb	r1, [r2, #0]
100156b0:	e00f      	b.n	100156d2 <_printf_common+0x82>
100156b2:	0022      	movs	r2, r4
100156b4:	2301      	movs	r3, #1
100156b6:	3219      	adds	r2, #25
100156b8:	9901      	ldr	r1, [sp, #4]
100156ba:	9800      	ldr	r0, [sp, #0]
100156bc:	9e08      	ldr	r6, [sp, #32]
100156be:	47b0      	blx	r6
100156c0:	1c43      	adds	r3, r0, #1
100156c2:	d00e      	beq.n	100156e2 <_printf_common+0x92>
100156c4:	3501      	adds	r5, #1
100156c6:	68e3      	ldr	r3, [r4, #12]
100156c8:	683a      	ldr	r2, [r7, #0]
100156ca:	1a9b      	subs	r3, r3, r2
100156cc:	429d      	cmp	r5, r3
100156ce:	dbf0      	blt.n	100156b2 <_printf_common+0x62>
100156d0:	e7da      	b.n	10015688 <_printf_common+0x38>
100156d2:	0022      	movs	r2, r4
100156d4:	9901      	ldr	r1, [sp, #4]
100156d6:	3243      	adds	r2, #67	; 0x43
100156d8:	9800      	ldr	r0, [sp, #0]
100156da:	9d08      	ldr	r5, [sp, #32]
100156dc:	47a8      	blx	r5
100156de:	1c43      	adds	r3, r0, #1
100156e0:	d102      	bne.n	100156e8 <_printf_common+0x98>
100156e2:	2001      	movs	r0, #1
100156e4:	4240      	negs	r0, r0
100156e6:	e020      	b.n	1001572a <_printf_common+0xda>
100156e8:	2306      	movs	r3, #6
100156ea:	6820      	ldr	r0, [r4, #0]
100156ec:	68e1      	ldr	r1, [r4, #12]
100156ee:	683a      	ldr	r2, [r7, #0]
100156f0:	4003      	ands	r3, r0
100156f2:	2500      	movs	r5, #0
100156f4:	2b04      	cmp	r3, #4
100156f6:	d103      	bne.n	10015700 <_printf_common+0xb0>
100156f8:	1a8d      	subs	r5, r1, r2
100156fa:	43eb      	mvns	r3, r5
100156fc:	17db      	asrs	r3, r3, #31
100156fe:	401d      	ands	r5, r3
10015700:	68a3      	ldr	r3, [r4, #8]
10015702:	6922      	ldr	r2, [r4, #16]
10015704:	4293      	cmp	r3, r2
10015706:	dd01      	ble.n	1001570c <_printf_common+0xbc>
10015708:	1a9b      	subs	r3, r3, r2
1001570a:	18ed      	adds	r5, r5, r3
1001570c:	2700      	movs	r7, #0
1001570e:	42bd      	cmp	r5, r7
10015710:	d00a      	beq.n	10015728 <_printf_common+0xd8>
10015712:	0022      	movs	r2, r4
10015714:	2301      	movs	r3, #1
10015716:	321a      	adds	r2, #26
10015718:	9901      	ldr	r1, [sp, #4]
1001571a:	9800      	ldr	r0, [sp, #0]
1001571c:	9e08      	ldr	r6, [sp, #32]
1001571e:	47b0      	blx	r6
10015720:	1c43      	adds	r3, r0, #1
10015722:	d0de      	beq.n	100156e2 <_printf_common+0x92>
10015724:	3701      	adds	r7, #1
10015726:	e7f2      	b.n	1001570e <_printf_common+0xbe>
10015728:	2000      	movs	r0, #0
1001572a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1001572c <_printf_i>:
1001572c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001572e:	b08b      	sub	sp, #44	; 0x2c
10015730:	9206      	str	r2, [sp, #24]
10015732:	000a      	movs	r2, r1
10015734:	3243      	adds	r2, #67	; 0x43
10015736:	9307      	str	r3, [sp, #28]
10015738:	9005      	str	r0, [sp, #20]
1001573a:	9204      	str	r2, [sp, #16]
1001573c:	7e0a      	ldrb	r2, [r1, #24]
1001573e:	000c      	movs	r4, r1
10015740:	9b10      	ldr	r3, [sp, #64]	; 0x40
10015742:	2a6e      	cmp	r2, #110	; 0x6e
10015744:	d100      	bne.n	10015748 <_printf_i+0x1c>
10015746:	e0ab      	b.n	100158a0 <_printf_i+0x174>
10015748:	d811      	bhi.n	1001576e <_printf_i+0x42>
1001574a:	2a63      	cmp	r2, #99	; 0x63
1001574c:	d022      	beq.n	10015794 <_printf_i+0x68>
1001574e:	d809      	bhi.n	10015764 <_printf_i+0x38>
10015750:	2a00      	cmp	r2, #0
10015752:	d100      	bne.n	10015756 <_printf_i+0x2a>
10015754:	e0b5      	b.n	100158c2 <_printf_i+0x196>
10015756:	2a58      	cmp	r2, #88	; 0x58
10015758:	d000      	beq.n	1001575c <_printf_i+0x30>
1001575a:	e0c5      	b.n	100158e8 <_printf_i+0x1bc>
1001575c:	3145      	adds	r1, #69	; 0x45
1001575e:	700a      	strb	r2, [r1, #0]
10015760:	4a81      	ldr	r2, [pc, #516]	; (10015968 <_printf_i+0x23c>)
10015762:	e04f      	b.n	10015804 <_printf_i+0xd8>
10015764:	2a64      	cmp	r2, #100	; 0x64
10015766:	d01d      	beq.n	100157a4 <_printf_i+0x78>
10015768:	2a69      	cmp	r2, #105	; 0x69
1001576a:	d01b      	beq.n	100157a4 <_printf_i+0x78>
1001576c:	e0bc      	b.n	100158e8 <_printf_i+0x1bc>
1001576e:	2a73      	cmp	r2, #115	; 0x73
10015770:	d100      	bne.n	10015774 <_printf_i+0x48>
10015772:	e0aa      	b.n	100158ca <_printf_i+0x19e>
10015774:	d809      	bhi.n	1001578a <_printf_i+0x5e>
10015776:	2a6f      	cmp	r2, #111	; 0x6f
10015778:	d029      	beq.n	100157ce <_printf_i+0xa2>
1001577a:	2a70      	cmp	r2, #112	; 0x70
1001577c:	d000      	beq.n	10015780 <_printf_i+0x54>
1001577e:	e0b3      	b.n	100158e8 <_printf_i+0x1bc>
10015780:	2220      	movs	r2, #32
10015782:	6809      	ldr	r1, [r1, #0]
10015784:	430a      	orrs	r2, r1
10015786:	6022      	str	r2, [r4, #0]
10015788:	e037      	b.n	100157fa <_printf_i+0xce>
1001578a:	2a75      	cmp	r2, #117	; 0x75
1001578c:	d01f      	beq.n	100157ce <_printf_i+0xa2>
1001578e:	2a78      	cmp	r2, #120	; 0x78
10015790:	d033      	beq.n	100157fa <_printf_i+0xce>
10015792:	e0a9      	b.n	100158e8 <_printf_i+0x1bc>
10015794:	000e      	movs	r6, r1
10015796:	681a      	ldr	r2, [r3, #0]
10015798:	3642      	adds	r6, #66	; 0x42
1001579a:	1d11      	adds	r1, r2, #4
1001579c:	6019      	str	r1, [r3, #0]
1001579e:	6813      	ldr	r3, [r2, #0]
100157a0:	7033      	strb	r3, [r6, #0]
100157a2:	e0a4      	b.n	100158ee <_printf_i+0x1c2>
100157a4:	6821      	ldr	r1, [r4, #0]
100157a6:	681a      	ldr	r2, [r3, #0]
100157a8:	0608      	lsls	r0, r1, #24
100157aa:	d406      	bmi.n	100157ba <_printf_i+0x8e>
100157ac:	0649      	lsls	r1, r1, #25
100157ae:	d504      	bpl.n	100157ba <_printf_i+0x8e>
100157b0:	1d11      	adds	r1, r2, #4
100157b2:	6019      	str	r1, [r3, #0]
100157b4:	2300      	movs	r3, #0
100157b6:	5ed5      	ldrsh	r5, [r2, r3]
100157b8:	e002      	b.n	100157c0 <_printf_i+0x94>
100157ba:	1d11      	adds	r1, r2, #4
100157bc:	6019      	str	r1, [r3, #0]
100157be:	6815      	ldr	r5, [r2, #0]
100157c0:	2d00      	cmp	r5, #0
100157c2:	da3b      	bge.n	1001583c <_printf_i+0x110>
100157c4:	232d      	movs	r3, #45	; 0x2d
100157c6:	9a04      	ldr	r2, [sp, #16]
100157c8:	426d      	negs	r5, r5
100157ca:	7013      	strb	r3, [r2, #0]
100157cc:	e036      	b.n	1001583c <_printf_i+0x110>
100157ce:	6821      	ldr	r1, [r4, #0]
100157d0:	681a      	ldr	r2, [r3, #0]
100157d2:	0608      	lsls	r0, r1, #24
100157d4:	d406      	bmi.n	100157e4 <_printf_i+0xb8>
100157d6:	0649      	lsls	r1, r1, #25
100157d8:	d504      	bpl.n	100157e4 <_printf_i+0xb8>
100157da:	6815      	ldr	r5, [r2, #0]
100157dc:	1d11      	adds	r1, r2, #4
100157de:	6019      	str	r1, [r3, #0]
100157e0:	b2ad      	uxth	r5, r5
100157e2:	e002      	b.n	100157ea <_printf_i+0xbe>
100157e4:	1d11      	adds	r1, r2, #4
100157e6:	6019      	str	r1, [r3, #0]
100157e8:	6815      	ldr	r5, [r2, #0]
100157ea:	4b5f      	ldr	r3, [pc, #380]	; (10015968 <_printf_i+0x23c>)
100157ec:	7e22      	ldrb	r2, [r4, #24]
100157ee:	9303      	str	r3, [sp, #12]
100157f0:	2708      	movs	r7, #8
100157f2:	2a6f      	cmp	r2, #111	; 0x6f
100157f4:	d01d      	beq.n	10015832 <_printf_i+0x106>
100157f6:	270a      	movs	r7, #10
100157f8:	e01b      	b.n	10015832 <_printf_i+0x106>
100157fa:	0022      	movs	r2, r4
100157fc:	2178      	movs	r1, #120	; 0x78
100157fe:	3245      	adds	r2, #69	; 0x45
10015800:	7011      	strb	r1, [r2, #0]
10015802:	4a5a      	ldr	r2, [pc, #360]	; (1001596c <_printf_i+0x240>)
10015804:	6819      	ldr	r1, [r3, #0]
10015806:	9203      	str	r2, [sp, #12]
10015808:	1d08      	adds	r0, r1, #4
1001580a:	6822      	ldr	r2, [r4, #0]
1001580c:	6018      	str	r0, [r3, #0]
1001580e:	680d      	ldr	r5, [r1, #0]
10015810:	0610      	lsls	r0, r2, #24
10015812:	d402      	bmi.n	1001581a <_printf_i+0xee>
10015814:	0650      	lsls	r0, r2, #25
10015816:	d500      	bpl.n	1001581a <_printf_i+0xee>
10015818:	b2ad      	uxth	r5, r5
1001581a:	07d3      	lsls	r3, r2, #31
1001581c:	d502      	bpl.n	10015824 <_printf_i+0xf8>
1001581e:	2320      	movs	r3, #32
10015820:	431a      	orrs	r2, r3
10015822:	6022      	str	r2, [r4, #0]
10015824:	2710      	movs	r7, #16
10015826:	2d00      	cmp	r5, #0
10015828:	d103      	bne.n	10015832 <_printf_i+0x106>
1001582a:	2320      	movs	r3, #32
1001582c:	6822      	ldr	r2, [r4, #0]
1001582e:	439a      	bics	r2, r3
10015830:	6022      	str	r2, [r4, #0]
10015832:	0023      	movs	r3, r4
10015834:	2200      	movs	r2, #0
10015836:	3343      	adds	r3, #67	; 0x43
10015838:	701a      	strb	r2, [r3, #0]
1001583a:	e002      	b.n	10015842 <_printf_i+0x116>
1001583c:	270a      	movs	r7, #10
1001583e:	4b4a      	ldr	r3, [pc, #296]	; (10015968 <_printf_i+0x23c>)
10015840:	9303      	str	r3, [sp, #12]
10015842:	6863      	ldr	r3, [r4, #4]
10015844:	60a3      	str	r3, [r4, #8]
10015846:	2b00      	cmp	r3, #0
10015848:	db09      	blt.n	1001585e <_printf_i+0x132>
1001584a:	2204      	movs	r2, #4
1001584c:	6821      	ldr	r1, [r4, #0]
1001584e:	4391      	bics	r1, r2
10015850:	6021      	str	r1, [r4, #0]
10015852:	2d00      	cmp	r5, #0
10015854:	d105      	bne.n	10015862 <_printf_i+0x136>
10015856:	9e04      	ldr	r6, [sp, #16]
10015858:	2b00      	cmp	r3, #0
1001585a:	d011      	beq.n	10015880 <_printf_i+0x154>
1001585c:	e07b      	b.n	10015956 <_printf_i+0x22a>
1001585e:	2d00      	cmp	r5, #0
10015860:	d079      	beq.n	10015956 <_printf_i+0x22a>
10015862:	9e04      	ldr	r6, [sp, #16]
10015864:	0028      	movs	r0, r5
10015866:	0039      	movs	r1, r7
10015868:	f7fd f8b2 	bl	100129d0 <__aeabi_uidivmod>
1001586c:	9b03      	ldr	r3, [sp, #12]
1001586e:	3e01      	subs	r6, #1
10015870:	5c5b      	ldrb	r3, [r3, r1]
10015872:	0028      	movs	r0, r5
10015874:	7033      	strb	r3, [r6, #0]
10015876:	0039      	movs	r1, r7
10015878:	f7fd f824 	bl	100128c4 <__aeabi_uidiv>
1001587c:	1e05      	subs	r5, r0, #0
1001587e:	d1f1      	bne.n	10015864 <_printf_i+0x138>
10015880:	2f08      	cmp	r7, #8
10015882:	d109      	bne.n	10015898 <_printf_i+0x16c>
10015884:	6823      	ldr	r3, [r4, #0]
10015886:	07db      	lsls	r3, r3, #31
10015888:	d506      	bpl.n	10015898 <_printf_i+0x16c>
1001588a:	6863      	ldr	r3, [r4, #4]
1001588c:	6922      	ldr	r2, [r4, #16]
1001588e:	4293      	cmp	r3, r2
10015890:	dc02      	bgt.n	10015898 <_printf_i+0x16c>
10015892:	2330      	movs	r3, #48	; 0x30
10015894:	3e01      	subs	r6, #1
10015896:	7033      	strb	r3, [r6, #0]
10015898:	9b04      	ldr	r3, [sp, #16]
1001589a:	1b9b      	subs	r3, r3, r6
1001589c:	6123      	str	r3, [r4, #16]
1001589e:	e02b      	b.n	100158f8 <_printf_i+0x1cc>
100158a0:	6809      	ldr	r1, [r1, #0]
100158a2:	681a      	ldr	r2, [r3, #0]
100158a4:	0608      	lsls	r0, r1, #24
100158a6:	d407      	bmi.n	100158b8 <_printf_i+0x18c>
100158a8:	0649      	lsls	r1, r1, #25
100158aa:	d505      	bpl.n	100158b8 <_printf_i+0x18c>
100158ac:	1d11      	adds	r1, r2, #4
100158ae:	6019      	str	r1, [r3, #0]
100158b0:	6813      	ldr	r3, [r2, #0]
100158b2:	8aa2      	ldrh	r2, [r4, #20]
100158b4:	801a      	strh	r2, [r3, #0]
100158b6:	e004      	b.n	100158c2 <_printf_i+0x196>
100158b8:	1d11      	adds	r1, r2, #4
100158ba:	6019      	str	r1, [r3, #0]
100158bc:	6813      	ldr	r3, [r2, #0]
100158be:	6962      	ldr	r2, [r4, #20]
100158c0:	601a      	str	r2, [r3, #0]
100158c2:	2300      	movs	r3, #0
100158c4:	9e04      	ldr	r6, [sp, #16]
100158c6:	6123      	str	r3, [r4, #16]
100158c8:	e016      	b.n	100158f8 <_printf_i+0x1cc>
100158ca:	681a      	ldr	r2, [r3, #0]
100158cc:	1d11      	adds	r1, r2, #4
100158ce:	6019      	str	r1, [r3, #0]
100158d0:	6816      	ldr	r6, [r2, #0]
100158d2:	2100      	movs	r1, #0
100158d4:	6862      	ldr	r2, [r4, #4]
100158d6:	0030      	movs	r0, r6
100158d8:	f000 f92a 	bl	10015b30 <memchr>
100158dc:	2800      	cmp	r0, #0
100158de:	d001      	beq.n	100158e4 <_printf_i+0x1b8>
100158e0:	1b80      	subs	r0, r0, r6
100158e2:	6060      	str	r0, [r4, #4]
100158e4:	6863      	ldr	r3, [r4, #4]
100158e6:	e003      	b.n	100158f0 <_printf_i+0x1c4>
100158e8:	0026      	movs	r6, r4
100158ea:	3642      	adds	r6, #66	; 0x42
100158ec:	7032      	strb	r2, [r6, #0]
100158ee:	2301      	movs	r3, #1
100158f0:	6123      	str	r3, [r4, #16]
100158f2:	2300      	movs	r3, #0
100158f4:	9a04      	ldr	r2, [sp, #16]
100158f6:	7013      	strb	r3, [r2, #0]
100158f8:	9b07      	ldr	r3, [sp, #28]
100158fa:	aa09      	add	r2, sp, #36	; 0x24
100158fc:	9300      	str	r3, [sp, #0]
100158fe:	0021      	movs	r1, r4
10015900:	9b06      	ldr	r3, [sp, #24]
10015902:	9805      	ldr	r0, [sp, #20]
10015904:	f7ff fea4 	bl	10015650 <_printf_common>
10015908:	1c43      	adds	r3, r0, #1
1001590a:	d102      	bne.n	10015912 <_printf_i+0x1e6>
1001590c:	2001      	movs	r0, #1
1001590e:	4240      	negs	r0, r0
10015910:	e027      	b.n	10015962 <_printf_i+0x236>
10015912:	6923      	ldr	r3, [r4, #16]
10015914:	0032      	movs	r2, r6
10015916:	9906      	ldr	r1, [sp, #24]
10015918:	9805      	ldr	r0, [sp, #20]
1001591a:	9d07      	ldr	r5, [sp, #28]
1001591c:	47a8      	blx	r5
1001591e:	1c43      	adds	r3, r0, #1
10015920:	d0f4      	beq.n	1001590c <_printf_i+0x1e0>
10015922:	6823      	ldr	r3, [r4, #0]
10015924:	2500      	movs	r5, #0
10015926:	079b      	lsls	r3, r3, #30
10015928:	d40f      	bmi.n	1001594a <_printf_i+0x21e>
1001592a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1001592c:	68e0      	ldr	r0, [r4, #12]
1001592e:	4298      	cmp	r0, r3
10015930:	da17      	bge.n	10015962 <_printf_i+0x236>
10015932:	0018      	movs	r0, r3
10015934:	e015      	b.n	10015962 <_printf_i+0x236>
10015936:	0022      	movs	r2, r4
10015938:	2301      	movs	r3, #1
1001593a:	3219      	adds	r2, #25
1001593c:	9906      	ldr	r1, [sp, #24]
1001593e:	9805      	ldr	r0, [sp, #20]
10015940:	9e07      	ldr	r6, [sp, #28]
10015942:	47b0      	blx	r6
10015944:	1c43      	adds	r3, r0, #1
10015946:	d0e1      	beq.n	1001590c <_printf_i+0x1e0>
10015948:	3501      	adds	r5, #1
1001594a:	68e3      	ldr	r3, [r4, #12]
1001594c:	9a09      	ldr	r2, [sp, #36]	; 0x24
1001594e:	1a9b      	subs	r3, r3, r2
10015950:	429d      	cmp	r5, r3
10015952:	dbf0      	blt.n	10015936 <_printf_i+0x20a>
10015954:	e7e9      	b.n	1001592a <_printf_i+0x1fe>
10015956:	0026      	movs	r6, r4
10015958:	9b03      	ldr	r3, [sp, #12]
1001595a:	3642      	adds	r6, #66	; 0x42
1001595c:	781b      	ldrb	r3, [r3, #0]
1001595e:	7033      	strb	r3, [r6, #0]
10015960:	e78e      	b.n	10015880 <_printf_i+0x154>
10015962:	b00b      	add	sp, #44	; 0x2c
10015964:	bdf0      	pop	{r4, r5, r6, r7, pc}
10015966:	46c0      	nop			; (mov r8, r8)
10015968:	1001707d 	.word	0x1001707d
1001596c:	1001708e 	.word	0x1001708e

10015970 <_putc_r>:
10015970:	b570      	push	{r4, r5, r6, lr}
10015972:	0006      	movs	r6, r0
10015974:	000d      	movs	r5, r1
10015976:	0014      	movs	r4, r2
10015978:	2800      	cmp	r0, #0
1001597a:	d004      	beq.n	10015986 <_putc_r+0x16>
1001597c:	6983      	ldr	r3, [r0, #24]
1001597e:	2b00      	cmp	r3, #0
10015980:	d101      	bne.n	10015986 <_putc_r+0x16>
10015982:	f7ff fc29 	bl	100151d8 <__sinit>
10015986:	4b12      	ldr	r3, [pc, #72]	; (100159d0 <_putc_r+0x60>)
10015988:	429c      	cmp	r4, r3
1001598a:	d101      	bne.n	10015990 <_putc_r+0x20>
1001598c:	6874      	ldr	r4, [r6, #4]
1001598e:	e008      	b.n	100159a2 <_putc_r+0x32>
10015990:	4b10      	ldr	r3, [pc, #64]	; (100159d4 <_putc_r+0x64>)
10015992:	429c      	cmp	r4, r3
10015994:	d101      	bne.n	1001599a <_putc_r+0x2a>
10015996:	68b4      	ldr	r4, [r6, #8]
10015998:	e003      	b.n	100159a2 <_putc_r+0x32>
1001599a:	4b0f      	ldr	r3, [pc, #60]	; (100159d8 <_putc_r+0x68>)
1001599c:	429c      	cmp	r4, r3
1001599e:	d100      	bne.n	100159a2 <_putc_r+0x32>
100159a0:	68f4      	ldr	r4, [r6, #12]
100159a2:	68a3      	ldr	r3, [r4, #8]
100159a4:	3b01      	subs	r3, #1
100159a6:	60a3      	str	r3, [r4, #8]
100159a8:	2b00      	cmp	r3, #0
100159aa:	da05      	bge.n	100159b8 <_putc_r+0x48>
100159ac:	69a2      	ldr	r2, [r4, #24]
100159ae:	4293      	cmp	r3, r2
100159b0:	db08      	blt.n	100159c4 <_putc_r+0x54>
100159b2:	b2eb      	uxtb	r3, r5
100159b4:	2b0a      	cmp	r3, #10
100159b6:	d005      	beq.n	100159c4 <_putc_r+0x54>
100159b8:	6823      	ldr	r3, [r4, #0]
100159ba:	b2e8      	uxtb	r0, r5
100159bc:	1c5a      	adds	r2, r3, #1
100159be:	6022      	str	r2, [r4, #0]
100159c0:	701d      	strb	r5, [r3, #0]
100159c2:	e004      	b.n	100159ce <_putc_r+0x5e>
100159c4:	0022      	movs	r2, r4
100159c6:	0029      	movs	r1, r5
100159c8:	0030      	movs	r0, r6
100159ca:	f7ff fa43 	bl	10014e54 <__swbuf_r>
100159ce:	bd70      	pop	{r4, r5, r6, pc}
100159d0:	1001700c 	.word	0x1001700c
100159d4:	1001702c 	.word	0x1001702c
100159d8:	1001704c 	.word	0x1001704c

100159dc <__sread>:
100159dc:	b570      	push	{r4, r5, r6, lr}
100159de:	000c      	movs	r4, r1
100159e0:	250e      	movs	r5, #14
100159e2:	5f49      	ldrsh	r1, [r1, r5]
100159e4:	f000 f8b0 	bl	10015b48 <_read_r>
100159e8:	2800      	cmp	r0, #0
100159ea:	db03      	blt.n	100159f4 <__sread+0x18>
100159ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
100159ee:	181b      	adds	r3, r3, r0
100159f0:	6563      	str	r3, [r4, #84]	; 0x54
100159f2:	e003      	b.n	100159fc <__sread+0x20>
100159f4:	89a2      	ldrh	r2, [r4, #12]
100159f6:	4b02      	ldr	r3, [pc, #8]	; (10015a00 <__sread+0x24>)
100159f8:	4013      	ands	r3, r2
100159fa:	81a3      	strh	r3, [r4, #12]
100159fc:	bd70      	pop	{r4, r5, r6, pc}
100159fe:	46c0      	nop			; (mov r8, r8)
10015a00:	ffffefff 	.word	0xffffefff

10015a04 <__swrite>:
10015a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015a06:	001f      	movs	r7, r3
10015a08:	898b      	ldrh	r3, [r1, #12]
10015a0a:	0005      	movs	r5, r0
10015a0c:	000c      	movs	r4, r1
10015a0e:	0016      	movs	r6, r2
10015a10:	05db      	lsls	r3, r3, #23
10015a12:	d505      	bpl.n	10015a20 <__swrite+0x1c>
10015a14:	230e      	movs	r3, #14
10015a16:	5ec9      	ldrsh	r1, [r1, r3]
10015a18:	2200      	movs	r2, #0
10015a1a:	2302      	movs	r3, #2
10015a1c:	f000 f874 	bl	10015b08 <_lseek_r>
10015a20:	89a2      	ldrh	r2, [r4, #12]
10015a22:	4b05      	ldr	r3, [pc, #20]	; (10015a38 <__swrite+0x34>)
10015a24:	0028      	movs	r0, r5
10015a26:	4013      	ands	r3, r2
10015a28:	81a3      	strh	r3, [r4, #12]
10015a2a:	0032      	movs	r2, r6
10015a2c:	230e      	movs	r3, #14
10015a2e:	5ee1      	ldrsh	r1, [r4, r3]
10015a30:	003b      	movs	r3, r7
10015a32:	f000 f81f 	bl	10015a74 <_write_r>
10015a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10015a38:	ffffefff 	.word	0xffffefff

10015a3c <__sseek>:
10015a3c:	b570      	push	{r4, r5, r6, lr}
10015a3e:	000c      	movs	r4, r1
10015a40:	250e      	movs	r5, #14
10015a42:	5f49      	ldrsh	r1, [r1, r5]
10015a44:	f000 f860 	bl	10015b08 <_lseek_r>
10015a48:	89a3      	ldrh	r3, [r4, #12]
10015a4a:	1c42      	adds	r2, r0, #1
10015a4c:	d103      	bne.n	10015a56 <__sseek+0x1a>
10015a4e:	4a05      	ldr	r2, [pc, #20]	; (10015a64 <__sseek+0x28>)
10015a50:	4013      	ands	r3, r2
10015a52:	81a3      	strh	r3, [r4, #12]
10015a54:	e004      	b.n	10015a60 <__sseek+0x24>
10015a56:	2280      	movs	r2, #128	; 0x80
10015a58:	0152      	lsls	r2, r2, #5
10015a5a:	4313      	orrs	r3, r2
10015a5c:	81a3      	strh	r3, [r4, #12]
10015a5e:	6560      	str	r0, [r4, #84]	; 0x54
10015a60:	bd70      	pop	{r4, r5, r6, pc}
10015a62:	46c0      	nop			; (mov r8, r8)
10015a64:	ffffefff 	.word	0xffffefff

10015a68 <__sclose>:
10015a68:	b510      	push	{r4, lr}
10015a6a:	230e      	movs	r3, #14
10015a6c:	5ec9      	ldrsh	r1, [r1, r3]
10015a6e:	f000 f815 	bl	10015a9c <_close_r>
10015a72:	bd10      	pop	{r4, pc}

10015a74 <_write_r>:
10015a74:	b570      	push	{r4, r5, r6, lr}
10015a76:	0005      	movs	r5, r0
10015a78:	0008      	movs	r0, r1
10015a7a:	0011      	movs	r1, r2
10015a7c:	2200      	movs	r2, #0
10015a7e:	4c06      	ldr	r4, [pc, #24]	; (10015a98 <_write_r+0x24>)
10015a80:	6022      	str	r2, [r4, #0]
10015a82:	001a      	movs	r2, r3
10015a84:	f7f7 fcb4 	bl	1000d3f0 <_write>
10015a88:	1c43      	adds	r3, r0, #1
10015a8a:	d103      	bne.n	10015a94 <_write_r+0x20>
10015a8c:	6823      	ldr	r3, [r4, #0]
10015a8e:	2b00      	cmp	r3, #0
10015a90:	d000      	beq.n	10015a94 <_write_r+0x20>
10015a92:	602b      	str	r3, [r5, #0]
10015a94:	bd70      	pop	{r4, r5, r6, pc}
10015a96:	46c0      	nop			; (mov r8, r8)
10015a98:	1001a00c 	.word	0x1001a00c

10015a9c <_close_r>:
10015a9c:	2300      	movs	r3, #0
10015a9e:	b570      	push	{r4, r5, r6, lr}
10015aa0:	4c06      	ldr	r4, [pc, #24]	; (10015abc <_close_r+0x20>)
10015aa2:	0005      	movs	r5, r0
10015aa4:	0008      	movs	r0, r1
10015aa6:	6023      	str	r3, [r4, #0]
10015aa8:	f7f7 fcdc 	bl	1000d464 <_close>
10015aac:	1c43      	adds	r3, r0, #1
10015aae:	d103      	bne.n	10015ab8 <_close_r+0x1c>
10015ab0:	6823      	ldr	r3, [r4, #0]
10015ab2:	2b00      	cmp	r3, #0
10015ab4:	d000      	beq.n	10015ab8 <_close_r+0x1c>
10015ab6:	602b      	str	r3, [r5, #0]
10015ab8:	bd70      	pop	{r4, r5, r6, pc}
10015aba:	46c0      	nop			; (mov r8, r8)
10015abc:	1001a00c 	.word	0x1001a00c

10015ac0 <_fstat_r>:
10015ac0:	2300      	movs	r3, #0
10015ac2:	b570      	push	{r4, r5, r6, lr}
10015ac4:	4c06      	ldr	r4, [pc, #24]	; (10015ae0 <_fstat_r+0x20>)
10015ac6:	0005      	movs	r5, r0
10015ac8:	0008      	movs	r0, r1
10015aca:	0011      	movs	r1, r2
10015acc:	6023      	str	r3, [r4, #0]
10015ace:	f7f7 fccd 	bl	1000d46c <_fstat>
10015ad2:	1c43      	adds	r3, r0, #1
10015ad4:	d103      	bne.n	10015ade <_fstat_r+0x1e>
10015ad6:	6823      	ldr	r3, [r4, #0]
10015ad8:	2b00      	cmp	r3, #0
10015ada:	d000      	beq.n	10015ade <_fstat_r+0x1e>
10015adc:	602b      	str	r3, [r5, #0]
10015ade:	bd70      	pop	{r4, r5, r6, pc}
10015ae0:	1001a00c 	.word	0x1001a00c

10015ae4 <_isatty_r>:
10015ae4:	2300      	movs	r3, #0
10015ae6:	b570      	push	{r4, r5, r6, lr}
10015ae8:	4c06      	ldr	r4, [pc, #24]	; (10015b04 <_isatty_r+0x20>)
10015aea:	0005      	movs	r5, r0
10015aec:	0008      	movs	r0, r1
10015aee:	6023      	str	r3, [r4, #0]
10015af0:	f7f7 fcc2 	bl	1000d478 <_isatty>
10015af4:	1c43      	adds	r3, r0, #1
10015af6:	d103      	bne.n	10015b00 <_isatty_r+0x1c>
10015af8:	6823      	ldr	r3, [r4, #0]
10015afa:	2b00      	cmp	r3, #0
10015afc:	d000      	beq.n	10015b00 <_isatty_r+0x1c>
10015afe:	602b      	str	r3, [r5, #0]
10015b00:	bd70      	pop	{r4, r5, r6, pc}
10015b02:	46c0      	nop			; (mov r8, r8)
10015b04:	1001a00c 	.word	0x1001a00c

10015b08 <_lseek_r>:
10015b08:	b570      	push	{r4, r5, r6, lr}
10015b0a:	0005      	movs	r5, r0
10015b0c:	0008      	movs	r0, r1
10015b0e:	0011      	movs	r1, r2
10015b10:	2200      	movs	r2, #0
10015b12:	4c06      	ldr	r4, [pc, #24]	; (10015b2c <_lseek_r+0x24>)
10015b14:	6022      	str	r2, [r4, #0]
10015b16:	001a      	movs	r2, r3
10015b18:	f7f7 fcb0 	bl	1000d47c <_lseek>
10015b1c:	1c43      	adds	r3, r0, #1
10015b1e:	d103      	bne.n	10015b28 <_lseek_r+0x20>
10015b20:	6823      	ldr	r3, [r4, #0]
10015b22:	2b00      	cmp	r3, #0
10015b24:	d000      	beq.n	10015b28 <_lseek_r+0x20>
10015b26:	602b      	str	r3, [r5, #0]
10015b28:	bd70      	pop	{r4, r5, r6, pc}
10015b2a:	46c0      	nop			; (mov r8, r8)
10015b2c:	1001a00c 	.word	0x1001a00c

10015b30 <memchr>:
10015b30:	b2c9      	uxtb	r1, r1
10015b32:	1882      	adds	r2, r0, r2
10015b34:	4290      	cmp	r0, r2
10015b36:	d004      	beq.n	10015b42 <memchr+0x12>
10015b38:	7803      	ldrb	r3, [r0, #0]
10015b3a:	428b      	cmp	r3, r1
10015b3c:	d002      	beq.n	10015b44 <memchr+0x14>
10015b3e:	3001      	adds	r0, #1
10015b40:	e7f8      	b.n	10015b34 <memchr+0x4>
10015b42:	2000      	movs	r0, #0
10015b44:	4770      	bx	lr
	...

10015b48 <_read_r>:
10015b48:	b570      	push	{r4, r5, r6, lr}
10015b4a:	0005      	movs	r5, r0
10015b4c:	0008      	movs	r0, r1
10015b4e:	0011      	movs	r1, r2
10015b50:	2200      	movs	r2, #0
10015b52:	4c06      	ldr	r4, [pc, #24]	; (10015b6c <_read_r+0x24>)
10015b54:	6022      	str	r2, [r4, #0]
10015b56:	001a      	movs	r2, r3
10015b58:	f7f7 fc2a 	bl	1000d3b0 <_read>
10015b5c:	1c43      	adds	r3, r0, #1
10015b5e:	d103      	bne.n	10015b68 <_read_r+0x20>
10015b60:	6823      	ldr	r3, [r4, #0]
10015b62:	2b00      	cmp	r3, #0
10015b64:	d000      	beq.n	10015b68 <_read_r+0x20>
10015b66:	602b      	str	r3, [r5, #0]
10015b68:	bd70      	pop	{r4, r5, r6, pc}
10015b6a:	46c0      	nop			; (mov r8, r8)
10015b6c:	1001a00c 	.word	0x1001a00c
10015b70:	00000d0a 	.word	0x00000d0a
10015b74:	000003e8 	.word	0x000003e8

10015b78 <test>:
10015b78:	00000083 00004000 00000200 00c800c8     .....@..........
10015b88:	41a00000 42700000 3f000000 3e666666     ...A..pB...?fff>
10015b98:	3f2ccccd 3f000000 3f000000 0000000a     ..,?...?...?....
10015ba8:	72617453 676e6974 61694220 6f4c2073     Starting Bias Lo
10015bb8:	5220706f 73646165 00000000 706d6153     op Reads....Samp
10015bc8:	3a73656c 0a642520 00000000 65636341     les: %d.....Acce
10015bd8:	666f206c 74657366 74616420 57482061     l offset data HW
10015be8:	62205453 253d7469 25203a64 66342e37     ST bit=%d: %7.4f
10015bf8:	2e372520 25206634 66342e37 00000a0d      %7.4f %7.4f....
10015c08:	6f727947 66666f20 20746573 61746164     Gyro offset data
10015c18:	53574820 69622054 64253d74 3725203a      HWST bit=%d: %7
10015c28:	2066342e 342e3725 37252066 0d66342e     .4f %7.4f %7.4f.
10015c38:	0000000a 78352325 2325203a 0a0d7835     ....%#5x: %#5x..
10015c48:	00000000 706d6f43 20737361 20746f6e     ....Compass not 
10015c58:	6e756f66 00002e64 72617453 676e6974     found...Starting
10015c68:	55504d20 30303536 53574820 000d2154      MPU6500 HWST!..
10015c78:	72746552 69766569 4220676e 65736169     Retrieving Biase
10015c88:	00000d73 72746552 69766569 4220676e     s...Retrieving B
10015c98:	65736169 72452073 20726f72 6f70202d     iases Error - po
10015ca8:	62697373 4920656c 65204332 726f7272     ssible I2C error
10015cb8:	00000000 72746552 69766569 5320676e     ....Retrieving S
10015cc8:	69422054 73657361 00000000 72746552     T Biases....Retr
10015cd8:	69766569 5320676e 69422054 73657361     ieving ST Biases
10015ce8:	72724520 2d20726f 736f7020 6c626973      Error - possibl
10015cf8:	32492065 72652043 00726f72 64616552     e I2C error.Read
10015d08:	20676e69 2050544f 69676552 72657473     ing OTP Register
10015d18:	72724520 002e726f 65636341 544f206c      Error..Accel OT
10015d28:	64253a50 6425202c 6425202c 0000000a     P:%d, %d, %d....
10015d38:	45434341 52433a4c 52455449 41204149     ACCEL:CRITERIA A
10015d48:	00000000 73616942 6968535f 253d7466     ....Bias_Shift=%
10015d58:	66342e37 6942202c 525f7361 253d6765     7.4f, Bias_Reg=%
10015d68:	66342e37 6942202c 485f7361 3d545357     7.4f, Bias_HWST=
10015d78:	342e3725 000a0d66 2050544f 756c6176     %7.4f...OTP valu
10015d88:	25203a65 66342e37 00000a0d 69746172     e: %7.4f....rati
10015d98:	37253d6f 2c66342e 72687420 6f687365     o=%7.4f, thresho
10015da8:	253d646c 66342e37 00000a0d 45434341     ld=%7.4f....ACCE
10015db8:	6146204c 41206c69 20736978 6425203d     L Fail Axis = %d
10015dc8:	0000000a 45434341 52433a4c 52455449     ....ACCEL:CRITER
10015dd8:	42204149 0000000d 206e694d 203a474d     IA B....Min MG: 
10015de8:	342e3725 000a0d66 2078614d 203a474d     %7.4f...Max MG: 
10015df8:	342e3725 000a0d66 73616942 6968735f     %7.4f...Bias_shi
10015e08:	253d7466 66342e37 7473202c 2e37253d     ft=%7.4f, st=%7.
10015e18:	202c6634 3d676572 342e3725 00000a66     4f, reg=%7.4f...
10015e28:	65636341 4146206c 61204c49 3a736978     Accel FAIL axis:
10015e38:	3c206425 3232203d 20676d35 3e20726f     %d <= 225mg or >
10015e48:	3736203d 0a676d35 00000000 65636341     = 675mg.....Acce
10015e58:	52433a6c 52455449 43204149 6962203a     l:CRITERIA C: bi
10015e68:	6c207361 20737365 6e616874 2e372520     as less than %7.
10015e78:	000a6634 4c494146 203a4445 65636341     4f..FAILED: Acce
10015e88:	7861206c 253a7369 203d2064 20646c25     l axis:%d = %ld 
10015e98:	3035203e 0a676d30 00000000 65636341     > 500mg.....Acce
10015ea8:	6553206c 5420666c 20747365 75736552     l Self Test Resu
10015eb8:	3a73746c 0a642520 00000000 6f727947     lts: %d.....Gyro
10015ec8:	50544f20 2c64253a 2c642520 0d642520      OTP:%d, %d, %d.
10015ed8:	0000000a 4f525947 4952433a 49524554     ....GYRO:CRITERI
10015ee8:	00412041 6f727947 69614620 7841206c     A A.Gyro Fail Ax
10015ef8:	3d207369 0a642520 00000000 4f525947     is = %d.....GYRO
10015f08:	4952433a 49524554 0d422041 00000000     :CRITERIA B.....
10015f18:	2078614d 3a535044 2e372520 0a0d6634     Max DPS: %7.4f..
10015f28:	00000000 4f525947 49414620 7861204c     ....GYRO FAIL ax
10015f38:	253a7369 72672064 65746165 68742072     is:%d greater th
10015f48:	36206e61 73706430 0000000a 6f727947     an 60dps....Gyro
10015f58:	4952433a 49524554 3a432041 61696220     :CRITERIA C: bia
10015f68:	656c2073 74207373 206e6168 342e3725     s less than %7.4
10015f78:	00000a66 4c494146 203a4445 6f727947     f...FAILED: Gyro
10015f88:	69786120 64253a73 25203d20 3e20646c      axis:%d = %ld >
10015f98:	64303220 000a7370 6f727947 6c655320      20dps..Gyro Sel
10015fa8:	65542066 52207473 6c757365 203a7374     f Test Results: 
10015fb8:	000a6425 706d6f43 20737361 666c6553     %d..Compass Self
10015fc8:	73655420 65522074 746c7573 25203a73      Test Results: %
10015fd8:	00000a64 74697845 20676e69 54535748     d...Exiting HWST
10015fe8:	00000000                                ....

10015fec <hw>:
10015fec:	04000069 01410080 01000000 00001333     i.....A.....3...

10015ffc <reg>:
10015ffc:	0c1a1975 1c1b236a 201f1e1d 3b437472     u...j#..... rtC;
1001600c:	3a393841 376c6b69 6d24776f 2625706e     A89:ikl7ow$mnp%&
1001601c:	2a292827 67646334 00000049 006ccd4c     '()*4cdgI...L.l.
1001602c:	002cc90c 00765636 00664626 c4abf2fe     ..,.6Vv.&Ff.....
1001603c:	dfdff1aa dfdfafbb 8db3aab8 350d98b4     ...............5
1001604c:	0000005d aaaaaab8 c5c388b0 000000c7     ]...............
1001605c:	f3b9b1d8 b691a38b 00d9b409 f3b9b1da     ................
1001606c:	b691a38b 00dab4da 6e6f6420 00002165     ........ done!..
1001607c:	736d735b 656c625f 776f705f 645f7265     [sms_ble_power_d
1001608c:	5d6e776f 00000000 736d735b 656c625f     own]....[sms_ble
1001609c:	6961705f 5f646572 005d6e66 736d735b     _paired_fn].[sms
100160ac:	656c625f 7664615f 69747265 095d6573     _ble_advertise].
100160bc:	65766441 73697472 6e656d65 61642074     Advertisement da
100160cc:	73206174 66207465 656c6961 00002164     ta set failed!..
100160dc:	736d735b 7265735f 65636976 7664615f     [sms_service_adv
100160ec:	69747265 095d6573 20454c42 65766441     ertise].BLE Adve
100160fc:	73697472 6e656d65 74732074 20747261     rtisement start 
1001610c:	6c696166 203a6465 73616572 30206e6f     failed: reason 0
1001611c:	00782578                                x%x.

10016120 <sms_ble_gap_cb>:
	...
1001612c:	10009fe5 00000000 10009ffd 1000a0e1     ................
	...
10016144:	1000a029 10009e71 00000000 00000000     )...q...........
	...

1001616c <sms_ble_gatt_server_cb>:
1001616c:	10009e8d 10009edd 00000000 00000000     ................
	...
10016194:	736d735b 7475625f 5f6e6f74 666e6f63     [sms_button_conf
100161a4:	72756769 50095d65 6c626f72 77206d65     igure].Problem w
100161b4:	656c6968 74657320 676e6974 20707520     hile setting up 
100161c4:	74747562 00316e6f 736d735b 7475625f     button1.[sms_but
100161d4:	5f6e6f74 666e6f63 72756769 50095d65     ton_configure].P
100161e4:	6c626f72 77206d65 656c6968 74657320     roblem while set
100161f4:	676e6974 20707520 414c5058 44454e49     ting up XPLAINED
10016204:	65737520 75622072 6e6f7474 00000000      user button....
10016214:	736d735b 7475625f 5f6e6f74 2d5d6e66     [sms_button_fn]-
10016224:	00000030 736d735b 7475625f 5f6e6f74     0...[sms_button_
10016234:	2d5d6e66 00000031 736d735b 7475625f     fn]-1...[sms_but
10016244:	5f6e6f74 69666564 735f656e 69767265     ton_define_servi
10016254:	5d736563 72655309 65636976 65642073     ces].Services de
10016264:	696e6966 6620676e 656c6961 72202c64     fining failed, r
10016274:	6f736165 7830206e 00007825 626f7250     eason 0x%x..Prob
10016284:	206d656c 6c696877 65732065 6e697474     lem while settin
10016294:	70672067 70206f69 00006e69 736d735b     g gpio pin..[sms
100162a4:	756d695f 6e6f635f 75676966 675f6572     _imu_configure_g
100162b4:	5d6f6970 6f725009 6d656c62 69687720     pio].Problem whi
100162c4:	7320656c 69747465 7520676e 4d492070     le setting up IM
100162d4:	52442055 70205944 00006e69 736d735b     U DRDY pin..[sms
100162e4:	75706d5f 6665645f 5f656e69 76726573     _mpu_define_serv
100162f4:	73656369 6553095d 63697672 64207365     ices].Services d
10016304:	6e696665 20676e69 6c696166 202c6465     efining failed, 
10016314:	73616572 30206e6f 00782578 736d735b     reason 0x%x.[sms
10016324:	6572705f 72757373 65645f65 656e6966     _pressure_define
10016334:	7265735f 65636976 53095d73 69767265     _services].Servi
10016344:	20736563 69666564 676e696e 69616620     ces defining fai
10016354:	2c64656c 61657220 206e6f73 78257830     led, reason 0x%x
10016364:	00000000 736d735b 6175645f 6d69746c     ....[sms_dualtim
10016374:	5f317265 005d6e66 736d735b 6175645f     er1_fn].[sms_dua
10016384:	6d69746c 5f327265 005d6e66 1000c3d0     ltimer2_fn].....
10016394:	1000c3de 1000c3ec 1000c3fa 1000c408     ................
100163a4:	1000c416 1000c424 1000c434 1000c444     ....$...4...D...
100163b4:	1000c454 1000c464 1000c474 1000c484     T...d...t.......
100163c4:	1000c494 1000c4a4 1000c4b4 1000c4c4     ................
100163d4:	1000c4d4 1000c4e4 1000c4f4 1000c504     ................
100163e4:	1000c514 1000c524 1000c534 1000c544     ....$...4...D...
100163f4:	1000c554 1000c564 1000c574 1000c582     T...d...t.......
10016404:	1000c590 1000c59e 1000c5ac 1000c5ba     ................
10016414:	1000c5c8 1000c5d6 1000c5e4 1000c5f4     ................
10016424:	1000c604 1000c614 1000c624 1000c634     ........$...4...
10016434:	1000c644 1000c654 1000c664 1000c674     D...T...d...t...
10016444:	1000c684 1000c694 1000c6a4 1000c6b4     ................
10016454:	1000c6c4 1000c6d4 1000c6e4 1000c6f2     ................
10016464:	1000c700 1000c72c 1000c73a 1000c748     ....,...:...H...
10016474:	1000c756 1000c764 1000c772 1000c780     V...d...r.......
10016484:	1000c78e 1000c79c 1000c7aa 1000c7b8     ................
10016494:	1000c7c6 1000c7d4 1000c7e2 1000c7f0     ................
100164a4:	1000c7fe 1000c80c 1000c81a 1000c828     ............(...
100164b4:	1000c836 1000c844 1000c852 1000c860     6...D...R...`...
100164c4:	1000c86e 1000c87c 1000c88a 1000c898     n...|...........
100164d4:	1000c8a6 1000c8b4 1000c8c2 1000c8d0     ................
100164e4:	1000c8de 1000c8ec 1000c8fa 1000c908     ................
100164f4:	1000c916 1000c924 1000c932 1000c940     ....$...2...@...
10016504:	1000c94e 1000c95c 1000c96a 1000c978     N...\...j...x...
10016514:	1000c986 1000c994 1000c9a2 1000c9b0     ................
10016524:	1000c9be 1000c9cc 1000c9da 1000c9e8     ................
10016534:	1000c9f6 1000ca04 1000ca12 1000caac     ................
10016544:	1000cad4 1000cafc 1000cb24 1000cd64     ........$...d...
10016554:	1000cb54 1000cb6c 1000cbe4 1000cbfc     T...l...........
10016564:	1000cb84 1000cb9c 1000cbb4 1000cbcc     ................
10016574:	1000cc14 1000ced8 1000ced8 1000ced8     ................
10016584:	1000ced8 1000ced8 1000ced8 1000ced8     ................
10016594:	1000ced8 1000ccbc 1000ccd4 1000ccec     ................
100165a4:	1000cd7a 1000cc44 1000ced8 1000ced8     z...D...........
100165b4:	1000ced8 1000ced8 1000ced8 1000ced8     ................
100165c4:	1000cd04 1000cd1c 1000cd34 1000cd4c     ........4...L...
100165d4:	1000ced8 1000ce90 1000cea8 1000ced8     ................
100165e4:	1000ced8 1000cda6 1000cdbc 1000cdd2     ................
100165f4:	1000cde8 1000ced8 1000ced8 1000ced8     ................
10016604:	1000ced8 1000ced8 1000ced8 1000ced8     ................
10016614:	1000ced8 1000ca98 1000cac0 1000cae8     ................
10016624:	1000cb10 1000cb3c 1000cc2c 1000cc5c     ....<...,...\...
10016634:	1000cc74 1000cc8c 1000cca4 1000cd90     t...............
10016644:	1000cdfe 1000ce78 1000cec0 1000d568     ....x.......h...
10016654:	1000d56a 1000d550 1000d550 1000d550     j...P...P...P...
10016664:	1000d568 1000d550 1000d550 1000ddae     h...P...P.......
10016674:	1000de22 1000dd96 1000de28 1000dd9c     ".......(.......
10016684:	1000dda2 1000dda8 1000e448 1000e448     ........H...H...
10016694:	1000e448 1000e448 1000e448 1000e448     H...H...H...H...
100166a4:	1000e448 1000e448 1000e448 1000e448     H...H...H...H...
100166b4:	1000e448 1000e448 1000e448 1000e448     H...H...H...H...
100166c4:	1000e448 1000e448 1000e448 1000e448     H...H...H...H...
100166d4:	1000e448 1000e466 1000e466 1000e466     H...f...f...f...
100166e4:	1000e466 1000e466 1000e466 1000e466     f...f...f...f...
100166f4:	1000e466 1000e466 1000e466 1000e488     f...f...f.......
10016704:	1000e488 1000e488 1000e488 1000e488     ................
10016714:	1000e488 1000e488 1000e488 1000e488     ................
10016724:	1000e488 1000e4aa 1000e4aa 1000e4aa     ................
10016734:	1000e4aa 1000e4aa 1000e4aa 1000e4c4     ................
10016744:	1000e4c4 1000e4c4 1000e4c4 1000e4c4     ................
10016754:	1000e4c4 1000e4c4 1000e4c4 1000e4c4     ................
10016764:	1000e4de 1000e4de 1000e500 1000e500     ................
10016774:	1000e51a 1000e500 34333231 00003635     ........123456..
10016784:	efcdab00 00efcdab                       ........

1001678c <ble_mgr_gatt_server_handle>:
	...
100167a4:	1000d485 1000d4e9 1000d489 00000000     ................
100167b4:	6e616353 676e696e 61662020 64656c69     Scanning  failed
100167c4:	00000000 65766441 73697472 20676e69     ....Advertising 
100167d4:	6c696166 00006465 2055544d 6e616843     failed..MTU Chan
100167e4:	46206567 656c6961 43202c64 656e6e6f     ge Failed, Conne
100167f4:	6f697463 6148206e 656c646e 2c64253a     ction Handle:%d,
10016804:	65704f20 69746172 253a6e6f 00000064      Operation:%d...
10016814:	69766544 64206563 6f637369 63656e6e     Device disconnec
10016824:	20646574 73616552 303a6e6f 32302578     ted Reason:0x%02
10016834:	61482078 656c646e 2578303d 00000078     x Handle=0x%x...
10016844:	72636e45 69747079 66206e6f 656c6961     Encryption faile
10016854:	00000064 72636e45 69747079 63206e6f     d...Encryption c
10016864:	6c706d6f 64657465 63757320 73736563     ompleted success
10016874:	6c6c7566 00000079 20454c42 69766544     fully...BLE Devi
10016884:	6e206563 6620746f 646e756f 636e6520     ce not found enc
10016894:	74707972 206e6f69 6f666e69 00000000     ryption info....
100168a4:	6f666e49 78616d3a 6d756d69 2e6f6e20     Info:maximum no.
100168b4:	7320666f 206e6163 69766564 72206563     of scan device r
100168c4:	68636165 2e2e6465 6f74532e 6e697070     eached...Stoppin
100168d4:	63532067 00006e61 6c696146 74206465     g Scan..Failed t
100168e4:	7473206f 7320706f 6e6e6163 00676e69     o stop scanning.
100168f4:	72696150 20676e69 6c696166 2e2e6465     Pairing failed..
10016904:	7369442e 6e6e6f63 69746365 0000676e     .Disconnecting..
10016914:	63736944 656e6e6f 52207463 65757165     Disconnect Reque
10016924:	46207473 656c6961 00000064 72696150     st Failed...Pair
10016934:	20676e69 636f7270 72756465 6f632065     ing procedure co
10016944:	656c706d 20646574 63637573 66737365     mpleted successf
10016954:	796c6c75 00000000 20454c42 69766544     ully....BLE Devi
10016964:	6e206563 6620746f 646e756f 206f7420     ce not found to 
10016974:	726f7473 68742065 61702065 6e697269     store the pairin
10016984:	6e692067 00006f66 72636e45 69747079     g info..Encrypti
10016994:	4e206e6f 7320746f 74726174 00006465     on Not started..
100169a4:	76616c53 65532065 69727563 52207974     Slave Security R
100169b4:	2d207165 74754120 746e6568 74616369     eq - Authenticat
100169c4:	206e6f69 6c696146 00006465 72696150     ion Failed..Pair
100169d4:	71655220 74736575 41202d20 65687475      Request - Authe
100169e4:	6369746e 6f697461 6146206e 64656c69     ntication Failed
100169f4:	00000000 65746e45 68742072 61502065     ....Enter the Pa
10016a04:	656b7373 2d362879 69676944 69202974     sskey(6-Digit) i
10016a14:	6554206e 6e696d72 003a6c61 206e6950     n Terminal:.Pin 
10016a24:	656d6954 0074756f 63736944 656e6e6f     Timeout.Disconne
10016a34:	6e697463 2e2e2067 0000002e 61656c50     cting ......Plea
10016a44:	45206573 7265746e 65687420 6c6f6620     se Enter the fol
10016a54:	69776f6c 5020676e 2d737361 65646f63     lowing Pass-code
10016a64:	206e6f28 6568746f 65442072 65636976     (on other Device
10016a74:	00003a29 72696150 79656b2d 70657220     ):..Pair-key rep
10016a84:	6620796c 656c6961 00000064 20424f4f     ly failed...OOB 
10016a94:	74616546 20657275 20746f4e 70707573     Feature Not supp
10016aa4:	6574726f 00000064 65746e45 20646572     orted...Entered 
10016ab4:	73736150 646f632d 00003a65 72696150     Pass-code:..Pair
10016ac4:	20676e69 6f666e69 74616d72 206e6f69     ing information 
10016ad4:	7020666f 20726565 69766564 69206563     of peer device i
10016ae4:	6f6e2073 76612074 616c6961 2e656c62     s not available.
10016af4:	00000000 61656c50 75206573 6961706e     ....Please unpai
10016b04:	68742072 65642065 65636976 6f726620     r the device fro
10016b14:	6570206d 64207265 63697665 6f6d2865     m peer device(mo
10016b24:	656c6962 65732029 6e697474 6d207367     bile) settings m
10016b34:	20756e65 20646e61 72617473 61702074     enu and start pa
10016b44:	6e697269 67612067 006e6961 72636e45     iring again.Encr
10016b54:	69747079 52206e6f 65757165 52207473     yption Request R
10016b64:	796c7065 69614620 0064656c 656c625b     eply Failed.[ble
10016b74:	696e695f 09095d74 424d4153 49203131     _init]..SAMB11 I
10016b84:	6974696e 7a696c61 6f697461 6166206e     nitialization fa
10016b94:	64656c69 00000000 656c625b 696e695f     iled....[ble_ini
10016ba4:	09095d74 61656c50 63206573 6b636568     t]..Please check
10016bb4:	65687420 776f7020 61207265 6320646e      the power and c
10016bc4:	656e6e6f 6f697463 202f206e 64726168     onnection / hard
10016bd4:	65726177 6e6f6320 7463656e 0000726f     ware connector..
10016be4:	52424153 4d532d65 00000053 69766544     SABRe-SMS...Devi
10016bf4:	6e206563 20656d61 20746573 6c696166     ce name set fail
10016c04:	00006465 656c625b 7465735f 7665645f     ed..[ble_set_dev
10016c14:	6e6f635f 5d676966 44420909 64646120     _config]..BD add
10016c24:	73736572 74656720 69616620 0064656c     ress get failed.
10016c34:	656c625b 7465735f 7665645f 6e6f635f     [ble_set_dev_con
10016c44:	5d676966 74655309 454c4220 76654420     fig].Set BLE Dev
10016c54:	20656369 666e6f63 72756769 6f697461     ice configuratio
10016c64:	6166206e 64656c69 00000000 656c625b     n failed....[ble
10016c74:	7465735f 7665645f 6e6f635f 5d676966     _set_dev_config]
10016c84:	74655309 454c4220 76654420 20656369     .Set BLE Device 
10016c94:	72646441 20737365 6c696166 00006465     Address failed..
10016ca4:	6e616353 676e696e 502e2e2e 7361656c     Scanning...Pleas
10016cb4:	61772065 2e2e7469 0000002e 76616c53     e wait......Slav
10016cc4:	65732065 69727563 72207974 65757165     e security reque
10016cd4:	66207473 656c6961 00000064 6e6e6f43     st failed...Conn
10016ce4:	65746365 6f742064 65657020 65642072     ected to peer de
10016cf4:	65636976 74697720 64612068 73657264     vice with addres
10016d04:	78302073 78323025 78323025 78323025     s 0x%02x%02x%02x
10016d14:	78323025 78323025 78323025 00000000     %02x%02x%02x....
10016d24:	6e6e6f43 69746365 48206e6f 6c646e61     Connection Handl
10016d34:	64252065 00000000 6f736552 6e69766c     e %d....Resolvin
10016d44:	61522067 6d6f646e 64646120 73736572     g Random address
10016d54:	69616620 2a64656c 0000002a 2078614d      failed**...Max 
10016d64:	626d756e 6f207265 6f632066 63656e6e     number of connec
10016d74:	6e6f6974 61657220 64656863 6425203a     tion reached: %d
10016d84:	3d3d3d20 7369443e 6e6e6f63 69746365      ===>Disconnecti
10016d94:	2e2e676e 0000002e 69766544 43206563     ng......Device C
10016da4:	656e6e6f 6f697463 6146206e 64656c69     onnection Failed
10016db4:	53202d20 75746174 25203a73 00000064      - Status: %d...
10016dc4:	5a2d571c 00002dbe 20454c42 65766441     .W-Z.-..BLE Adve
10016dd4:	73697472 6e656d65 61642074 73206174     rtisement data s
10016de4:	66207465 656c6961 00000064              et failed...

10016df0 <ble_mgr_gap_handle>:
10016df0:	1000d481 1000d665 1000d499 1000d4c1     ....e...........
10016e00:	00000000 1000e111 1000d519 1000d495     ................
10016e10:	1000d805 1000d6e5 1000da05 1000d81d     ................
10016e20:	1000db55 1000dc99 1000d5a1 1000e34d     U...........M...
	...
10016e3c:	306e7442 746e6920 202e2e2e 00000000     Btn0 int... ....
10016e4c:	316e7442 746e6920 202e2e2e 00000000     Btn1 int... ....
10016e5c:	2055504d 20746e69 29642528 202e2e2e     MPU int (%d)... 
10016e6c:	00000000 73657250 6e692073 25282074     ....Press int (%
10016e7c:	2e2e2964 0000202e 656d6954 69203172     d)... ..Timer1 i
10016e8c:	2e2e746e 0000202e 656d6954 69203272     nt... ..Timer2 i
10016e9c:	2e2e746e 0000202e 2055504d 646e6573     nt... ..MPU send
10016eac:	20676e69 2f642528 2e296425 00202e2e     ing (%d/%d)... .
10016ebc:	73657250 65732073 6e69646e 25282067     Press sending (%
10016ecc:	64252f64 2e2e2e29 00000020 656d7441     d/%d)... ...Atme
10016edc:	6f43206c 022e7072                                l Corp.

10016ee3 <CSWTCH.45>:
10016ee3:	00100402                                         ...

10016ee6 <CSWTCH.47>:
10016ee6:	03010300 03030303 03030303 02020303              ...............

10016ef5 <client_conf_uuid>:
10016ef5:	29042902                                         .)

10016ef7 <presentation_format_uuid>:
10016ef7:	29012904                                         .)

10016ef9 <user_desc_uuid>:
10016ef9:	29032901                                         .)

10016efb <server_conf_uuid>:
10016efb:	29002903                                         .)

10016efd <extended_props_uuid>:
10016efd:	28022900                                         .)

10016eff <include_uuid>:
10016eff:	28032802                                         .(

10016f01 <char_uuid>:
10016f01:	a2002803 c6100131 84100130 5c100131     .(..1...0...1..\
10016f11:	84100131 50100131 84100131 5c100131     1...1..P1...1..\
10016f21:	c6100131 c6100130 50100130 5c100131     1...0...0..P1..\
10016f31:	08100131 08100132 08100132 8a100132     1...2...2...2...
10016f41:	c6100131 c6100130 70100130 5a100131     1...0...0..p1..Z
10016f51:	70100131 50100131 70100131 5a100131     1..p1..P1..p1..Z
10016f61:	c6100131 c6100130 50100130 5a100131     1...0...0..P1..Z
10016f71:	08100131 08100132 08100132 14100132     1...2...2...2...
10016f81:	00100132 5e100135 5e100134 5c100134     2...5..^4..^4..\
10016f91:	f2100134 f2100134 e8100134 5c100134     4...4...4...4..\
10016fa1:	f2100134 e8100134 f2100134 5c100134     4...4...4...4..\
10016fb1:	f8100134 f8100134 f8100134 82100134     4...4...4...4...
10016fc1:	74100135 3410013e 3410013d 3210013d     5..t>..4=..4=..2
10016fd1:	4c10013d 4c10013e 3e10013e 3210013e     =..L>..L>..>>..2
10016fe1:	4c10013d 3e10013e 4c10013e 3210013e     =..L>..>>..L>..2
10016ff1:	5410013d 5410013e 5410013e 5410013e     =..T>..T>..T>..T
10017001:	43100140 08000000                                @..C...

10017008 <_global_impure_ptr>:
10017008:	10017108                                .q..

1001700c <__sf_fake_stdin>:
	...

1001702c <__sf_fake_stdout>:
	...

1001704c <__sf_fake_stderr>:
	...
1001706c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
1001707c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
1001708c:	31300046 35343332 39383736 64636261     F.0123456789abcd
1001709c:	00006665                                ef..

100170a0 <_init>:
100170a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100170a2:	46c0      	nop			; (mov r8, r8)
100170a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
100170a6:	bc08      	pop	{r3}
100170a8:	469e      	mov	lr, r3
100170aa:	4770      	bx	lr

100170ac <__init_array_start>:
100170ac:	100080b1 	.word	0x100080b1

100170b0 <_fini>:
100170b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100170b2:	46c0      	nop			; (mov r8, r8)
100170b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
100170b6:	bc08      	pop	{r3}
100170b8:	469e      	mov	lr, r3
100170ba:	4770      	bx	lr

100170bc <__fini_array_start>:
100170bc:	10008089 	.word	0x10008089
