// Seed: 3574766282
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  tri0  id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    input tri0 id_7,
    input wand id_8,
    output logic id_9,
    output tri0 id_10,
    output tri1 id_11,
    output wire id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output wor id_17,
    input tri1 id_18,
    uwire id_29,
    output uwire id_19,
    input tri id_20,
    input wand id_21,
    input wire id_22,
    input uwire id_23,
    input uwire id_24,
    input wand id_25,
    input supply1 id_26,
    input supply1 id_27
);
  nand (
      id_11,
      id_15,
      id_27,
      id_4,
      id_2,
      id_0,
      id_14,
      id_5,
      id_26,
      id_31,
      id_18,
      id_23,
      id_24,
      id_16,
      id_21,
      id_29,
      id_3,
      id_7,
      id_25,
      id_20,
      id_8,
      id_22,
      id_30
  );
  tri id_30, id_31;
  assign id_29 = id_5;
  always @(posedge id_14 or posedge id_31) id_9 <= 1;
  module_0(
      id_6, id_26, id_5, id_15
  );
endmodule
