
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Sat Nov 29 00:20:45 2025
Host:		mario.ece.utexas.edu (x86_64 w/Linux 4.18.0-553.82.1.el8_10.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz 22528KB)
OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /usr/local/packages/cadence_2017/innovus171/tools.lnx86/lib/64bit/libstdc++.so.6: version `CXXABI_1.3.8' not found (required by /usr/local/packages/cadence_2022/INNOVUS211/oa_v22.60.087/lib/linux_rhel60_64/opt/liboaDesign.so)

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /usr/local/packages/cadence_2017/innovus171/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Change the soft stacksize limit to 0.2%RAM (771 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net 1'b0
<CMD> set init_lef_file gscl45nm.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog {apr45nm.v synth_netlist.v}
<CMD> set init_pwr_net 1'b1
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file gscl45nm.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sat Nov 29 00:22:14 2025
viaInitial ends at Sat Nov 29 00:22:14 2025
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=1.48min, fe_mem=517.0M) ***
#% Begin Load netlist data ... (date=11/29 00:22:14, mem=515.9M)
*** Begin netlist parsing (mem=517.0M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'apr45nm.v'
Reading verilog netlist 'synth_netlist.v'

*** Memory Usage v#1 (Current mem = 519.039M, initial mem = 186.469M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=519.0M) ***
#% End Load netlist data ... (date=11/29 00:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=519.3M, current mem=519.3M)
Top level cell is serv_top.
Hooked 0 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell serv_top ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 738 stdCell insts.

*** Memory Usage v#1 (Current mem = 545.703M, initial mem = 186.469M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
Extraction setup Started 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
WARNING   IMPSYT-7328          1  The design has been initialized in physi...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2 warning(s), 2 error(s)

<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 10 1
Row spacing should be a multiple of the first horizontal routing layer pitch.
Adjusting row spacing to 10.07.
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip n -site CoreSite -r 1 0.7 20 20 20 20
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {1'b0 1'b1} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.5 bottom 0.5 left 0.5 right 0.5} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

The power planner has cut rows, and such rows will be considered to be placement objects.
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {} -maxAllowedDelay 1
**WARN: (IMPOPT-6036):	-useCells list is empty.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**WARN: (IMPSP-9513):	Timing constraint file does not exist
**WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#10 (mem=866.0M)" ...
No user setting net weight.
Options: ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=738 (0 fixed + 738 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=807 #term=2724 #term/net=3.38, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=256
stdCell: 738 single + 0 double + 0 multi
Total standard cell length = 0.9667 (mm), area = 0.0024 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Estimated cell power/ground rail width = 0.540 um
Average module density = 0.743.
Density for the design = 0.743.
       = stdcell_area 2544 sites (2388 um^2) / alloc_area 3424 sites (3214 um^2).
Pin Density = 0.6956.
            = total # of pins 2724 / total area 3916.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.047e-11 (8.92e-12 1.16e-11)
              Est.  stn bbox = 2.168e-11 (9.20e-12 1.25e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 877.0M
Iteration  2: Total net bbox = 2.047e-11 (8.92e-12 1.16e-11)
              Est.  stn bbox = 2.168e-11 (9.20e-12 1.25e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 877.0M
Iteration  3: Total net bbox = 1.109e+01 (6.90e+00 4.19e+00)
              Est.  stn bbox = 1.465e+01 (9.41e+00 5.23e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 893.0M
Iteration  4: Total net bbox = 5.988e+03 (2.89e+03 3.10e+03)
              Est.  stn bbox = 7.555e+03 (3.66e+03 3.89e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 893.0M
Iteration  5: Total net bbox = 6.667e+03 (3.41e+03 3.26e+03)
              Est.  stn bbox = 8.492e+03 (4.31e+03 4.18e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 893.0M
Iteration  6: Total net bbox = 7.285e+03 (3.60e+03 3.68e+03)
              Est.  stn bbox = 9.211e+03 (4.54e+03 4.67e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 894.0M
Iteration  7: Total net bbox = 8.301e+03 (4.38e+03 3.92e+03)
              Est.  stn bbox = 1.036e+04 (5.41e+03 4.95e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 894.0M
Iteration  8: Total net bbox = 9.113e+03 (4.94e+03 4.17e+03)
              Est.  stn bbox = 1.115e+04 (5.96e+03 5.19e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 894.0M
Iteration  9: Total net bbox = 8.486e+03 (4.81e+03 3.67e+03)
              Est.  stn bbox = 1.051e+04 (5.83e+03 4.68e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 894.0M
Iteration 10: Total net bbox = 1.531e+04 (7.57e+03 7.73e+03)
              Est.  stn bbox = 1.799e+04 (8.82e+03 9.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 895.0M
Iteration 11: Total net bbox = 1.531e+04 (7.57e+03 7.73e+03)
              Est.  stn bbox = 1.799e+04 (8.82e+03 9.17e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 895.0M
*** cost = 1.531e+04 (7.57e+03 7.73e+03) (cpu for global=0:00:01.1) real=0:00:02.0***
Solver runtime cpu: 0:00:01.0 real: 0:00:01.1
Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting refinePlace (0:00:19.9 mem=895.0M) ***
Total net bbox length = 1.536e+04 (7.669e+03 7.695e+03) (ext = 6.889e+03)
Density distribution unevenness ratio = 6.568%
Move report: Detail placement moves 738 insts, mean move: 1.69 um, max move: 10.69 um
	Max move on inst (_0663_): (57.91, 81.50) --> (67.26, 82.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 896.0MB
Summary Report:
Instances move: 738 (out of 738 movable)
Instances flipped: 0
Mean displacement: 1.69 um
Max displacement: 10.69 um (Instance: _0663_) (57.9075, 81.505) -> (67.26, 82.84)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.508e+04 (7.485e+03 7.598e+03) (ext = 6.797e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 896.0MB
*** Finished refinePlace (0:00:19.9 mem=896.0M) ***
*** End of Placement (cpu=0:00:01.2, real=0:00:02.0, mem=896.0M) ***
**Info: (IMPSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 = 8.33 % ( 1 / 12 )
Density distribution unevenness ratio = 6.382%
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=298 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=807  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 807 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 807 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.745549e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2319
[NR-eGR] Layer2(metal2)(V) length: 7.319168e+03um, number of vias: 3244
[NR-eGR] Layer3(metal3)(H) length: 7.549280e+03um, number of vias: 478
[NR-eGR] Layer4(metal4)(V) length: 1.587616e+03um, number of vias: 331
[NR-eGR] Layer5(metal5)(H) length: 1.897135e+03um, number of vias: 27
[NR-eGR] Layer6(metal6)(V) length: 6.403000e+01um, number of vias: 13
[NR-eGR] Layer7(metal7)(H) length: 2.535000e+00um, number of vias: 3
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 3
[NR-eGR] Layer9(metal9)(H) length: 1.870000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.842163e+04um, number of vias: 6418
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 917.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9513           1  Timing constraint file does not exist    
WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 5 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 797.36 (MB), peak = 797.36 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin checking placement ... (start mem=918.4M, init mem=918.4M)
*info: Placed = 738           
*info: Unplaced = 0           
Placement Density:64.96%(2388/3676)
Placement Density (including fixed std cells):64.96%(2388/3676)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=918.4M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=918.4M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Nov 29 00:24:59 2025
#
#WARNING (NRDB-2005) SPECIAL_NET 1'b1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET 1'b0 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sat Nov 29 00:24:59 2025
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
# metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1300
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1450
# metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.9500    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.7100    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1900.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.03 (MB), peak = 839.71 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sat Nov 29 00:24:59 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.74 (MB)
#Total memory = 807.23 (MB)
#Peak memory = 839.71 (MB)
#
#
#Start global routing on Sat Nov 29 00:24:59 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov 29 00:24:59 2025
#
#Start routing resource analysis on Sat Nov 29 00:24:59 2025
#
#Routing resource analysis is done on Sat Nov 29 00:24:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         885           0        3658     3.85%
#  metal2         V         917           8        3658     0.00%
#  metal3         H         885           0        3658     0.00%
#  metal4         V         616           0        3658     0.00%
#  metal5         H         589           0        3658     0.00%
#  metal6         V         616           0        3658     0.00%
#  metal7         H         176           0        3658     0.00%
#  metal8         V         208           0        3658     0.00%
#  metal9         H          98           0        3658     0.03%
#  metal10        V         104           0        3658     0.00%
#  --------------------------------------------------------------
#  Total                   5094       0.08%       36580     0.39%
#
#
#
#
#Global routing data preparation is done on Sat Nov 29 00:24:59 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.17 (MB), peak = 839.71 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 808.17 (MB), peak = 839.71 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.84 (MB), peak = 839.71 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.93 (MB), peak = 839.71 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 817.46 (MB), peak = 839.71 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
#Total number of routable nets = 807.
#Total number of nets in the design = 933.
#
#807 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             807  
#-----------------------------
#        Total             807  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             807  
#-----------------------------
#        Total             807  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 17142 um.
#Total half perimeter of net bounding box = 16035 um.
#Total wire length on LAYER metal1 = 636 um.
#Total wire length on LAYER metal2 = 8097 um.
#Total wire length on LAYER metal3 = 7794 um.
#Total wire length on LAYER metal4 = 436 um.
#Total wire length on LAYER metal5 = 173 um.
#Total wire length on LAYER metal6 = 3 um.
#Total wire length on LAYER metal7 = 3 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4345
#Up-Via Summary (total 4345):
#           
#-----------------------
# metal1           2417
# metal2           1789
# metal3             66
# metal4             37
# metal5             17
# metal6             13
# metal7              3
# metal8              3
#-----------------------
#                  4345 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.23 (MB)
#Total memory = 817.46 (MB)
#Peak memory = 839.71 (MB)
#
#Finished global routing on Sat Nov 29 00:24:59 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.14 (MB), peak = 839.71 (MB)
#Start Track Assignment.
#Done with 1371 horizontal wires in 1 hboxes and 731 vertical wires in 1 hboxes.
#Done with 310 horizontal wires in 1 hboxes and 87 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       624.44 	  0.00%  	  0.00% 	  0.00%
# metal2      7990.08 	  0.02%  	  0.00% 	  0.00%
# metal3      7709.70 	  0.11%  	  0.00% 	  0.00%
# metal4       434.26 	  0.00%  	  0.00% 	  0.00%
# metal5       173.62 	  0.00%  	  0.00% 	  0.00%
# metal6         1.28 	  0.00%  	  0.00% 	  0.00%
# metal7         1.87 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       16935.25  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 18129 um.
#Total half perimeter of net bounding box = 16035 um.
#Total wire length on LAYER metal1 = 1333 um.
#Total wire length on LAYER metal2 = 8029 um.
#Total wire length on LAYER metal3 = 8148 um.
#Total wire length on LAYER metal4 = 436 um.
#Total wire length on LAYER metal5 = 177 um.
#Total wire length on LAYER metal6 = 1 um.
#Total wire length on LAYER metal7 = 4 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 1 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4345
#Up-Via Summary (total 4345):
#           
#-----------------------
# metal1           2417
# metal2           1789
# metal3             66
# metal4             37
# metal5             17
# metal6             13
# metal7              3
# metal8              3
#-----------------------
#                  4345 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.78 (MB), peak = 839.71 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.29 (MB)
#Total memory = 812.78 (MB)
#Peak memory = 839.71 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 137
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0      136      136
#	metal2        1        0        1
#	Totals        1      136      137
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 854.94 (MB), peak = 858.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 854.80 (MB), peak = 858.64 (MB)
#Complete Detail Routing.
#Total wire length = 18308 um.
#Total half perimeter of net bounding box = 16035 um.
#Total wire length on LAYER metal1 = 862 um.
#Total wire length on LAYER metal2 = 8886 um.
#Total wire length on LAYER metal3 = 7479 um.
#Total wire length on LAYER metal4 = 516 um.
#Total wire length on LAYER metal5 = 505 um.
#Total wire length on LAYER metal6 = 25 um.
#Total wire length on LAYER metal7 = 28 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 5 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4938
#Up-Via Summary (total 4938):
#           
#-----------------------
# metal1           2581
# metal2           2198
# metal3             94
# metal4             32
# metal5             14
# metal6             13
# metal7              3
# metal8              3
#-----------------------
#                  4938 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.20 (MB)
#Total memory = 813.97 (MB)
#Peak memory = 858.64 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 847.40 (MB), peak = 858.64 (MB)
#CELL_VIEW serv_top,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov 29 00:25:04 2025
#
#
#Start Post Route Wire Spread.
#Done with 639 horizontal wires in 1 hboxes and 148 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 18636 um.
#Total half perimeter of net bounding box = 16035 um.
#Total wire length on LAYER metal1 = 872 um.
#Total wire length on LAYER metal2 = 8944 um.
#Total wire length on LAYER metal3 = 7737 um.
#Total wire length on LAYER metal4 = 516 um.
#Total wire length on LAYER metal5 = 508 um.
#Total wire length on LAYER metal6 = 25 um.
#Total wire length on LAYER metal7 = 28 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 5 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4938
#Up-Via Summary (total 4938):
#           
#-----------------------
# metal1           2581
# metal2           2198
# metal3             94
# metal4             32
# metal5             14
# metal6             13
# metal7              3
# metal8              3
#-----------------------
#                  4938 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 848.84 (MB), peak = 858.64 (MB)
#CELL_VIEW serv_top,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 814.59 (MB), peak = 858.64 (MB)
#CELL_VIEW serv_top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 18636 um.
#Total half perimeter of net bounding box = 16035 um.
#Total wire length on LAYER metal1 = 872 um.
#Total wire length on LAYER metal2 = 8944 um.
#Total wire length on LAYER metal3 = 7737 um.
#Total wire length on LAYER metal4 = 516 um.
#Total wire length on LAYER metal5 = 508 um.
#Total wire length on LAYER metal6 = 25 um.
#Total wire length on LAYER metal7 = 28 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 5 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4938
#Up-Via Summary (total 4938):
#           
#-----------------------
# metal1           2581
# metal2           2198
# metal3             94
# metal4             32
# metal5             14
# metal6             13
# metal7              3
# metal8              3
#-----------------------
#                  4938 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.30 (MB)
#Total memory = 812.47 (MB)
#Peak memory = 858.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 25.56 (MB)
#Total memory = 823.39 (MB)
#Peak memory = 858.64 (MB)
#Number of warnings = 42
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov 29 00:25:05 2025
#
#routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 823.49 (MB), peak = 858.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> getCTSMode -engine -quiet
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 945.0) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 117.6M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> report_area
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
invalid command name "Depth"
invalid command name "-------------------------------------"
invalid command name "0"
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> saveDesign serv_top
#% Begin save design ... (date=11/29 00:31:26, mem=951.0M)
% Begin Save netlist data ... (date=11/29 00:31:26, mem=953.0M)
Writing Binary DB to serv_top.dat/serv_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.0M, current mem=953.0M)
% Begin Save AAE data ... (date=11/29 00:31:26, mem=953.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.0M, current mem=953.0M)
% Begin Save clock tree data ... (date=11/29 00:31:26, mem=953.1M)
% End Save clock tree data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.1M, current mem=953.1M)
Saving preference file serv_top.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/29 00:31:26, mem=953.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.9M, current mem=953.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/29 00:31:26, mem=953.9M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=954.3M, current mem=954.3M)
% Begin Save routing data ... (date=11/29 00:31:26, mem=954.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1062.7M) ***
% End Save routing data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.1M, current mem=955.1M)
Saving property file serv_top.dat/serv_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1062.7M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=11/29 00:31:26, mem=957.4M)
% End Save power constraints data ... (date=11/29 00:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=957.4M, current mem=957.4M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /usr/local/packages/cadence_2017/innovus171/tools.lnx86/lib/64bit/libstdc++.so.6: version `CXXABI_1.3.8' not found (required by /usr/local/packages/cadence_2022/INNOVUS211/oa_v22.60.087/lib/linux_rhel60_64/opt/liboaDesign.so)

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /usr/local/packages/cadence_2017/innovus171/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Generated self-contained design serv_top.dat
#% End save design ... (date=11/29 00:31:26, total cpu=0:00:00.4, real=0:00:00.0, peak res=959.5M, current mem=959.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)


*** Memory Usage v#1 (Current mem = 962.547M, initial mem = 186.469M) ***
*** Message Summary: 27 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:00:54.1, real=0:11:09, mem=962.5M) ---
