# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do my_IO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/clkgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:15 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/clkgen.v 
# -- Compiling module clkgen
# 
# Top level modules:
# 	clkgen
# End time: 21:37:16 on Dec 10,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/ps2_keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/ps2_keyboard.v 
# -- Compiling module ps2_keyboard
# 
# Top level modules:
# 	ps2_keyboard
# End time: 21:37:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/vga_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 21:37:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/picture.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/picture.v 
# -- Compiling module picture
# 
# Top level modules:
# 	picture
# End time: 21:37:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/vga_font.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/vga_font.v 
# -- Compiling module vga_font
# 
# Top level modules:
# 	vga_font
# End time: 21:37:16 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/transfer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/transfer.v 
# -- Compiling module transfer
# 
# Top level modules:
# 	transfer
# End time: 21:37:17 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11 {D:/quartus/Pro11/my_IO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11" D:/quartus/Pro11/my_IO.v 
# -- Compiling module my_IO
# 
# Top level modules:
# 	my_IO
# End time: 21:37:17 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/Pro11/simulation/modelsim {D:/quartus/Pro11/simulation/modelsim/my_IO.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/Pro11/simulation/modelsim" D:/quartus/Pro11/simulation/modelsim/my_IO.vt 
# -- Compiling module ps2_keyboard_model
# -- Compiling module my_IO_vlg_tst
# ** Error: (vlog-13069) D:/quartus/Pro11/simulation/modelsim/my_IO.vt(89): near "assign": syntax error, unexpected assign, expecting ';'.
# End time: 21:37:17 on Dec 10,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./my_IO_run_msim_rtl_verilog.do line 16
# D:/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/quartus/Pro11/simulation/modelsim {D:/quartus/Pro11/simulation/modelsim/my_IO.vt}"
