{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 16:33:30 2019 " "Info: Processing started: Wed Jun 12 16:33:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(456) " "Warning (10268): Verilog HDL information at Final_gen_2.v(456): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 456 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Final_gen_2.v(504) " "Warning (10261): Verilog HDL Event Control warning at Final_gen_2.v(504): Event Control contains a complex event expression" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 504 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(508) " "Warning (10268): Verilog HDL information at Final_gen_2.v(508): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 508 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(914) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(914): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 914 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(915) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(915): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 915 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(916) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(916): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 916 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(917) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(917): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 917 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(923) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(923): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 923 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(924) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(924): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 924 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(925) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(925): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 925 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(926) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(926): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 926 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(957) " "Warning (10268): Verilog HDL information at Final_gen_2.v(957): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 22 22 " "Info: Found 22 design units, including 22 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lcd_top " "Info: Found entity 2: lcd_top" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bidec_to_lcd " "Info: Found entity 3: bidec_to_lcd" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 323 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 lcd " "Info: Found entity 4: lcd" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 349 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 write " "Info: Found entity 5: write" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 433 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 init " "Info: Found entity 6: init" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 484 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 timer " "Info: Found entity 7: timer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 536 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 time_counter " "Info: Found entity 8: time_counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 593 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 time_trig " "Info: Found entity 9: time_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 635 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 time_mux " "Info: Found entity 10: time_mux" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 five_sec_trig " "Info: Found entity 11: five_sec_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 684 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fl_fl " "Info: Found entity 12: fl_fl" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 710 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Info: Found entity 13: counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 728 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 up_down_counter " "Info: Found entity 14: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 745 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 keys " "Info: Found entity 15: keys" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 766 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 delitel " "Info: Found entity 16: delitel" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 781 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 d_trig " "Info: Found entity 17: d_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 800 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 LED " "Info: Found entity 18: LED" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 827 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 segm_out " "Info: Found entity 19: segm_out" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 892 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 counter_6 " "Info: Found entity 20: counter_6" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 935 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 bidec " "Info: Found entity 21: bidec" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 bidec_to_7 " "Info: Found entity 22: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1020 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "E:/slava/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(567) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(567): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 567 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(864) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(864): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 864 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top lcd_top:l_t " "Info: Elaborating entity \"lcd_top\" for hierarchy \"lcd_top:l_t\"" {  } { { "Final_gen_2.v" "l_t" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_wire\[28..33\] 0 Final_gen_2.v(160) " "Warning (10030): Net \"data_wire\[28..33\]\" at Final_gen_2.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd_top:l_t\|lcd:mylcd " "Info: Elaborating entity \"lcd\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\"" {  } { { "Final_gen_2.v" "mylcd" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init lcd_top:l_t\|lcd:mylcd\|init:initializator " "Info: Elaborating entity \"init\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\|init:initializator\"" {  } { { "Final_gen_2.v" "initializator" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(505) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(505): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(510) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(510): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write lcd_top:l_t\|lcd:mylcd\|write:wrt " "Info: Elaborating entity \"write\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\|write:wrt\"" {  } { { "Final_gen_2.v" "wrt" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(452) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(452): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(462) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(462): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec lcd_top:l_t\|bidec:bdc1 " "Info: Elaborating entity \"bidec\" for hierarchy \"lcd_top:l_t\|bidec:bdc1\"" {  } { { "Final_gen_2.v" "bdc1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(968) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(968): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(973) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(973): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(978) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(978): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(984) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(984): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(990) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(990): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(996) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(996): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(1002) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(1002): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(1008) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(1008): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(1014) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(1014): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_lcd lcd_top:l_t\|bidec_to_lcd:btl1 " "Info: Elaborating entity \"bidec_to_lcd\" for hierarchy \"lcd_top:l_t\|bidec_to_lcd:btl1\"" {  } { { "Final_gen_2.v" "btl1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(331) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(331): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data Final_gen_2.v(331) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(331): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[0\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[1\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[2\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[3\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[4\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[5\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[6\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[7\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[8\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] Final_gen_2.v(331) " "Info (10041): Inferred latch for \"data\[9\]\" at Final_gen_2.v(331)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "five_seconds Final_gen_2.v(547) " "Warning (10034): Output port \"five_seconds\" at Final_gen_2.v(547) has no driver" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 547 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 567 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(618) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(618): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 573 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(618) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(618): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(618) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(618): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec_trig five_sec_trig:fst " "Info: Elaborating entity \"five_sec_trig\" for hierarchy \"five_sec_trig:fst\"" {  } { { "Final_gen_2.v" "fst" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_trig time_trig:ttr " "Info: Elaborating entity \"time_trig\" for hierarchy \"time_trig:ttr\"" {  } { { "Final_gen_2.v" "ttr" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl2\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt23\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt21\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt22\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl1\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl6\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl5\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt26\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl4\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt25\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt24\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[1\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl3\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl2\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt23\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt21\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt22\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl1\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl6\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl5\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt26\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl4\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt25\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt24\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[2\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl3\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl2\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl2\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt23\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt23\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt21\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt21\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt22\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt22\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc4\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl1\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl1\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc1\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl6\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl6\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl5\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl5\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc3\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt26\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt26\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl4\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl4\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt25\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt25\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc6\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:bt24\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:bt24\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc5\|vyhod_1\[0\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lcd_top:l_t\|bidec_to_lcd:btl3\|data\[3\] " "Warning: Latch lcd_top:l_t\|bidec_to_lcd:btl3\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_top:l_t\|bidec:bdc2\|vyhod_1\[1\]\[3\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 957 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 331 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "output_data\[8\] GND " "Warning (13410): Pin \"output_data\[8\]\" is stuck at GND" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/slava/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file E:/slava/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "490 " "Info: Implemented 490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Info: Implemented 477 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 16:33:45 2019 " "Info: Processing ended: Wed Jun 12 16:33:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
