// Seed: 3119527113
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    inout supply0 id_2
    , id_4
);
  assign id_4 = -1'b0;
  assign id_4 = -1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    output tri id_3,
    input wor id_4,
    inout wand id_5,
    output uwire id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11,
    output supply1 id_12,
    input wire id_13,
    output wire id_14
);
  tri1 id_16;
  wire id_17;
  wire id_18;
  assign id_2  = id_17;
  assign id_16 = 1;
  always @(posedge "" or posedge 1) release id_5;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_5
  );
  assign modCall_1.id_2 = 0;
  assign id_16 = id_1;
  assign id_14 = -1;
  assign id_0 = id_18;
  assign id_6 = -1;
endmodule
