sch2hdl,-intstyle,ise,-family,spartan6,-verilog,/home/katie/Documents/ECE3700/UART_FPGA/uart.vf,-w,/home/katie/Documents/ECE3700/UART_FPGA/uart.sch
