

================================================================
== Vitis HLS Report for 'xFSobel3x3_1_1_0_0_s'
================================================================
* Date:           Mon Nov  2 14:21:20 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.138 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 2 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read63 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 7 'read' 'p_read63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read52 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 8 'read' 'p_read52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135]   --->   Operation 9 'read' 'p_read21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.13ns)   --->   "%GradientvaluesX_V_write_assign = call i8 @xFGradientX3x3<0, 0>, i8 %p_read21, i8 %p_read63, i8 %p_read_4, i8 %p_read_3, i8 %p_read_2, i8 %p_read" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:156]   --->   Operation 10 'call' 'GradientvaluesX_V_write_assign' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (3.13ns)   --->   "%GradientvaluesY_V_write_assign = call i8 @xFGradientY3x3<0, 0>, i8 %p_read21, i8 %p_read52, i8 %p_read63, i8 %p_read_2, i8 %p_read_1, i8 %p_read" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:161]   --->   Operation 11 'call' 'GradientvaluesY_V_write_assign' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16, i8 %GradientvaluesX_V_write_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:168]   --->   Operation 12 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %GradientvaluesY_V_write_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:168]   --->   Operation 13 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln168 = ret i16 %mrv_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:168]   --->   Operation 14 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.14ns
The critical path consists of the following:
	wire read on port 'p_read11' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:135) [9]  (0 ns)
	'call' operation ('GradientvaluesX.V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:156) to 'xFGradientX3x3<0, 0>' [17]  (3.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
