### Hi there, I'm Kongpop ðŸ‘‹

I'm an Electrical Engineering Student at **Chulalongkorn University**, passionate about **Analog & Mixed-Signal IC Design**.

Currently, I'm deep-diving into **Power Management ICs (LDO)** and Advanced Frequency Compensation techniques.

---

### ðŸ›  Tools & Skills
* **IC Design:** Cadence Virtuoso, Spectre, ADE L/XL
* **Verification:** Corner Analysis, Monte Carlo, Physical Verification (DRC/LVS)
* **Hardware Description:** Verilog
* **Analysis & Scripting:** MATLAB, Python

### ðŸ”­ Current Project
* **Capacitor-less LDO Regulator (0.13Âµm CMOS):**
    * Targeting $I_q < 10\mu A$ for low-power IoT applications.
    * Focusing on Loop Stability and PSRR optimization without off-chip capacitors.

---
