=====
SETUP
1.095
16.903
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s4
7.327
7.882
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.806
9.323
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.744
10.115
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.137
10.590
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.535
11.906
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.906
12.009
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s16
12.578
13.133
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
14.287
14.857
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s6
14.858
15.320
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3
15.323
15.878
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
16.441
16.903
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
16.903
=====
SETUP
1.273
16.725
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
16.725
=====
SETUP
1.273
16.725
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
16.725
=====
SETUP
1.380
16.618
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s4
7.327
7.882
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.806
9.323
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.744
10.115
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.137
10.590
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.535
11.906
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.906
12.009
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s16
12.578
13.133
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
14.287
14.857
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s6
14.858
15.320
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s4
15.323
15.893
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2
16.069
16.618
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
16.618
=====
SETUP
1.380
16.618
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s4
7.327
7.882
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.806
9.323
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.744
10.115
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.137
10.590
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.535
11.906
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.906
12.009
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s16
12.578
13.133
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
14.287
14.857
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s6
14.858
15.320
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s4
15.323
15.893
u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2
16.069
16.618
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
16.618
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
16.582
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
16.582
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
16.582
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
16.582
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
16.582
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
16.582
=====
SETUP
1.416
16.582
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
16.582
=====
SETUP
1.500
16.497
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.686
14.203
u_v9958/u_v9958_core/u_vdp_command/n1790_s12
14.450
15.020
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
15.022
15.484
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
15.485
16.034
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
16.035
16.497
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.497
=====
SETUP
1.551
16.447
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.584
13.955
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.955
13.990
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.990
14.025
u_v9958/u_v9958_core/u_vdp_command/n721_s
14.025
14.060
u_v9958/u_v9958_core/u_vdp_command/n720_s
14.060
14.095
u_v9958/u_v9958_core/u_vdp_command/n719_s
14.095
14.131
u_v9958/u_v9958_core/u_vdp_command/n718_s
14.131
14.166
u_v9958/u_v9958_core/u_vdp_command/n717_s
14.166
14.636
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
15.049
15.420
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
16.076
16.447
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
16.447
=====
SETUP
1.604
16.394
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s4
7.327
7.882
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.806
9.323
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.744
10.115
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.137
10.590
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
11.255
11.717
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
11.717
11.822
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s10
12.000
12.555
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
13.931
14.302
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
14.735
15.305
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s1
15.481
15.852
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
16.023
16.394
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
16.394
=====
SETUP
1.606
16.392
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.464
16.034
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
16.392
=====
SETUP
1.671
16.326
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.584
13.955
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.955
13.990
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.990
14.025
u_v9958/u_v9958_core/u_vdp_command/n721_s
14.025
14.060
u_v9958/u_v9958_core/u_vdp_command/n720_s
14.060
14.530
u_v9958/u_v9958_core/u_vdp_command/n1558_s27
14.927
15.380
u_v9958/u_v9958_core/u_vdp_command/n1558_s25
15.777
16.326
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
16.326
=====
SETUP
1.745
16.252
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n312_s0
11.002
11.455
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.032
12.581
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.581
12.616
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.616
12.651
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.651
12.686
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.686
12.721
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.721
12.757
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.668
14.039
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
14.043
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
14.594
15.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
15.569
15.896
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
16.252
=====
SETUP
1.937
16.061
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.689
14.060
u_v9958/u_v9958_core/u_vdp_command/n964_s
14.060
14.095
u_v9958/u_v9958_core/u_vdp_command/n963_s
14.095
14.130
u_v9958/u_v9958_core/u_vdp_command/n962_s
14.130
14.165
u_v9958/u_v9958_core/u_vdp_command/n961_s
14.165
14.635
u_v9958/u_v9958_core/u_vdp_command/n1578_s22
15.048
15.597
u_v9958/u_v9958_core/u_vdp_command/n1578_s21
15.599
16.061
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_5_s0
16.061
=====
SETUP
1.972
16.025
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.689
14.060
u_v9958/u_v9958_core/u_vdp_command/n964_s
14.060
14.095
u_v9958/u_v9958_core/u_vdp_command/n963_s
14.095
14.130
u_v9958/u_v9958_core/u_vdp_command/n962_s
14.130
14.600
u_v9958/u_v9958_core/u_vdp_command/n1579_s22
15.013
15.475
u_v9958/u_v9958_core/u_vdp_command/n1579_s21
15.476
16.025
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_4_s0
16.025
=====
SETUP
2.035
15.962
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.584
13.955
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.955
13.990
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.990
14.025
u_v9958/u_v9958_core/u_vdp_command/n721_s
14.025
14.495
u_v9958/u_v9958_core/u_vdp_command/n1559_s27
14.499
15.016
u_v9958/u_v9958_core/u_vdp_command/n1559_s25
15.413
15.962
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
15.962
=====
SETUP
2.136
15.861
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.584
13.955
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.955
13.990
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.990
14.025
u_v9958/u_v9958_core/u_vdp_command/n721_s
14.025
14.060
u_v9958/u_v9958_core/u_vdp_command/n720_s
14.060
14.095
u_v9958/u_v9958_core/u_vdp_command/n719_s
14.095
14.565
u_v9958/u_v9958_core/u_vdp_command/n1557_s27
14.570
15.140
u_v9958/u_v9958_core/u_vdp_command/n1557_s25
15.312
15.861
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
15.861
=====
SETUP
2.205
15.792
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.689
14.060
u_v9958/u_v9958_core/u_vdp_command/n964_s
14.060
14.530
u_v9958/u_v9958_core/u_vdp_command/n1581_s22
14.700
15.249
u_v9958/u_v9958_core/u_vdp_command/n1581_s21
15.421
15.792
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_2_s0
15.792
=====
SETUP
2.224
15.774
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.689
14.060
u_v9958/u_v9958_core/u_vdp_command/n964_s
14.060
14.095
u_v9958/u_v9958_core/u_vdp_command/n963_s
14.095
14.565
u_v9958/u_v9958_core/u_vdp_command/n1580_s22
14.569
15.139
u_v9958/u_v9958_core/u_vdp_command/n1580_s21
15.312
15.774
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_3_s0
15.774
=====
SETUP
2.231
15.766
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.243
8.614
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.867
10.320
u_v9958/u_v9958_core/u_vdp_command/n190_s0
11.022
11.539
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.941
12.458
u_v9958/u_v9958_core/u_vdp_command/n965_s
13.689
14.060
u_v9958/u_v9958_core/u_vdp_command/n964_s
14.060
14.095
u_v9958/u_v9958_core/u_vdp_command/n963_s
14.095
14.130
u_v9958/u_v9958_core/u_vdp_command/n962_s
14.130
14.165
u_v9958/u_v9958_core/u_vdp_command/n961_s
14.165
14.200
u_v9958/u_v9958_core/u_vdp_command/n960_s
14.200
14.670
u_v9958/u_v9958_core/u_vdp_command/n1577_s22
14.841
15.303
u_v9958/u_v9958_core/u_vdp_command/n1577_s21
15.304
15.766
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_6_s0
15.766
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.198
6.078
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.078
=====
HOLD
0.198
6.078
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.078
=====
HOLD
0.202
6.082
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.082
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.213
6.093
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.093
=====
HOLD
0.227
6.106
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.106
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_3_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.953
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_2_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.953
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
5.953
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
5.953
=====
HOLD
0.315
5.956
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_0_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.956
=====
HOLD
0.324
6.204
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.204
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.215
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.215
=====
HOLD
0.335
6.215
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.215
