Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx/Project/hhhhh/a2_tb_isim_beh.exe -prj D:/Xilinx/Project/hhhhh/a2_tb_beh.prj work.a2_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/Project/hhhhh/a1.v" into library work
Analyzing Verilog file "D:/Xilinx/Project/hhhhh/a2_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159836 KB
Fuse CPU Usage: 311 ms
Compiling module a2
Compiling module a2_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/Xilinx/Project/hhhhh/a2_tb_isim_beh.exe
Fuse Memory Usage: 166548 KB
Fuse CPU Usage: 359 ms
