<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>
defines: 
time_elapsed: 1.320s
ram usage: 35772 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprgu_ywp9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:7</a>: Compile module &#34;work@simpler&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:24</a>: Compile module &#34;work@test_lut&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:24</a>: Implicit port type (wire) for &#34;O&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:7</a>: Top level module &#34;work@simpler&#34;.

[WRN:EL0515] <a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:12</a>: Defparam does not match any design object: &#34;work@simpler.Mcount_cnt_xor&lt;3&gt;11.INIT&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmprgu_ywp9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_simpler
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprgu_ywp9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprgu_ywp9/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@simpler)
 |vpiName:work@simpler
 |uhdmallPackages:
 \_package: builtin, parent:work@simpler
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@simpler, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>, line:7, parent:work@simpler
   |vpiDefName:work@simpler
   |vpiFullName:work@simpler
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:19
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:19
         |vpiConstType:6
         |vpiDecompile:&#34;PASSED&#34;
         |vpiSize:8
         |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (cnt), line:9
     |vpiName:cnt
     |vpiFullName:work@simpler.cnt
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:10
     |vpiName:result
     |vpiFullName:work@simpler.result
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@test_lut, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>, line:24, parent:work@simpler
   |vpiDefName:work@test_lut
   |vpiFullName:work@test_lut
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiStmt:
       \_assignment: , line:28
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (tmp), line:28
           |vpiName:tmp
           |vpiFullName:work@test_lut.tmp
         |vpiRhs:
         \_func_call: (mux), line:28
           |vpiName:mux
           |vpiArgument:
           \_ref_obj: (INIT), line:28
             |vpiName:INIT
           |vpiArgument:
           \_operation: , line:28
             |vpiOpType:33
             |vpiOperand:
             \_ref_obj: (a1), line:28
               |vpiName:a1
             |vpiOperand:
             \_ref_obj: (a0), line:28
               |vpiName:a0
   |vpiPort:
   \_port: (O), line:24
     |vpiName:O
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (O), line:24
         |vpiName:O
         |vpiFullName:work@test_lut.O
   |vpiPort:
   \_port: (a0), line:24
     |vpiName:a0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a0), line:24
         |vpiName:a0
         |vpiFullName:work@test_lut.a0
   |vpiPort:
   \_port: (a1), line:24
     |vpiName:a1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a1), line:24
         |vpiName:a1
         |vpiFullName:work@test_lut.a1
   |vpiContAssign:
   \_cont_assign: , line:29
     |vpiRhs:
     \_ref_obj: (tmp), line:29
       |vpiName:tmp
       |vpiFullName:work@test_lut.tmp
     |vpiLhs:
     \_ref_obj: (O), line:29
       |vpiName:O
       |vpiFullName:work@test_lut.O
   |vpiTaskFunc:
   \_function: (mux), line:31
     |vpiName:mux
     |vpiFullName:work@test_lut.mux
     |vpiIODecl:
     \_io_decl: (d), line:32, parent:mux
       |vpiName:d
       |vpiDirection:1
       |vpiRange:
       \_range: , line:32
         |vpiLeftRange:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiIODecl:
     \_io_decl: (s), line:33, parent:mux
       |vpiName:s
       |vpiDirection:1
       |vpiRange:
       \_range: , line:33
         |vpiLeftRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiStmt:
     \_assignment: , line:34, parent:mux
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (mux), line:34
         |vpiName:mux
         |vpiFullName:work@test_lut.mux.mux
       |vpiRhs:
       \_bit_select: (d), line:34
         |vpiName:d
         |vpiFullName:work@test_lut.mux.d
         |vpiIndex:
         \_ref_obj: (s), line:34
           |vpiName:s
   |vpiNet:
   \_logic_net: (O), line:24
   |vpiNet:
   \_logic_net: (a0), line:24
   |vpiNet:
   \_logic_net: (a1), line:24
   |vpiNet:
   \_logic_net: (tmp), line:27
     |vpiName:tmp
     |vpiFullName:work@test_lut.tmp
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:25
     |vpiRhs:
     \_constant: , line:25
       |vpiConstType:5
       |vpiDecompile:4&#39;h0
       |vpiSize:4
       |HEX:4&#39;h0
     |vpiLhs:
     \_parameter: (INIT), line:25
       |vpiName:INIT
   |vpiParameter:
   \_parameter: (INIT), line:25
 |uhdmtopModules:
 \_module: work@simpler (work@simpler), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>, line:7
   |vpiDefName:work@simpler
   |vpiName:work@simpler
   |vpiModule:
   \_module: work@test_lut (Mcount_cnt_xor&lt;3&gt;11 ), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>, line:13, parent:work@simpler
     |vpiDefName:work@test_lut
     |vpiName:Mcount_cnt_xor&lt;3&gt;11 
     |vpiFullName:work@simpler.Mcount_cnt_xor&lt;3&gt;11 
     |vpiPort:
     \_port: (a0), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
       |vpiName:a0
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (cnt), line:14
         |vpiName:cnt
         |vpiActual:
         \_logic_net: (cnt), line:9, parent:work@simpler
           |vpiName:cnt
           |vpiFullName:work@simpler.cnt
           |vpiNetType:48
           |vpiRange:
           \_range: , line:9
             |vpiLeftRange:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (O), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
           |vpiName:O
           |vpiFullName:work@simpler.Mcount_cnt_xor&lt;3&gt;11 .O
     |vpiPort:
     \_port: (a1), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
       |vpiName:a1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (cnt), line:15
         |vpiName:cnt
         |vpiActual:
         \_logic_net: (cnt), line:9, parent:work@simpler
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a0), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
           |vpiName:a0
           |vpiFullName:work@simpler.Mcount_cnt_xor&lt;3&gt;11 .a0
     |vpiPort:
     \_port: (O), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
       |vpiName:O
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (result), line:16
         |vpiName:result
         |vpiActual:
         \_logic_net: (result), line:10, parent:work@simpler
           |vpiName:result
           |vpiFullName:work@simpler.result
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a1), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
           |vpiName:a1
           |vpiFullName:work@simpler.Mcount_cnt_xor&lt;3&gt;11 .a1
     |vpiNet:
     \_logic_net: (O), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
     |vpiNet:
     \_logic_net: (a0), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
     |vpiNet:
     \_logic_net: (a1), line:24, parent:Mcount_cnt_xor&lt;3&gt;11 
     |vpiNet:
     \_logic_net: (tmp), line:27, parent:Mcount_cnt_xor&lt;3&gt;11 
       |vpiName:tmp
       |vpiFullName:work@simpler.Mcount_cnt_xor&lt;3&gt;11 .tmp
       |vpiNetType:48
     |vpiInstance:
     \_module: work@simpler (work@simpler), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v</a>, line:7
     |vpiParameter:
     \_parameter: (INIT), line:25
       |vpiName:INIT
       |INT:0
   |vpiNet:
   \_logic_net: (cnt), line:9, parent:work@simpler
   |vpiNet:
   \_logic_net: (result), line:10, parent:work@simpler
Object: \work_simpler of type 3000
Object: \work_simpler of type 32
Object: \Mcount_cnt_xor&lt;3&gt;11  of type 32
Object: \a0 of type 44
Object: \a1 of type 44
Object: \O of type 44
Object: \INIT of type 41
Object: \O of type 36
Object: \a0 of type 36
Object: \a1 of type 36
Object: \tmp of type 36
Object: \cnt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \result of type 36
Object: \work_simpler of type 32
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \cnt of type 36
Object: \result of type 36
Object: \work_test_lut of type 32
Object: \O of type 44
Object: \a0 of type 44
Object: \a1 of type 44
Object:  of type 8
Object: \O of type 608
Object: \tmp of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 3
Object: \tmp of type 608
Object: \mux of type 19
Object: \INIT of type 608
Object:  of type 39
Object: \a1 of type 608
Object: \a0 of type 608
Object: \INIT of type 41
Object:  of type 40
Object: \INIT of type 41
Object:  of type 7
Object: \O of type 36
Object: \a0 of type 36
Object: \a1 of type 36
Object: \tmp of type 36
Object: \mux of type 20
Object:  of type 3
Object: \mux of type 608
Object: \d of type 106
Object: \s of type 608
Object: \d of type 28
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \s of type 28
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test_lut&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36609d0] str=&#39;\work_test_lut&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:24</a>.0-24.0&gt; [0x3660c90] str=&#39;\a0&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:24</a>.0-24.0&gt; [0x3675360] str=&#39;\a1&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:24</a>.0-24.0&gt; [0x3675480] str=&#39;\O&#39; input port=3
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:25</a>.0-25.0&gt; [0x3676260] str=&#39;\INIT&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:25</a>.0-25.0&gt; [0x3679180] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:27</a>.0-27.0&gt; [0x3676480] str=&#39;\tmp&#39; reg
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:29</a>.0-29.0&gt; [0x3677680]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:29</a>.0-29.0&gt; [0x3677880] str=&#39;\O&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:29</a>.0-29.0&gt; [0x3677a20] str=&#39;\tmp&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3677bc0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3677d60]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3677f00]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x36781c0] str=&#39;\tmp&#39;
            AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3678400] str=&#39;\mux&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3678580] str=&#39;\INIT&#39;
              AST_CONCAT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3678810]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3678e60] str=&#39;\a0&#39;
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:28</a>.0-28.0&gt; [0x3678ae0] str=&#39;\a1&#39;
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:31</a>.0-31.0&gt; [0x3676120] str=&#39;\mux&#39;
        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:34</a>.0-34.0&gt; [0x3679000]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:34</a>.0-34.0&gt; [0x36792a0] str=&#39;\mux&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:34</a>.0-34.0&gt; [0x3679480] str=&#39;\d&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:34</a>.0-34.0&gt; [0x36797c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:34</a>.0-34.0&gt; [0x36795c0] str=&#39;\s&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:32</a>.0-32.0&gt; [0x3679960] str=&#39;\d&#39; input
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:32</a>.0-32.0&gt; [0x3679aa0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:32</a>.0-32.0&gt; [0x3679e00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:32</a>.0-32.0&gt; [0x3679fc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:33</a>.0-33.0&gt; [0x3679c60] str=&#39;\s&#39; input
          AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:33</a>.0-33.0&gt; [0x367a180]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:33</a>.0-33.0&gt; [0x367a480] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:33</a>.0-33.0&gt; [0x367a640] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
<a href="../../../../third_party/tests/ivtest/ivltests/pr1934744.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1934744.v:34</a>: ERROR: Failed to detect width for identifier \mux!

</pre>
</body>