// Seed: 2596911805
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    input  tri0 id_2
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    output logic id_5,
    input wor id_6,
    output wire id_7,
    output tri0 id_8
);
  always id_5 <= id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always_comb id_5[-1] <= 'b0;
  initial id_6[-1'd0] <= id_9;
endmodule
program module_3 #(
    parameter id_14 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[id_14 : 1],
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire _id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_22,
      id_20,
      id_7,
      id_5,
      id_10,
      id_10,
      id_16,
      id_2,
      id_16
  );
  output wire id_1;
  always $unsigned(80);
  ;
  localparam id_23#(.id_24(id_23)) = 1;
  wire id_25;
  supply1 id_26 = id_11 & {-1{1}};
  wire id_27;
endprogram
