# Railway-Signaling-Controller-in-VHDL
Designed the railway traffic control system with a FPGA Atlys board as controller implemented using VHDL. With a host as server (implemented in C) established communication with the controller via UART.
