{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477188862060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477188862064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 21:14:21 2016 " "Processing started: Sat Oct 22 21:14:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477188862064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477188862064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477188862064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1477188862474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall.sv 1 1 " "Found 1 design units, including 1 entities, in source file stall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "stall.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/stall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "cache/compare.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/swap_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/swap_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap_word " "Found entity 1: swap_word" {  } { { "cache/swap_word.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/swap_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_datapath.sv(167) " "Verilog HDL information at cache_datapath.sv(167): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477188862815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sel_way_mux SEL_WAY_MUX cache_datapath.sv(23) " "Verilog HDL Declaration information at cache_datapath.sv(23): object \"sel_way_mux\" differs only in case from object \"SEL_WAY_MUX\" in the same scope" {  } { { "cache/cache_datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477188862815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache/cache_datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_control.sv(59) " "Verilog HDL information at cache_control.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_control.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_control.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477188862824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache/cache_control.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache/cache.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/sext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cccomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862932 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mp3.sv(57) " "Verilog HDL information at mp3.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "mp3.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/mp3.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477188862941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188862948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477188862948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache_in_mux_sel cache_datapath.sv(101) " "Verilog HDL Implicit Net warning at cache_datapath.sv(101): created implicit net for \"cache_in_mux_sel\"" {  } { { "cache/cache_datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477188862949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp3 " "Elaborating entity \"mp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477188863182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arbiter.sv 1 1 " "Using design file arbiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/arbiter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477188863259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1477188863259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:MEM_ARBITER " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:MEM_ARBITER\"" {  } { { "mp3.sv" "MEM_ARBITER" { Text "/home/cdlord2/Documents/ece411/tulkas/mp3.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:D_CACHE " "Elaborating entity \"cache\" for hierarchy \"cache:D_CACHE\"" {  } { { "mp3.sv" "D_CACHE" { Text "/home/cdlord2/Documents/ece411/tulkas/mp3.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:D_CACHE\|cache_control:CACHE_CONTROL " "Elaborating entity \"cache_control\" for hierarchy \"cache:D_CACHE\|cache_control:CACHE_CONTROL\"" {  } { { "cache/cache.sv" "CACHE_CONTROL" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:D_CACHE\|cache_datapath:CACHE_DATAPATH " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\"" {  } { { "cache/cache.sv" "CACHE_DATAPATH" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863277 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "cache_datapath.sv(170) " "Verilog HDL warning at cache_datapath.sv(170): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cache/cache_datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 170 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1477188863307 "|mp3|cache:D_CACHE|cache_datapath:CACHE_DATAPATH"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1477188863307 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tag_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tag_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1477188863307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|compare:COMPARE\[0\].COMPAREi " "Elaborating entity \"compare\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|compare:COMPARE\[0\].COMPAREi\"" {  } { { "cache/cache_datapath.sv" "COMPARE\[0\].COMPAREi" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WAY_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WAY_MUX\"" {  } { { "cache/cache_datapath.sv" "SEL_WAY_MUX" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:TAG_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:TAG_MUX\"" {  } { { "cache/cache_datapath.sv" "TAG_MUX" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:PMEM_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:PMEM_MUX\"" {  } { { "cache/cache_datapath.sv" "PMEM_MUX" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap_word cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|swap_word:SWAP_WORD " "Elaborating entity \"swap_word\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|swap_word:SWAP_WORD\"" {  } { { "cache/cache_datapath.sv" "SWAP_WORD" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WDATA_MUX " "Elaborating entity \"mux2\" for hierarchy \"cache:D_CACHE\|cache_datapath:CACHE_DATAPATH\|mux2:SEL_WDATA_MUX\"" {  } { { "cache/cache_datapath.sv" "SEL_WDATA_MUX" { Text "/home/cdlord2/Documents/ece411/tulkas/cache/cache_datapath.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH\"" {  } { { "mp3.sv" "DATAPATH" { Text "/home/cdlord2/Documents/ece411/tulkas/mp3.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indirect_mem datapath.sv(122) " "Verilog HDL or VHDL warning at datapath.sv(122): object \"indirect_mem\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477188863364 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_byte_enable_wb datapath.sv(137) " "Verilog HDL or VHDL warning at datapath.sv(137): object \"mem_byte_enable_wb\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477188863365 "|mp3|datapath:DATAPATH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_wb datapath.sv(162) " "Verilog HDL or VHDL warning at datapath.sv(162): object \"opcode_wb\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477188863365 "|mp3|datapath:DATAPATH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:DATAPATH\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:DATAPATH\|mux4:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:DATAPATH\|register:pc " "Elaborating entity \"register\" for hierarchy \"datapath:DATAPATH\|register:pc\"" {  } { { "datapath.sv" "pc" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus2 datapath:DATAPATH\|plus2:pcplus2 " "Elaborating entity \"plus2\" for hierarchy \"datapath:DATAPATH\|plus2:pcplus2\"" {  } { { "datapath.sv" "pcplus2" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall datapath:DATAPATH\|stall:STALLI " "Elaborating entity \"stall\" for hierarchy \"datapath:DATAPATH\|stall:STALLI\"" {  } { { "datapath.sv" "STALLI" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477188863373 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "stall.sv(13) " "Verilog HDL Conditional Statement error at stall.sv(13): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "stall.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/stall.sv" 13 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1477188863375 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stall stall.sv(10) " "Verilog HDL Always Construct warning at stall.sv(10): inferring latch(es) for variable \"stall\", which holds its previous value in one or more paths through the always construct" {  } { { "stall.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/stall.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1477188863375 "|mp3|datapath:DATAPATH|stall:STALLI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall stall.sv(10) " "Inferred latch for \"stall\" at stall.sv(10)" {  } { { "stall.sv" "" { Text "/home/cdlord2/Documents/ece411/tulkas/stall.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477188863375 "|mp3|datapath:DATAPATH|stall:STALLI"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:DATAPATH\|stall:STALLI " "Can't elaborate user hierarchy \"datapath:DATAPATH\|stall:STALLI\"" {  } { { "datapath.sv" "STALLI" { Text "/home/cdlord2/Documents/ece411/tulkas/datapath.sv" 216 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477188863376 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477188863779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 21:14:23 2016 " "Processing ended: Sat Oct 22 21:14:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477188863779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477188863779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477188863779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477188863779 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477188864410 ""}
