{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726811678383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726811678384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 00:54:38 2024 " "Processing started: Fri Sep 20 00:54:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726811678384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811678384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811678384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726811678738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726811678738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811688518 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "procesador.v " "Can't analyze file -- file procesador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726811688522 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor_btn.v " "Can't analyze file -- file divisor_btn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726811688526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/test_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811688528 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "test_module test_module.v(11) " "Verilog HDL Parameter Declaration warning at test_module.v(11): Parameter Declaration in module \"test_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/test_module.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1726811688529 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tamagotchitop.v(89) " "Verilog HDL Module Instantiation warning at tamagotchitop.v(89): ignored dangling comma in List of Port Connections" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726811688588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tamagotchitop.v 1 1 " "Using design file tamagotchitop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchitop " "Found entity 1: tamagotchitop" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led tamagotchitop.v(115) " "Verilog HDL Implicit Net warning at tamagotchitop.v(115): created implicit net for \"led\"" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchitop " "Elaborating entity \"tamagotchitop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726811688589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_module test_module:test_top " "Elaborating entity \"test_module\" for hierarchy \"test_module:test_top\"" {  } { { "tamagotchitop.v" "test_top" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 test_module.v(31) " "Verilog HDL assignment warning at test_module.v(31): truncated value with size 32 to match size of target (28)" {  } { { "test_module.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/test_module.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688591 "|tamagotchitop|test_module:test_top"}
{ "Warning" "WSGN_SEARCH_FILE" "sensores.v 1 1 " "Using design file sensores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sensores " "Found entity 1: Sensores" {  } { { "sensores.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensores Sensores:sensores " "Elaborating entity \"Sensores\" for hierarchy \"Sensores:sensores\"" {  } { { "tamagotchitop.v" "sensores" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(67) " "Verilog HDL information at dht.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726811688614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(87) " "Verilog HDL information at dht.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726811688615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht.v 1 1 " "Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 dht.v(63) " "Verilog HDL Implicit Net warning at dht.v(63): created implicit net for \"clk2\"" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht Sensores:sensores\|dht:temp " "Elaborating entity \"dht\" for hierarchy \"Sensores:sensores\|dht:temp\"" {  } { { "sensores.v" "temp" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temperature dht.v(19) " "Verilog HDL or VHDL warning at dht.v(19): object \"temperature\" assigned a value but never read" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temperature dht.v(43) " "Verilog HDL warning at dht.v(43): initial value for variable temperature should be constant" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 43 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 dht.v(73) " "Verilog HDL assignment warning at dht.v(73): truncated value with size 32 to match size of target (24)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(163) " "Verilog HDL assignment warning at dht.v(163): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(188) " "Verilog HDL assignment warning at dht.v(188): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht.v(189) " "Verilog HDL assignment warning at dht.v(189): truncated value with size 32 to match size of target (4)" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 "|tamagotchitop|Sensores:sensores|dht:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor Sensores:sensores\|dht:temp\|divisor:div_dht " "Elaborating entity \"divisor\" for hierarchy \"Sensores:sensores\|dht:temp\|divisor:div_dht\"" {  } { { "dht.v" "div_dht" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 divisor.v(27) " "Verilog HDL assignment warning at divisor.v(27): truncated value with size 32 to match size of target (23)" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/divisor.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688620 "|tamagotchitop|Sensores:sensores|dht:temp|divisor:div_dht"}
{ "Warning" "WSGN_SEARCH_FILE" "infrarojo.v 1 1 " "Using design file infrarojo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Infrarojo " "Found entity 1: Infrarojo" {  } { { "infrarojo.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/infrarojo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Infrarojo Sensores:sensores\|Infrarojo:prox " "Elaborating entity \"Infrarojo\" for hierarchy \"Sensores:sensores\|Infrarojo:prox\"" {  } { { "sensores.v" "prox" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688632 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fotoresistencia.v 1 1 " "Using design file fotoresistencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fotoresistencia " "Found entity 1: Fotoresistencia" {  } { { "fotoresistencia.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/fotoresistencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fotoresistencia Sensores:sensores\|Fotoresistencia:luz " "Elaborating entity \"Fotoresistencia\" for hierarchy \"Sensores:sensores\|Fotoresistencia:luz\"" {  } { { "sensores.v" "luz" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/sensores.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE bancoregistro.v(23) " "Verilog HDL Declaration information at bancoregistro.v(23): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726811688659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoregistro.v 1 1 " "Using design file bancoregistro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:registros " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:registros\"" {  } { { "tamagotchitop.v" "registros" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "luz_enable bancoregistro.v(48) " "Verilog HDL or VHDL warning at bancoregistro.v(48): object \"luz_enable\" assigned a value but never read" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726811688662 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prox_enable bancoregistro.v(49) " "Verilog HDL or VHDL warning at bancoregistro.v(49): object \"prox_enable\" assigned a value but never read" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726811688662 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_enable bancoregistro.v(50) " "Verilog HDL or VHDL warning at bancoregistro.v(50): object \"temp_enable\" assigned a value but never read" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726811688662 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(164) " "Verilog HDL assignment warning at bancoregistro.v(164): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688663 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(185) " "Verilog HDL assignment warning at bancoregistro.v(185): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688664 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(186) " "Verilog HDL assignment warning at bancoregistro.v(186): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688664 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(187) " "Verilog HDL assignment warning at bancoregistro.v(187): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688664 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(188) " "Verilog HDL assignment warning at bancoregistro.v(188): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688664 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(194) " "Verilog HDL assignment warning at bancoregistro.v(194): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(200) " "Verilog HDL assignment warning at bancoregistro.v(200): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(210) " "Verilog HDL assignment warning at bancoregistro.v(210): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(211) " "Verilog HDL assignment warning at bancoregistro.v(211): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(212) " "Verilog HDL assignment warning at bancoregistro.v(212): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(213) " "Verilog HDL assignment warning at bancoregistro.v(213): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(215) " "Verilog HDL assignment warning at bancoregistro.v(215): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(216) " "Verilog HDL assignment warning at bancoregistro.v(216): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(217) " "Verilog HDL assignment warning at bancoregistro.v(217): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688665 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(218) " "Verilog HDL assignment warning at bancoregistro.v(218): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(219) " "Verilog HDL assignment warning at bancoregistro.v(219): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(222) " "Verilog HDL assignment warning at bancoregistro.v(222): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(228) " "Verilog HDL assignment warning at bancoregistro.v(228): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(229) " "Verilog HDL assignment warning at bancoregistro.v(229): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(230) " "Verilog HDL assignment warning at bancoregistro.v(230): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(231) " "Verilog HDL assignment warning at bancoregistro.v(231): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(241) " "Verilog HDL assignment warning at bancoregistro.v(241): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688666 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(242) " "Verilog HDL assignment warning at bancoregistro.v(242): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(243) " "Verilog HDL assignment warning at bancoregistro.v(243): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(244) " "Verilog HDL assignment warning at bancoregistro.v(244): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(245) " "Verilog HDL assignment warning at bancoregistro.v(245): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(246) " "Verilog HDL assignment warning at bancoregistro.v(246): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(252) " "Verilog HDL assignment warning at bancoregistro.v(252): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(253) " "Verilog HDL assignment warning at bancoregistro.v(253): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688667 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutSalud bancoregistro.v(25) " "Output port \"datOutSalud\" at bancoregistro.v(25) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726811688670 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutAnimo bancoregistro.v(26) " "Output port \"datOutAnimo\" at bancoregistro.v(26) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726811688670 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutComida bancoregistro.v(27) " "Output port \"datOutComida\" at bancoregistro.v(27) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726811688670 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutEnergia bancoregistro.v(28) " "Output port \"datOutEnergia\" at bancoregistro.v(28) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726811688670 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datOutdias bancoregistro.v(30) " "Output port \"datOutdias\" at bancoregistro.v(30) has no driver" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bancoregistro.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726811688670 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayh " "Elaborating entity \"display\" for hierarchy \"display:displayh\"" {  } { { "tamagotchitop.v" "displayh" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(41) " "Verilog HDL assignment warning at display.v(41): truncated value with size 32 to match size of target (27)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688715 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(53) " "Verilog HDL assignment warning at display.v(53): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688715 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display.v(57) " "Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (3)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688715 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(58) " "Verilog HDL assignment warning at display.v(58): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688715 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(64) " "Verilog HDL assignment warning at display.v(64): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(66) " "Verilog HDL assignment warning at display.v(66): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(67) " "Verilog HDL assignment warning at display.v(67): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(68) " "Verilog HDL assignment warning at display.v(68): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(69) " "Verilog HDL assignment warning at display.v(69): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726811688716 "|tamagotchitop|display:displayh"}
{ "Warning" "WSGN_SEARCH_FILE" "bcdtosseg.v 1 1 " "Using design file bcdtosseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "bcdtosseg.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/bcdtosseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811688725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726811688725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:displayh\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:displayh\|BCDtoSSeg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811688726 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726811689568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Mod1\"" {  } { { "display.v" "Mod1" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726811689568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Mod0\"" {  } { { "display.v" "Mod0" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726811689568 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726811689568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayh\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:displayh\|lpm_divide:Div0\"" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811689610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayh\|lpm_divide:Div0 " "Instantiated megafunction \"display:displayh\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689610 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726811689610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811689654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811689654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811689668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811689668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811689682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811689682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811689728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811689728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811689779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811689779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayh\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:displayh\|lpm_divide:Mod1\"" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811689788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayh\|lpm_divide:Mod1 " "Instantiated megafunction \"display:displayh\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726811689788 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726811689788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726811689834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811689834 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726811689998 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dht.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/dht.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726811690014 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726811690014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Quartus/Tamagotchi/tamagotchitop.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726811690507 "|tamagotchitop|an[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726811690507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726811690597 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726811691782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/Quartus/Tamagotchi/output_files/tamagotchitop.map.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/Quartus/Tamagotchi/output_files/tamagotchitop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811691825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726811691926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726811691926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "830 " "Implemented 830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726811692011 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726811692011 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726811692011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726811692011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726811692011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726811692028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 00:54:52 2024 " "Processing ended: Fri Sep 20 00:54:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726811692028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726811692028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726811692028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726811692028 ""}
