ARM GAS  /tmp/ccRwAwSY.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.RCC_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	RCC_DeInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	RCC_DeInit:
  25              	.LFB29:
  26              		.file 1 "FWLIB/src/stm32f10x_rcc.c"
   1:FWLIB/src/stm32f10x_rcc.c **** /**
   2:FWLIB/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:FWLIB/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:FWLIB/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:FWLIB/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:FWLIB/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:FWLIB/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:FWLIB/src/stm32f10x_rcc.c ****   * @attention
  10:FWLIB/src/stm32f10x_rcc.c ****   *
  11:FWLIB/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:FWLIB/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:FWLIB/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:FWLIB/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:FWLIB/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:FWLIB/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:FWLIB/src/stm32f10x_rcc.c ****   *
  18:FWLIB/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:FWLIB/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:FWLIB/src/stm32f10x_rcc.c ****   */
  21:FWLIB/src/stm32f10x_rcc.c **** 
  22:FWLIB/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:FWLIB/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:FWLIB/src/stm32f10x_rcc.c **** 
  25:FWLIB/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:FWLIB/src/stm32f10x_rcc.c ****   * @{
  27:FWLIB/src/stm32f10x_rcc.c ****   */
  28:FWLIB/src/stm32f10x_rcc.c **** 
  29:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:FWLIB/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:FWLIB/src/stm32f10x_rcc.c ****   * @{
  32:FWLIB/src/stm32f10x_rcc.c ****   */ 
ARM GAS  /tmp/ccRwAwSY.s 			page 2


  33:FWLIB/src/stm32f10x_rcc.c **** 
  34:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:FWLIB/src/stm32f10x_rcc.c ****   * @{
  36:FWLIB/src/stm32f10x_rcc.c ****   */
  37:FWLIB/src/stm32f10x_rcc.c **** 
  38:FWLIB/src/stm32f10x_rcc.c **** /**
  39:FWLIB/src/stm32f10x_rcc.c ****   * @}
  40:FWLIB/src/stm32f10x_rcc.c ****   */
  41:FWLIB/src/stm32f10x_rcc.c **** 
  42:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:FWLIB/src/stm32f10x_rcc.c ****   * @{
  44:FWLIB/src/stm32f10x_rcc.c ****   */
  45:FWLIB/src/stm32f10x_rcc.c **** 
  46:FWLIB/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:FWLIB/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:FWLIB/src/stm32f10x_rcc.c **** 
  49:FWLIB/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:FWLIB/src/stm32f10x_rcc.c **** 
  51:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:FWLIB/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:FWLIB/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:FWLIB/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:FWLIB/src/stm32f10x_rcc.c **** 
  56:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:FWLIB/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:FWLIB/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:FWLIB/src/stm32f10x_rcc.c **** 
  60:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:FWLIB/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:FWLIB/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:FWLIB/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:FWLIB/src/stm32f10x_rcc.c **** 
  65:FWLIB/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:FWLIB/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:FWLIB/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:FWLIB/src/stm32f10x_rcc.c **** 
  70:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:FWLIB/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:FWLIB/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:FWLIB/src/stm32f10x_rcc.c **** 
  74:FWLIB/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:FWLIB/src/stm32f10x_rcc.c **** 
  76:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:FWLIB/src/stm32f10x_rcc.c **** 
  79:FWLIB/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:FWLIB/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:FWLIB/src/stm32f10x_rcc.c **** #else
  83:FWLIB/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:FWLIB/src/stm32f10x_rcc.c **** 
  87:FWLIB/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:FWLIB/src/stm32f10x_rcc.c **** 
  89:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
ARM GAS  /tmp/ccRwAwSY.s 			page 3


  90:FWLIB/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:FWLIB/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:FWLIB/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:FWLIB/src/stm32f10x_rcc.c **** 
  94:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:FWLIB/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:FWLIB/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:FWLIB/src/stm32f10x_rcc.c **** 
  98:FWLIB/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:FWLIB/src/stm32f10x_rcc.c **** 
 100:FWLIB/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:FWLIB/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:FWLIB/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:FWLIB/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:FWLIB/src/stm32f10x_rcc.c **** 
 105:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:FWLIB/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:FWLIB/src/stm32f10x_rcc.c **** 
 108:FWLIB/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:FWLIB/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:FWLIB/src/stm32f10x_rcc.c **** 
 113:FWLIB/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:FWLIB/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:FWLIB/src/stm32f10x_rcc.c **** 
 118:FWLIB/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:FWLIB/src/stm32f10x_rcc.c **** 
 120:FWLIB/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:FWLIB/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:FWLIB/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:FWLIB/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:FWLIB/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:FWLIB/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:FWLIB/src/stm32f10x_rcc.c **** 
 127:FWLIB/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:FWLIB/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:FWLIB/src/stm32f10x_rcc.c **** #else
 131:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:FWLIB/src/stm32f10x_rcc.c **** 
 134:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
ARM GAS  /tmp/ccRwAwSY.s 			page 4


 147:FWLIB/src/stm32f10x_rcc.c **** 
 148:FWLIB/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:FWLIB/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:FWLIB/src/stm32f10x_rcc.c **** 
 151:FWLIB/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:FWLIB/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:FWLIB/src/stm32f10x_rcc.c **** #endif
 156:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:FWLIB/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:FWLIB/src/stm32f10x_rcc.c **** 
 162:FWLIB/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:FWLIB/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:FWLIB/src/stm32f10x_rcc.c **** 
 165:FWLIB/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:FWLIB/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:FWLIB/src/stm32f10x_rcc.c **** 
 168:FWLIB/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:FWLIB/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:FWLIB/src/stm32f10x_rcc.c **** 
 171:FWLIB/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:FWLIB/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:FWLIB/src/stm32f10x_rcc.c **** 
 174:FWLIB/src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:FWLIB/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:FWLIB/src/stm32f10x_rcc.c **** 
 177:FWLIB/src/stm32f10x_rcc.c **** /**
 178:FWLIB/src/stm32f10x_rcc.c ****   * @}
 179:FWLIB/src/stm32f10x_rcc.c ****   */ 
 180:FWLIB/src/stm32f10x_rcc.c **** 
 181:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:FWLIB/src/stm32f10x_rcc.c ****   * @{
 183:FWLIB/src/stm32f10x_rcc.c ****   */ 
 184:FWLIB/src/stm32f10x_rcc.c **** 
 185:FWLIB/src/stm32f10x_rcc.c **** /**
 186:FWLIB/src/stm32f10x_rcc.c ****   * @}
 187:FWLIB/src/stm32f10x_rcc.c ****   */ 
 188:FWLIB/src/stm32f10x_rcc.c **** 
 189:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:FWLIB/src/stm32f10x_rcc.c ****   * @{
 191:FWLIB/src/stm32f10x_rcc.c ****   */ 
 192:FWLIB/src/stm32f10x_rcc.c **** 
 193:FWLIB/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:FWLIB/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:FWLIB/src/stm32f10x_rcc.c **** 
 196:FWLIB/src/stm32f10x_rcc.c **** /**
 197:FWLIB/src/stm32f10x_rcc.c ****   * @}
 198:FWLIB/src/stm32f10x_rcc.c ****   */
 199:FWLIB/src/stm32f10x_rcc.c **** 
 200:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:FWLIB/src/stm32f10x_rcc.c ****   * @{
 202:FWLIB/src/stm32f10x_rcc.c ****   */
 203:FWLIB/src/stm32f10x_rcc.c **** 
ARM GAS  /tmp/ccRwAwSY.s 			page 5


 204:FWLIB/src/stm32f10x_rcc.c **** /**
 205:FWLIB/src/stm32f10x_rcc.c ****   * @}
 206:FWLIB/src/stm32f10x_rcc.c ****   */
 207:FWLIB/src/stm32f10x_rcc.c **** 
 208:FWLIB/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:FWLIB/src/stm32f10x_rcc.c ****   * @{
 210:FWLIB/src/stm32f10x_rcc.c ****   */
 211:FWLIB/src/stm32f10x_rcc.c **** 
 212:FWLIB/src/stm32f10x_rcc.c **** /**
 213:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:FWLIB/src/stm32f10x_rcc.c ****   * @param  None
 215:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 216:FWLIB/src/stm32f10x_rcc.c ****   */
 217:FWLIB/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:FWLIB/src/stm32f10x_rcc.c **** {
  27              		.loc 1 218 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 219:FWLIB/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  32              		.loc 1 220 3 view .LVU1
  33              		.loc 1 220 11 is_stmt 0 view .LVU2
  34 0000 0D4B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
 221:FWLIB/src/stm32f10x_rcc.c **** 
 222:FWLIB/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:FWLIB/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  38              		.loc 1 224 3 is_stmt 1 view .LVU3
  39              		.loc 1 224 13 is_stmt 0 view .LVU4
  40 000a 5968     		ldr	r1, [r3, #4]
  41 000c 0B4A     		ldr	r2, .L2+4
  42 000e 0A40     		ands	r2, r2, r1
  43 0010 5A60     		str	r2, [r3, #4]
 225:FWLIB/src/stm32f10x_rcc.c **** #else
 226:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:FWLIB/src/stm32f10x_rcc.c ****   
 229:FWLIB/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  44              		.loc 1 230 3 is_stmt 1 view .LVU5
  45              		.loc 1 230 11 is_stmt 0 view .LVU6
  46 0012 1A68     		ldr	r2, [r3]
  47 0014 22F08472 		bic	r2, r2, #17301504
  48 0018 22F48032 		bic	r2, r2, #65536
  49 001c 1A60     		str	r2, [r3]
 231:FWLIB/src/stm32f10x_rcc.c **** 
 232:FWLIB/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  50              		.loc 1 233 3 is_stmt 1 view .LVU7
  51              		.loc 1 233 11 is_stmt 0 view .LVU8
  52 001e 1A68     		ldr	r2, [r3]
  53 0020 22F48022 		bic	r2, r2, #262144
ARM GAS  /tmp/ccRwAwSY.s 			page 6


  54 0024 1A60     		str	r2, [r3]
 234:FWLIB/src/stm32f10x_rcc.c **** 
 235:FWLIB/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  55              		.loc 1 236 3 is_stmt 1 view .LVU9
  56              		.loc 1 236 13 is_stmt 0 view .LVU10
  57 0026 5A68     		ldr	r2, [r3, #4]
  58 0028 22F4FE02 		bic	r2, r2, #8323072
  59 002c 5A60     		str	r2, [r3, #4]
 237:FWLIB/src/stm32f10x_rcc.c **** 
 238:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:FWLIB/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:FWLIB/src/stm32f10x_rcc.c **** 
 242:FWLIB/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:FWLIB/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:FWLIB/src/stm32f10x_rcc.c **** 
 245:FWLIB/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:FWLIB/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:FWLIB/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:FWLIB/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:FWLIB/src/stm32f10x_rcc.c **** 
 251:FWLIB/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:FWLIB/src/stm32f10x_rcc.c **** #else
 254:FWLIB/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:FWLIB/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  60              		.loc 1 255 3 is_stmt 1 view .LVU11
  61              		.loc 1 255 12 is_stmt 0 view .LVU12
  62 002e 4FF41F02 		mov	r2, #10420224
  63 0032 9A60     		str	r2, [r3, #8]
 256:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:FWLIB/src/stm32f10x_rcc.c **** 
 258:FWLIB/src/stm32f10x_rcc.c **** }
  64              		.loc 1 258 1 view .LVU13
  65 0034 7047     		bx	lr
  66              	.L3:
  67 0036 00BF     		.align	2
  68              	.L2:
  69 0038 00100240 		.word	1073876992
  70 003c 0000FFF8 		.word	-117506048
  71              		.cfi_endproc
  72              	.LFE29:
  74              		.section	.text.RCC_HSEConfig,"ax",%progbits
  75              		.align	1
  76              		.global	RCC_HSEConfig
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu softvfp
  82              	RCC_HSEConfig:
  83              	.LVL0:
  84              	.LFB30:
 259:FWLIB/src/stm32f10x_rcc.c **** 
 260:FWLIB/src/stm32f10x_rcc.c **** /**
 261:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
ARM GAS  /tmp/ccRwAwSY.s 			page 7


 262:FWLIB/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 269:FWLIB/src/stm32f10x_rcc.c ****   */
 270:FWLIB/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:FWLIB/src/stm32f10x_rcc.c **** {
  85              		.loc 1 271 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
 272:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
  90              		.loc 1 273 3 view .LVU15
 274:FWLIB/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:FWLIB/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
  91              		.loc 1 276 3 view .LVU16
  92              		.loc 1 276 11 is_stmt 0 view .LVU17
  93 0000 0D4B     		ldr	r3, .L8
  94 0002 1A68     		ldr	r2, [r3]
  95 0004 22F48032 		bic	r2, r2, #65536
  96 0008 1A60     		str	r2, [r3]
 277:FWLIB/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
  97              		.loc 1 278 3 is_stmt 1 view .LVU18
  98              		.loc 1 278 11 is_stmt 0 view .LVU19
  99 000a 1A68     		ldr	r2, [r3]
 100 000c 22F48022 		bic	r2, r2, #262144
 101 0010 1A60     		str	r2, [r3]
 279:FWLIB/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:FWLIB/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 102              		.loc 1 280 3 is_stmt 1 view .LVU20
 103 0012 B0F5803F 		cmp	r0, #65536
 104 0016 03D0     		beq	.L5
 105 0018 B0F5802F 		cmp	r0, #262144
 106 001c 06D0     		beq	.L6
 107 001e 7047     		bx	lr
 108              	.L5:
 281:FWLIB/src/stm32f10x_rcc.c ****   {
 282:FWLIB/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:FWLIB/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:FWLIB/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 109              		.loc 1 284 7 view .LVU21
 110              		.loc 1 284 15 is_stmt 0 view .LVU22
 111 0020 054A     		ldr	r2, .L8
 112 0022 1368     		ldr	r3, [r2]
 113 0024 43F48033 		orr	r3, r3, #65536
 114 0028 1360     		str	r3, [r2]
 285:FWLIB/src/stm32f10x_rcc.c ****       break;
 115              		.loc 1 285 7 is_stmt 1 view .LVU23
 116 002a 7047     		bx	lr
 117              	.L6:
ARM GAS  /tmp/ccRwAwSY.s 			page 8


 286:FWLIB/src/stm32f10x_rcc.c ****       
 287:FWLIB/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:FWLIB/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:FWLIB/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 118              		.loc 1 289 7 view .LVU24
 119              		.loc 1 289 15 is_stmt 0 view .LVU25
 120 002c 024A     		ldr	r2, .L8
 121 002e 1368     		ldr	r3, [r2]
 122 0030 43F4A023 		orr	r3, r3, #327680
 123 0034 1360     		str	r3, [r2]
 290:FWLIB/src/stm32f10x_rcc.c ****       break;
 124              		.loc 1 290 7 is_stmt 1 view .LVU26
 291:FWLIB/src/stm32f10x_rcc.c ****       
 292:FWLIB/src/stm32f10x_rcc.c ****     default:
 293:FWLIB/src/stm32f10x_rcc.c ****       break;
 294:FWLIB/src/stm32f10x_rcc.c ****   }
 295:FWLIB/src/stm32f10x_rcc.c **** }
 125              		.loc 1 295 1 is_stmt 0 view .LVU27
 126 0036 7047     		bx	lr
 127              	.L9:
 128              		.align	2
 129              	.L8:
 130 0038 00100240 		.word	1073876992
 131              		.cfi_endproc
 132              	.LFE30:
 134              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 135              		.align	1
 136              		.global	RCC_AdjustHSICalibrationValue
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu softvfp
 142              	RCC_AdjustHSICalibrationValue:
 143              	.LVL1:
 144              	.LFB32:
 296:FWLIB/src/stm32f10x_rcc.c **** 
 297:FWLIB/src/stm32f10x_rcc.c **** /**
 298:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:FWLIB/src/stm32f10x_rcc.c ****   * @param  None
 300:FWLIB/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:FWLIB/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:FWLIB/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:FWLIB/src/stm32f10x_rcc.c ****   */
 304:FWLIB/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:FWLIB/src/stm32f10x_rcc.c **** {
 306:FWLIB/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 307:FWLIB/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 308:FWLIB/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 309:FWLIB/src/stm32f10x_rcc.c ****   
 310:FWLIB/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:FWLIB/src/stm32f10x_rcc.c ****   do
 312:FWLIB/src/stm32f10x_rcc.c ****   {
 313:FWLIB/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 314:FWLIB/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 315:FWLIB/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 316:FWLIB/src/stm32f10x_rcc.c ****   
 317:FWLIB/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
ARM GAS  /tmp/ccRwAwSY.s 			page 9


 318:FWLIB/src/stm32f10x_rcc.c ****   {
 319:FWLIB/src/stm32f10x_rcc.c ****     status = SUCCESS;
 320:FWLIB/src/stm32f10x_rcc.c ****   }
 321:FWLIB/src/stm32f10x_rcc.c ****   else
 322:FWLIB/src/stm32f10x_rcc.c ****   {
 323:FWLIB/src/stm32f10x_rcc.c ****     status = ERROR;
 324:FWLIB/src/stm32f10x_rcc.c ****   }  
 325:FWLIB/src/stm32f10x_rcc.c ****   return (status);
 326:FWLIB/src/stm32f10x_rcc.c **** }
 327:FWLIB/src/stm32f10x_rcc.c **** 
 328:FWLIB/src/stm32f10x_rcc.c **** /**
 329:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:FWLIB/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 333:FWLIB/src/stm32f10x_rcc.c ****   */
 334:FWLIB/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:FWLIB/src/stm32f10x_rcc.c **** {
 145              		.loc 1 335 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 336:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 150              		.loc 1 336 3 view .LVU29
 337:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 151              		.loc 1 338 3 view .LVU30
 339:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 152              		.loc 1 339 3 view .LVU31
 153              		.loc 1 339 10 is_stmt 0 view .LVU32
 154 0000 034A     		ldr	r2, .L11
 155 0002 1368     		ldr	r3, [r2]
 156              	.LVL2:
 340:FWLIB/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 157              		.loc 1 341 3 is_stmt 1 view .LVU33
 158              		.loc 1 341 10 is_stmt 0 view .LVU34
 159 0004 23F0F803 		bic	r3, r3, #248
 160              	.LVL3:
 342:FWLIB/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 161              		.loc 1 343 3 is_stmt 1 view .LVU35
 162              		.loc 1 343 10 is_stmt 0 view .LVU36
 163 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 164              	.LVL4:
 344:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:FWLIB/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 165              		.loc 1 345 3 is_stmt 1 view .LVU37
 166              		.loc 1 345 11 is_stmt 0 view .LVU38
 167 000c 1360     		str	r3, [r2]
 346:FWLIB/src/stm32f10x_rcc.c **** }
 168              		.loc 1 346 1 view .LVU39
 169 000e 7047     		bx	lr
 170              	.L12:
 171              		.align	2
 172              	.L11:
ARM GAS  /tmp/ccRwAwSY.s 			page 10


 173 0010 00100240 		.word	1073876992
 174              		.cfi_endproc
 175              	.LFE32:
 177              		.section	.text.RCC_HSICmd,"ax",%progbits
 178              		.align	1
 179              		.global	RCC_HSICmd
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	RCC_HSICmd:
 186              	.LVL5:
 187              	.LFB33:
 347:FWLIB/src/stm32f10x_rcc.c **** 
 348:FWLIB/src/stm32f10x_rcc.c **** /**
 349:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:FWLIB/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 353:FWLIB/src/stm32f10x_rcc.c ****   */
 354:FWLIB/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:FWLIB/src/stm32f10x_rcc.c **** {
 188              		.loc 1 355 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 356:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 193              		.loc 1 357 3 view .LVU41
 358:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 194              		.loc 1 358 3 view .LVU42
 195              		.loc 1 358 34 is_stmt 0 view .LVU43
 196 0000 014B     		ldr	r3, .L14
 197 0002 1860     		str	r0, [r3]
 359:FWLIB/src/stm32f10x_rcc.c **** }
 198              		.loc 1 359 1 view .LVU44
 199 0004 7047     		bx	lr
 200              	.L15:
 201 0006 00BF     		.align	2
 202              	.L14:
 203 0008 00004242 		.word	1111621632
 204              		.cfi_endproc
 205              	.LFE33:
 207              		.section	.text.RCC_PLLConfig,"ax",%progbits
 208              		.align	1
 209              		.global	RCC_PLLConfig
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	RCC_PLLConfig:
 216              	.LVL6:
 217              	.LFB34:
 360:FWLIB/src/stm32f10x_rcc.c **** 
 361:FWLIB/src/stm32f10x_rcc.c **** /**
 362:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
ARM GAS  /tmp/ccRwAwSY.s 			page 11


 363:FWLIB/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:FWLIB/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 377:FWLIB/src/stm32f10x_rcc.c ****   */
 378:FWLIB/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:FWLIB/src/stm32f10x_rcc.c **** {
 218              		.loc 1 379 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
 380:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 223              		.loc 1 380 3 view .LVU46
 381:FWLIB/src/stm32f10x_rcc.c **** 
 382:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 224              		.loc 1 383 3 view .LVU47
 384:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 225              		.loc 1 384 3 view .LVU48
 385:FWLIB/src/stm32f10x_rcc.c **** 
 386:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 226              		.loc 1 386 3 view .LVU49
 227              		.loc 1 386 10 is_stmt 0 view .LVU50
 228 0000 034A     		ldr	r2, .L17
 229 0002 5368     		ldr	r3, [r2, #4]
 230              	.LVL7:
 387:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 231              		.loc 1 388 3 is_stmt 1 view .LVU51
 232              		.loc 1 388 10 is_stmt 0 view .LVU52
 233 0004 23F47C13 		bic	r3, r3, #4128768
 234              	.LVL8:
 389:FWLIB/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 235              		.loc 1 390 3 is_stmt 1 view .LVU53
 236              		.loc 1 390 27 is_stmt 0 view .LVU54
 237 0008 0843     		orrs	r0, r0, r1
 238              	.LVL9:
 239              		.loc 1 390 10 view .LVU55
 240 000a 1843     		orrs	r0, r0, r3
 241              	.LVL10:
 391:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 242              		.loc 1 392 3 is_stmt 1 view .LVU56
 243              		.loc 1 392 13 is_stmt 0 view .LVU57
 244 000c 5060     		str	r0, [r2, #4]
ARM GAS  /tmp/ccRwAwSY.s 			page 12


 393:FWLIB/src/stm32f10x_rcc.c **** }
 245              		.loc 1 393 1 view .LVU58
 246 000e 7047     		bx	lr
 247              	.L18:
 248              		.align	2
 249              	.L17:
 250 0010 00100240 		.word	1073876992
 251              		.cfi_endproc
 252              	.LFE34:
 254              		.section	.text.RCC_PLLCmd,"ax",%progbits
 255              		.align	1
 256              		.global	RCC_PLLCmd
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu softvfp
 262              	RCC_PLLCmd:
 263              	.LVL11:
 264              	.LFB35:
 394:FWLIB/src/stm32f10x_rcc.c **** 
 395:FWLIB/src/stm32f10x_rcc.c **** /**
 396:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:FWLIB/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 400:FWLIB/src/stm32f10x_rcc.c ****   */
 401:FWLIB/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:FWLIB/src/stm32f10x_rcc.c **** {
 265              		.loc 1 402 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		@ link register save eliminated.
 403:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 270              		.loc 1 404 3 view .LVU60
 405:FWLIB/src/stm32f10x_rcc.c **** 
 406:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 271              		.loc 1 406 3 view .LVU61
 272              		.loc 1 406 34 is_stmt 0 view .LVU62
 273 0000 014B     		ldr	r3, .L20
 274 0002 1866     		str	r0, [r3, #96]
 407:FWLIB/src/stm32f10x_rcc.c **** }
 275              		.loc 1 407 1 view .LVU63
 276 0004 7047     		bx	lr
 277              	.L21:
 278 0006 00BF     		.align	2
 279              	.L20:
 280 0008 00004242 		.word	1111621632
 281              		.cfi_endproc
 282              	.LFE35:
 284              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 285              		.align	1
 286              		.global	RCC_SYSCLKConfig
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
ARM GAS  /tmp/ccRwAwSY.s 			page 13


 290              		.fpu softvfp
 292              	RCC_SYSCLKConfig:
 293              	.LVL12:
 294              	.LFB36:
 408:FWLIB/src/stm32f10x_rcc.c **** 
 409:FWLIB/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:FWLIB/src/stm32f10x_rcc.c **** /**
 411:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:FWLIB/src/stm32f10x_rcc.c ****   * @note 
 413:FWLIB/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:FWLIB/src/stm32f10x_rcc.c ****   *     devices.
 416:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:FWLIB/src/stm32f10x_rcc.c ****   * @note 
 421:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 425:FWLIB/src/stm32f10x_rcc.c ****   */
 426:FWLIB/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:FWLIB/src/stm32f10x_rcc.c **** {
 428:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:FWLIB/src/stm32f10x_rcc.c ****   
 430:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:FWLIB/src/stm32f10x_rcc.c **** 
 434:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:FWLIB/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 439:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:FWLIB/src/stm32f10x_rcc.c **** }
 442:FWLIB/src/stm32f10x_rcc.c **** #endif
 443:FWLIB/src/stm32f10x_rcc.c **** 
 444:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:FWLIB/src/stm32f10x_rcc.c **** /**
 446:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:FWLIB/src/stm32f10x_rcc.c ****   * @note 
 448:FWLIB/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 453:FWLIB/src/stm32f10x_rcc.c ****   */
 454:FWLIB/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:FWLIB/src/stm32f10x_rcc.c **** {
 456:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:FWLIB/src/stm32f10x_rcc.c **** 
 458:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:FWLIB/src/stm32f10x_rcc.c **** 
ARM GAS  /tmp/ccRwAwSY.s 			page 14


 461:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:FWLIB/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:FWLIB/src/stm32f10x_rcc.c **** }
 469:FWLIB/src/stm32f10x_rcc.c **** 
 470:FWLIB/src/stm32f10x_rcc.c **** /**
 471:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:FWLIB/src/stm32f10x_rcc.c ****   * @note
 473:FWLIB/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 478:FWLIB/src/stm32f10x_rcc.c ****   */
 479:FWLIB/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:FWLIB/src/stm32f10x_rcc.c **** {
 481:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:FWLIB/src/stm32f10x_rcc.c **** 
 483:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:FWLIB/src/stm32f10x_rcc.c **** 
 486:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 487:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:FWLIB/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:FWLIB/src/stm32f10x_rcc.c **** }
 494:FWLIB/src/stm32f10x_rcc.c **** 
 495:FWLIB/src/stm32f10x_rcc.c **** 
 496:FWLIB/src/stm32f10x_rcc.c **** /**
 497:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:FWLIB/src/stm32f10x_rcc.c ****   * @note 
 499:FWLIB/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:FWLIB/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 504:FWLIB/src/stm32f10x_rcc.c ****   */
 505:FWLIB/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:FWLIB/src/stm32f10x_rcc.c **** {
 507:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:FWLIB/src/stm32f10x_rcc.c **** 
 510:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:FWLIB/src/stm32f10x_rcc.c **** }
 512:FWLIB/src/stm32f10x_rcc.c **** 
 513:FWLIB/src/stm32f10x_rcc.c **** 
 514:FWLIB/src/stm32f10x_rcc.c **** /**
 515:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:FWLIB/src/stm32f10x_rcc.c ****   * @note 
 517:FWLIB/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
ARM GAS  /tmp/ccRwAwSY.s 			page 15


 518:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 522:FWLIB/src/stm32f10x_rcc.c ****   */
 523:FWLIB/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:FWLIB/src/stm32f10x_rcc.c **** {
 525:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:FWLIB/src/stm32f10x_rcc.c **** 
 527:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:FWLIB/src/stm32f10x_rcc.c **** 
 530:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:FWLIB/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:FWLIB/src/stm32f10x_rcc.c **** }
 538:FWLIB/src/stm32f10x_rcc.c **** 
 539:FWLIB/src/stm32f10x_rcc.c **** 
 540:FWLIB/src/stm32f10x_rcc.c **** /**
 541:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:FWLIB/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 545:FWLIB/src/stm32f10x_rcc.c ****   */
 546:FWLIB/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:FWLIB/src/stm32f10x_rcc.c **** {
 548:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:FWLIB/src/stm32f10x_rcc.c **** 
 550:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:FWLIB/src/stm32f10x_rcc.c **** }
 553:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:FWLIB/src/stm32f10x_rcc.c **** 
 555:FWLIB/src/stm32f10x_rcc.c **** /**
 556:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 563:FWLIB/src/stm32f10x_rcc.c ****   */
 564:FWLIB/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:FWLIB/src/stm32f10x_rcc.c **** {
 295              		.loc 1 565 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 566:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 300              		.loc 1 566 3 view .LVU65
 567:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
ARM GAS  /tmp/ccRwAwSY.s 			page 16


 301              		.loc 1 568 3 view .LVU66
 569:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 302              		.loc 1 569 3 view .LVU67
 303              		.loc 1 569 10 is_stmt 0 view .LVU68
 304 0000 034A     		ldr	r2, .L23
 305 0002 5368     		ldr	r3, [r2, #4]
 306              	.LVL13:
 570:FWLIB/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 307              		.loc 1 571 3 is_stmt 1 view .LVU69
 308              		.loc 1 571 10 is_stmt 0 view .LVU70
 309 0004 23F00303 		bic	r3, r3, #3
 310              	.LVL14:
 572:FWLIB/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 311              		.loc 1 573 3 is_stmt 1 view .LVU71
 312              		.loc 1 573 10 is_stmt 0 view .LVU72
 313 0008 0343     		orrs	r3, r3, r0
 314              	.LVL15:
 574:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 315              		.loc 1 575 3 is_stmt 1 view .LVU73
 316              		.loc 1 575 13 is_stmt 0 view .LVU74
 317 000a 5360     		str	r3, [r2, #4]
 576:FWLIB/src/stm32f10x_rcc.c **** }
 318              		.loc 1 576 1 view .LVU75
 319 000c 7047     		bx	lr
 320              	.L24:
 321 000e 00BF     		.align	2
 322              	.L23:
 323 0010 00100240 		.word	1073876992
 324              		.cfi_endproc
 325              	.LFE36:
 327              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 328              		.align	1
 329              		.global	RCC_GetSYSCLKSource
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu softvfp
 335              	RCC_GetSYSCLKSource:
 336              	.LFB37:
 577:FWLIB/src/stm32f10x_rcc.c **** 
 578:FWLIB/src/stm32f10x_rcc.c **** /**
 579:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:FWLIB/src/stm32f10x_rcc.c ****   * @param  None
 581:FWLIB/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:FWLIB/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:FWLIB/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:FWLIB/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:FWLIB/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:FWLIB/src/stm32f10x_rcc.c ****   */
 587:FWLIB/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:FWLIB/src/stm32f10x_rcc.c **** {
 337              		.loc 1 588 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccRwAwSY.s 			page 17


 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 589:FWLIB/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 342              		.loc 1 589 3 view .LVU77
 343              		.loc 1 589 24 is_stmt 0 view .LVU78
 344 0000 024B     		ldr	r3, .L26
 345 0002 5868     		ldr	r0, [r3, #4]
 590:FWLIB/src/stm32f10x_rcc.c **** }
 346              		.loc 1 590 1 view .LVU79
 347 0004 00F00C00 		and	r0, r0, #12
 348 0008 7047     		bx	lr
 349              	.L27:
 350 000a 00BF     		.align	2
 351              	.L26:
 352 000c 00100240 		.word	1073876992
 353              		.cfi_endproc
 354              	.LFE37:
 356              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 357              		.align	1
 358              		.global	RCC_HCLKConfig
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 362              		.fpu softvfp
 364              	RCC_HCLKConfig:
 365              	.LVL16:
 366              	.LFB38:
 591:FWLIB/src/stm32f10x_rcc.c **** 
 592:FWLIB/src/stm32f10x_rcc.c **** /**
 593:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:FWLIB/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 607:FWLIB/src/stm32f10x_rcc.c ****   */
 608:FWLIB/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:FWLIB/src/stm32f10x_rcc.c **** {
 367              		.loc 1 609 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 610:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 372              		.loc 1 610 3 view .LVU81
 611:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 373              		.loc 1 612 3 view .LVU82
 613:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
ARM GAS  /tmp/ccRwAwSY.s 			page 18


 374              		.loc 1 613 3 view .LVU83
 375              		.loc 1 613 10 is_stmt 0 view .LVU84
 376 0000 034A     		ldr	r2, .L29
 377 0002 5368     		ldr	r3, [r2, #4]
 378              	.LVL17:
 614:FWLIB/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 379              		.loc 1 615 3 is_stmt 1 view .LVU85
 380              		.loc 1 615 10 is_stmt 0 view .LVU86
 381 0004 23F0F003 		bic	r3, r3, #240
 382              	.LVL18:
 616:FWLIB/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 383              		.loc 1 617 3 is_stmt 1 view .LVU87
 384              		.loc 1 617 10 is_stmt 0 view .LVU88
 385 0008 0343     		orrs	r3, r3, r0
 386              	.LVL19:
 618:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 387              		.loc 1 619 3 is_stmt 1 view .LVU89
 388              		.loc 1 619 13 is_stmt 0 view .LVU90
 389 000a 5360     		str	r3, [r2, #4]
 620:FWLIB/src/stm32f10x_rcc.c **** }
 390              		.loc 1 620 1 view .LVU91
 391 000c 7047     		bx	lr
 392              	.L30:
 393 000e 00BF     		.align	2
 394              	.L29:
 395 0010 00100240 		.word	1073876992
 396              		.cfi_endproc
 397              	.LFE38:
 399              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 400              		.align	1
 401              		.global	RCC_PCLK1Config
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu softvfp
 407              	RCC_PCLK1Config:
 408              	.LVL20:
 409              	.LFB39:
 621:FWLIB/src/stm32f10x_rcc.c **** 
 622:FWLIB/src/stm32f10x_rcc.c **** /**
 623:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:FWLIB/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 633:FWLIB/src/stm32f10x_rcc.c ****   */
 634:FWLIB/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:FWLIB/src/stm32f10x_rcc.c **** {
 410              		.loc 1 635 1 is_stmt 1 view -0
ARM GAS  /tmp/ccRwAwSY.s 			page 19


 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 636:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 415              		.loc 1 636 3 view .LVU93
 637:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 416              		.loc 1 638 3 view .LVU94
 639:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 417              		.loc 1 639 3 view .LVU95
 418              		.loc 1 639 10 is_stmt 0 view .LVU96
 419 0000 034A     		ldr	r2, .L32
 420 0002 5368     		ldr	r3, [r2, #4]
 421              	.LVL21:
 640:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 422              		.loc 1 641 3 is_stmt 1 view .LVU97
 423              		.loc 1 641 10 is_stmt 0 view .LVU98
 424 0004 23F4E063 		bic	r3, r3, #1792
 425              	.LVL22:
 642:FWLIB/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 426              		.loc 1 643 3 is_stmt 1 view .LVU99
 427              		.loc 1 643 10 is_stmt 0 view .LVU100
 428 0008 0343     		orrs	r3, r3, r0
 429              	.LVL23:
 644:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 430              		.loc 1 645 3 is_stmt 1 view .LVU101
 431              		.loc 1 645 13 is_stmt 0 view .LVU102
 432 000a 5360     		str	r3, [r2, #4]
 646:FWLIB/src/stm32f10x_rcc.c **** }
 433              		.loc 1 646 1 view .LVU103
 434 000c 7047     		bx	lr
 435              	.L33:
 436 000e 00BF     		.align	2
 437              	.L32:
 438 0010 00100240 		.word	1073876992
 439              		.cfi_endproc
 440              	.LFE39:
 442              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 443              		.align	1
 444              		.global	RCC_PCLK2Config
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 448              		.fpu softvfp
 450              	RCC_PCLK2Config:
 451              	.LVL24:
 452              	.LFB40:
 647:FWLIB/src/stm32f10x_rcc.c **** 
 648:FWLIB/src/stm32f10x_rcc.c **** /**
 649:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:FWLIB/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
ARM GAS  /tmp/ccRwAwSY.s 			page 20


 653:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 659:FWLIB/src/stm32f10x_rcc.c ****   */
 660:FWLIB/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:FWLIB/src/stm32f10x_rcc.c **** {
 453              		.loc 1 661 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		@ link register save eliminated.
 662:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 458              		.loc 1 662 3 view .LVU105
 663:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 459              		.loc 1 664 3 view .LVU106
 665:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 460              		.loc 1 665 3 view .LVU107
 461              		.loc 1 665 10 is_stmt 0 view .LVU108
 462 0000 034A     		ldr	r2, .L35
 463 0002 5368     		ldr	r3, [r2, #4]
 464              	.LVL25:
 666:FWLIB/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 465              		.loc 1 667 3 is_stmt 1 view .LVU109
 466              		.loc 1 667 10 is_stmt 0 view .LVU110
 467 0004 23F46053 		bic	r3, r3, #14336
 468              	.LVL26:
 668:FWLIB/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 469              		.loc 1 669 3 is_stmt 1 view .LVU111
 470              		.loc 1 669 10 is_stmt 0 view .LVU112
 471 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 472              	.LVL27:
 670:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 473              		.loc 1 671 3 is_stmt 1 view .LVU113
 474              		.loc 1 671 13 is_stmt 0 view .LVU114
 475 000c 5360     		str	r3, [r2, #4]
 672:FWLIB/src/stm32f10x_rcc.c **** }
 476              		.loc 1 672 1 view .LVU115
 477 000e 7047     		bx	lr
 478              	.L36:
 479              		.align	2
 480              	.L35:
 481 0010 00100240 		.word	1073876992
 482              		.cfi_endproc
 483              	.LFE40:
 485              		.section	.text.RCC_ITConfig,"ax",%progbits
 486              		.align	1
 487              		.global	RCC_ITConfig
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
ARM GAS  /tmp/ccRwAwSY.s 			page 21


 491              		.fpu softvfp
 493              	RCC_ITConfig:
 494              	.LVL28:
 495              	.LFB41:
 673:FWLIB/src/stm32f10x_rcc.c **** 
 674:FWLIB/src/stm32f10x_rcc.c **** /**
 675:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:FWLIB/src/stm32f10x_rcc.c ****   * 
 678:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:FWLIB/src/stm32f10x_rcc.c ****   *   of the following values        
 680:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:FWLIB/src/stm32f10x_rcc.c ****   * 
 688:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:FWLIB/src/stm32f10x_rcc.c ****   *   following values        
 690:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:FWLIB/src/stm32f10x_rcc.c ****   *       
 696:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 699:FWLIB/src/stm32f10x_rcc.c ****   */
 700:FWLIB/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:FWLIB/src/stm32f10x_rcc.c **** {
 496              		.loc 1 701 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 702:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 501              		.loc 1 703 3 view .LVU117
 704:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 502              		.loc 1 704 3 view .LVU118
 705:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 503              		.loc 1 705 3 view .LVU119
 504              		.loc 1 705 6 is_stmt 0 view .LVU120
 505 0000 21B1     		cbz	r1, .L38
 706:FWLIB/src/stm32f10x_rcc.c ****   {
 707:FWLIB/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:FWLIB/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 506              		.loc 1 708 5 is_stmt 1 view .LVU121
 507              		.loc 1 708 41 is_stmt 0 view .LVU122
 508 0002 054A     		ldr	r2, .L40
 509 0004 537A     		ldrb	r3, [r2, #9]	@ zero_extendqisi2
 510 0006 1843     		orrs	r0, r0, r3
 511              	.LVL29:
 512              		.loc 1 708 41 view .LVU123
ARM GAS  /tmp/ccRwAwSY.s 			page 22


 513 0008 5072     		strb	r0, [r2, #9]
 514 000a 7047     		bx	lr
 515              	.LVL30:
 516              	.L38:
 709:FWLIB/src/stm32f10x_rcc.c ****   }
 710:FWLIB/src/stm32f10x_rcc.c ****   else
 711:FWLIB/src/stm32f10x_rcc.c ****   {
 712:FWLIB/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:FWLIB/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 517              		.loc 1 713 5 is_stmt 1 view .LVU124
 518              		.loc 1 713 41 is_stmt 0 view .LVU125
 519 000c 024A     		ldr	r2, .L40
 520 000e 537A     		ldrb	r3, [r2, #9]	@ zero_extendqisi2
 521 0010 23EA0000 		bic	r0, r3, r0
 522              	.LVL31:
 523              		.loc 1 713 41 view .LVU126
 524 0014 5072     		strb	r0, [r2, #9]
 714:FWLIB/src/stm32f10x_rcc.c ****   }
 715:FWLIB/src/stm32f10x_rcc.c **** }
 525              		.loc 1 715 1 view .LVU127
 526 0016 7047     		bx	lr
 527              	.L41:
 528              		.align	2
 529              	.L40:
 530 0018 00100240 		.word	1073876992
 531              		.cfi_endproc
 532              	.LFE41:
 534              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 535              		.align	1
 536              		.global	RCC_USBCLKConfig
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu softvfp
 542              	RCC_USBCLKConfig:
 543              	.LVL32:
 544              	.LFB42:
 716:FWLIB/src/stm32f10x_rcc.c **** 
 717:FWLIB/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:FWLIB/src/stm32f10x_rcc.c **** /**
 719:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:FWLIB/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:FWLIB/src/stm32f10x_rcc.c ****   *                                     clock source
 725:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 727:FWLIB/src/stm32f10x_rcc.c ****   */
 728:FWLIB/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:FWLIB/src/stm32f10x_rcc.c **** {
 545              		.loc 1 729 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 730:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccRwAwSY.s 			page 23


 731:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 550              		.loc 1 731 3 view .LVU129
 732:FWLIB/src/stm32f10x_rcc.c **** 
 733:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 551              		.loc 1 733 3 view .LVU130
 552              		.loc 1 733 37 is_stmt 0 view .LVU131
 553 0000 014B     		ldr	r3, .L43
 554 0002 C3F8D800 		str	r0, [r3, #216]
 734:FWLIB/src/stm32f10x_rcc.c **** }
 555              		.loc 1 734 1 view .LVU132
 556 0006 7047     		bx	lr
 557              	.L44:
 558              		.align	2
 559              	.L43:
 560 0008 00004242 		.word	1111621632
 561              		.cfi_endproc
 562              	.LFE42:
 564              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 565              		.align	1
 566              		.global	RCC_ADCCLKConfig
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 570              		.fpu softvfp
 572              	RCC_ADCCLKConfig:
 573              	.LVL33:
 574              	.LFB43:
 735:FWLIB/src/stm32f10x_rcc.c **** #else
 736:FWLIB/src/stm32f10x_rcc.c **** /**
 737:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:FWLIB/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:FWLIB/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:FWLIB/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:FWLIB/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 745:FWLIB/src/stm32f10x_rcc.c ****   */
 746:FWLIB/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:FWLIB/src/stm32f10x_rcc.c **** {
 748:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:FWLIB/src/stm32f10x_rcc.c **** 
 751:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:FWLIB/src/stm32f10x_rcc.c **** }
 753:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:FWLIB/src/stm32f10x_rcc.c **** 
 755:FWLIB/src/stm32f10x_rcc.c **** /**
 756:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:FWLIB/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
ARM GAS  /tmp/ccRwAwSY.s 			page 24


 765:FWLIB/src/stm32f10x_rcc.c ****   */
 766:FWLIB/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:FWLIB/src/stm32f10x_rcc.c **** {
 575              		.loc 1 767 1 is_stmt 1 view -0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 0
 578              		@ frame_needed = 0, uses_anonymous_args = 0
 579              		@ link register save eliminated.
 768:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 580              		.loc 1 768 3 view .LVU134
 769:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 581              		.loc 1 770 3 view .LVU135
 771:FWLIB/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 582              		.loc 1 771 3 view .LVU136
 583              		.loc 1 771 10 is_stmt 0 view .LVU137
 584 0000 034A     		ldr	r2, .L46
 585 0002 5368     		ldr	r3, [r2, #4]
 586              	.LVL34:
 772:FWLIB/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:FWLIB/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 587              		.loc 1 773 3 is_stmt 1 view .LVU138
 588              		.loc 1 773 10 is_stmt 0 view .LVU139
 589 0004 23F44043 		bic	r3, r3, #49152
 590              	.LVL35:
 774:FWLIB/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:FWLIB/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 591              		.loc 1 775 3 is_stmt 1 view .LVU140
 592              		.loc 1 775 10 is_stmt 0 view .LVU141
 593 0008 0343     		orrs	r3, r3, r0
 594              	.LVL36:
 776:FWLIB/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:FWLIB/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 595              		.loc 1 777 3 is_stmt 1 view .LVU142
 596              		.loc 1 777 13 is_stmt 0 view .LVU143
 597 000a 5360     		str	r3, [r2, #4]
 778:FWLIB/src/stm32f10x_rcc.c **** }
 598              		.loc 1 778 1 view .LVU144
 599 000c 7047     		bx	lr
 600              	.L47:
 601 000e 00BF     		.align	2
 602              	.L46:
 603 0010 00100240 		.word	1073876992
 604              		.cfi_endproc
 605              	.LFE43:
 607              		.section	.text.RCC_LSEConfig,"ax",%progbits
 608              		.align	1
 609              		.global	RCC_LSEConfig
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 613              		.fpu softvfp
 615              	RCC_LSEConfig:
 616              	.LVL37:
 617              	.LFB44:
 779:FWLIB/src/stm32f10x_rcc.c **** 
 780:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
ARM GAS  /tmp/ccRwAwSY.s 			page 25


 781:FWLIB/src/stm32f10x_rcc.c **** /**
 782:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:FWLIB/src/stm32f10x_rcc.c ****   * @note
 784:FWLIB/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 791:FWLIB/src/stm32f10x_rcc.c ****   */
 792:FWLIB/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:FWLIB/src/stm32f10x_rcc.c **** {
 794:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:FWLIB/src/stm32f10x_rcc.c **** 
 797:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:FWLIB/src/stm32f10x_rcc.c **** }
 799:FWLIB/src/stm32f10x_rcc.c **** 
 800:FWLIB/src/stm32f10x_rcc.c **** /**
 801:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:FWLIB/src/stm32f10x_rcc.c ****   * @note
 803:FWLIB/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:FWLIB/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 810:FWLIB/src/stm32f10x_rcc.c ****   */
 811:FWLIB/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:FWLIB/src/stm32f10x_rcc.c **** {
 813:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:FWLIB/src/stm32f10x_rcc.c **** 
 816:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:FWLIB/src/stm32f10x_rcc.c **** }
 818:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:FWLIB/src/stm32f10x_rcc.c **** 
 820:FWLIB/src/stm32f10x_rcc.c **** /**
 821:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 828:FWLIB/src/stm32f10x_rcc.c ****   */
 829:FWLIB/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:FWLIB/src/stm32f10x_rcc.c **** {
 618              		.loc 1 830 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 831:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
ARM GAS  /tmp/ccRwAwSY.s 			page 26


 623              		.loc 1 832 3 view .LVU146
 833:FWLIB/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:FWLIB/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 624              		.loc 1 835 3 view .LVU147
 625              		.loc 1 835 34 is_stmt 0 view .LVU148
 626 0000 0A4B     		ldr	r3, .L52
 627 0002 0022     		movs	r2, #0
 628 0004 83F82020 		strb	r2, [r3, #32]
 836:FWLIB/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 629              		.loc 1 837 3 is_stmt 1 view .LVU149
 630              		.loc 1 837 34 is_stmt 0 view .LVU150
 631 0008 83F82020 		strb	r2, [r3, #32]
 838:FWLIB/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:FWLIB/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 632              		.loc 1 839 3 is_stmt 1 view .LVU151
 633 000c 0128     		cmp	r0, #1
 634 000e 02D0     		beq	.L49
 635 0010 0428     		cmp	r0, #4
 636 0012 05D0     		beq	.L50
 637 0014 7047     		bx	lr
 638              	.L49:
 840:FWLIB/src/stm32f10x_rcc.c ****   {
 841:FWLIB/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:FWLIB/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:FWLIB/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 639              		.loc 1 843 7 view .LVU152
 640              		.loc 1 843 38 is_stmt 0 view .LVU153
 641 0016 054B     		ldr	r3, .L52
 642 0018 0122     		movs	r2, #1
 643 001a 83F82020 		strb	r2, [r3, #32]
 844:FWLIB/src/stm32f10x_rcc.c ****       break;
 644              		.loc 1 844 7 is_stmt 1 view .LVU154
 645 001e 7047     		bx	lr
 646              	.L50:
 845:FWLIB/src/stm32f10x_rcc.c ****       
 846:FWLIB/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:FWLIB/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:FWLIB/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 647              		.loc 1 848 7 view .LVU155
 648              		.loc 1 848 38 is_stmt 0 view .LVU156
 649 0020 024B     		ldr	r3, .L52
 650 0022 0522     		movs	r2, #5
 651 0024 83F82020 		strb	r2, [r3, #32]
 849:FWLIB/src/stm32f10x_rcc.c ****       break;            
 652              		.loc 1 849 7 is_stmt 1 view .LVU157
 850:FWLIB/src/stm32f10x_rcc.c ****       
 851:FWLIB/src/stm32f10x_rcc.c ****     default:
 852:FWLIB/src/stm32f10x_rcc.c ****       break;      
 853:FWLIB/src/stm32f10x_rcc.c ****   }
 854:FWLIB/src/stm32f10x_rcc.c **** }
 653              		.loc 1 854 1 is_stmt 0 view .LVU158
 654 0028 7047     		bx	lr
 655              	.L53:
 656 002a 00BF     		.align	2
 657              	.L52:
ARM GAS  /tmp/ccRwAwSY.s 			page 27


 658 002c 00100240 		.word	1073876992
 659              		.cfi_endproc
 660              	.LFE44:
 662              		.section	.text.RCC_LSICmd,"ax",%progbits
 663              		.align	1
 664              		.global	RCC_LSICmd
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 668              		.fpu softvfp
 670              	RCC_LSICmd:
 671              	.LVL38:
 672              	.LFB45:
 855:FWLIB/src/stm32f10x_rcc.c **** 
 856:FWLIB/src/stm32f10x_rcc.c **** /**
 857:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:FWLIB/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 861:FWLIB/src/stm32f10x_rcc.c ****   */
 862:FWLIB/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:FWLIB/src/stm32f10x_rcc.c **** {
 673              		.loc 1 863 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677              		@ link register save eliminated.
 864:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 678              		.loc 1 865 3 view .LVU160
 866:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 679              		.loc 1 866 3 view .LVU161
 680              		.loc 1 866 35 is_stmt 0 view .LVU162
 681 0000 014B     		ldr	r3, .L55
 682 0002 C3F88004 		str	r0, [r3, #1152]
 867:FWLIB/src/stm32f10x_rcc.c **** }
 683              		.loc 1 867 1 view .LVU163
 684 0006 7047     		bx	lr
 685              	.L56:
 686              		.align	2
 687              	.L55:
 688 0008 00004242 		.word	1111621632
 689              		.cfi_endproc
 690              	.LFE45:
 692              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 693              		.align	1
 694              		.global	RCC_RTCCLKConfig
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu softvfp
 700              	RCC_RTCCLKConfig:
 701              	.LVL39:
 702              	.LFB46:
 868:FWLIB/src/stm32f10x_rcc.c **** 
 869:FWLIB/src/stm32f10x_rcc.c **** /**
 870:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
ARM GAS  /tmp/ccRwAwSY.s 			page 28


 871:FWLIB/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 875:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 878:FWLIB/src/stm32f10x_rcc.c ****   */
 879:FWLIB/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:FWLIB/src/stm32f10x_rcc.c **** {
 703              		.loc 1 880 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		@ link register save eliminated.
 881:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 708              		.loc 1 882 3 view .LVU165
 883:FWLIB/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:FWLIB/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 709              		.loc 1 884 3 view .LVU166
 710              		.loc 1 884 13 is_stmt 0 view .LVU167
 711 0000 024A     		ldr	r2, .L58
 712 0002 136A     		ldr	r3, [r2, #32]
 713 0004 0343     		orrs	r3, r3, r0
 714 0006 1362     		str	r3, [r2, #32]
 885:FWLIB/src/stm32f10x_rcc.c **** }
 715              		.loc 1 885 1 view .LVU168
 716 0008 7047     		bx	lr
 717              	.L59:
 718 000a 00BF     		.align	2
 719              	.L58:
 720 000c 00100240 		.word	1073876992
 721              		.cfi_endproc
 722              	.LFE46:
 724              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 725              		.align	1
 726              		.global	RCC_RTCCLKCmd
 727              		.syntax unified
 728              		.thumb
 729              		.thumb_func
 730              		.fpu softvfp
 732              	RCC_RTCCLKCmd:
 733              	.LVL40:
 734              	.LFB47:
 886:FWLIB/src/stm32f10x_rcc.c **** 
 887:FWLIB/src/stm32f10x_rcc.c **** /**
 888:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:FWLIB/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 892:FWLIB/src/stm32f10x_rcc.c ****   */
 893:FWLIB/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:FWLIB/src/stm32f10x_rcc.c **** {
 735              		.loc 1 894 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccRwAwSY.s 			page 29


 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 895:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 740              		.loc 1 896 3 view .LVU170
 897:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 741              		.loc 1 897 3 view .LVU171
 742              		.loc 1 897 36 is_stmt 0 view .LVU172
 743 0000 014B     		ldr	r3, .L61
 744 0002 C3F83C04 		str	r0, [r3, #1084]
 898:FWLIB/src/stm32f10x_rcc.c **** }
 745              		.loc 1 898 1 view .LVU173
 746 0006 7047     		bx	lr
 747              	.L62:
 748              		.align	2
 749              	.L61:
 750 0008 00004242 		.word	1111621632
 751              		.cfi_endproc
 752              	.LFE47:
 754              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 755              		.align	1
 756              		.global	RCC_GetClocksFreq
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 760              		.fpu softvfp
 762              	RCC_GetClocksFreq:
 763              	.LVL41:
 764              	.LFB48:
 899:FWLIB/src/stm32f10x_rcc.c **** 
 900:FWLIB/src/stm32f10x_rcc.c **** /**
 901:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:FWLIB/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:FWLIB/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:FWLIB/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
 907:FWLIB/src/stm32f10x_rcc.c ****   */
 908:FWLIB/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:FWLIB/src/stm32f10x_rcc.c **** {
 765              		.loc 1 909 1 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		@ link register save eliminated.
 770              		.loc 1 909 1 is_stmt 0 view .LVU175
 771 0000 10B4     		push	{r4}
 772              	.LCFI0:
 773              		.cfi_def_cfa_offset 4
 774              		.cfi_offset 4, -4
 910:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 775              		.loc 1 910 3 is_stmt 1 view .LVU176
 776              	.LVL42:
 911:FWLIB/src/stm32f10x_rcc.c **** 
 912:FWLIB/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:FWLIB/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
ARM GAS  /tmp/ccRwAwSY.s 			page 30


 915:FWLIB/src/stm32f10x_rcc.c **** 
 916:FWLIB/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:FWLIB/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:FWLIB/src/stm32f10x_rcc.c **** #endif
 919:FWLIB/src/stm32f10x_rcc.c ****     
 920:FWLIB/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 777              		.loc 1 921 3 view .LVU177
 778              		.loc 1 921 12 is_stmt 0 view .LVU178
 779 0002 294B     		ldr	r3, .L72
 780 0004 5B68     		ldr	r3, [r3, #4]
 781              		.loc 1 921 7 view .LVU179
 782 0006 03F00C03 		and	r3, r3, #12
 783              	.LVL43:
 922:FWLIB/src/stm32f10x_rcc.c ****   
 923:FWLIB/src/stm32f10x_rcc.c ****   switch (tmp)
 784              		.loc 1 923 3 is_stmt 1 view .LVU180
 785 000a 042B     		cmp	r3, #4
 786 000c 2BD0     		beq	.L64
 787 000e 082B     		cmp	r3, #8
 788 0010 2CD0     		beq	.L65
 789 0012 13B1     		cbz	r3, .L71
 924:FWLIB/src/stm32f10x_rcc.c ****   {
 925:FWLIB/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:FWLIB/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 927:FWLIB/src/stm32f10x_rcc.c ****       break;
 928:FWLIB/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:FWLIB/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 930:FWLIB/src/stm32f10x_rcc.c ****       break;
 931:FWLIB/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:FWLIB/src/stm32f10x_rcc.c **** 
 933:FWLIB/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:FWLIB/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 935:FWLIB/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 936:FWLIB/src/stm32f10x_rcc.c ****       
 937:FWLIB/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:FWLIB/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 939:FWLIB/src/stm32f10x_rcc.c ****       
 940:FWLIB/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 941:FWLIB/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:FWLIB/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 943:FWLIB/src/stm32f10x_rcc.c ****       }
 944:FWLIB/src/stm32f10x_rcc.c ****       else
 945:FWLIB/src/stm32f10x_rcc.c ****       {
 946:FWLIB/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:FWLIB/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:FWLIB/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:FWLIB/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:FWLIB/src/stm32f10x_rcc.c ****  #else
 951:FWLIB/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:FWLIB/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:FWLIB/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:FWLIB/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:FWLIB/src/stm32f10x_rcc.c ****         }
 956:FWLIB/src/stm32f10x_rcc.c ****         else
 957:FWLIB/src/stm32f10x_rcc.c ****         {
 958:FWLIB/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
ARM GAS  /tmp/ccRwAwSY.s 			page 31


 959:FWLIB/src/stm32f10x_rcc.c ****         }
 960:FWLIB/src/stm32f10x_rcc.c ****  #endif
 961:FWLIB/src/stm32f10x_rcc.c ****       }
 962:FWLIB/src/stm32f10x_rcc.c **** #else
 963:FWLIB/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:FWLIB/src/stm32f10x_rcc.c ****       
 965:FWLIB/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:FWLIB/src/stm32f10x_rcc.c ****       {
 967:FWLIB/src/stm32f10x_rcc.c ****          pllmull += 2;
 968:FWLIB/src/stm32f10x_rcc.c ****       }
 969:FWLIB/src/stm32f10x_rcc.c ****       else
 970:FWLIB/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:FWLIB/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:FWLIB/src/stm32f10x_rcc.c ****       }
 973:FWLIB/src/stm32f10x_rcc.c ****             
 974:FWLIB/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:FWLIB/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:FWLIB/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:FWLIB/src/stm32f10x_rcc.c ****       }
 978:FWLIB/src/stm32f10x_rcc.c ****       else
 979:FWLIB/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:FWLIB/src/stm32f10x_rcc.c ****         
 981:FWLIB/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:FWLIB/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:FWLIB/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:FWLIB/src/stm32f10x_rcc.c ****         
 985:FWLIB/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:FWLIB/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:FWLIB/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:FWLIB/src/stm32f10x_rcc.c ****         }
 989:FWLIB/src/stm32f10x_rcc.c ****         else
 990:FWLIB/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:FWLIB/src/stm32f10x_rcc.c ****           
 992:FWLIB/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:FWLIB/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:FWLIB/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:FWLIB/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:FWLIB/src/stm32f10x_rcc.c ****         }
 997:FWLIB/src/stm32f10x_rcc.c ****       }
 998:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:FWLIB/src/stm32f10x_rcc.c ****       break;
1000:FWLIB/src/stm32f10x_rcc.c **** 
1001:FWLIB/src/stm32f10x_rcc.c ****     default:
1002:FWLIB/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 790              		.loc 1 1002 7 view .LVU181
 791              		.loc 1 1002 36 is_stmt 0 view .LVU182
 792 0014 254B     		ldr	r3, .L72+4
 793              	.LVL44:
 794              		.loc 1 1002 36 view .LVU183
 795 0016 0360     		str	r3, [r0]
1003:FWLIB/src/stm32f10x_rcc.c ****       break;
 796              		.loc 1 1003 7 is_stmt 1 view .LVU184
 797 0018 01E0     		b	.L67
 798              	.LVL45:
 799              	.L71:
 926:FWLIB/src/stm32f10x_rcc.c ****       break;
 800              		.loc 1 926 7 view .LVU185
ARM GAS  /tmp/ccRwAwSY.s 			page 32


 926:FWLIB/src/stm32f10x_rcc.c ****       break;
 801              		.loc 1 926 36 is_stmt 0 view .LVU186
 802 001a 244B     		ldr	r3, .L72+4
 803              	.LVL46:
 926:FWLIB/src/stm32f10x_rcc.c ****       break;
 804              		.loc 1 926 36 view .LVU187
 805 001c 0360     		str	r3, [r0]
 927:FWLIB/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 806              		.loc 1 927 7 is_stmt 1 view .LVU188
 807              	.LVL47:
 808              	.L67:
1004:FWLIB/src/stm32f10x_rcc.c ****   }
1005:FWLIB/src/stm32f10x_rcc.c **** 
1006:FWLIB/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:FWLIB/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 809              		.loc 1 1008 3 view .LVU189
 810              		.loc 1 1008 12 is_stmt 0 view .LVU190
 811 001e 2249     		ldr	r1, .L72
 812 0020 4B68     		ldr	r3, [r1, #4]
 813              	.LVL48:
1009:FWLIB/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 814              		.loc 1 1009 3 is_stmt 1 view .LVU191
 815              		.loc 1 1009 7 is_stmt 0 view .LVU192
 816 0022 C3F30313 		ubfx	r3, r3, #4, #4
 817              	.LVL49:
1010:FWLIB/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 818              		.loc 1 1010 3 is_stmt 1 view .LVU193
 819              		.loc 1 1010 27 is_stmt 0 view .LVU194
 820 0026 224C     		ldr	r4, .L72+8
 821 0028 E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 822              	.LVL50:
 823              		.loc 1 1010 27 view .LVU195
 824 002a DAB2     		uxtb	r2, r3
 825              	.LVL51:
1011:FWLIB/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:FWLIB/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 826              		.loc 1 1012 3 is_stmt 1 view .LVU196
 827              		.loc 1 1012 42 is_stmt 0 view .LVU197
 828 002c 0368     		ldr	r3, [r0]
 829              		.loc 1 1012 61 view .LVU198
 830 002e D340     		lsrs	r3, r3, r2
 831              		.loc 1 1012 30 view .LVU199
 832 0030 4360     		str	r3, [r0, #4]
1013:FWLIB/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 833              		.loc 1 1014 3 is_stmt 1 view .LVU200
 834              		.loc 1 1014 12 is_stmt 0 view .LVU201
 835 0032 4A68     		ldr	r2, [r1, #4]
 836              	.LVL52:
1015:FWLIB/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 837              		.loc 1 1015 3 is_stmt 1 view .LVU202
 838              		.loc 1 1015 7 is_stmt 0 view .LVU203
 839 0034 C2F30222 		ubfx	r2, r2, #8, #3
 840              	.LVL53:
1016:FWLIB/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 841              		.loc 1 1016 3 is_stmt 1 view .LVU204
ARM GAS  /tmp/ccRwAwSY.s 			page 33


 842              		.loc 1 1016 27 is_stmt 0 view .LVU205
 843 0038 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 844              	.LVL54:
 845              		.loc 1 1016 27 view .LVU206
 846 003a D2B2     		uxtb	r2, r2
 847              	.LVL55:
1017:FWLIB/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:FWLIB/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 848              		.loc 1 1018 3 is_stmt 1 view .LVU207
 849              		.loc 1 1018 60 is_stmt 0 view .LVU208
 850 003c 23FA02F2 		lsr	r2, r3, r2
 851              	.LVL56:
 852              		.loc 1 1018 31 view .LVU209
 853 0040 8260     		str	r2, [r0, #8]
1019:FWLIB/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 854              		.loc 1 1020 3 is_stmt 1 view .LVU210
 855              		.loc 1 1020 12 is_stmt 0 view .LVU211
 856 0042 4A68     		ldr	r2, [r1, #4]
 857              	.LVL57:
1021:FWLIB/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 858              		.loc 1 1021 3 is_stmt 1 view .LVU212
 859              		.loc 1 1021 7 is_stmt 0 view .LVU213
 860 0044 C2F3C222 		ubfx	r2, r2, #11, #3
 861              	.LVL58:
1022:FWLIB/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 862              		.loc 1 1022 3 is_stmt 1 view .LVU214
 863              		.loc 1 1022 27 is_stmt 0 view .LVU215
 864 0048 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 865              	.LVL59:
 866              		.loc 1 1022 27 view .LVU216
 867 004a D2B2     		uxtb	r2, r2
 868              	.LVL60:
1023:FWLIB/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:FWLIB/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 869              		.loc 1 1024 3 is_stmt 1 view .LVU217
 870              		.loc 1 1024 60 is_stmt 0 view .LVU218
 871 004c D340     		lsrs	r3, r3, r2
 872              		.loc 1 1024 31 view .LVU219
 873 004e C360     		str	r3, [r0, #12]
1025:FWLIB/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 874              		.loc 1 1026 3 is_stmt 1 view .LVU220
 875              		.loc 1 1026 12 is_stmt 0 view .LVU221
 876 0050 4A68     		ldr	r2, [r1, #4]
 877              	.LVL61:
1027:FWLIB/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 878              		.loc 1 1027 3 is_stmt 1 view .LVU222
 879              		.loc 1 1027 7 is_stmt 0 view .LVU223
 880 0052 C2F38132 		ubfx	r2, r2, #14, #2
 881              	.LVL62:
1028:FWLIB/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 882              		.loc 1 1028 3 is_stmt 1 view .LVU224
 883              		.loc 1 1028 24 is_stmt 0 view .LVU225
 884 0056 1749     		ldr	r1, .L72+12
 885 0058 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 886              	.LVL63:
ARM GAS  /tmp/ccRwAwSY.s 			page 34


 887              		.loc 1 1028 24 view .LVU226
 888 005a D2B2     		uxtb	r2, r2
 889              	.LVL64:
1029:FWLIB/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:FWLIB/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 890              		.loc 1 1030 3 is_stmt 1 view .LVU227
 891              		.loc 1 1030 62 is_stmt 0 view .LVU228
 892 005c B3FBF2F3 		udiv	r3, r3, r2
 893              		.loc 1 1030 32 view .LVU229
 894 0060 0361     		str	r3, [r0, #16]
1031:FWLIB/src/stm32f10x_rcc.c **** }
 895              		.loc 1 1031 1 view .LVU230
 896 0062 10BC     		pop	{r4}
 897              	.LCFI1:
 898              		.cfi_remember_state
 899              		.cfi_restore 4
 900              		.cfi_def_cfa_offset 0
 901 0064 7047     		bx	lr
 902              	.LVL65:
 903              	.L64:
 904              	.LCFI2:
 905              		.cfi_restore_state
 929:FWLIB/src/stm32f10x_rcc.c ****       break;
 906              		.loc 1 929 7 is_stmt 1 view .LVU231
 929:FWLIB/src/stm32f10x_rcc.c ****       break;
 907              		.loc 1 929 36 is_stmt 0 view .LVU232
 908 0066 114B     		ldr	r3, .L72+4
 909              	.LVL66:
 929:FWLIB/src/stm32f10x_rcc.c ****       break;
 910              		.loc 1 929 36 view .LVU233
 911 0068 0360     		str	r3, [r0]
 930:FWLIB/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 912              		.loc 1 930 7 is_stmt 1 view .LVU234
 913 006a D8E7     		b	.L67
 914              	.LVL67:
 915              	.L65:
 934:FWLIB/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 916              		.loc 1 934 7 view .LVU235
 934:FWLIB/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 917              		.loc 1 934 20 is_stmt 0 view .LVU236
 918 006c 0E4A     		ldr	r2, .L72
 919 006e 5368     		ldr	r3, [r2, #4]
 920              	.LVL68:
 935:FWLIB/src/stm32f10x_rcc.c ****       
 921              		.loc 1 935 7 is_stmt 1 view .LVU237
 935:FWLIB/src/stm32f10x_rcc.c ****       
 922              		.loc 1 935 22 is_stmt 0 view .LVU238
 923 0070 5268     		ldr	r2, [r2, #4]
 924              	.LVL69:
 938:FWLIB/src/stm32f10x_rcc.c ****       
 925              		.loc 1 938 7 is_stmt 1 view .LVU239
 938:FWLIB/src/stm32f10x_rcc.c ****       
 926              		.loc 1 938 27 is_stmt 0 view .LVU240
 927 0072 C3F38343 		ubfx	r3, r3, #18, #4
 928              	.LVL70:
 938:FWLIB/src/stm32f10x_rcc.c ****       
 929              		.loc 1 938 15 view .LVU241
ARM GAS  /tmp/ccRwAwSY.s 			page 35


 930 0076 0233     		adds	r3, r3, #2
 931              	.LVL71:
 940:FWLIB/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 932              		.loc 1 940 7 is_stmt 1 view .LVU242
 940:FWLIB/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 933              		.loc 1 940 10 is_stmt 0 view .LVU243
 934 0078 12F4803F 		tst	r2, #65536
 935 007c 04D1     		bne	.L68
 942:FWLIB/src/stm32f10x_rcc.c ****       }
 936              		.loc 1 942 9 is_stmt 1 view .LVU244
 942:FWLIB/src/stm32f10x_rcc.c ****       }
 937              		.loc 1 942 57 is_stmt 0 view .LVU245
 938 007e 0E4A     		ldr	r2, .L72+16
 939              	.LVL72:
 942:FWLIB/src/stm32f10x_rcc.c ****       }
 940              		.loc 1 942 57 view .LVU246
 941 0080 02FB03F3 		mul	r3, r2, r3
 942              	.LVL73:
 942:FWLIB/src/stm32f10x_rcc.c ****       }
 943              		.loc 1 942 38 view .LVU247
 944 0084 0360     		str	r3, [r0]
 945 0086 CAE7     		b	.L67
 946              	.LVL74:
 947              	.L68:
 952:FWLIB/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 948              		.loc 1 952 9 is_stmt 1 view .LVU248
 952:FWLIB/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 949              		.loc 1 952 17 is_stmt 0 view .LVU249
 950 0088 074A     		ldr	r2, .L72
 951              	.LVL75:
 952:FWLIB/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 952              		.loc 1 952 17 view .LVU250
 953 008a 5268     		ldr	r2, [r2, #4]
 952:FWLIB/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954              		.loc 1 952 12 view .LVU251
 955 008c 12F4003F 		tst	r2, #131072
 956 0090 04D0     		beq	.L69
 954:FWLIB/src/stm32f10x_rcc.c ****         }
 957              		.loc 1 954 11 is_stmt 1 view .LVU252
 954:FWLIB/src/stm32f10x_rcc.c ****         }
 958              		.loc 1 954 59 is_stmt 0 view .LVU253
 959 0092 094A     		ldr	r2, .L72+16
 960 0094 02FB03F3 		mul	r3, r2, r3
 961              	.LVL76:
 954:FWLIB/src/stm32f10x_rcc.c ****         }
 962              		.loc 1 954 40 view .LVU254
 963 0098 0360     		str	r3, [r0]
 964 009a C0E7     		b	.L67
 965              	.LVL77:
 966              	.L69:
 958:FWLIB/src/stm32f10x_rcc.c ****         }
 967              		.loc 1 958 11 is_stmt 1 view .LVU255
 958:FWLIB/src/stm32f10x_rcc.c ****         }
 968              		.loc 1 958 52 is_stmt 0 view .LVU256
 969 009c 034A     		ldr	r2, .L72+4
 970 009e 02FB03F3 		mul	r3, r2, r3
 971              	.LVL78:
ARM GAS  /tmp/ccRwAwSY.s 			page 36


 958:FWLIB/src/stm32f10x_rcc.c ****         }
 972              		.loc 1 958 40 view .LVU257
 973 00a2 0360     		str	r3, [r0]
 974 00a4 BBE7     		b	.L67
 975              	.L73:
 976 00a6 00BF     		.align	2
 977              	.L72:
 978 00a8 00100240 		.word	1073876992
 979 00ac 00127A00 		.word	8000000
 980 00b0 00000000 		.word	.LANCHOR0
 981 00b4 00000000 		.word	.LANCHOR1
 982 00b8 00093D00 		.word	4000000
 983              		.cfi_endproc
 984              	.LFE48:
 986              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 987              		.align	1
 988              		.global	RCC_AHBPeriphClockCmd
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 992              		.fpu softvfp
 994              	RCC_AHBPeriphClockCmd:
 995              	.LVL79:
 996              	.LFB49:
1032:FWLIB/src/stm32f10x_rcc.c **** 
1033:FWLIB/src/stm32f10x_rcc.c **** /**
1034:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:FWLIB/src/stm32f10x_rcc.c ****   *   
1037:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:FWLIB/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:FWLIB/src/stm32f10x_rcc.c ****   * 
1049:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:FWLIB/src/stm32f10x_rcc.c ****   *   following values:        
1051:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:FWLIB/src/stm32f10x_rcc.c ****   *   
1059:FWLIB/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1063:FWLIB/src/stm32f10x_rcc.c ****   */
1064:FWLIB/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
ARM GAS  /tmp/ccRwAwSY.s 			page 37


1065:FWLIB/src/stm32f10x_rcc.c **** {
 997              		.loc 1 1065 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001              		@ link register save eliminated.
1066:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
 1002              		.loc 1 1067 3 view .LVU259
1068:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1003              		.loc 1 1068 3 view .LVU260
1069:FWLIB/src/stm32f10x_rcc.c **** 
1070:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1004              		.loc 1 1070 3 view .LVU261
 1005              		.loc 1 1070 6 is_stmt 0 view .LVU262
 1006 0000 21B1     		cbz	r1, .L75
1071:FWLIB/src/stm32f10x_rcc.c ****   {
1072:FWLIB/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1007              		.loc 1 1072 5 is_stmt 1 view .LVU263
 1008              		.loc 1 1072 17 is_stmt 0 view .LVU264
 1009 0002 054A     		ldr	r2, .L77
 1010 0004 5369     		ldr	r3, [r2, #20]
 1011 0006 1843     		orrs	r0, r0, r3
 1012              	.LVL80:
 1013              		.loc 1 1072 17 view .LVU265
 1014 0008 5061     		str	r0, [r2, #20]
 1015 000a 7047     		bx	lr
 1016              	.LVL81:
 1017              	.L75:
1073:FWLIB/src/stm32f10x_rcc.c ****   }
1074:FWLIB/src/stm32f10x_rcc.c ****   else
1075:FWLIB/src/stm32f10x_rcc.c ****   {
1076:FWLIB/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 1018              		.loc 1 1076 5 is_stmt 1 view .LVU266
 1019              		.loc 1 1076 17 is_stmt 0 view .LVU267
 1020 000c 024A     		ldr	r2, .L77
 1021 000e 5369     		ldr	r3, [r2, #20]
 1022 0010 23EA0000 		bic	r0, r3, r0
 1023              	.LVL82:
 1024              		.loc 1 1076 17 view .LVU268
 1025 0014 5061     		str	r0, [r2, #20]
1077:FWLIB/src/stm32f10x_rcc.c ****   }
1078:FWLIB/src/stm32f10x_rcc.c **** }
 1026              		.loc 1 1078 1 view .LVU269
 1027 0016 7047     		bx	lr
 1028              	.L78:
 1029              		.align	2
 1030              	.L77:
 1031 0018 00100240 		.word	1073876992
 1032              		.cfi_endproc
 1033              	.LFE49:
 1035              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1036              		.align	1
 1037              		.global	RCC_APB2PeriphClockCmd
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
ARM GAS  /tmp/ccRwAwSY.s 			page 38


 1041              		.fpu softvfp
 1043              	RCC_APB2PeriphClockCmd:
 1044              	.LVL83:
 1045              	.LFB50:
1079:FWLIB/src/stm32f10x_rcc.c **** 
1080:FWLIB/src/stm32f10x_rcc.c **** /**
1081:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1094:FWLIB/src/stm32f10x_rcc.c ****   */
1095:FWLIB/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:FWLIB/src/stm32f10x_rcc.c **** {
 1046              		.loc 1 1096 1 is_stmt 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
1097:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1051              		.loc 1 1098 3 view .LVU271
1099:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1052              		.loc 1 1099 3 view .LVU272
1100:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1053              		.loc 1 1100 3 view .LVU273
 1054              		.loc 1 1100 6 is_stmt 0 view .LVU274
 1055 0000 21B1     		cbz	r1, .L80
1101:FWLIB/src/stm32f10x_rcc.c ****   {
1102:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1056              		.loc 1 1102 5 is_stmt 1 view .LVU275
 1057              		.loc 1 1102 18 is_stmt 0 view .LVU276
 1058 0002 054A     		ldr	r2, .L82
 1059 0004 9369     		ldr	r3, [r2, #24]
 1060 0006 1843     		orrs	r0, r0, r3
 1061              	.LVL84:
 1062              		.loc 1 1102 18 view .LVU277
 1063 0008 9061     		str	r0, [r2, #24]
 1064 000a 7047     		bx	lr
 1065              	.LVL85:
 1066              	.L80:
1103:FWLIB/src/stm32f10x_rcc.c ****   }
1104:FWLIB/src/stm32f10x_rcc.c ****   else
1105:FWLIB/src/stm32f10x_rcc.c ****   {
1106:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1067              		.loc 1 1106 5 is_stmt 1 view .LVU278
 1068              		.loc 1 1106 18 is_stmt 0 view .LVU279
 1069 000c 024A     		ldr	r2, .L82
 1070 000e 9369     		ldr	r3, [r2, #24]
ARM GAS  /tmp/ccRwAwSY.s 			page 39


 1071 0010 23EA0000 		bic	r0, r3, r0
 1072              	.LVL86:
 1073              		.loc 1 1106 18 view .LVU280
 1074 0014 9061     		str	r0, [r2, #24]
1107:FWLIB/src/stm32f10x_rcc.c ****   }
1108:FWLIB/src/stm32f10x_rcc.c **** }
 1075              		.loc 1 1108 1 view .LVU281
 1076 0016 7047     		bx	lr
 1077              	.L83:
 1078              		.align	2
 1079              	.L82:
 1080 0018 00100240 		.word	1073876992
 1081              		.cfi_endproc
 1082              	.LFE50:
 1084              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1085              		.align	1
 1086              		.global	RCC_APB1PeriphClockCmd
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1090              		.fpu softvfp
 1092              	RCC_APB1PeriphClockCmd:
 1093              	.LVL87:
 1094              	.LFB51:
1109:FWLIB/src/stm32f10x_rcc.c **** 
1110:FWLIB/src/stm32f10x_rcc.c **** /**
1111:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1125:FWLIB/src/stm32f10x_rcc.c ****   */
1126:FWLIB/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:FWLIB/src/stm32f10x_rcc.c **** {
 1095              		.loc 1 1127 1 is_stmt 1 view -0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099              		@ link register save eliminated.
1128:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1100              		.loc 1 1129 3 view .LVU283
1130:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1101              		.loc 1 1130 3 view .LVU284
1131:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1102              		.loc 1 1131 3 view .LVU285
 1103              		.loc 1 1131 6 is_stmt 0 view .LVU286
 1104 0000 21B1     		cbz	r1, .L85
ARM GAS  /tmp/ccRwAwSY.s 			page 40


1132:FWLIB/src/stm32f10x_rcc.c ****   {
1133:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1105              		.loc 1 1133 5 is_stmt 1 view .LVU287
 1106              		.loc 1 1133 18 is_stmt 0 view .LVU288
 1107 0002 054A     		ldr	r2, .L87
 1108 0004 D369     		ldr	r3, [r2, #28]
 1109 0006 1843     		orrs	r0, r0, r3
 1110              	.LVL88:
 1111              		.loc 1 1133 18 view .LVU289
 1112 0008 D061     		str	r0, [r2, #28]
 1113 000a 7047     		bx	lr
 1114              	.LVL89:
 1115              	.L85:
1134:FWLIB/src/stm32f10x_rcc.c ****   }
1135:FWLIB/src/stm32f10x_rcc.c ****   else
1136:FWLIB/src/stm32f10x_rcc.c ****   {
1137:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1116              		.loc 1 1137 5 is_stmt 1 view .LVU290
 1117              		.loc 1 1137 18 is_stmt 0 view .LVU291
 1118 000c 024A     		ldr	r2, .L87
 1119 000e D369     		ldr	r3, [r2, #28]
 1120 0010 23EA0000 		bic	r0, r3, r0
 1121              	.LVL90:
 1122              		.loc 1 1137 18 view .LVU292
 1123 0014 D061     		str	r0, [r2, #28]
1138:FWLIB/src/stm32f10x_rcc.c ****   }
1139:FWLIB/src/stm32f10x_rcc.c **** }
 1124              		.loc 1 1139 1 view .LVU293
 1125 0016 7047     		bx	lr
 1126              	.L88:
 1127              		.align	2
 1128              	.L87:
 1129 0018 00100240 		.word	1073876992
 1130              		.cfi_endproc
 1131              	.LFE51:
 1133              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1134              		.align	1
 1135              		.global	RCC_APB2PeriphResetCmd
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1139              		.fpu softvfp
 1141              	RCC_APB2PeriphResetCmd:
 1142              	.LVL91:
 1143              	.LFB52:
1140:FWLIB/src/stm32f10x_rcc.c **** 
1141:FWLIB/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:FWLIB/src/stm32f10x_rcc.c **** /**
1143:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:FWLIB/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
ARM GAS  /tmp/ccRwAwSY.s 			page 41


1152:FWLIB/src/stm32f10x_rcc.c ****   */
1153:FWLIB/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:FWLIB/src/stm32f10x_rcc.c **** {
1155:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:FWLIB/src/stm32f10x_rcc.c **** 
1159:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:FWLIB/src/stm32f10x_rcc.c ****   {
1161:FWLIB/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:FWLIB/src/stm32f10x_rcc.c ****   }
1163:FWLIB/src/stm32f10x_rcc.c ****   else
1164:FWLIB/src/stm32f10x_rcc.c ****   {
1165:FWLIB/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:FWLIB/src/stm32f10x_rcc.c ****   }
1167:FWLIB/src/stm32f10x_rcc.c **** }
1168:FWLIB/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:FWLIB/src/stm32f10x_rcc.c **** 
1170:FWLIB/src/stm32f10x_rcc.c **** /**
1171:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1174:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1184:FWLIB/src/stm32f10x_rcc.c ****   */
1185:FWLIB/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:FWLIB/src/stm32f10x_rcc.c **** {
 1144              		.loc 1 1186 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
1187:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1149              		.loc 1 1188 3 view .LVU295
1189:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1150              		.loc 1 1189 3 view .LVU296
1190:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1151              		.loc 1 1190 3 view .LVU297
 1152              		.loc 1 1190 6 is_stmt 0 view .LVU298
 1153 0000 21B1     		cbz	r1, .L90
1191:FWLIB/src/stm32f10x_rcc.c ****   {
1192:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1154              		.loc 1 1192 5 is_stmt 1 view .LVU299
 1155              		.loc 1 1192 19 is_stmt 0 view .LVU300
 1156 0002 054A     		ldr	r2, .L92
 1157 0004 D368     		ldr	r3, [r2, #12]
 1158 0006 1843     		orrs	r0, r0, r3
 1159              	.LVL92:
ARM GAS  /tmp/ccRwAwSY.s 			page 42


 1160              		.loc 1 1192 19 view .LVU301
 1161 0008 D060     		str	r0, [r2, #12]
 1162 000a 7047     		bx	lr
 1163              	.LVL93:
 1164              	.L90:
1193:FWLIB/src/stm32f10x_rcc.c ****   }
1194:FWLIB/src/stm32f10x_rcc.c ****   else
1195:FWLIB/src/stm32f10x_rcc.c ****   {
1196:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1165              		.loc 1 1196 5 is_stmt 1 view .LVU302
 1166              		.loc 1 1196 19 is_stmt 0 view .LVU303
 1167 000c 024A     		ldr	r2, .L92
 1168 000e D368     		ldr	r3, [r2, #12]
 1169 0010 23EA0000 		bic	r0, r3, r0
 1170              	.LVL94:
 1171              		.loc 1 1196 19 view .LVU304
 1172 0014 D060     		str	r0, [r2, #12]
1197:FWLIB/src/stm32f10x_rcc.c ****   }
1198:FWLIB/src/stm32f10x_rcc.c **** }
 1173              		.loc 1 1198 1 view .LVU305
 1174 0016 7047     		bx	lr
 1175              	.L93:
 1176              		.align	2
 1177              	.L92:
 1178 0018 00100240 		.word	1073876992
 1179              		.cfi_endproc
 1180              	.LFE52:
 1182              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1183              		.align	1
 1184              		.global	RCC_APB1PeriphResetCmd
 1185              		.syntax unified
 1186              		.thumb
 1187              		.thumb_func
 1188              		.fpu softvfp
 1190              	RCC_APB1PeriphResetCmd:
 1191              	.LVL95:
 1192              	.LFB53:
1199:FWLIB/src/stm32f10x_rcc.c **** 
1200:FWLIB/src/stm32f10x_rcc.c **** /**
1201:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:FWLIB/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1215:FWLIB/src/stm32f10x_rcc.c ****   */
1216:FWLIB/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:FWLIB/src/stm32f10x_rcc.c **** {
 1193              		.loc 1 1217 1 is_stmt 1 view -0
ARM GAS  /tmp/ccRwAwSY.s 			page 43


 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 0
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197              		@ link register save eliminated.
1218:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1198              		.loc 1 1219 3 view .LVU307
1220:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1199              		.loc 1 1220 3 view .LVU308
1221:FWLIB/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1200              		.loc 1 1221 3 view .LVU309
 1201              		.loc 1 1221 6 is_stmt 0 view .LVU310
 1202 0000 21B1     		cbz	r1, .L95
1222:FWLIB/src/stm32f10x_rcc.c ****   {
1223:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1203              		.loc 1 1223 5 is_stmt 1 view .LVU311
 1204              		.loc 1 1223 19 is_stmt 0 view .LVU312
 1205 0002 054A     		ldr	r2, .L97
 1206 0004 1369     		ldr	r3, [r2, #16]
 1207 0006 1843     		orrs	r0, r0, r3
 1208              	.LVL96:
 1209              		.loc 1 1223 19 view .LVU313
 1210 0008 1061     		str	r0, [r2, #16]
 1211 000a 7047     		bx	lr
 1212              	.LVL97:
 1213              	.L95:
1224:FWLIB/src/stm32f10x_rcc.c ****   }
1225:FWLIB/src/stm32f10x_rcc.c ****   else
1226:FWLIB/src/stm32f10x_rcc.c ****   {
1227:FWLIB/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1214              		.loc 1 1227 5 is_stmt 1 view .LVU314
 1215              		.loc 1 1227 19 is_stmt 0 view .LVU315
 1216 000c 024A     		ldr	r2, .L97
 1217 000e 1369     		ldr	r3, [r2, #16]
 1218 0010 23EA0000 		bic	r0, r3, r0
 1219              	.LVL98:
 1220              		.loc 1 1227 19 view .LVU316
 1221 0014 1061     		str	r0, [r2, #16]
1228:FWLIB/src/stm32f10x_rcc.c ****   }
1229:FWLIB/src/stm32f10x_rcc.c **** }
 1222              		.loc 1 1229 1 view .LVU317
 1223 0016 7047     		bx	lr
 1224              	.L98:
 1225              		.align	2
 1226              	.L97:
 1227 0018 00100240 		.word	1073876992
 1228              		.cfi_endproc
 1229              	.LFE53:
 1231              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1232              		.align	1
 1233              		.global	RCC_BackupResetCmd
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu softvfp
 1239              	RCC_BackupResetCmd:
 1240              	.LVL99:
ARM GAS  /tmp/ccRwAwSY.s 			page 44


 1241              	.LFB54:
1230:FWLIB/src/stm32f10x_rcc.c **** 
1231:FWLIB/src/stm32f10x_rcc.c **** /**
1232:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1236:FWLIB/src/stm32f10x_rcc.c ****   */
1237:FWLIB/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:FWLIB/src/stm32f10x_rcc.c **** {
 1242              		.loc 1 1238 1 is_stmt 1 view -0
 1243              		.cfi_startproc
 1244              		@ args = 0, pretend = 0, frame = 0
 1245              		@ frame_needed = 0, uses_anonymous_args = 0
 1246              		@ link register save eliminated.
1239:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1247              		.loc 1 1240 3 view .LVU319
1241:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1248              		.loc 1 1241 3 view .LVU320
 1249              		.loc 1 1241 36 is_stmt 0 view .LVU321
 1250 0000 014B     		ldr	r3, .L100
 1251 0002 C3F84004 		str	r0, [r3, #1088]
1242:FWLIB/src/stm32f10x_rcc.c **** }
 1252              		.loc 1 1242 1 view .LVU322
 1253 0006 7047     		bx	lr
 1254              	.L101:
 1255              		.align	2
 1256              	.L100:
 1257 0008 00004242 		.word	1111621632
 1258              		.cfi_endproc
 1259              	.LFE54:
 1261              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 1262              		.align	1
 1263              		.global	RCC_ClockSecuritySystemCmd
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1267              		.fpu softvfp
 1269              	RCC_ClockSecuritySystemCmd:
 1270              	.LVL100:
 1271              	.LFB55:
1243:FWLIB/src/stm32f10x_rcc.c **** 
1244:FWLIB/src/stm32f10x_rcc.c **** /**
1245:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:FWLIB/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:FWLIB/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1249:FWLIB/src/stm32f10x_rcc.c ****   */
1250:FWLIB/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:FWLIB/src/stm32f10x_rcc.c **** {
 1272              		.loc 1 1251 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
1252:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccRwAwSY.s 			page 45


1253:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1277              		.loc 1 1253 3 view .LVU324
1254:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 1278              		.loc 1 1254 3 view .LVU325
 1279              		.loc 1 1254 34 is_stmt 0 view .LVU326
 1280 0000 014B     		ldr	r3, .L103
 1281 0002 D864     		str	r0, [r3, #76]
1255:FWLIB/src/stm32f10x_rcc.c **** }
 1282              		.loc 1 1255 1 view .LVU327
 1283 0004 7047     		bx	lr
 1284              	.L104:
 1285 0006 00BF     		.align	2
 1286              	.L103:
 1287 0008 00004242 		.word	1111621632
 1288              		.cfi_endproc
 1289              	.LFE55:
 1291              		.section	.text.RCC_MCOConfig,"ax",%progbits
 1292              		.align	1
 1293              		.global	RCC_MCOConfig
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1297              		.fpu softvfp
 1299              	RCC_MCOConfig:
 1300              	.LVL101:
 1301              	.LFB56:
1256:FWLIB/src/stm32f10x_rcc.c **** 
1257:FWLIB/src/stm32f10x_rcc.c **** /**
1258:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:FWLIB/src/stm32f10x_rcc.c ****   *   
1261:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:FWLIB/src/stm32f10x_rcc.c ****   *   following values:       
1263:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:FWLIB/src/stm32f10x_rcc.c ****   * 
1273:FWLIB/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:FWLIB/src/stm32f10x_rcc.c ****   *   
1280:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1281:FWLIB/src/stm32f10x_rcc.c ****   */
1282:FWLIB/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:FWLIB/src/stm32f10x_rcc.c **** {
 1302              		.loc 1 1283 1 is_stmt 1 view -0
 1303              		.cfi_startproc
 1304              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccRwAwSY.s 			page 46


 1305              		@ frame_needed = 0, uses_anonymous_args = 0
 1306              		@ link register save eliminated.
1284:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
 1307              		.loc 1 1285 3 view .LVU329
1286:FWLIB/src/stm32f10x_rcc.c **** 
1287:FWLIB/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 1308              		.loc 1 1288 3 view .LVU330
 1309              		.loc 1 1288 40 is_stmt 0 view .LVU331
 1310 0000 014B     		ldr	r3, .L106
 1311 0002 D871     		strb	r0, [r3, #7]
1289:FWLIB/src/stm32f10x_rcc.c **** }
 1312              		.loc 1 1289 1 view .LVU332
 1313 0004 7047     		bx	lr
 1314              	.L107:
 1315 0006 00BF     		.align	2
 1316              	.L106:
 1317 0008 00100240 		.word	1073876992
 1318              		.cfi_endproc
 1319              	.LFE56:
 1321              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1322              		.align	1
 1323              		.global	RCC_GetFlagStatus
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1327              		.fpu softvfp
 1329              	RCC_GetFlagStatus:
 1330              	.LVL102:
 1331              	.LFB57:
1290:FWLIB/src/stm32f10x_rcc.c **** 
1291:FWLIB/src/stm32f10x_rcc.c **** /**
1292:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:FWLIB/src/stm32f10x_rcc.c ****   *   
1295:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:FWLIB/src/stm32f10x_rcc.c ****   *   following values:
1297:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:FWLIB/src/stm32f10x_rcc.c ****   * 
1311:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
ARM GAS  /tmp/ccRwAwSY.s 			page 47


1316:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:FWLIB/src/stm32f10x_rcc.c ****   *   
1324:FWLIB/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1325:FWLIB/src/stm32f10x_rcc.c ****   */
1326:FWLIB/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:FWLIB/src/stm32f10x_rcc.c **** {
 1332              		.loc 1 1327 1 is_stmt 1 view -0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              		@ link register save eliminated.
1328:FWLIB/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 1337              		.loc 1 1328 3 view .LVU334
1329:FWLIB/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 1338              		.loc 1 1329 3 view .LVU335
1330:FWLIB/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 1339              		.loc 1 1330 3 view .LVU336
1331:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 1340              		.loc 1 1332 3 view .LVU337
1333:FWLIB/src/stm32f10x_rcc.c **** 
1334:FWLIB/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 1341              		.loc 1 1335 3 view .LVU338
 1342              		.loc 1 1335 18 is_stmt 0 view .LVU339
 1343 0000 4309     		lsrs	r3, r0, #5
 1344              	.LVL103:
1336:FWLIB/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1345              		.loc 1 1336 3 is_stmt 1 view .LVU340
 1346              		.loc 1 1336 6 is_stmt 0 view .LVU341
 1347 0002 012B     		cmp	r3, #1
 1348 0004 0CD0     		beq	.L114
1337:FWLIB/src/stm32f10x_rcc.c ****   {
1338:FWLIB/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
1339:FWLIB/src/stm32f10x_rcc.c ****   }
1340:FWLIB/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1349              		.loc 1 1340 8 is_stmt 1 view .LVU342
 1350              		.loc 1 1340 11 is_stmt 0 view .LVU343
 1351 0006 022B     		cmp	r3, #2
 1352 0008 0DD0     		beq	.L115
1341:FWLIB/src/stm32f10x_rcc.c ****   {
1342:FWLIB/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
1343:FWLIB/src/stm32f10x_rcc.c ****   }
1344:FWLIB/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:FWLIB/src/stm32f10x_rcc.c ****   {
1346:FWLIB/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 1353              		.loc 1 1346 5 is_stmt 1 view .LVU344
 1354              		.loc 1 1346 15 is_stmt 0 view .LVU345
 1355 000a 094B     		ldr	r3, .L116
 1356              	.LVL104:
 1357              		.loc 1 1346 15 view .LVU346
ARM GAS  /tmp/ccRwAwSY.s 			page 48


 1358 000c 5B6A     		ldr	r3, [r3, #36]
 1359              	.LVL105:
 1360              	.L110:
1347:FWLIB/src/stm32f10x_rcc.c ****   }
1348:FWLIB/src/stm32f10x_rcc.c **** 
1349:FWLIB/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:FWLIB/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 1361              		.loc 1 1350 3 is_stmt 1 view .LVU347
 1362              		.loc 1 1350 7 is_stmt 0 view .LVU348
 1363 000e 00F01F00 		and	r0, r0, #31
 1364              	.LVL106:
1351:FWLIB/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1365              		.loc 1 1351 3 is_stmt 1 view .LVU349
 1366              		.loc 1 1351 42 is_stmt 0 view .LVU350
 1367 0012 23FA00F0 		lsr	r0, r3, r0
 1368              	.LVL107:
 1369              		.loc 1 1351 6 view .LVU351
 1370 0016 10F0010F 		tst	r0, #1
 1371 001a 07D0     		beq	.L113
1352:FWLIB/src/stm32f10x_rcc.c ****   {
1353:FWLIB/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1372              		.loc 1 1353 15 view .LVU352
 1373 001c 0120     		movs	r0, #1
 1374 001e 7047     		bx	lr
 1375              	.LVL108:
 1376              	.L114:
1338:FWLIB/src/stm32f10x_rcc.c ****   }
 1377              		.loc 1 1338 5 is_stmt 1 view .LVU353
1338:FWLIB/src/stm32f10x_rcc.c ****   }
 1378              		.loc 1 1338 15 is_stmt 0 view .LVU354
 1379 0020 034B     		ldr	r3, .L116
 1380              	.LVL109:
1338:FWLIB/src/stm32f10x_rcc.c ****   }
 1381              		.loc 1 1338 15 view .LVU355
 1382 0022 1B68     		ldr	r3, [r3]
 1383              	.LVL110:
1338:FWLIB/src/stm32f10x_rcc.c ****   }
 1384              		.loc 1 1338 15 view .LVU356
 1385 0024 F3E7     		b	.L110
 1386              	.LVL111:
 1387              	.L115:
1342:FWLIB/src/stm32f10x_rcc.c ****   }
 1388              		.loc 1 1342 5 is_stmt 1 view .LVU357
1342:FWLIB/src/stm32f10x_rcc.c ****   }
 1389              		.loc 1 1342 15 is_stmt 0 view .LVU358
 1390 0026 024B     		ldr	r3, .L116
 1391              	.LVL112:
1342:FWLIB/src/stm32f10x_rcc.c ****   }
 1392              		.loc 1 1342 15 view .LVU359
 1393 0028 1B6A     		ldr	r3, [r3, #32]
 1394              	.LVL113:
1342:FWLIB/src/stm32f10x_rcc.c ****   }
 1395              		.loc 1 1342 15 view .LVU360
 1396 002a F0E7     		b	.L110
 1397              	.LVL114:
 1398              	.L113:
1354:FWLIB/src/stm32f10x_rcc.c ****   }
ARM GAS  /tmp/ccRwAwSY.s 			page 49


1355:FWLIB/src/stm32f10x_rcc.c ****   else
1356:FWLIB/src/stm32f10x_rcc.c ****   {
1357:FWLIB/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1399              		.loc 1 1357 15 view .LVU361
 1400 002c 0020     		movs	r0, #0
 1401              	.LVL115:
1358:FWLIB/src/stm32f10x_rcc.c ****   }
1359:FWLIB/src/stm32f10x_rcc.c **** 
1360:FWLIB/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:FWLIB/src/stm32f10x_rcc.c ****   return bitstatus;
 1402              		.loc 1 1361 3 is_stmt 1 view .LVU362
1362:FWLIB/src/stm32f10x_rcc.c **** }
 1403              		.loc 1 1362 1 is_stmt 0 view .LVU363
 1404 002e 7047     		bx	lr
 1405              	.L117:
 1406              		.align	2
 1407              	.L116:
 1408 0030 00100240 		.word	1073876992
 1409              		.cfi_endproc
 1410              	.LFE57:
 1412              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 1413              		.align	1
 1414              		.global	RCC_WaitForHSEStartUp
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
 1418              		.fpu softvfp
 1420              	RCC_WaitForHSEStartUp:
 1421              	.LFB31:
 305:FWLIB/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 1422              		.loc 1 305 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 8
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
 1426 0000 00B5     		push	{lr}
 1427              	.LCFI3:
 1428              		.cfi_def_cfa_offset 4
 1429              		.cfi_offset 14, -4
 1430 0002 83B0     		sub	sp, sp, #12
 1431              	.LCFI4:
 1432              		.cfi_def_cfa_offset 16
 306:FWLIB/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 1433              		.loc 1 306 3 view .LVU365
 306:FWLIB/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 1434              		.loc 1 306 17 is_stmt 0 view .LVU366
 1435 0004 0023     		movs	r3, #0
 1436 0006 0193     		str	r3, [sp, #4]
 307:FWLIB/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 1437              		.loc 1 307 3 is_stmt 1 view .LVU367
 1438              	.LVL116:
 308:FWLIB/src/stm32f10x_rcc.c ****   
 1439              		.loc 1 308 3 view .LVU368
 1440              	.L120:
 311:FWLIB/src/stm32f10x_rcc.c ****   {
 1441              		.loc 1 311 3 discriminator 2 view .LVU369
 313:FWLIB/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 1442              		.loc 1 313 5 discriminator 2 view .LVU370
ARM GAS  /tmp/ccRwAwSY.s 			page 50


 313:FWLIB/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 1443              		.loc 1 313 17 is_stmt 0 discriminator 2 view .LVU371
 1444 0008 3120     		movs	r0, #49
 1445 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 1446              	.LVL117:
 314:FWLIB/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 1447              		.loc 1 314 5 is_stmt 1 discriminator 2 view .LVU372
 314:FWLIB/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 1448              		.loc 1 314 19 is_stmt 0 discriminator 2 view .LVU373
 1449 000e 019B     		ldr	r3, [sp, #4]
 1450 0010 0133     		adds	r3, r3, #1
 1451 0012 0193     		str	r3, [sp, #4]
 315:FWLIB/src/stm32f10x_rcc.c ****   
 1452              		.loc 1 315 10 is_stmt 1 discriminator 2 view .LVU374
 315:FWLIB/src/stm32f10x_rcc.c ****   
 1453              		.loc 1 315 27 is_stmt 0 discriminator 2 view .LVU375
 1454 0014 019B     		ldr	r3, [sp, #4]
 315:FWLIB/src/stm32f10x_rcc.c ****   
 1455              		.loc 1 315 3 discriminator 2 view .LVU376
 1456 0016 B3F5A06F 		cmp	r3, #1280
 1457 001a 01D0     		beq	.L119
 315:FWLIB/src/stm32f10x_rcc.c ****   
 1458              		.loc 1 315 51 discriminator 1 view .LVU377
 1459 001c 0028     		cmp	r0, #0
 1460 001e F3D0     		beq	.L120
 1461              	.L119:
 317:FWLIB/src/stm32f10x_rcc.c ****   {
 1462              		.loc 1 317 3 is_stmt 1 view .LVU378
 317:FWLIB/src/stm32f10x_rcc.c ****   {
 1463              		.loc 1 317 7 is_stmt 0 view .LVU379
 1464 0020 3120     		movs	r0, #49
 1465              	.LVL118:
 317:FWLIB/src/stm32f10x_rcc.c ****   {
 1466              		.loc 1 317 7 view .LVU380
 1467 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 1468              	.LVL119:
 317:FWLIB/src/stm32f10x_rcc.c ****   {
 1469              		.loc 1 317 6 view .LVU381
 1470 0026 00B1     		cbz	r0, .L121
 319:FWLIB/src/stm32f10x_rcc.c ****   }
 1471              		.loc 1 319 12 view .LVU382
 1472 0028 0120     		movs	r0, #1
 1473              	.L121:
 1474              	.LVL120:
 325:FWLIB/src/stm32f10x_rcc.c **** }
 1475              		.loc 1 325 3 is_stmt 1 view .LVU383
 326:FWLIB/src/stm32f10x_rcc.c **** 
 1476              		.loc 1 326 1 is_stmt 0 view .LVU384
 1477 002a 03B0     		add	sp, sp, #12
 1478              	.LCFI5:
 1479              		.cfi_def_cfa_offset 4
 1480              		@ sp needed
 1481 002c 5DF804FB 		ldr	pc, [sp], #4
 1482              		.cfi_endproc
 1483              	.LFE31:
 1485              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1486              		.align	1
ARM GAS  /tmp/ccRwAwSY.s 			page 51


 1487              		.global	RCC_ClearFlag
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1491              		.fpu softvfp
 1493              	RCC_ClearFlag:
 1494              	.LFB58:
1363:FWLIB/src/stm32f10x_rcc.c **** 
1364:FWLIB/src/stm32f10x_rcc.c **** /**
1365:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:FWLIB/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:FWLIB/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:FWLIB/src/stm32f10x_rcc.c ****   * @param  None
1369:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1370:FWLIB/src/stm32f10x_rcc.c ****   */
1371:FWLIB/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:FWLIB/src/stm32f10x_rcc.c **** {
 1495              		.loc 1 1372 1 is_stmt 1 view -0
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 0
 1498              		@ frame_needed = 0, uses_anonymous_args = 0
 1499              		@ link register save eliminated.
1373:FWLIB/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:FWLIB/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 1500              		.loc 1 1374 3 view .LVU386
 1501              		.loc 1 1374 12 is_stmt 0 view .LVU387
 1502 0000 024A     		ldr	r2, .L124
 1503 0002 536A     		ldr	r3, [r2, #36]
 1504 0004 43F08073 		orr	r3, r3, #16777216
 1505 0008 5362     		str	r3, [r2, #36]
1375:FWLIB/src/stm32f10x_rcc.c **** }
 1506              		.loc 1 1375 1 view .LVU388
 1507 000a 7047     		bx	lr
 1508              	.L125:
 1509              		.align	2
 1510              	.L124:
 1511 000c 00100240 		.word	1073876992
 1512              		.cfi_endproc
 1513              	.LFE58:
 1515              		.section	.text.RCC_GetITStatus,"ax",%progbits
 1516              		.align	1
 1517              		.global	RCC_GetITStatus
 1518              		.syntax unified
 1519              		.thumb
 1520              		.thumb_func
 1521              		.fpu softvfp
 1523              	RCC_GetITStatus:
 1524              	.LVL121:
 1525              	.LFB59:
1376:FWLIB/src/stm32f10x_rcc.c **** 
1377:FWLIB/src/stm32f10x_rcc.c **** /**
1378:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:FWLIB/src/stm32f10x_rcc.c ****   *   
1381:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:FWLIB/src/stm32f10x_rcc.c ****   *   following values:
1383:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
ARM GAS  /tmp/ccRwAwSY.s 			page 52


1384:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:FWLIB/src/stm32f10x_rcc.c ****   * 
1392:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:FWLIB/src/stm32f10x_rcc.c ****   *   
1400:FWLIB/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:FWLIB/src/stm32f10x_rcc.c ****   */
1402:FWLIB/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:FWLIB/src/stm32f10x_rcc.c **** {
 1526              		.loc 1 1403 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 1530              		@ link register save eliminated.
1404:FWLIB/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 1531              		.loc 1 1404 3 view .LVU390
1405:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 1532              		.loc 1 1406 3 view .LVU391
1407:FWLIB/src/stm32f10x_rcc.c **** 
1408:FWLIB/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:FWLIB/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1533              		.loc 1 1409 3 view .LVU392
 1534              		.loc 1 1409 11 is_stmt 0 view .LVU393
 1535 0000 034B     		ldr	r3, .L129
 1536 0002 9B68     		ldr	r3, [r3, #8]
 1537              		.loc 1 1409 6 view .LVU394
 1538 0004 1842     		tst	r0, r3
 1539 0006 01D0     		beq	.L128
1410:FWLIB/src/stm32f10x_rcc.c ****   {
1411:FWLIB/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1540              		.loc 1 1411 15 view .LVU395
 1541 0008 0120     		movs	r0, #1
 1542              	.LVL122:
 1543              		.loc 1 1411 15 view .LVU396
 1544 000a 7047     		bx	lr
 1545              	.LVL123:
 1546              	.L128:
1412:FWLIB/src/stm32f10x_rcc.c ****   }
1413:FWLIB/src/stm32f10x_rcc.c ****   else
1414:FWLIB/src/stm32f10x_rcc.c ****   {
1415:FWLIB/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1547              		.loc 1 1415 15 view .LVU397
 1548 000c 0020     		movs	r0, #0
 1549              	.LVL124:
1416:FWLIB/src/stm32f10x_rcc.c ****   }
ARM GAS  /tmp/ccRwAwSY.s 			page 53


1417:FWLIB/src/stm32f10x_rcc.c **** 
1418:FWLIB/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:FWLIB/src/stm32f10x_rcc.c ****   return  bitstatus;
 1550              		.loc 1 1419 3 is_stmt 1 view .LVU398
1420:FWLIB/src/stm32f10x_rcc.c **** }
 1551              		.loc 1 1420 1 is_stmt 0 view .LVU399
 1552 000e 7047     		bx	lr
 1553              	.L130:
 1554              		.align	2
 1555              	.L129:
 1556 0010 00100240 		.word	1073876992
 1557              		.cfi_endproc
 1558              	.LFE59:
 1560              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 1561              		.align	1
 1562              		.global	RCC_ClearITPendingBit
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1566              		.fpu softvfp
 1568              	RCC_ClearITPendingBit:
 1569              	.LVL125:
 1570              	.LFB60:
1421:FWLIB/src/stm32f10x_rcc.c **** 
1422:FWLIB/src/stm32f10x_rcc.c **** /**
1423:FWLIB/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:FWLIB/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:FWLIB/src/stm32f10x_rcc.c ****   *   
1426:FWLIB/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:FWLIB/src/stm32f10x_rcc.c ****   *   of the following values:
1428:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:FWLIB/src/stm32f10x_rcc.c ****   * 
1437:FWLIB/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:FWLIB/src/stm32f10x_rcc.c ****   *   following values:        
1439:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:FWLIB/src/stm32f10x_rcc.c ****   *   
1445:FWLIB/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:FWLIB/src/stm32f10x_rcc.c ****   * @retval None
1447:FWLIB/src/stm32f10x_rcc.c ****   */
1448:FWLIB/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:FWLIB/src/stm32f10x_rcc.c **** {
 1571              		.loc 1 1449 1 is_stmt 1 view -0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 0, uses_anonymous_args = 0
 1575              		@ link register save eliminated.
ARM GAS  /tmp/ccRwAwSY.s 			page 54


1450:FWLIB/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:FWLIB/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 1576              		.loc 1 1451 3 view .LVU401
1452:FWLIB/src/stm32f10x_rcc.c **** 
1453:FWLIB/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:FWLIB/src/stm32f10x_rcc.c ****      pending bits */
1455:FWLIB/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1577              		.loc 1 1455 3 view .LVU402
 1578              		.loc 1 1455 39 is_stmt 0 view .LVU403
 1579 0000 014B     		ldr	r3, .L132
 1580 0002 9872     		strb	r0, [r3, #10]
1456:FWLIB/src/stm32f10x_rcc.c **** }
 1581              		.loc 1 1456 1 view .LVU404
 1582 0004 7047     		bx	lr
 1583              	.L133:
 1584 0006 00BF     		.align	2
 1585              	.L132:
 1586 0008 00100240 		.word	1073876992
 1587              		.cfi_endproc
 1588              	.LFE60:
 1590              		.section	.data.ADCPrescTable,"aw"
 1591              		.align	2
 1592              		.set	.LANCHOR1,. + 0
 1595              	ADCPrescTable:
 1596 0000 02040608 		.ascii	"\002\004\006\010"
 1597              		.section	.data.APBAHBPrescTable,"aw"
 1598              		.align	2
 1599              		.set	.LANCHOR0,. + 0
 1602              	APBAHBPrescTable:
 1603 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 1603      01020304 
 1603      01020304 
 1603      06
 1604 000d 070809   		.ascii	"\007\010\011"
 1605              		.text
 1606              	.Letext0:
 1607              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1608              		.file 3 "CMSIS/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1609              		.file 4 "FWLIB/inc/stm32f10x_rcc.h"
ARM GAS  /tmp/ccRwAwSY.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_rcc.c
     /tmp/ccRwAwSY.s:16     .text.RCC_DeInit:0000000000000000 $t
     /tmp/ccRwAwSY.s:24     .text.RCC_DeInit:0000000000000000 RCC_DeInit
     /tmp/ccRwAwSY.s:69     .text.RCC_DeInit:0000000000000038 $d
     /tmp/ccRwAwSY.s:75     .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:82     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/ccRwAwSY.s:130    .text.RCC_HSEConfig:0000000000000038 $d
     /tmp/ccRwAwSY.s:135    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
     /tmp/ccRwAwSY.s:142    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
     /tmp/ccRwAwSY.s:173    .text.RCC_AdjustHSICalibrationValue:0000000000000010 $d
     /tmp/ccRwAwSY.s:178    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:185    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/ccRwAwSY.s:203    .text.RCC_HSICmd:0000000000000008 $d
     /tmp/ccRwAwSY.s:208    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:215    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/ccRwAwSY.s:250    .text.RCC_PLLConfig:0000000000000010 $d
     /tmp/ccRwAwSY.s:255    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:262    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/ccRwAwSY.s:280    .text.RCC_PLLCmd:0000000000000008 $d
     /tmp/ccRwAwSY.s:285    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:292    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/ccRwAwSY.s:323    .text.RCC_SYSCLKConfig:0000000000000010 $d
     /tmp/ccRwAwSY.s:328    .text.RCC_GetSYSCLKSource:0000000000000000 $t
     /tmp/ccRwAwSY.s:335    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
     /tmp/ccRwAwSY.s:352    .text.RCC_GetSYSCLKSource:000000000000000c $d
     /tmp/ccRwAwSY.s:357    .text.RCC_HCLKConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:364    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
     /tmp/ccRwAwSY.s:395    .text.RCC_HCLKConfig:0000000000000010 $d
     /tmp/ccRwAwSY.s:400    .text.RCC_PCLK1Config:0000000000000000 $t
     /tmp/ccRwAwSY.s:407    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
     /tmp/ccRwAwSY.s:438    .text.RCC_PCLK1Config:0000000000000010 $d
     /tmp/ccRwAwSY.s:443    .text.RCC_PCLK2Config:0000000000000000 $t
     /tmp/ccRwAwSY.s:450    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
     /tmp/ccRwAwSY.s:481    .text.RCC_PCLK2Config:0000000000000010 $d
     /tmp/ccRwAwSY.s:486    .text.RCC_ITConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:493    .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
     /tmp/ccRwAwSY.s:530    .text.RCC_ITConfig:0000000000000018 $d
     /tmp/ccRwAwSY.s:535    .text.RCC_USBCLKConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:542    .text.RCC_USBCLKConfig:0000000000000000 RCC_USBCLKConfig
     /tmp/ccRwAwSY.s:560    .text.RCC_USBCLKConfig:0000000000000008 $d
     /tmp/ccRwAwSY.s:565    .text.RCC_ADCCLKConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:572    .text.RCC_ADCCLKConfig:0000000000000000 RCC_ADCCLKConfig
     /tmp/ccRwAwSY.s:603    .text.RCC_ADCCLKConfig:0000000000000010 $d
     /tmp/ccRwAwSY.s:608    .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:615    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/ccRwAwSY.s:658    .text.RCC_LSEConfig:000000000000002c $d
     /tmp/ccRwAwSY.s:663    .text.RCC_LSICmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:670    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/ccRwAwSY.s:688    .text.RCC_LSICmd:0000000000000008 $d
     /tmp/ccRwAwSY.s:693    .text.RCC_RTCCLKConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:700    .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
     /tmp/ccRwAwSY.s:720    .text.RCC_RTCCLKConfig:000000000000000c $d
     /tmp/ccRwAwSY.s:725    .text.RCC_RTCCLKCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:732    .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
     /tmp/ccRwAwSY.s:750    .text.RCC_RTCCLKCmd:0000000000000008 $d
     /tmp/ccRwAwSY.s:755    .text.RCC_GetClocksFreq:0000000000000000 $t
ARM GAS  /tmp/ccRwAwSY.s 			page 56


     /tmp/ccRwAwSY.s:762    .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/ccRwAwSY.s:978    .text.RCC_GetClocksFreq:00000000000000a8 $d
     /tmp/ccRwAwSY.s:987    .text.RCC_AHBPeriphClockCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:994    .text.RCC_AHBPeriphClockCmd:0000000000000000 RCC_AHBPeriphClockCmd
     /tmp/ccRwAwSY.s:1031   .text.RCC_AHBPeriphClockCmd:0000000000000018 $d
     /tmp/ccRwAwSY.s:1036   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:1043   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/ccRwAwSY.s:1080   .text.RCC_APB2PeriphClockCmd:0000000000000018 $d
     /tmp/ccRwAwSY.s:1085   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:1092   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/ccRwAwSY.s:1129   .text.RCC_APB1PeriphClockCmd:0000000000000018 $d
     /tmp/ccRwAwSY.s:1134   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:1141   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/ccRwAwSY.s:1178   .text.RCC_APB2PeriphResetCmd:0000000000000018 $d
     /tmp/ccRwAwSY.s:1183   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:1190   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/ccRwAwSY.s:1227   .text.RCC_APB1PeriphResetCmd:0000000000000018 $d
     /tmp/ccRwAwSY.s:1232   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:1239   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/ccRwAwSY.s:1257   .text.RCC_BackupResetCmd:0000000000000008 $d
     /tmp/ccRwAwSY.s:1262   .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
     /tmp/ccRwAwSY.s:1269   .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
     /tmp/ccRwAwSY.s:1287   .text.RCC_ClockSecuritySystemCmd:0000000000000008 $d
     /tmp/ccRwAwSY.s:1292   .text.RCC_MCOConfig:0000000000000000 $t
     /tmp/ccRwAwSY.s:1299   .text.RCC_MCOConfig:0000000000000000 RCC_MCOConfig
     /tmp/ccRwAwSY.s:1317   .text.RCC_MCOConfig:0000000000000008 $d
     /tmp/ccRwAwSY.s:1322   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/ccRwAwSY.s:1329   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/ccRwAwSY.s:1408   .text.RCC_GetFlagStatus:0000000000000030 $d
     /tmp/ccRwAwSY.s:1413   .text.RCC_WaitForHSEStartUp:0000000000000000 $t
     /tmp/ccRwAwSY.s:1420   .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
     /tmp/ccRwAwSY.s:1486   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/ccRwAwSY.s:1493   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/ccRwAwSY.s:1511   .text.RCC_ClearFlag:000000000000000c $d
     /tmp/ccRwAwSY.s:1516   .text.RCC_GetITStatus:0000000000000000 $t
     /tmp/ccRwAwSY.s:1523   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
     /tmp/ccRwAwSY.s:1556   .text.RCC_GetITStatus:0000000000000010 $d
     /tmp/ccRwAwSY.s:1561   .text.RCC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccRwAwSY.s:1568   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
     /tmp/ccRwAwSY.s:1586   .text.RCC_ClearITPendingBit:0000000000000008 $d
     /tmp/ccRwAwSY.s:1591   .data.ADCPrescTable:0000000000000000 $d
     /tmp/ccRwAwSY.s:1595   .data.ADCPrescTable:0000000000000000 ADCPrescTable
     /tmp/ccRwAwSY.s:1598   .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/ccRwAwSY.s:1602   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable

NO UNDEFINED SYMBOLS
