// Seed: 1377829392
module module_0 (
    id_1,
    id_2#(
        .id_3(id_4 - 1),
        .id_5(1),
        .id_6(1 ** 1'd0)
    ),
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
  wire id_20, id_21;
endmodule
module module_1 (
    input logic id_0
);
  always id_2 <= 1;
  int id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
