

================================================================
== Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_i_4_i3'
================================================================
* Date:           Wed Jan 14 16:22:24 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_4_i3  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 5 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln65_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln65"   --->   Operation 6 'read' 'zext_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln65_cast = zext i6 %zext_ln65_read"   --->   Operation 7 'zext' 'zext_ln65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i3"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i3_1 = load i7 %i3" [kernel.cpp:84]   --->   Operation 10 'load' 'i3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%icmp_ln81 = icmp_eq  i7 %i3_1, i7 64" [kernel.cpp:81]   --->   Operation 11 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%add_ln81 = add i7 %i3_1, i7 1" [kernel.cpp:81]   --->   Operation 13 'add' 'add_ln81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split6, void %.exitStub" [kernel.cpp:81]   --->   Operation 14 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %i3_1" [kernel.cpp:81]   --->   Operation 15 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i7 %i3_1" [kernel.cpp:84]   --->   Operation 16 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_col_addr = getelementptr i32 %d_col, i64 0, i64 %zext_ln81" [kernel.cpp:83]   --->   Operation 17 'getelementptr' 'd_col_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.29ns)   --->   "%v32 = load i6 %d_col_addr" [kernel.cpp:83]   --->   Operation 18 'load' 'v32' <Predicate = (!icmp_ln81)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln81 = store i7 %add_ln81, i7 %i3" [kernel.cpp:81]   --->   Operation 19 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln84, i6 0" [kernel.cpp:84]   --->   Operation 20 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%add_ln84 = add i12 %tmp_7_cast, i12 %zext_ln65_cast" [kernel.cpp:84]   --->   Operation 21 'add' 'add_ln84' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i12 %add_ln84" [kernel.cpp:84]   --->   Operation 22 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%v14_addr = getelementptr i32 %v14, i64 0, i64 %zext_ln84" [kernel.cpp:84]   --->   Operation 23 'getelementptr' 'v14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel.cpp:81]   --->   Operation 24 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [kernel.cpp:81]   --->   Operation 25 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.29ns)   --->   "%v32 = load i6 %d_col_addr" [kernel.cpp:83]   --->   Operation 26 'load' 'v32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln84 = store i32 %v32, i12 %v14_addr" [kernel.cpp:84]   --->   Operation 27 'store' 'store_ln84' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i3') [4]  (0 ns)
	'load' operation ('i3', kernel.cpp:84) on local variable 'i3' [10]  (0 ns)
	'add' operation ('add_ln81', kernel.cpp:81) [13]  (0.856 ns)
	'store' operation ('store_ln81', kernel.cpp:81) of variable 'add_ln81', kernel.cpp:81 on local variable 'i3' [27]  (0.46 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'load' operation ('v32', kernel.cpp:83) on array 'd_col' [25]  (1.3 ns)
	'store' operation ('store_ln84', kernel.cpp:84) of variable 'v32', kernel.cpp:83 on array 'v14' [26]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
