* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jan 19 2018 14:26:31

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : countZ0Z_1
T_8_1_wire_logic_cluster/lc_1/out
T_7_1_lc_trk_g2_1
T_7_1_wire_logic_cluster/lc_0/in_1

T_8_1_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_1/in_3

End 

Net : un2_count_1_cry_20
T_7_3_wire_logic_cluster/lc_3/cout
T_7_3_wire_logic_cluster/lc_4/in_3

Net : count_RNO_0Z0Z_21
T_7_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_0/in_3

End 

Net : countZ0Z_0
T_8_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g2_6
T_7_1_input_2_0
T_7_1_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_6/in_0

T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : countZ0Z_2
T_7_1_wire_logic_cluster/lc_1/out
T_7_1_lc_trk_g3_1
T_7_1_wire_logic_cluster/lc_1/in_1

End 

Net : un2_count_1_cry_19
T_7_3_wire_logic_cluster/lc_2/cout
T_7_3_wire_logic_cluster/lc_3/in_3

Net : count_RNO_0Z0Z_20
T_7_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_6/in_3

End 

Net : countZ0Z_3
T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g1_2
T_7_1_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_7_3_0_
T_7_3_wire_logic_cluster/carry_in_mux/cout
T_7_3_wire_logic_cluster/lc_0/in_3

Net : count_RNO_0Z0Z_17
T_7_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g1_0
T_8_3_input_2_3
T_8_3_wire_logic_cluster/lc_3/in_2

End 

Net : countZ0Z_4
T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_3/in_1

End 

Net : countZ0Z_5
T_8_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_4/in_1

T_8_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_4/in_3

End 

Net : countZ0Z_6
T_8_1_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g2_7
T_7_1_input_2_5
T_7_1_wire_logic_cluster/lc_5/in_2

T_8_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g2_7
T_8_1_wire_logic_cluster/lc_4/in_1

End 

Net : countZ0Z_7
T_8_1_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g3_0
T_7_1_wire_logic_cluster/lc_6/in_1

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g0_0
T_8_1_wire_logic_cluster/lc_4/in_0

End 

Net : un2_count_1_cry_12
T_7_2_wire_logic_cluster/lc_3/cout
T_7_2_wire_logic_cluster/lc_4/in_3

Net : count_RNO_0Z0Z_13
T_7_2_wire_logic_cluster/lc_4/out
T_6_2_sp4_h_l_0
T_8_2_lc_trk_g3_5
T_8_2_wire_logic_cluster/lc_3/in_1

End 

Net : countZ0Z_8
T_7_1_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_wire_logic_cluster/lc_7/in_1

T_7_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g1_7
T_8_1_wire_logic_cluster/lc_3/in_1

End 

Net : un2_count_1_cry_13
T_7_2_wire_logic_cluster/lc_4/cout
T_7_2_wire_logic_cluster/lc_5/in_3

Net : count_RNO_0Z0Z_14
T_7_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_5/in_1

End 

Net : un2_count_1_cry_21
T_7_3_wire_logic_cluster/lc_4/cout
T_7_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_count_1_cry_11
T_7_2_wire_logic_cluster/lc_2/cout
T_7_2_wire_logic_cluster/lc_3/in_3

Net : count_RNO_0Z0Z_12
T_7_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_wire_logic_cluster/lc_6/in_1

End 

Net : countZ0Z_9
T_7_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g3_0
T_7_2_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_3/in_0

End 

Net : countZ0Z_10
T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_1/in_1

T_7_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g2_1
T_8_1_input_2_3
T_8_1_wire_logic_cluster/lc_3/in_2

End 

Net : un2_count_1_cry_18
T_7_3_wire_logic_cluster/lc_1/cout
T_7_3_wire_logic_cluster/lc_2/in_3

Net : countZ0Z_18
T_7_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g1_1
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_2/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_7/in_3

End 

Net : op_lt_op_lt_count8lto19_0
T_8_3_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_0/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_6/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_0/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_3/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_3/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_6/in_3

End 

Net : count_RNO_0Z0Z_22
T_8_2_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_5/in_0

End 

Net : op_lt_op_lt_count8lto22_2_0_tz_cascade_
T_8_2_wire_logic_cluster/lc_0/ltout
T_8_2_wire_logic_cluster/lc_1/in_2

End 

Net : countZ0Z_20
T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g2_6
T_8_3_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_3/in_1

End 

Net : countZ0Z_22
T_7_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_7/in_0

T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_5/in_1

End 

Net : op_lt_op_lt_count8lto22_1
T_8_3_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_2/in_1

T_8_3_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_1/in_0

End 

Net : op_lt_op_lt_count8lto22
T_8_2_wire_logic_cluster/lc_2/out
T_8_1_sp4_v_t_36
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_5/in_0

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_sp4_v_t_36
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_sp4_v_t_36
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_6/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_sp4_v_t_36
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_6/in_0

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_7/in_0

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_6/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g2_2
T_9_1_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_0/in_3

End 

Net : countZ0Z_11
T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g1_2
T_7_2_wire_logic_cluster/lc_2/in_1

T_7_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g2_2
T_8_1_wire_logic_cluster/lc_3/in_3

End 

Net : countZ0Z_19
T_7_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_4/in_3

T_7_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g1_2
T_7_3_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g3_2
T_8_2_wire_logic_cluster/lc_7/in_0

T_7_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g3_2
T_8_2_wire_logic_cluster/lc_2/in_3

End 

Net : countZ0Z_21
T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g2_0
T_8_3_wire_logic_cluster/lc_7/in_1

T_8_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_4/in_1

End 

Net : op_lt_op_lt_count8lto11_2_cascade_
T_8_1_wire_logic_cluster/lc_3/ltout
T_8_1_wire_logic_cluster/lc_4/in_2

End 

Net : op_lt_op_lt_count8lt14
T_8_1_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_5/in_3

End 

Net : un2_count_1_cry_17
T_7_3_wire_logic_cluster/lc_0/cout
T_7_3_wire_logic_cluster/lc_1/in_3

Net : op_lt_op_lt_count8lt17
T_8_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g1_5
T_8_3_input_2_6
T_8_3_wire_logic_cluster/lc_6/in_2

T_8_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g1_5
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_3/in_3

T_8_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/in_3

End 

Net : countZ0Z_12
T_8_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_0/in_3

T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g0_6
T_8_1_wire_logic_cluster/lc_5/in_3

End 

Net : countZ0Z_13
T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g0_3
T_9_2_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g2_3
T_8_2_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : countZ0Z_14
T_8_3_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_0/in_0

T_8_3_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_wire_logic_cluster/lc_5/in_1

T_8_3_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_35
T_8_1_lc_trk_g2_3
T_8_1_wire_logic_cluster/lc_5/in_0

End 

Net : op_lt_op_lt_count8lto22_d_a0_1
T_9_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g2_0
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : countZ0Z_17
T_8_3_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g3_3
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

T_8_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_input_2_0
T_8_2_wire_logic_cluster/lc_0/in_2

T_8_3_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

End 

Net : countZ0Z_15
T_7_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g1_6
T_7_2_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_input_2_7
T_8_2_wire_logic_cluster/lc_7/in_2

T_7_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_5/in_0

End 

Net : un2_count_1_cry_15
T_7_2_wire_logic_cluster/lc_6/cout
T_7_2_wire_logic_cluster/lc_7/in_3

Net : un2_count_1_cry_6
T_7_1_wire_logic_cluster/lc_5/cout
T_7_1_wire_logic_cluster/lc_6/in_3

Net : count_RNO_0Z0Z_7
T_7_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_0/in_1

End 

Net : countZ0Z_16
T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_7/in_1

T_7_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_7/in_1

T_7_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : un2_count_1_cry_14
T_7_2_wire_logic_cluster/lc_5/cout
T_7_2_wire_logic_cluster/lc_6/in_3

Net : un2_count_1_cry_4
T_7_1_wire_logic_cluster/lc_3/cout
T_7_1_wire_logic_cluster/lc_4/in_3

Net : count_RNO_0Z0Z_5
T_7_1_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_2/in_1

End 

Net : un2_count_1_cry_5
T_7_1_wire_logic_cluster/lc_4/cout
T_7_1_wire_logic_cluster/lc_5/in_3

Net : count_RNO_0Z0Z_6
T_7_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g1_5
T_8_1_wire_logic_cluster/lc_7/in_3

End 

Net : op_lt_op_lt_count8lt14_cascade_
T_8_1_wire_logic_cluster/lc_4/ltout
T_8_1_wire_logic_cluster/lc_5/in_2

End 

Net : op_lt_op_lt_count8lto19_1_N_5
T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g0_5
T_8_1_input_2_7
T_8_1_wire_logic_cluster/lc_7/in_2

T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g3_5
T_8_1_input_2_2
T_8_1_wire_logic_cluster/lc_2/in_2

T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g3_5
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_1/in_3

End 

Net : op_lt_op_lt_count8lt17_cascade_
T_8_2_wire_logic_cluster/lc_5/ltout
T_8_2_wire_logic_cluster/lc_6/in_2

End 

Net : un2_count_1_cry_10
T_7_2_wire_logic_cluster/lc_1/cout
T_7_2_wire_logic_cluster/lc_2/in_3

Net : op_lt_op_lt_count8lto14_0_0_cascade_
T_8_2_wire_logic_cluster/lc_4/ltout
T_8_2_wire_logic_cluster/lc_5/in_2

End 

Net : un2_count_1_cry_9
T_7_2_wire_logic_cluster/lc_0/cout
T_7_2_wire_logic_cluster/lc_1/in_3

Net : op_lt_op_lt_count8lto19_1_m4_i_a3_0
T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_27
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_27
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_0/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_27
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g2_7
T_9_1_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g0_7
T_8_1_wire_logic_cluster/lc_6/in_3

End 

Net : op_lt_op_lt_count8lto22_cascade_
T_8_2_wire_logic_cluster/lc_2/ltout
T_8_2_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_7_2_0_
T_7_2_wire_logic_cluster/carry_in_mux/cout
T_7_2_wire_logic_cluster/lc_0/in_3

Net : un2_count_1_cry_7
T_7_1_wire_logic_cluster/lc_6/cout
T_7_1_wire_logic_cluster/lc_7/in_3

Net : op_lt_op_lt_count8lto19_1_N_5_cascade_
T_8_1_wire_logic_cluster/lc_5/ltout
T_8_1_wire_logic_cluster/lc_6/in_2

End 

Net : un2_count_1_cry_3
T_7_1_wire_logic_cluster/lc_2/cout
T_7_1_wire_logic_cluster/lc_3/in_3

Net : un2_count_1_cry_2
T_7_1_wire_logic_cluster/lc_1/cout
T_7_1_wire_logic_cluster/lc_2/in_3

Net : un2_count_1_cry_1
T_7_1_wire_logic_cluster/lc_0/cout
T_7_1_wire_logic_cluster/lc_1/in_3

Net : op_lt_op_lt_count8lto19_0_cascade_
T_8_3_wire_logic_cluster/lc_4/ltout
T_8_3_wire_logic_cluster/lc_5/in_2

End 

Net : led_c
T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g0_1
T_9_1_input_2_1
T_9_1_wire_logic_cluster/lc_1/in_2

T_9_1_wire_logic_cluster/lc_1/out
T_8_1_sp4_h_l_10
T_7_0_span4_vert_3
T_7_0_lc_trk_g0_3
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : mypll_inst.clk_c
T_12_31_wire_io_cluster/io_1/D_IN_0
T_12_21_sp12_v_t_23
T_12_9_sp12_v_t_23
T_12_0_span12_vert_16
T_12_0_lc_trk_g1_0
T_12_0_wire_gbuf/in

End 

Net : clk_c_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_1_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_2_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_3_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_3_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_3_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_3_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_glb2local_0
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_6/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_12_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_2
T_16_30_sp4_v_t_39
T_16_31_lc_trk_g0_7
T_12_31_wire_pll/RESET

End 

Net : GB_BUFFER_clk_c_g_THRU_CO
T_5_1_wire_logic_cluster/lc_6/out
T_6_0_lc_trk_g1_6
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

