// Seed: 1792166732
module module_0;
  assign module_2.type_0 = 0;
  wire id_2;
endmodule
module module_1 (
    output logic   id_0,
    input  logic   id_1,
    input  supply0 id_2,
    output logic   id_3,
    input  logic   id_4
);
  logic id_6;
  assign id_3 = id_4;
  always begin : LABEL_0
    id_0 <= (id_4);
  end
  module_0 modCall_1 ();
  always_comb id_3 = id_6;
  generate
    wire id_7;
  endgenerate
  wire  id_8;
  uwire id_9 = 1;
endmodule
module module_2 (
    output wand id_0,
    input  wand id_1
);
  wire id_3;
  assign id_0 = 1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
