Info: Starting: Create simulation model
Info: qsys-generate /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading ips/STSource.qsys
Progress: Reading input file
Progress: Adding st_source_bfm_0 [altera_avalon_st_source_bfm 20.1]
Info: altera_avalon_st_source_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module st_source_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: STSource.st_source_bfm_0: Use Packets set to zero - omitting src_startofpacket, src_endofpacket and src_empty ports
Info: STSource.st_source_bfm_0: Use Empty set to zero - omitting src_empty port
Info: STSource.st_source_bfm_0: Use Channels set to zero - omitting src_channel port
Info: STSource.st_source_bfm_0: Use Error set to zero - omitting src_error port
Warning: STSource.st_source_bfm_0.src: The channel signal isn't wide enough to support the number of channels.
Info: STSource: Generating STSource "STSource" for SIM_VERILOG
Info: st_source_bfm_0: "STSource" instantiated altera_avalon_st_source_bfm "st_source_bfm_0"
Info: STSource: Done "STSource" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/STSource.spd --output-directory=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/STSource.spd --output-directory=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource.qsys --block-symbol-file --output-directory=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading ips/STSource.qsys
Progress: Reading input file
Progress: Adding st_source_bfm_0 [altera_avalon_st_source_bfm 20.1]
Progress: Parameterizing module st_source_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: STSource.st_source_bfm_0: Use Packets set to zero - omitting src_startofpacket, src_endofpacket and src_empty ports
Info: STSource.st_source_bfm_0: Use Empty set to zero - omitting src_empty port
Info: STSource.st_source_bfm_0: Use Channels set to zero - omitting src_channel port
Info: STSource.st_source_bfm_0: Use Error set to zero - omitting src_error port
Warning: STSource.st_source_bfm_0.src: The channel signal isn't wide enough to support the number of channels.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource.qsys --synthesis=VERILOG --output-directory=/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading ips/STSource.qsys
Progress: Reading input file
Progress: Adding st_source_bfm_0 [altera_avalon_st_source_bfm 20.1]
Progress: Parameterizing module st_source_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: STSource.st_source_bfm_0: Use Packets set to zero - omitting src_startofpacket, src_endofpacket and src_empty ports
Info: STSource.st_source_bfm_0: Use Empty set to zero - omitting src_empty port
Info: STSource.st_source_bfm_0: Use Channels set to zero - omitting src_channel port
Info: STSource.st_source_bfm_0: Use Error set to zero - omitting src_error port
Warning: STSource.st_source_bfm_0.src: The channel signal isn't wide enough to support the number of channels.
Info: STSource: Generating STSource "STSource" for QUARTUS_SYNTH
Info: st_source_bfm_0: "STSource" instantiated altera_avalon_st_source_bfm "st_source_bfm_0"
Info: STSource: Done "STSource" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
