//todo: exp11 modelsim 

`timescale 1ns/1ns
module tb_div_even;

    reg clk_in;
    reg rst;

    wire clk_out;

    div_even ints1(
        .clk_in(clk_in),
        .rst(rst),
        .clk_out(clk_out)
    );

    always #10 clk_in  = ~clk_in;

    initial begin
        clk_in = 0;
        rst = 0;
        #10 rst = 1;
        clk_in = 1;

        #1000;
        $stop();
    end
endmodule