
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000044                       # Number of seconds simulated
sim_ticks                                    44149500                       # Number of ticks simulated
final_tick                                   44149500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125273                       # Simulator instruction rate (inst/s)
host_op_rate                                   134069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50428899                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676880                       # Number of bytes of host memory used
host_seconds                                     0.88                       # Real time elapsed on the host
sim_insts                                      109670                       # Number of instructions simulated
sim_ops                                        117373                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              88384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         891516325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         450831833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          73930622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          20294681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          73930622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          20294681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          71031382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          20294681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          73930622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          21744301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          73930622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          20294681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          75380242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          20294681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          72481002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          21744301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2001925277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    891516325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     73930622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     73930622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     71031382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     73930622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     73930622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     75380242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     72481002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1406131440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11596960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11596960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11596960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        891516325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        450831833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         73930622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         20294681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         73930622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         20294681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         71031382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         20294681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         73930622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         21744301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         73930622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         20294681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         75380242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         20294681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         72481002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         21744301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2013522237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  88448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   88448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      44147000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.062069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.210417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.513266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          130     44.83%     44.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     18.28%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      9.66%     72.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      6.21%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      3.79%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.07%     84.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.72%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.72%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34     11.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          290                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     27677500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                53590000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20027.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38777.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2003.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2003.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31760.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1685880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   919875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7129200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26596485                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               191250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               39065490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            996.505070                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       193750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37721500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1107600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22226580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4017750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30221910                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.139221                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6664000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31348000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   7323                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             5164                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1157                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                2223                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   1493                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            67.161493                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    753                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 133                       # Number of system calls
system.cpu0.numCycles                           88300                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         36646                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       7323                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              2246                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        32447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2397                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 303                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          452                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    11777                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  360                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             49622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.884910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.219635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   29335     59.12%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    7418     14.95%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2114      4.26%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   10755     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               49622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.082933                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.415017                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13230                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                18299                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    16564                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  652                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   877                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 861                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  344                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 35284                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 3896                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   877                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16115                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2266                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7491                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    14302                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 8571                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 32395                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1270                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   72                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  8130                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              36226                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               151540                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           38929                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                26278                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    9948                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               113                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           111                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1730                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                5163                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5049                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     30849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                244                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    28008                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              412                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           7818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        19462                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            45                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        49622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.564427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.949836                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34245     69.01%     69.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               6192     12.48%     81.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               5943     11.98%     93.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3041      6.13%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                198      0.40%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          49622                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2316     38.33%     38.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.03%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     38.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  1277     21.14%     59.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2447     40.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                18484     66.00%     66.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 108      0.39%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                4817     17.20%     83.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4596     16.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 28008                       # Type of FU issued
system.cpu0.iq.rate                          0.317191                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       6042                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.215724                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            112016                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            38899                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        26247                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 34002                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              63                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1672                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          878                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   877                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    559                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  390                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              31108                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 5163                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5049                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               109                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  385                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            28                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          864                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 892                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                26806                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4417                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1202                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                        8841                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4306                       # Number of branches executed
system.cpu0.iew.exec_stores                      4424                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.303579                       # Inst execution rate
system.cpu0.iew.wb_sent                         26411                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        26275                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    12587                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    23666                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.297565                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.531860                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6616                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              836                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        48289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.481994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.173421                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37148     76.93%     76.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6034     12.50%     89.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2187      4.53%     93.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1063      2.20%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          662      1.37%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          611      1.27%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          285      0.59%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          127      0.26%     99.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          172      0.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        48289                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               19162                       # Number of instructions committed
system.cpu0.commit.committedOps                 23275                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7662                       # Number of memory references committed
system.cpu0.commit.loads                         3491                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      3756                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    20061                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 310                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           15502     66.60%     66.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            108      0.46%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     67.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3491     15.00%     82.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4171     17.92%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            23275                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  172                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       77630                       # The number of ROB reads
system.cpu0.rob.rob_writes                      61119                       # The number of ROB writes
system.cpu0.timesIdled                            452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          38678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      19162                       # Number of Instructions Simulated
system.cpu0.committedOps                        23275                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.608078                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.608078                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.217010                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217010                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   30560                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  14931                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    92515                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   14459                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  10107                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               17                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          163.925087                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7156                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              298                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.013423                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   163.925087                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.160083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.160083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.274414                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            16966                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           16966                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         3964                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           3964                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3109                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3109                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7075                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7075                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          911                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1141                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1141                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1141                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1141                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13717505                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13717505                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     51836480                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     51836480                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       163000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       163000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     65553985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     65553985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     65553985                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     65553985                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4194                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4194                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4020                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4020                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         8214                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         8214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         8216                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         8216                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.054840                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054840                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.226617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.226617                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.138909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138909                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.138875                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138875                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59641.326087                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59641.326087                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56900.636663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56900.636663                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        40750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        40750                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57453.098160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57453.098160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57453.098160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57453.098160                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7513                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.415730                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu0.dcache.writebacks::total                8                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           77                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          744                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          744                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          821                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          821                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          167                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          320                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9298749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9298749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9422003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9422003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       149000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       149000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18720752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18720752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18720752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18720752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.036481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.038958                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038958                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.038948                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038948                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60776.137255                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60776.137255                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 56419.179641                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56419.179641                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        37250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58502.350000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58502.350000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58502.350000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58502.350000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              237                       # number of replacements
system.cpu0.icache.tags.tagsinuse          246.074273                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              11006                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.895935                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   246.074273                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.480614                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.480614                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            24159                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           24159                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        11006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          11006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        11006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           11006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        11006                       # number of overall hits
system.cpu0.icache.overall_hits::total          11006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          766                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          766                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          766                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           766                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          766                       # number of overall misses
system.cpu0.icache.overall_misses::total          766                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42080239                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42080239                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42080239                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42080239                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42080239                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42080239                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        11772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        11772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        11772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        11772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        11772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        11772                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.065070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.065070                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.065070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.065070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.065070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.065070                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54935.037859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54935.037859                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54935.037859                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54935.037859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54935.037859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54935.037859                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12249                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.525316                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets     7.333333                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          150                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          150                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          616                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          616                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34588992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34588992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34588992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34588992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34588992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34588992                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.052328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.052328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.052328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.052328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.052328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.052328                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56150.961039                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56150.961039                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56150.961039                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56150.961039                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56150.961039                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56150.961039                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4376                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4037                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              118                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2158                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2081                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.431881                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    129                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           16302                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         18421                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4376                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2210                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    275                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     4885                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             11889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.660863                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.209492                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2343     19.71%     19.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4366     36.72%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     160      1.35%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    5020     42.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               11889                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.268433                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.129984                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1609                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1325                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     8729                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  116                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   110                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 139                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 18256                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  397                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   110                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    1954                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    156                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1030                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     8483                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  156                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 17845                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  113                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                   90                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.SQFullEvents                    26                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              30804                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                86422                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           23905                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                29560                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    1240                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      339                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2573                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                524                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              143                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     17652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    17447                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               48                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined            957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         2029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        11889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.467491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.070280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3132     26.34%     26.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2228     18.74%     45.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4404     37.04%     82.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               2089     17.57%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 36      0.30%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          11889                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2359     77.98%     77.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     2      0.07%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     78.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   297      9.82%     87.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  367     12.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                14342     82.20%     82.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.29%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2579     14.78%     97.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                475      2.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 17447                       # Type of FU issued
system.cpu1.iq.rate                          1.070237                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3025                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.173382                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             49854                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            18663                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        17166                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 20472                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          205                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          122                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   110                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     46                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              17706                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2573                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 524                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            17                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                  95                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                17280                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2533                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              165                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                        2984                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3978                       # Number of branches executed
system.cpu1.iew.exec_stores                       451                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.059993                       # Inst execution rate
system.cpu1.iew.wb_sent                         17190                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        17166                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    11962                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    20364                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.053000                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.587409                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts            774                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               91                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11733                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.427342                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.784057                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3693     31.48%     31.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5674     48.36%     79.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          270      2.30%     82.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          158      1.35%     83.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           59      0.50%     83.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1617     13.78%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          151      1.29%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           56      0.48%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           55      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11733                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               16157                       # Number of instructions committed
system.cpu1.commit.committedOps                 16747                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2770                       # Number of memory references committed
system.cpu1.commit.loads                         2368                       # Number of loads committed
system.cpu1.commit.membars                         27                       # Number of memory barriers committed
system.cpu1.commit.branches                      3914                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    12936                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  65                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           13926     83.16%     83.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.30%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2368     14.14%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           402      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            16747                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                   55                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       28978                       # The number of ROB reads
system.cpu1.rob.rob_writes                      35212                       # The number of ROB writes
system.cpu1.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       71997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      16157                       # Number of Instructions Simulated
system.cpu1.committedOps                        16747                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.008974                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.008974                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.991105                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.991105                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   23016                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   7462                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    59175                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   22669                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3425                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.120319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2810                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               28                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           100.357143                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.120319                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             5841                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            5841                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2440                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           367                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2807                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2807                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2808                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2808                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           54                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           27                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           81                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            81                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           82                       # number of overall misses
system.cpu1.dcache.overall_misses::total           82                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2498723                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2498723                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1614250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1614250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        61500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4112973                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4112973                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4112973                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4112973                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         2890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021652                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.068528                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.068528                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.028047                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028047                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.028374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028374                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 46272.648148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46272.648148                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59787.037037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59787.037037                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12300                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12300                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 50777.444444                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50777.444444                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 50158.207317                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50158.207317                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           24                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           41                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           41                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           41                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1497507                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1497507                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       503000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       503000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2000507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2000507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2010007                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2010007                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012029                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012029                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.025381                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025381                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013850                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013850                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 49916.900000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49916.900000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        50300                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        50300                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9300                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9300                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 50012.675000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50012.675000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49024.560976                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49024.560976                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.715417                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               4814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            94.392157                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.715417                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013116                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013116                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             9819                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            9819                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         4814                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           4814                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         4814                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            4814                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         4814                       # number of overall hits
system.cpu1.icache.overall_hits::total           4814                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           70                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           70                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           70                       # number of overall misses
system.cpu1.icache.overall_misses::total           70                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5705249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5705249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5705249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5705249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5705249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5705249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         4884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         4884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         4884                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         4884                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         4884                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         4884                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.014333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014333                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.014333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014333                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.014333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014333                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 81503.557143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81503.557143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 81503.557143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81503.557143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 81503.557143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81503.557143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1611                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   134.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4279499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4279499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4279499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4279499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4279499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4279499                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.010442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.010442                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010442                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.010442                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010442                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 83911.745098                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83911.745098                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 83911.745098                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83911.745098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 83911.745098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83911.745098                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3910                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3576                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              118                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                1916                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1839                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.981211                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    129                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15774                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         16543                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3910                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              1968                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         9026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    275                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     4412                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   39                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             11132                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.603126                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.229069                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2529     22.72%     22.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    3906     35.09%     57.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     151      1.36%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    4546     40.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               11132                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.247876                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.048751                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1619                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1451                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     7846                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  106                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   110                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 136                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 16372                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  412                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   110                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    1960                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    139                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1208                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     7599                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  116                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 15960                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  119                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                   78                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              27396                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                77220                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           21312                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                26171                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    1214                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                25                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      303                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2328                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                494                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              129                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              57                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     15769                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 57                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    15553                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               25                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined            931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         2050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        11132                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.397143                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.087462                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3290     29.55%     29.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2057     18.48%     48.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               3892     34.96%     82.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1860     16.71%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 33      0.30%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          11132                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2073     76.66%     76.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.04%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     76.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   287     10.61%     87.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  343     12.68%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                12723     81.80%     81.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.33%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2326     14.96%     97.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                453      2.91%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 15553                       # Type of FU issued
system.cpu2.iq.rate                          0.985990                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2704                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.173857                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             44964                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            16759                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        15284                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 18257                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          210                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          111                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   110                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     37                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              15828                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2328                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 494                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            15                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                  96                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                15391                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2269                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              159                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2703                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3517                       # Number of branches executed
system.cpu2.iew.exec_stores                       434                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.975720                       # Inst execution rate
system.cpu2.iew.wb_sent                         15308                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        15284                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    10596                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    17997                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.968936                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.588765                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts            738                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts               91                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10985                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.355940                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.769396                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3846     35.01%     35.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         5025     45.74%     80.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          253      2.30%     83.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          142      1.29%     84.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           55      0.50%     84.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1424     12.96%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          130      1.18%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           62      0.56%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           48      0.44%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10985                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               14343                       # Number of instructions committed
system.cpu2.commit.committedOps                 14895                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2501                       # Number of memory references committed
system.cpu2.commit.loads                         2118                       # Number of loads committed
system.cpu2.commit.membars                         25                       # Number of memory barriers committed
system.cpu2.commit.branches                      3463                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    11529                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  61                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           12343     82.87%     82.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.34%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.21% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2118     14.22%     97.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           383      2.57%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            14895                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                   48                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       26362                       # The number of ROB reads
system.cpu2.rob.rob_writes                      31425                       # The number of ROB writes
system.cpu2.timesIdled                             50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       72525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      14343                       # Number of Instructions Simulated
system.cpu2.committedOps                        14895                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.099770                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.099770                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.909281                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.909281                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   20469                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   6714                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    52746                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   19969                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   3165                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            4.076372                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2529                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            87.206897                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     4.076372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003981                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.003981                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5290                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5290                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2180                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2180                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          348                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           348                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2528                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2528                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2529                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2529                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           56                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           79                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           80                       # number of overall misses
system.cpu2.dcache.overall_misses::total           80                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2174999                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2174999                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1465250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1465250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       109000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3640249                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3640249                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3640249                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3640249                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2236                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2236                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          371                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          371                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2607                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2607                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2609                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2609                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.025045                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025045                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.061995                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.061995                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030303                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030663                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030663                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 38839.267857                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38839.267857                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 63706.521739                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63706.521739                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12111.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12111.111111                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 46079.101266                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46079.101266                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 45503.112500                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45503.112500                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          204                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           26                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           40                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           40                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           39                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           40                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1024501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1024501                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       409750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       409750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1434251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1434251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1443751                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1443751                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013417                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013417                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.024259                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.024259                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014960                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.015332                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015332                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 34150.033333                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 34150.033333                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 45527.777778                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 45527.777778                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9111.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9111.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 36775.666667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36775.666667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 36093.775000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36093.775000                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.389524                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               4343                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            85.156863                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.389524                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.012480                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.012480                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8873                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8873                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         4343                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           4343                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         4343                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            4343                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         4343                       # number of overall hits
system.cpu2.icache.overall_hits::total           4343                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           68                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           68                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           68                       # number of overall misses
system.cpu2.icache.overall_misses::total           68                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5640500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5640500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5640500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5640500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5640500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5640500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         4411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         4411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         4411                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         4411                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         4411                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         4411                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015416                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015416                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015416                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015416                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015416                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015416                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 82948.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82948.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 82948.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82948.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 82948.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82948.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1653                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   127.153846                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           51                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           51                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           51                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4320250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4320250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4320250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4320250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4320250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4320250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.011562                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011562                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.011562                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011562                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.011562                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011562                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 84710.784314                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84710.784314                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 84710.784314                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84710.784314                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 84710.784314                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84710.784314                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   3637                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3334                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              111                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                1785                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1713                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.966387                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    115                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           15161                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1459                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         15416                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       3637                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1828                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    257                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     4094                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   31                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             10177                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.633880                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.221283                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2168     21.30%     21.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    3630     35.67%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     139      1.37%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    4240     41.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               10177                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.239892                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.016819                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1449                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1211                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     7314                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  102                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   101                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 128                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 15315                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  419                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   101                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    1782                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    157                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           900                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     7069                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  168                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 14923                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  120                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                   90                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                    50                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands              25554                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                72202                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           19938                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                24385                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1158                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      304                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2187                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                477                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              133                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     14757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    14552                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               33                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined            892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         1950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        10177                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.429891                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.080407                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2865     28.15%     28.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1868     18.36%     46.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               3679     36.15%     82.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1734     17.04%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 31      0.30%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          10177                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1979     76.17%     76.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     1      0.04%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     76.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   285     10.97%     87.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  333     12.82%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                11884     81.67%     81.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  51      0.35%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2184     15.01%     97.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                433      2.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 14552                       # Type of FU issued
system.cpu3.iq.rate                          0.959831                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2598                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.178532                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             41909                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            15695                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        14290                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 17150                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               1                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          198                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          113                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   101                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     38                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              14803                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2187                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 477                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  89                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                14388                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2130                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              161                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            2                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2541                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3278                       # Number of branches executed
system.cpu3.iew.exec_stores                       411                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.949014                       # Inst execution rate
system.cpu3.iew.wb_sent                         14311                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        14290                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     9899                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    16891                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.942550                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.586052                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts            702                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               84                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        10038                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.385635                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.782991                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3401     33.88%     33.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         4648     46.30%     80.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          245      2.44%     82.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          146      1.45%     84.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           51      0.51%     84.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1310     13.05%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          130      1.30%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           57      0.57%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           50      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        10038                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               13377                       # Number of instructions committed
system.cpu3.commit.committedOps                 13909                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2353                       # Number of memory references committed
system.cpu3.commit.loads                         1989                       # Number of loads committed
system.cpu3.commit.membars                         25                       # Number of memory barriers committed
system.cpu3.commit.branches                      3225                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    10777                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  59                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           11505     82.72%     82.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.37%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1989     14.30%     97.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           364      2.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            13909                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   50                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       24404                       # The number of ROB reads
system.cpu3.rob.rob_writes                      29373                       # The number of ROB writes
system.cpu3.timesIdled                             51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       73138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      13377                       # Number of Instructions Simulated
system.cpu3.committedOps                        13909                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.133363                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.133363                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.882330                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.882330                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   19125                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   6300                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    49323                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   18598                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   2981                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            3.932910                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2388                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            82.344828                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     3.932910                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.003841                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.003841                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             4984                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            4984                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2050                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2050                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          335                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           335                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2385                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2385                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2386                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2386                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           56                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           23                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           79                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           80                       # number of overall misses
system.cpu3.dcache.overall_misses::total           80                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2278996                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2278996                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1743750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1743750                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        36000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4022746                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4022746                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4022746                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4022746                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2106                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2106                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          358                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          358                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2464                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2464                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2466                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2466                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026591                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026591                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.064246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.064246                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.032062                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032062                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.032441                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032441                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 40696.357143                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40696.357143                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 75815.217391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75815.217391                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 50920.835443                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50920.835443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 50284.325000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50284.325000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          258                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          258                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           27                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           42                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           42                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           29                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           37                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           38                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       978252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       978252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       517750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       517750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1496002                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1496002                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1505502                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1505502                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013770                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013770                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.022346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.015016                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.015016                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.015410                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.015410                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 33732.827586                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33732.827586                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 64718.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64718.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 40432.486486                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40432.486486                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 39618.473684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39618.473684                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            5.927775                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               4031                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            82.265306                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     5.927775                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011578                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.011578                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             8233                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            8233                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         4031                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           4031                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         4031                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            4031                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         4031                       # number of overall hits
system.cpu3.icache.overall_hits::total           4031                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5082000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5082000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5082000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5082000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5082000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5082000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         4092                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         4092                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         4092                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         4092                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         4092                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         4092                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.014907                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014907                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.014907                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014907                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.014907                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014907                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 83311.475410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 83311.475410                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 83311.475410                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 83311.475410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 83311.475410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 83311.475410                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1322                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   120.181818                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           49                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           49                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4215750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4215750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4215750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4215750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4215750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4215750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.011975                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011975                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.011975                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011975                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.011975                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011975                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 86035.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 86035.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 86035.714286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 86035.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 86035.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 86035.714286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   3522                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             3212                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              100                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                1732                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   1656                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            95.612009                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    118                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           14667                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         14600                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       3522                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              1774                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         7890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    231                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          200                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                     3901                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   32                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples              9685                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.629840                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.222043                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    2075     21.42%     21.42% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                    3462     35.75%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     121      1.25%     58.42% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                    4027     41.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                9685                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.240131                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.995432                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1300                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 1260                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     6947                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                   90                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                    88                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 14512                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  366                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                    88                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    1596                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    113                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1054                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     6731                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  103                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 14162                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                   93                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                   67                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.SQFullEvents                     8                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands              24449                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups                68472                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           18803                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                23325                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    1120                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                      261                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                2020                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                439                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              121                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     14010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    13822                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               26                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined            884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         1737                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples         9685                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.427155                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.084696                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               2748     28.37%     28.37% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               1786     18.44%     46.81% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               3447     35.59%     82.41% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               1674     17.28%     99.69% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                 30      0.31%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total           9685                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   1871     77.76%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     77.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                   227      9.43%     87.20% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  308     12.80%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                11404     82.51%     82.51% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                   3      0.02%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.53% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                2010     14.54%     97.07% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                405      2.93%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 13822                       # Type of FU issued
system.cpu4.iq.rate                          0.942388                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       2406                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.174070                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             39759                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            14943                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        13584                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 16228                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               1                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          189                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          113                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                    88                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     48                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              14062                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 2020                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 439                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            13                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                  77                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                13674                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 1969                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              146                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        2352                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3172                       # Number of branches executed
system.cpu4.iew.exec_stores                       383                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.932297                       # Inst execution rate
system.cpu4.iew.wb_sent                         13610                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        13584                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                     9404                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    16001                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.926161                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.587713                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts            728                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts               73                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         9549                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.379726                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.775264                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3226     33.78%     33.78% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         4485     46.97%     80.75% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          190      1.99%     82.74% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          108      1.13%     83.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           42      0.44%     84.31% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1294     13.55%     97.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          117      1.23%     99.09% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           50      0.52%     99.61% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8           37      0.39%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         9549                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               12685                       # Number of instructions committed
system.cpu4.commit.committedOps                 13175                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          2157                       # Number of memory references committed
system.cpu4.commit.loads                         1831                       # Number of loads committed
system.cpu4.commit.membars                         23                       # Number of memory barriers committed
system.cpu4.commit.branches                      3114                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    10148                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  55                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           11016     83.61%     83.61% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult              2      0.02%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           1831     13.90%     97.53% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           326      2.47%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            13175                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                   37                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       23233                       # The number of ROB reads
system.cpu4.rob.rob_writes                      27956                       # The number of ROB writes
system.cpu4.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       73632                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      12685                       # Number of Instructions Simulated
system.cpu4.committedOps                        13175                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.156248                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.156248                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.864867                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.864867                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   18097                       # number of integer regfile reads
system.cpu4.int_regfile_writes                   5869                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    46749                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   17998                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   2832                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            3.317150                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               2202                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               24                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            91.750000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     3.317150                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.003239                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.003239                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             4583                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            4583                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         1900                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           1900                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          297                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           297                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         2197                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            2197                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         2198                       # number of overall hits
system.cpu4.dcache.overall_hits::total           2198                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           44                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           19                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            7                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data           63                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data           64                       # number of overall misses
system.cpu4.dcache.overall_misses::total           64                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      1959490                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      1959490                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1281000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1281000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        87500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        87500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      3240490                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      3240490                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      3240490                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      3240490                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         1944                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         1944                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          316                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          316                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         2260                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         2260                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         2262                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         2262                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.022634                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022634                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.060127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.060127                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.027876                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.027876                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.028294                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028294                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 44533.863636                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 44533.863636                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 67421.052632                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 67421.052632                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data        12500                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 51436.349206                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 51436.349206                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 50632.656250                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 50632.656250                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          145                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          145                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           19                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           31                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           31                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           25                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            7                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           32                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           33                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1040002                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1040002                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       433000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       433000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        66500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        66500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1473002                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1473002                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1482002                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1482002                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.012860                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.012860                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.022152                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.022152                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014159                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014159                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014589                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014589                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 41600.080000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 41600.080000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 61857.142857                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 61857.142857                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 46031.312500                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 46031.312500                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 44909.151515                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 44909.151515                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            5.856438                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               3840                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            75.294118                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     5.856438                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.011438                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.011438                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             7849                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            7849                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         3840                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           3840                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         3840                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            3840                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         3840                       # number of overall hits
system.cpu4.icache.overall_hits::total           3840                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      5091749                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5091749                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      5091749                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5091749                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      5091749                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5091749                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         3899                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         3899                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         3899                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         3899                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         3899                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         3899                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015132                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015132                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015132                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015132                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015132                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015132                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 86300.830508                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 86300.830508                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 86300.830508                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 86300.830508                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 86300.830508                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 86300.830508                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         2268                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   151.200000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           51                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           51                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           51                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4541999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4541999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4541999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4541999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4541999                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4541999                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.013080                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.013080                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.013080                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.013080                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.013080                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.013080                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 89058.803922                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 89058.803922                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 89058.803922                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 89058.803922                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 89058.803922                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 89058.803922                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   3377                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             3064                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect               98                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                1666                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   1587                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            95.258103                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           14165                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              1365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         14032                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       3377                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              1703                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         7632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    227                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                 639                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          314                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                     3752                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   28                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             10105                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.505096                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.253261                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    2787     27.58%     27.58% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                    3312     32.78%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     121      1.20%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                    3885     38.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               10105                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.238405                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.990611                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1889                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 1376                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     6666                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                   88                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                    86                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 128                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 13950                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  368                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                    86                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2179                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    119                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1178                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     6453                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                   90                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 13602                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                   94                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                   67                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands              23385                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups                65744                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           18040                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                22252                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    1122                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                      247                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                1952                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                444                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              119                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     13459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 45                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    13270                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               26                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined            901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         1743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        10105                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.313211                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.111717                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3457     34.21%     34.21% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               1696     16.78%     50.99% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               3312     32.78%     83.77% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               1610     15.93%     99.70% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                 30      0.30%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          10105                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   1799     76.88%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     76.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                   232      9.91%     86.79% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  309     13.21%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                10916     82.26%     82.26% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                   3      0.02%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.28% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                1945     14.66%     96.94% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                406      3.06%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 13270                       # Type of FU issued
system.cpu5.iq.rate                          0.936816                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       2340                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.176338                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             39008                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            14405                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        13028                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 15610                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               1                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          194                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          120                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                    86                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              13507                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 1952                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 444                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            13                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                  75                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                13117                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 1904                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              150                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        2286                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3032                       # Number of branches executed
system.cpu5.iew.exec_stores                       382                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.926015                       # Inst execution rate
system.cpu5.iew.wb_sent                         13055                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        13028                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                     8988                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    15307                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.919732                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.587182                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts            749                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts               71                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         9968                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.264346                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.741567                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3923     39.36%     39.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         4277     42.91%     82.26% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          190      1.91%     84.17% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          111      1.11%     85.28% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           42      0.42%     85.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1225     12.29%     97.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          116      1.16%     99.16% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           48      0.48%     99.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8           36      0.36%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         9968                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               12113                       # Number of instructions committed
system.cpu5.commit.committedOps                 12603                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          2082                       # Number of memory references committed
system.cpu5.commit.loads                         1758                       # Number of loads committed
system.cpu5.commit.membars                         23                       # Number of memory barriers committed
system.cpu5.commit.branches                      2971                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                     9719                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  55                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           10519     83.46%     83.46% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult              2      0.02%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.48% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           1758     13.95%     97.43% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           324      2.57%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            12603                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                   36                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       23102                       # The number of ROB reads
system.cpu5.rob.rob_writes                      26853                       # The number of ROB writes
system.cpu5.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       74134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      12113                       # Number of Instructions Simulated
system.cpu5.committedOps                        12603                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              1.169405                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        1.169405                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.855136                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.855136                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   17328                       # number of integer regfile reads
system.cpu5.int_regfile_writes                   5671                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    44883                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   17143                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   2764                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            3.208802                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               2137                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               24                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            89.041667                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     3.208802                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.003134                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.003134                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             4448                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            4448                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         1837                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           1837                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          297                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           297                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         2134                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            2134                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         2135                       # number of overall hits
system.cpu5.dcache.overall_hits::total           2135                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           42                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           19                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data           61                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data           62                       # number of overall misses
system.cpu5.dcache.overall_misses::total           62                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      1882745                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      1882745                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1673750                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1673750                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        66000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        66000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      3556495                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      3556495                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      3556495                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      3556495                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         1879                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         1879                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          316                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          316                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         2195                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         2195                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         2197                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         2197                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.022352                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022352                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.060127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.060127                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.027790                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027790                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.028220                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.028220                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 44827.261905                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 44827.261905                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 88092.105263                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88092.105263                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        13200                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        13200                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 58303.196721                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 58303.196721                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 57362.822581                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 57362.822581                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          146                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           16                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           28                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           28                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           26                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           33                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           34                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       904751                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       904751                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       488250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       488250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        51000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        51000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1393001                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1393001                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1402501                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1402501                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.013837                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.013837                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.022152                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.022152                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.015034                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.015034                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.015476                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.015476                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 34798.115385                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 34798.115385                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data        69750                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        69750                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data        10200                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10200                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 42212.151515                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 42212.151515                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 41250.029412                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 41250.029412                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            5.651911                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               3693                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            72.411765                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     5.651911                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.011039                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.011039                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             7551                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            7551                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         3693                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           3693                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         3693                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            3693                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         3693                       # number of overall hits
system.cpu5.icache.overall_hits::total           3693                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5026499                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5026499                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5026499                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5026499                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5026499                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5026499                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         3750                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         3750                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         3750                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         3750                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         3750                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         3750                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.015200                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.015200                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.015200                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.015200                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.015200                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.015200                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 88184.192982                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 88184.192982                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 88184.192982                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 88184.192982                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 88184.192982                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 88184.192982                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         2161                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   144.066667                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           51                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           51                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           51                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4369249                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4369249                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4369249                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4369249                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4369249                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4369249                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.013600                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.013600                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.013600                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.013600                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.013600                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.013600                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 85671.549020                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 85671.549020                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 85671.549020                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 85671.549020                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 85671.549020                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 85671.549020                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   3166                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             2856                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              103                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                1553                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   1473                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            94.848680                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    115                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13527                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1290                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         13159                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       3166                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              1588                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         7173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    235                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                     3546                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   46                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              8929                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.600851                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.231741                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    2052     22.98%     22.98% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                    3110     34.83%     57.81% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     117      1.31%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                    3650     40.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                8929                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.234050                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.972795                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1228                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 1305                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     6216                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                   90                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                    90                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 126                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 13053                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  344                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                    90                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    1518                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    158                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1061                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     6006                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                   96                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 12720                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                   87                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                   67                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.RenamedOperands              21771                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups                61464                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           16833                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                20621                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    1144                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                      260                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                1833                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                424                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     12551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    12370                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               40                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined            889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         1755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         8929                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.385374                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.094695                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2722     30.48%     30.48% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               1589     17.80%     48.28% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               3098     34.70%     82.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               1495     16.74%     99.72% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                 25      0.28%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           8929                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   1696     76.57%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     76.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                   222     10.02%     86.59% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  297     13.41%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                10155     82.09%     82.09% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   3      0.02%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.12% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                1826     14.76%     96.88% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                386      3.12%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 12370                       # Type of FU issued
system.cpu6.iq.rate                          0.914467                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       2215                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.179062                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             35922                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            13492                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        12124                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 14585                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               2                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          188                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          109                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                    90                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              12606                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 1833                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 424                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                  81                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                12221                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 1790                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              147                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        2151                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    2816                       # Number of branches executed
system.cpu6.iew.exec_stores                       361                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.903452                       # Inst execution rate
system.cpu6.iew.wb_sent                         12149                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        12124                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                     8345                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    14241                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.896282                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.585984                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts            743                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts               76                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         8784                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.333561                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.760920                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3164     36.02%     36.02% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         3966     45.15%     81.17% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          189      2.15%     83.32% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          107      1.22%     84.54% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           42      0.48%     85.02% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1125     12.81%     97.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          115      1.31%     99.13% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           42      0.48%     99.61% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8           34      0.39%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         8784                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               11244                       # Number of instructions committed
system.cpu6.commit.committedOps                 11714                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          1960                       # Number of memory references committed
system.cpu6.commit.loads                         1645                       # Number of loads committed
system.cpu6.commit.membars                         23                       # Number of memory barriers committed
system.cpu6.commit.branches                      2755                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                     9042                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  53                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu            9752     83.25%     83.25% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              2      0.02%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           1645     14.04%     97.31% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           315      2.69%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            11714                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                   34                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       21038                       # The number of ROB reads
system.cpu6.rob.rob_writes                      25077                       # The number of ROB writes
system.cpu6.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       74772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      11244                       # Number of Instructions Simulated
system.cpu6.committedOps                        11714                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              1.203042                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        1.203042                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.831226                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.831226                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   16100                       # number of integer regfile reads
system.cpu6.int_regfile_writes                   5297                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    41835                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   15904                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   2622                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            2.844081                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1997                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               23                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            86.826087                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     2.844081                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.002777                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.002777                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.022461                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             4174                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            4174                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         1708                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           1708                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          284                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           284                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         1992                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1992                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         1993                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1993                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           42                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           19                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            9                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data           61                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data           62                       # number of overall misses
system.cpu6.dcache.overall_misses::total           62                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2596485                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2596485                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2540000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2540000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       109500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       109500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      5136485                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      5136485                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      5136485                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      5136485                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         1750                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         1750                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          303                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          303                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         2053                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         2053                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         2055                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         2055                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.024000                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.024000                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.062706                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.062706                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.029713                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.029713                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.030170                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.030170                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 61821.071429                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 61821.071429                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 133684.210526                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 133684.210526                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 12333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 84204.672131                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 84204.672131                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 82846.532258                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 82846.532258                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          618                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          618                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           18                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           30                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           30                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           24                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           31                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           32                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1001003                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1001003                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       644250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       644250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        82500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        82500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1645253                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1645253                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1654253                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1654253                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.013714                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.013714                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.023102                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.023102                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.015100                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.015100                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.015572                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.015572                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 41708.458333                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 41708.458333                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 92035.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 92035.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 53072.677419                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 53072.677419                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 51695.406250                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 51695.406250                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            5.454383                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               3476                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            66.846154                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     5.454383                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.010653                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.010653                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             7142                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            7142                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         3476                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           3476                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         3476                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            3476                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         3476                       # number of overall hits
system.cpu6.icache.overall_hits::total           3476                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           69                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           69                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           69                       # number of overall misses
system.cpu6.icache.overall_misses::total           69                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5092497                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5092497                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5092497                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5092497                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5092497                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5092497                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         3545                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         3545                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         3545                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         3545                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         3545                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         3545                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.019464                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.019464                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.019464                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.019464                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.019464                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.019464                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 73804.304348                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 73804.304348                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 73804.304348                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 73804.304348                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 73804.304348                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 73804.304348                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         1628                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    90.444444                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           52                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           52                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4045247                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4045247                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4045247                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4045247                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4045247                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4045247                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.014669                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.014669                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.014669                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.014669                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.014669                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.014669                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 77793.211538                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 77793.211538                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 77793.211538                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 77793.211538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 77793.211538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 77793.211538                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   2927                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             2656                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect               88                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                1439                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   1363                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.718555                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    105                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           13168                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              1564                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         12168                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       2927                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              1468                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         6710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    207                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                     3257                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   30                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              8592                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.533985                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.245178                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    2235     26.01%     26.01% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                    2890     33.64%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     111      1.29%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                    3356     39.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                8592                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.222281                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.924058                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    1261                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 1396                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     5790                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                   70                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                    75                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 114                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 12102                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  314                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                    75                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    1510                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                     72                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1221                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     5604                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  110                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 11827                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                   61                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                   59                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands              20310                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups                57133                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           15662                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                19417                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                     893                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                      226                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                1716                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                377                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              109                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     11718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 41                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    11556                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               32                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined            704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         1429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         8592                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.344972                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.105931                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               2813     32.74%     32.74% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               1449     16.86%     49.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               2906     33.82%     83.43% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               1401     16.31%     99.73% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                 23      0.27%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           8592                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1579     77.44%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     77.44% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                   198      9.71%     87.15% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  262     12.85%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                 9496     82.17%     82.17% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   3      0.03%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.20% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                1700     14.71%     96.91% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                357      3.09%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 11556                       # Type of FU issued
system.cpu7.iq.rate                          0.877582                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       2039                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.176445                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             33775                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            12463                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        11352                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 13595                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          169                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores           63                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                    75                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     43                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              11762                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 1716                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 377                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           51                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                  63                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                11433                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 1667                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              123                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        2014                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    2628                       # Number of branches executed
system.cpu7.iew.exec_stores                       347                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.868241                       # Inst execution rate
system.cpu7.iew.wb_sent                         11373                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        11352                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                     7783                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    13277                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.862090                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.586202                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts            605                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               60                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         8474                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.304579                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.753514                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3175     37.47%     37.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         3743     44.17%     81.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          170      2.01%     83.64% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          100      1.18%     84.82% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           39      0.46%     85.28% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1065     12.57%     97.85% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          115      1.36%     99.21% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           35      0.41%     99.62% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8           32      0.38%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         8474                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               10589                       # Number of instructions committed
system.cpu7.commit.committedOps                 11055                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          1861                       # Number of memory references committed
system.cpu7.commit.loads                         1547                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      2587                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                     8549                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  52                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu            9192     83.15%     83.15% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              2      0.02%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           1547     13.99%     97.16% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           314      2.84%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            11055                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                   32                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       19920                       # The number of ROB reads
system.cpu7.rob.rob_writes                      23439                       # The number of ROB writes
system.cpu7.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       75131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      10589                       # Number of Instructions Simulated
system.cpu7.committedOps                        11055                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              1.243555                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        1.243555                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.804146                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.804146                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   15093                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   4976                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    39120                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   14844                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   2489                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            3.263401                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               1903                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               28                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            67.964286                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     3.263401                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.003187                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.003187                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             3962                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            3962                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         1609                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           1609                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          288                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           288                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data         1897                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1897                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         1898                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1898                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           39                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           20                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            2                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           59                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           60                       # number of overall misses
system.cpu7.dcache.overall_misses::total           60                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1720000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1720000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1207750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1207750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        24000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        24000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      2927750                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      2927750                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      2927750                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      2927750                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         1648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         1648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          308                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          308                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         1956                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1956                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         1958                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1958                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.023665                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.023665                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.064935                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.064935                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.030164                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030164                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.030644                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030644                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 44102.564103                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 44102.564103                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 60387.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 60387.500000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 49622.881356                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 49622.881356                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 48795.833333                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 48795.833333                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           14                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           25                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           25                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           25                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           34                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           35                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1007250                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1007250                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       408750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       408750                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1416000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1416000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1425500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1425500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.015170                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.015170                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.029221                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.029221                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.017382                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.017382                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.017875                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.017875                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data        40290                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total        40290                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 45416.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 45416.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 41647.058824                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 41647.058824                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 40728.571429                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 40728.571429                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.193774                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               3195                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            63.900000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.193774                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.010144                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.010144                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             6562                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            6562                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         3195                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           3195                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         3195                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            3195                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         3195                       # number of overall hits
system.cpu7.icache.overall_hits::total           3195                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total           61                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4536500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4536500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4536500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4536500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4536500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4536500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         3256                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         3256                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         3256                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         3256                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         3256                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         3256                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.018735                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018735                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.018735                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018735                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.018735                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018735                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 74368.852459                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 74368.852459                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 74368.852459                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 74368.852459                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 74368.852459                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 74368.852459                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1351                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   122.818182                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           50                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           50                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3896500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3896500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3896500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3896500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3896500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3896500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.015356                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015356                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.015356                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015356                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.015356                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015356                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst        77930                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total        77930                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst        77930                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total        77930                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst        77930                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total        77930                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1364                       # Transaction distribution
system.membus.trans_dist::ReadResp               1363                       # Transaction distribution
system.membus.trans_dist::Writeback                 8                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              38                       # Transaction distribution
system.membus.trans_dist::ReadExReq               209                       # Transaction distribution
system.membus.trans_dist::ReadExResp              209                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   88896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              222                       # Total snoops (count)
system.membus.snoop_fanout::samples              1619                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1619                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2027499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3280250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1725994                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             274750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             237493                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer9.occupancy             273750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            251249                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            261750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            208998                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer17.occupancy            274250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            205998                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer21.occupancy            274500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            199999                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer25.occupancy            281250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer26.occupancy            211747                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer29.occupancy            269500                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            180500                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
