##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock                      | Frequency: 81.90 MHz  | Target: 12.00 MHz  | 
Clock: Clock_Millis               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Millis(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 42.10 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          83333.3          71124       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          17915       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
RC_Ch1(0)_PAD  26264         CyBUS_CLK:R       
RC_Ch2(0)_PAD  27572         CyBUS_CLK:R       
RC_Ch3(0)_PAD  26153         CyBUS_CLK:R       
RC_Ch4(0)_PAD  25501         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                     Clock to Out  Clock Name:Phase             
----------------------------  ------------  ---------------------------  
Drive_DC_Motor_In1(0)_PAD     23102         Clock:R                      
Drive_DC_Motor_In2(0)_PAD     22753         Clock:R                      
Flywheel_DC_Motor_In1(0)_PAD  24833         Clock:R                      
Flywheel_DC_Motor_In2(0)_PAD  24239         Clock:R                      
MPU6050_SCL(0)_PAD:out        25281         CyBUS_CLK(fixed-function):R  
MPU6050_SDA(0)_PAD:out        25198         CyBUS_CLK(fixed-function):R  
Pendulum_DC_Motor_In1(0)_PAD  23160         Clock:R                      
Pendulum_DC_Motor_In2(0)_PAD  23505         Clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 81.90 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71124p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell16     1250   1250  71124  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4899   6149  71124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19521
-------------------------------------   ----- 
End-of-path arrival time (ps)           19521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2814  11091  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell12   3300  19521  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell13      0  19521  17915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19521
-------------------------------------   ----- 
End-of-path arrival time (ps)           19521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2814  11091  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell12   3300  19521  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell13      0  19521  17915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71124p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell16     1250   1250  71124  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4899   6149  71124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19521
-------------------------------------   ----- 
End-of-path arrival time (ps)           19521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2814  11091  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell12   3300  19521  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell13      0  19521  17915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18443
-------------------------------------   ----- 
End-of-path arrival time (ps)           18443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2836   4046  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7396  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2617  10013  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15143  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15143  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell6   3300  18443  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell7      0  18443  18994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18438
-------------------------------------   ----- 
End-of-path arrival time (ps)           18438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10      2631   3841  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7191  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    2817  10008  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  15138  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  15138  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  18438  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  18438  18998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18282
-------------------------------------   ----- 
End-of-path arrival time (ps)           18282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      2733   3943  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7293  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560   9852  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  14982  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  14982  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  18282  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  18282  19154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16221
-------------------------------------   ----- 
End-of-path arrival time (ps)           16221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2814  11091  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16221  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16221  21215  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15143
-------------------------------------   ----- 
End-of-path arrival time (ps)           15143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2836   4046  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7396  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2617  10013  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15143  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15143  22294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15138
-------------------------------------   ----- 
End-of-path arrival time (ps)           15138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2631   3841  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7191  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2817  10008  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8   5130  15138  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9      0  15138  22298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14982
-------------------------------------   ----- 
End-of-path arrival time (ps)           14982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      2733   3943  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7293  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560   9852  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  14982  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  14982  22454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell13   3703  11980  23627  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 23728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17439
-------------------------------------   ----- 
End-of-path arrival time (ps)           17439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/main_2         macrocell9       3518   8228  23728  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/q              macrocell9       3350  11578  23728  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     5861  17439  23728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 24515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11091
-------------------------------------   ----- 
End-of-path arrival time (ps)           11091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2814  11091  24515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11082
-------------------------------------   ----- 
End-of-path arrival time (ps)           11082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      3717   4927  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8277  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell12   2805  11082  24524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10      2631   3841  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7191  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell10   3709  10900  24707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10869
-------------------------------------   ----- 
End-of-path arrival time (ps)           10869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2836   4046  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7396  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   3473  10869  24737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10772
-------------------------------------   ----- 
End-of-path arrival time (ps)           10772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      2733   3943  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7293  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   3480  10772  24834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13251
-------------------------------------   ----- 
End-of-path arrival time (ps)           13251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    3717   4927  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8277  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell42    4974  13251  24906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13240
-------------------------------------   ----- 
End-of-path arrival time (ps)           13240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    3717   4927  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8277  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2                macrocell44    4963  13240  24917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell44         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2836   4046  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7396  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2617  10013  25594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_1                     macrocell7      2836   4046  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7396  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   2616  10012  25595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2631   3841  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7191  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2817  10008  25598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2631   3841  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7191  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell9   2816  10007  25599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9854
-------------------------------------   ---- 
End-of-path arrival time (ps)           9854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      2733   3943  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7293  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   2561   9854  25753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9852
-------------------------------------   ---- 
End-of-path arrival time (ps)           9852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      2733   3943  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7293  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560   9852  25754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12589
-------------------------------------   ----- 
End-of-path arrival time (ps)           12589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      3717   4927  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   8277  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell13   4312  12589  25948  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 26549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell5     2836   4046  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7396  26549  RISE       1
MODIN5_0/main_0                                             macrocell31    4211  11607  26549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 26565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11591
-------------------------------------   ----- 
End-of-path arrival time (ps)           11591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell5     2836   4046  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7396  26549  RISE       1
MODIN5_1/main_0                                             macrocell30    4195  11591  26565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/main_2         macrocell3      3672   8382  26567  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/q              macrocell3      3350  11732  26567  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2868  14600  26567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11518
-------------------------------------   ----- 
End-of-path arrival time (ps)           11518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    3717   4927  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8277  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell43    3240  11518  26639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell11    760    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell12      0    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell12   1210   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell13      0   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell13   2740   4710  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/main_2         macrocell12      3501   8211  26708  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/q              macrocell12      3350  11561  26708  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2897  14458  26708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2631   3841  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7191  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0                macrocell38    4227  11418  26738  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell38         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN8_1/main_0
Capture Clock  : MODIN8_1/clock_0
Path slack     : 26749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           11407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2631   3841  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7191  26738  RISE       1
MODIN8_1/main_0                                             macrocell36    4216  11407  26749  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      3717   4927  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   8277  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell12   3417  11694  26842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26843p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      3717   4927  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   8277  24906  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell11   3417  11694  26843  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           11503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8       2631   3841  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8       3350   7191  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell10   4312  11503  27034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell5      2836   4046  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7396  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell7   4004  11400  27137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2      2733   3943  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7293  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell4   4066  11359  27178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3656   8366  27241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13823
-------------------------------------   ----- 
End-of-path arrival time (ps)           13823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/main_2         macrocell6      3450   8160  27343  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/q              macrocell6      3350  11510  27343  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2313  13823  27343  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    3548   8258  27349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    3547   8257  27350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   3540   8250  27357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell12   3539   8249  27358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3482   8192  27414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3481   8191  27416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell5     2836   4046  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7396  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0                macrocell32    3240  10636  27520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3356   8066  27541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell5      2836   4046  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7396  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell5   3417  10813  27723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3    1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell5      2836   4046  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7396  26549  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell6   3417  10813  27724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 27724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2     2733   3943  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7293  27178  RISE       1
MODIN2_0/main_0                                             macrocell25    3140  10432  27724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN8_0/main_0
Capture Clock  : MODIN8_0/clock_0
Path slack     : 27725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2631   3841  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7191  26738  RISE       1
MODIN8_0/main_0                                             macrocell37    3240  10432  27725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 27733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2     2733   3943  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7293  27178  RISE       1
MODIN2_1/main_0                                             macrocell24    3131  10424  27733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2     2733   3943  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7293  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0                macrocell26    3131  10424  27733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8      2631   3841  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7191  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell9   3417  10608  27928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8      2631   3841  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7191  26738  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell8   3417  10608  27929  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2      2733   3943  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7293  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell3   3149  10441  28095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2      2733   3943  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7293  27178  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell2   3148  10441  28096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2605   7315  28292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20750  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   2304   7014  28592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20757  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell13   2295   7005  28602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20814  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2236   6946  28660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q    macrocell43   1250   1250  31224  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4  macrocell44   5682   6932  31224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell44         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  31470  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell42    5476   6686  31470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell43   1250   1250  31224  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell42   5103   6353  31804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_1/main_2
Capture Clock  : MODIN8_1/clock_0
Path slack     : 31976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell37   1250   1250  31976  RISE       1
MODIN8_1/main_2  macrocell36   4931   6181  31976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  31470  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1                macrocell44    4918   6128  32029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32041  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4                macrocell38    4906   6116  32041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell38         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  32089  RISE       1
MODIN5_0/main_3                                             macrocell31    4858   6068  32089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32309  RISE       1
MODIN5_0/main_4                                             macrocell31    4637   5847  32309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell42   1250   1250  32479  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell43   4428   5678  32479  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32547p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5610
-------------------------------------   ---- 
End-of-path arrival time (ps)           5610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q                                    macrocell37   1250   1250  31976  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2  macrocell38   4360   5610  32547  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell38         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_1/main_4
Capture Clock  : MODIN8_1/clock_0
Path slack     : 32602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32041  RISE       1
MODIN8_1/main_4                                             macrocell36    4344   5554  32602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 32652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  32089  RISE       1
MODIN5_1/main_3                                             macrocell30    4294   5504  32652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell46    4280   5490  32667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  32794  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell42    4153   5363  32794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  32794  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0                macrocell44    4143   5353  32803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 32864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32309  RISE       1
MODIN5_1/main_4                                             macrocell30    4083   5293  32864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                                    macrocell30   1250   1250  33229  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1  macrocell32   3678   4928  33229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17915  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell45    3717   4927  33229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                                    macrocell31   1250   1250  33355  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2  macrocell32   3551   4801  33355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell32         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_1/main_3
Capture Clock  : MODIN8_1/clock_0
Path slack     : 33388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33388  RISE       1
MODIN8_1/main_3                                             macrocell36    3559   4769  33388  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_0/main_1
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell36   1250   1250  33410  RISE       1
MODIN8_0/main_1  macrocell37   3496   4746  33410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33388  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3                macrocell38    3412   4622  33535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell38         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell31   1250   1250  33355  RISE       1
MODIN5_0/main_2  macrocell31   2906   4156  34001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell31   1250   1250  33355  RISE       1
MODIN5_1/main_2  macrocell30   2903   4153  34004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell33    2836   4046  34111  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18994  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell34    2825   4035  34121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell42   1250   1250  32479  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell42   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell30   1250   1250  33229  RISE       1
MODIN5_1/main_1  macrocell30   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q    macrocell42   1250   1250  32479  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3  macrocell44   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell30   1250   1250  33229  RISE       1
MODIN5_0/main_1  macrocell31   2765   4015  34141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell27    2733   3943  34214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell27         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell24   1250   1250  34221  RISE       1
MODIN2_0/main_1  macrocell25   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19154  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell28    2717   3927  34229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell28         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell24   1250   1250  34221  RISE       1
MODIN2_1/main_1  macrocell24   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                    macrocell24   1250   1250  34221  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell26   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell26         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  34250  RISE       1
MODIN2_1/main_3                                             macrocell24    2696   3906  34250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  34250  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3                macrocell26    2696   3906  34250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell26         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  34251  RISE       1
MODIN2_0/main_4                                             macrocell25    2696   3906  34251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  34250  RISE       1
MODIN2_0/main_3                                             macrocell25    2696   3906  34251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  34251  RISE       1
MODIN2_1/main_4                                             macrocell24    2691   3901  34255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  34251  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4                macrocell26    2691   3901  34255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell26         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_0/main_2
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell37   1250   1250  31976  RISE       1
MODIN8_0/main_2  macrocell37   2649   3899  34258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell43   1250   1250  31224  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell43   2631   3881  34276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_0/main_3
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33388  RISE       1
MODIN8_0/main_3                                             macrocell37    2640   3850  34306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_0/main_4
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32041  RISE       1
MODIN8_0/main_4                                             macrocell37    2638   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell33    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell33         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell39    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell39         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  19001  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell45    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  32089  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3                macrocell32    2628   3838  34319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell34    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18998  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell40    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell40         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  19001  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell46    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  19005  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell39    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell39         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q                                    macrocell36   1250   1250  33410  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1  macrocell38   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell29   1250   1250  26764  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell34   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell34         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell35   1250   1250  26748  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell40   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell40         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell29   1250   1250  26764  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell33   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell33         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell35   1250   1250  26748  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell39   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell39         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_1/main_1
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell36   1250   1250  33410  RISE       1
MODIN8_1/main_1  macrocell36   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell41   1250   1250  26005  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell46   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell41   1250   1250  26005  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell45   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  19005  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell40    2612   3822  34335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell40         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell25   1250   1250  34376  RISE       1
MODIN2_1/main_2  macrocell24   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                    macrocell25   1250   1250  34376  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell26   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell26         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell25   1250   1250  34376  RISE       1
MODIN2_0/main_2  macrocell25   2530   3780  34376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19317  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell27    2570   3780  34377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell27         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell23   1250   1250  27349  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell28   2524   3774  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell28         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell23   1250   1250  27349  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell27   2521   3771  34386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell27         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19317  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell28    2557   3767  34389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell28         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q       macrocell33   1250   1250  19475  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell33   2315   3565  34592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell33         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q       macrocell40   1250   1250  34596  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell40   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q       macrocell39   1250   1250  19295  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell39   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell39         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q       macrocell45   1250   1250  19298  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell45   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell45         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q       macrocell34   1250   1250  34613  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell34   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q       macrocell46   1250   1250  34613  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell46   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell46         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  31470  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell43    2315   3525  34631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32309  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4                macrocell32    2305   3515  34641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell32         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  32794  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell43    2304   3514  34642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell27         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q       macrocell27   1250   1250  19602  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell27   2245   3495  34662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell28         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q       macrocell28   1250   1250  34680  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell28   2227   3477  34680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell28         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/q         macrocell44    1250   1250  36998  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2919   4169  36998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/q         macrocell26    1250   1250  37046  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2871   4121  37046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/q         macrocell38    1250   1250  37604  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2313   3563  37604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/q         macrocell32    1250   1250  37613  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2303   3553  37613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71124p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell16     1250   1250  71124  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4899   6149  71124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71760p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q         macrocell16    1250   1250  71124  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/main_0          macrocell1     4218   5468  71760  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell1     3350   8818  71760  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2255  11073  71760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72102p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell14   2290   2290  72102  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell14      2773   5063  72102  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell14      3350   8413  72102  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2318  10731  72102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell15   2290   2290  72106  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell15      2769   5059  72106  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell15      3350   8409  72106  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72204p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  72102  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   2779   5069  72204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell15   2290   2290  72106  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell15   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72441p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72385  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2542   4832  72441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72927p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell54         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell54      1250   1250  72830  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell15   3097   4347  72927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72945p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell47         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell47      1250   1250  72945  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   3078   4328  72945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 73681p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  71124  RISE       1
Net_156/main_0                                macrocell22   4892   6142  73681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_156/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 74595p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74595  RISE       1
Net_140/main_1                                     macrocell21     2719   5229  74595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74605p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74595  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell17     2708   5218  74605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell17         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74605p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74595  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell19     2708   5218  74605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1426/main_1
Capture Clock  : Net_1426/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  74713  RISE       1
Net_1426/main_1                                       macrocell52      2600   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell52         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1631/main_1
Capture Clock  : Net_1631/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74713  RISE       1
Net_1631/main_1                                       macrocell59      2600   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  74713  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell48      2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell48         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74713  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell55      2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell55         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  74713  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell50      2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell50         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74713  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell57      2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell57         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 74880p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  71124  RISE       1
Net_140/main_0                                macrocell21   3694   4944  74880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1632/main_0
Capture Clock  : Net_1632/clock_0
Path slack     : 75488p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell54   1250   1250  72830  RISE       1
Net_1632/main_0                                  macrocell60   3085   4335  75488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1632/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1426/main_0
Capture Clock  : Net_1426/clock_0
Path slack     : 75509p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell47   1250   1250  72945  RISE       1
Net_1426/main_0                                  macrocell52   3065   4315  75509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell52         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1631/main_0
Capture Clock  : Net_1631/clock_0
Path slack     : 75622p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell54   1250   1250  72830  RISE       1
Net_1631/main_0                                  macrocell59   2951   4201  75622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1427/main_0
Capture Clock  : Net_1427/clock_0
Path slack     : 75635p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell47   1250   1250  72945  RISE       1
Net_1427/main_0                                  macrocell53   2938   4188  75635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1427/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 76010p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell57    1250   1250  76010  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell7   5573   6823  76010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 76026p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell50         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell50    1250   1250  76026  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   5557   6807  76026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76264p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  76264  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell54    2349   3559  76264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell56         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell56   1250   1250  76268  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell58   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell58         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell49   1250   1250  76269  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell51   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell51         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  76273  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell47    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell47         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell48   1250   1250  76279  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell50   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell50         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell55         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell55   1250   1250  76279  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell57   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell57         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76334p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell17   1250   1250  76334  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell19   2239   3489  76334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell19         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76350p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell18   1250   1250  76350  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell20   2223   3473  76350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell20         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76351p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76351  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell16    2262   3472  76351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell16         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell51         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell51    1250   1250  79270  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell58    1250   1250  79270  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell7   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79331p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell19    1250   1250  79331  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2252   3502  79331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79344p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell20    1250   1250  79344  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2240   3490  79344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

