// Seed: 3036209122
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output wor id_10,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    output wire id_14,
    input uwire id_15,
    input tri id_16,
    output supply1 id_17
);
  assign id_12 = 1'b0;
  module_0(
      id_4, id_16, id_4, id_4, id_2
  );
  wor id_19;
  assign id_19 = id_15;
  wire id_20;
endmodule
