
PnewmaticSis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000904  080000c4  080000c4  000100c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080009c8  080009c8  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080009c8  080009c8  000109c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080009cc  080009cc  000109cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  080009d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000028  20000018  080009e8  00020018  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20000040  080009e8  00020040  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000105f  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000403  00000000  00000000  0002109f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000088  00000000  00000000  000214a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000065c  00000000  00000000  00021530  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000063d  00000000  00000000  00021b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000007c  00000000  00000000  000221c9  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00000224  00000000  00000000  00022248  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00022470  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c4 <__do_global_dtors_aux>:
 80000c4:	b510      	push	{r4, lr}
 80000c6:	4c06      	ldr	r4, [pc, #24]	; (80000e0 <__do_global_dtors_aux+0x1c>)
 80000c8:	7823      	ldrb	r3, [r4, #0]
 80000ca:	2b00      	cmp	r3, #0
 80000cc:	d107      	bne.n	80000de <__do_global_dtors_aux+0x1a>
 80000ce:	4b05      	ldr	r3, [pc, #20]	; (80000e4 <__do_global_dtors_aux+0x20>)
 80000d0:	2b00      	cmp	r3, #0
 80000d2:	d002      	beq.n	80000da <__do_global_dtors_aux+0x16>
 80000d4:	4804      	ldr	r0, [pc, #16]	; (80000e8 <__do_global_dtors_aux+0x24>)
 80000d6:	e000      	b.n	80000da <__do_global_dtors_aux+0x16>
 80000d8:	bf00      	nop
 80000da:	2301      	movs	r3, #1
 80000dc:	7023      	strb	r3, [r4, #0]
 80000de:	bd10      	pop	{r4, pc}
 80000e0:	20000018 	.word	0x20000018
 80000e4:	00000000 	.word	0x00000000
 80000e8:	080009ac 	.word	0x080009ac

080000ec <frame_dummy>:
 80000ec:	4b04      	ldr	r3, [pc, #16]	; (8000100 <frame_dummy+0x14>)
 80000ee:	b510      	push	{r4, lr}
 80000f0:	2b00      	cmp	r3, #0
 80000f2:	d003      	beq.n	80000fc <frame_dummy+0x10>
 80000f4:	4903      	ldr	r1, [pc, #12]	; (8000104 <frame_dummy+0x18>)
 80000f6:	4804      	ldr	r0, [pc, #16]	; (8000108 <frame_dummy+0x1c>)
 80000f8:	e000      	b.n	80000fc <frame_dummy+0x10>
 80000fa:	bf00      	nop
 80000fc:	bd10      	pop	{r4, pc}
 80000fe:	46c0      	nop			; (mov r8, r8)
 8000100:	00000000 	.word	0x00000000
 8000104:	2000001c 	.word	0x2000001c
 8000108:	080009ac 	.word	0x080009ac

0800010c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 800010c:	b580      	push	{r7, lr}
 800010e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000110:	4b1b      	ldr	r3, [pc, #108]	; (8000180 <SystemInit+0x74>)
 8000112:	4a1b      	ldr	r2, [pc, #108]	; (8000180 <SystemInit+0x74>)
 8000114:	6812      	ldr	r2, [r2, #0]
 8000116:	2101      	movs	r1, #1
 8000118:	430a      	orrs	r2, r1
 800011a:	601a      	str	r2, [r3, #0]

#if defined(STM32F051)  
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 800011c:	4b18      	ldr	r3, [pc, #96]	; (8000180 <SystemInit+0x74>)
 800011e:	4a18      	ldr	r2, [pc, #96]	; (8000180 <SystemInit+0x74>)
 8000120:	6852      	ldr	r2, [r2, #4]
 8000122:	4918      	ldr	r1, [pc, #96]	; (8000184 <SystemInit+0x78>)
 8000124:	400a      	ands	r2, r1
 8000126:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
#endif /* STM32F051 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000128:	4b15      	ldr	r3, [pc, #84]	; (8000180 <SystemInit+0x74>)
 800012a:	4a15      	ldr	r2, [pc, #84]	; (8000180 <SystemInit+0x74>)
 800012c:	6812      	ldr	r2, [r2, #0]
 800012e:	4916      	ldr	r1, [pc, #88]	; (8000188 <SystemInit+0x7c>)
 8000130:	400a      	ands	r2, r1
 8000132:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000134:	4b12      	ldr	r3, [pc, #72]	; (8000180 <SystemInit+0x74>)
 8000136:	4a12      	ldr	r2, [pc, #72]	; (8000180 <SystemInit+0x74>)
 8000138:	6812      	ldr	r2, [r2, #0]
 800013a:	4914      	ldr	r1, [pc, #80]	; (800018c <SystemInit+0x80>)
 800013c:	400a      	ands	r2, r1
 800013e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000140:	4b0f      	ldr	r3, [pc, #60]	; (8000180 <SystemInit+0x74>)
 8000142:	4a0f      	ldr	r2, [pc, #60]	; (8000180 <SystemInit+0x74>)
 8000144:	6852      	ldr	r2, [r2, #4]
 8000146:	4912      	ldr	r1, [pc, #72]	; (8000190 <SystemInit+0x84>)
 8000148:	400a      	ands	r2, r1
 800014a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800014c:	4b0c      	ldr	r3, [pc, #48]	; (8000180 <SystemInit+0x74>)
 800014e:	4a0c      	ldr	r2, [pc, #48]	; (8000180 <SystemInit+0x74>)
 8000150:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000152:	210f      	movs	r1, #15
 8000154:	438a      	bics	r2, r1
 8000156:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 8000158:	4b09      	ldr	r3, [pc, #36]	; (8000180 <SystemInit+0x74>)
 800015a:	4a09      	ldr	r2, [pc, #36]	; (8000180 <SystemInit+0x74>)
 800015c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800015e:	490d      	ldr	r1, [pc, #52]	; (8000194 <SystemInit+0x88>)
 8000160:	400a      	ands	r2, r1
 8000162:	631a      	str	r2, [r3, #48]	; 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000164:	4b06      	ldr	r3, [pc, #24]	; (8000180 <SystemInit+0x74>)
 8000166:	4a06      	ldr	r2, [pc, #24]	; (8000180 <SystemInit+0x74>)
 8000168:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800016a:	2101      	movs	r1, #1
 800016c:	438a      	bics	r2, r1
 800016e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000170:	4b03      	ldr	r3, [pc, #12]	; (8000180 <SystemInit+0x74>)
 8000172:	2200      	movs	r2, #0
 8000174:	609a      	str	r2, [r3, #8]

  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8000176:	f000 f879 	bl	800026c <SetSysClock>
}
 800017a:	46c0      	nop			; (mov r8, r8)
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	40021000 	.word	0x40021000
 8000184:	f8ffb80c 	.word	0xf8ffb80c
 8000188:	fef6ffff 	.word	0xfef6ffff
 800018c:	fffbffff 	.word	0xfffbffff
 8000190:	ffc0ffff 	.word	0xffc0ffff
 8000194:	fffffeac 	.word	0xfffffeac

08000198 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b084      	sub	sp, #16
 800019c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 800019e:	2300      	movs	r3, #0
 80001a0:	60fb      	str	r3, [r7, #12]
 80001a2:	2300      	movs	r3, #0
 80001a4:	60bb      	str	r3, [r7, #8]
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	2300      	movs	r3, #0
 80001ac:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80001ae:	4b2a      	ldr	r3, [pc, #168]	; (8000258 <SystemCoreClockUpdate+0xc0>)
 80001b0:	685b      	ldr	r3, [r3, #4]
 80001b2:	220c      	movs	r2, #12
 80001b4:	4013      	ands	r3, r2
 80001b6:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	2b04      	cmp	r3, #4
 80001bc:	d007      	beq.n	80001ce <SystemCoreClockUpdate+0x36>
 80001be:	2b08      	cmp	r3, #8
 80001c0:	d009      	beq.n	80001d6 <SystemCoreClockUpdate+0x3e>
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d131      	bne.n	800022a <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80001c6:	4b25      	ldr	r3, [pc, #148]	; (800025c <SystemCoreClockUpdate+0xc4>)
 80001c8:	4a25      	ldr	r2, [pc, #148]	; (8000260 <SystemCoreClockUpdate+0xc8>)
 80001ca:	601a      	str	r2, [r3, #0]
      break;
 80001cc:	e031      	b.n	8000232 <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80001ce:	4b23      	ldr	r3, [pc, #140]	; (800025c <SystemCoreClockUpdate+0xc4>)
 80001d0:	4a23      	ldr	r2, [pc, #140]	; (8000260 <SystemCoreClockUpdate+0xc8>)
 80001d2:	601a      	str	r2, [r3, #0]
      break;
 80001d4:	e02d      	b.n	8000232 <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80001d6:	4b20      	ldr	r3, [pc, #128]	; (8000258 <SystemCoreClockUpdate+0xc0>)
 80001d8:	685a      	ldr	r2, [r3, #4]
 80001da:	23f0      	movs	r3, #240	; 0xf0
 80001dc:	039b      	lsls	r3, r3, #14
 80001de:	4013      	ands	r3, r2
 80001e0:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80001e2:	4b1d      	ldr	r3, [pc, #116]	; (8000258 <SystemCoreClockUpdate+0xc0>)
 80001e4:	685a      	ldr	r2, [r3, #4]
 80001e6:	23c0      	movs	r3, #192	; 0xc0
 80001e8:	025b      	lsls	r3, r3, #9
 80001ea:	4013      	ands	r3, r2
 80001ec:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 80001ee:	68bb      	ldr	r3, [r7, #8]
 80001f0:	0c9b      	lsrs	r3, r3, #18
 80001f2:	3302      	adds	r3, #2
 80001f4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d105      	bne.n	8000208 <SystemCoreClockUpdate+0x70>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80001fc:	68bb      	ldr	r3, [r7, #8]
 80001fe:	4a19      	ldr	r2, [pc, #100]	; (8000264 <SystemCoreClockUpdate+0xcc>)
 8000200:	435a      	muls	r2, r3
 8000202:	4b16      	ldr	r3, [pc, #88]	; (800025c <SystemCoreClockUpdate+0xc4>)
 8000204:	601a      	str	r2, [r3, #0]
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
      }      
      break;
 8000206:	e014      	b.n	8000232 <SystemCoreClockUpdate+0x9a>
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000208:	4b13      	ldr	r3, [pc, #76]	; (8000258 <SystemCoreClockUpdate+0xc0>)
 800020a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800020c:	220f      	movs	r2, #15
 800020e:	4013      	ands	r3, r2
 8000210:	3301      	adds	r3, #1
 8000212:	603b      	str	r3, [r7, #0]
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 8000214:	6839      	ldr	r1, [r7, #0]
 8000216:	4812      	ldr	r0, [pc, #72]	; (8000260 <SystemCoreClockUpdate+0xc8>)
 8000218:	f000 fb04 	bl	8000824 <__udivsi3>
 800021c:	0003      	movs	r3, r0
 800021e:	001a      	movs	r2, r3
 8000220:	68bb      	ldr	r3, [r7, #8]
 8000222:	435a      	muls	r2, r3
 8000224:	4b0d      	ldr	r3, [pc, #52]	; (800025c <SystemCoreClockUpdate+0xc4>)
 8000226:	601a      	str	r2, [r3, #0]
      break;
 8000228:	e003      	b.n	8000232 <SystemCoreClockUpdate+0x9a>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800022a:	4b0c      	ldr	r3, [pc, #48]	; (800025c <SystemCoreClockUpdate+0xc4>)
 800022c:	4a0c      	ldr	r2, [pc, #48]	; (8000260 <SystemCoreClockUpdate+0xc8>)
 800022e:	601a      	str	r2, [r3, #0]
      break;
 8000230:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000232:	4b09      	ldr	r3, [pc, #36]	; (8000258 <SystemCoreClockUpdate+0xc0>)
 8000234:	685b      	ldr	r3, [r3, #4]
 8000236:	091b      	lsrs	r3, r3, #4
 8000238:	220f      	movs	r2, #15
 800023a:	4013      	ands	r3, r2
 800023c:	4a0a      	ldr	r2, [pc, #40]	; (8000268 <SystemCoreClockUpdate+0xd0>)
 800023e:	5cd3      	ldrb	r3, [r2, r3]
 8000240:	b2db      	uxtb	r3, r3
 8000242:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000244:	4b05      	ldr	r3, [pc, #20]	; (800025c <SystemCoreClockUpdate+0xc4>)
 8000246:	681a      	ldr	r2, [r3, #0]
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	40da      	lsrs	r2, r3
 800024c:	4b03      	ldr	r3, [pc, #12]	; (800025c <SystemCoreClockUpdate+0xc4>)
 800024e:	601a      	str	r2, [r3, #0]
}
 8000250:	46c0      	nop			; (mov r8, r8)
 8000252:	46bd      	mov	sp, r7
 8000254:	b004      	add	sp, #16
 8000256:	bd80      	pop	{r7, pc}
 8000258:	40021000 	.word	0x40021000
 800025c:	20000004 	.word	0x20000004
 8000260:	007a1200 	.word	0x007a1200
 8000264:	003d0900 	.word	0x003d0900
 8000268:	20000008 	.word	0x20000008

0800026c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000272:	2300      	movs	r3, #0
 8000274:	607b      	str	r3, [r7, #4]
 8000276:	2300      	movs	r3, #0
 8000278:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800027a:	4b31      	ldr	r3, [pc, #196]	; (8000340 <SetSysClock+0xd4>)
 800027c:	4a30      	ldr	r2, [pc, #192]	; (8000340 <SetSysClock+0xd4>)
 800027e:	6812      	ldr	r2, [r2, #0]
 8000280:	2180      	movs	r1, #128	; 0x80
 8000282:	0249      	lsls	r1, r1, #9
 8000284:	430a      	orrs	r2, r1
 8000286:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000288:	4b2d      	ldr	r3, [pc, #180]	; (8000340 <SetSysClock+0xd4>)
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	2380      	movs	r3, #128	; 0x80
 800028e:	029b      	lsls	r3, r3, #10
 8000290:	4013      	ands	r3, r2
 8000292:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	3301      	adds	r3, #1
 8000298:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800029a:	683b      	ldr	r3, [r7, #0]
 800029c:	2b00      	cmp	r3, #0
 800029e:	d104      	bne.n	80002aa <SetSysClock+0x3e>
 80002a0:	687a      	ldr	r2, [r7, #4]
 80002a2:	23a0      	movs	r3, #160	; 0xa0
 80002a4:	01db      	lsls	r3, r3, #7
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d1ee      	bne.n	8000288 <SetSysClock+0x1c>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80002aa:	4b25      	ldr	r3, [pc, #148]	; (8000340 <SetSysClock+0xd4>)
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	2380      	movs	r3, #128	; 0x80
 80002b0:	029b      	lsls	r3, r3, #10
 80002b2:	4013      	ands	r3, r2
 80002b4:	d002      	beq.n	80002bc <SetSysClock+0x50>
  {
    HSEStatus = (uint32_t)0x01;
 80002b6:	2301      	movs	r3, #1
 80002b8:	603b      	str	r3, [r7, #0]
 80002ba:	e001      	b.n	80002c0 <SetSysClock+0x54>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80002bc:	2300      	movs	r3, #0
 80002be:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	2b01      	cmp	r3, #1
 80002c4:	d138      	bne.n	8000338 <SetSysClock+0xcc>
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 80002c6:	4b1f      	ldr	r3, [pc, #124]	; (8000344 <SetSysClock+0xd8>)
 80002c8:	2211      	movs	r2, #17
 80002ca:	601a      	str	r2, [r3, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80002cc:	4b1c      	ldr	r3, [pc, #112]	; (8000340 <SetSysClock+0xd4>)
 80002ce:	4a1c      	ldr	r2, [pc, #112]	; (8000340 <SetSysClock+0xd4>)
 80002d0:	6852      	ldr	r2, [r2, #4]
 80002d2:	605a      	str	r2, [r3, #4]
      
    /* PCLK = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 80002d4:	4b1a      	ldr	r3, [pc, #104]	; (8000340 <SetSysClock+0xd4>)
 80002d6:	4a1a      	ldr	r2, [pc, #104]	; (8000340 <SetSysClock+0xd4>)
 80002d8:	6852      	ldr	r2, [r2, #4]
 80002da:	605a      	str	r2, [r3, #4]

    /* PLL configuration = HSE * 6 = 48 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80002dc:	4b18      	ldr	r3, [pc, #96]	; (8000340 <SetSysClock+0xd4>)
 80002de:	4a18      	ldr	r2, [pc, #96]	; (8000340 <SetSysClock+0xd4>)
 80002e0:	6852      	ldr	r2, [r2, #4]
 80002e2:	4919      	ldr	r1, [pc, #100]	; (8000348 <SetSysClock+0xdc>)
 80002e4:	400a      	ands	r2, r1
 80002e6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6);
 80002e8:	4b15      	ldr	r3, [pc, #84]	; (8000340 <SetSysClock+0xd4>)
 80002ea:	4a15      	ldr	r2, [pc, #84]	; (8000340 <SetSysClock+0xd4>)
 80002ec:	6852      	ldr	r2, [r2, #4]
 80002ee:	2188      	movs	r1, #136	; 0x88
 80002f0:	0349      	lsls	r1, r1, #13
 80002f2:	430a      	orrs	r2, r1
 80002f4:	605a      	str	r2, [r3, #4]
            
    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002f6:	4b12      	ldr	r3, [pc, #72]	; (8000340 <SetSysClock+0xd4>)
 80002f8:	4a11      	ldr	r2, [pc, #68]	; (8000340 <SetSysClock+0xd4>)
 80002fa:	6812      	ldr	r2, [r2, #0]
 80002fc:	2180      	movs	r1, #128	; 0x80
 80002fe:	0449      	lsls	r1, r1, #17
 8000300:	430a      	orrs	r2, r1
 8000302:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	4b0e      	ldr	r3, [pc, #56]	; (8000340 <SetSysClock+0xd4>)
 8000308:	681a      	ldr	r2, [r3, #0]
 800030a:	2380      	movs	r3, #128	; 0x80
 800030c:	049b      	lsls	r3, r3, #18
 800030e:	4013      	ands	r3, r2
 8000310:	d0f9      	beq.n	8000306 <SetSysClock+0x9a>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000312:	4b0b      	ldr	r3, [pc, #44]	; (8000340 <SetSysClock+0xd4>)
 8000314:	4a0a      	ldr	r2, [pc, #40]	; (8000340 <SetSysClock+0xd4>)
 8000316:	6852      	ldr	r2, [r2, #4]
 8000318:	2103      	movs	r1, #3
 800031a:	438a      	bics	r2, r1
 800031c:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800031e:	4b08      	ldr	r3, [pc, #32]	; (8000340 <SetSysClock+0xd4>)
 8000320:	4a07      	ldr	r2, [pc, #28]	; (8000340 <SetSysClock+0xd4>)
 8000322:	6852      	ldr	r2, [r2, #4]
 8000324:	2102      	movs	r1, #2
 8000326:	430a      	orrs	r2, r1
 8000328:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	4b04      	ldr	r3, [pc, #16]	; (8000340 <SetSysClock+0xd4>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	220c      	movs	r2, #12
 8000332:	4013      	ands	r3, r2
 8000334:	2b08      	cmp	r3, #8
 8000336:	d1f9      	bne.n	800032c <SetSysClock+0xc0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }  
}
 8000338:	46c0      	nop			; (mov r8, r8)
 800033a:	46bd      	mov	sp, r7
 800033c:	b002      	add	sp, #8
 800033e:	bd80      	pop	{r7, pc}
 8000340:	40021000 	.word	0x40021000
 8000344:	40022000 	.word	0x40022000
 8000348:	ffc07fff 	.word	0xffc07fff

0800034c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	0002      	movs	r2, r0
 8000354:	1dfb      	adds	r3, r7, #7
 8000356:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <NVIC_EnableIRQ+0x28>)
 800035a:	1dfa      	adds	r2, r7, #7
 800035c:	7812      	ldrb	r2, [r2, #0]
 800035e:	0011      	movs	r1, r2
 8000360:	221f      	movs	r2, #31
 8000362:	400a      	ands	r2, r1
 8000364:	2101      	movs	r1, #1
 8000366:	4091      	lsls	r1, r2
 8000368:	000a      	movs	r2, r1
 800036a:	601a      	str	r2, [r3, #0]
}
 800036c:	46c0      	nop			; (mov r8, r8)
 800036e:	46bd      	mov	sp, r7
 8000370:	b002      	add	sp, #8
 8000372:	bd80      	pop	{r7, pc}
 8000374:	e000e100 	.word	0xe000e100

08000378 <GPIO_Init>:
/*********************************************************************/


/***************************** FUNCTIONS ******************************/

void GPIO_Init(){
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN |
 800037c:	4b0c      	ldr	r3, [pc, #48]	; (80003b0 <GPIO_Init+0x38>)
 800037e:	4a0c      	ldr	r2, [pc, #48]	; (80003b0 <GPIO_Init+0x38>)
 8000380:	6952      	ldr	r2, [r2, #20]
 8000382:	21a0      	movs	r1, #160	; 0xa0
 8000384:	0309      	lsls	r1, r1, #12
 8000386:	430a      	orrs	r2, r1
 8000388:	615a      	str	r2, [r3, #20]
				   RCC_AHBENR_GPIOAEN;   						// подаем_тактирование_на_порты GPIOC и GPIOA

	GPIOC->MODER |= GPIO_MODER_MODER9_0;  						// устанавливаем_пин 9 в_режим OUTPUT
 800038a:	4b0a      	ldr	r3, [pc, #40]	; (80003b4 <GPIO_Init+0x3c>)
 800038c:	4a09      	ldr	r2, [pc, #36]	; (80003b4 <GPIO_Init+0x3c>)
 800038e:	6812      	ldr	r2, [r2, #0]
 8000390:	2180      	movs	r1, #128	; 0x80
 8000392:	02c9      	lsls	r1, r1, #11
 8000394:	430a      	orrs	r2, r1
 8000396:	601a      	str	r2, [r3, #0]
	GPIOA->MODER &= ~GPIO_MODER_MODER0_0;						// устанавливаем_пин 0 в_режим INPUT
 8000398:	2390      	movs	r3, #144	; 0x90
 800039a:	05db      	lsls	r3, r3, #23
 800039c:	2290      	movs	r2, #144	; 0x90
 800039e:	05d2      	lsls	r2, r2, #23
 80003a0:	6812      	ldr	r2, [r2, #0]
 80003a2:	2101      	movs	r1, #1
 80003a4:	438a      	bics	r2, r1
 80003a6:	601a      	str	r2, [r3, #0]
}
 80003a8:	46c0      	nop			; (mov r8, r8)
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	46c0      	nop			; (mov r8, r8)
 80003b0:	40021000 	.word	0x40021000
 80003b4:	48000800 	.word	0x48000800

080003b8 <RCC_Init>:

void RCC_Init(){
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);						//влючение_HSE(_кварц_)
 80003bc:	4b41      	ldr	r3, [pc, #260]	; (80004c4 <RCC_Init+0x10c>)
 80003be:	4a41      	ldr	r2, [pc, #260]	; (80004c4 <RCC_Init+0x10c>)
 80003c0:	6812      	ldr	r2, [r2, #0]
 80003c2:	2180      	movs	r1, #128	; 0x80
 80003c4:	0249      	lsls	r1, r1, #9
 80003c6:	430a      	orrs	r2, r1
 80003c8:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_HSERDY)) GPIOC->ODR |= 1<<8;		//ожидание_включния
 80003ca:	e008      	b.n	80003de <RCC_Init+0x26>
 80003cc:	493e      	ldr	r1, [pc, #248]	; (80004c8 <RCC_Init+0x110>)
 80003ce:	4b3e      	ldr	r3, [pc, #248]	; (80004c8 <RCC_Init+0x110>)
 80003d0:	8a9b      	ldrh	r3, [r3, #20]
 80003d2:	b29b      	uxth	r3, r3
 80003d4:	2280      	movs	r2, #128	; 0x80
 80003d6:	0052      	lsls	r2, r2, #1
 80003d8:	4313      	orrs	r3, r2
 80003da:	b29b      	uxth	r3, r3
 80003dc:	828b      	strh	r3, [r1, #20]
 80003de:	4b39      	ldr	r3, [pc, #228]	; (80004c4 <RCC_Init+0x10c>)
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	2380      	movs	r3, #128	; 0x80
 80003e4:	029b      	lsls	r3, r3, #10
 80003e6:	4013      	ands	r3, r2
 80003e8:	d0f0      	beq.n	80003cc <RCC_Init+0x14>
	GPIOC->ODR &= ~(1<<8);
 80003ea:	4a37      	ldr	r2, [pc, #220]	; (80004c8 <RCC_Init+0x110>)
 80003ec:	4b36      	ldr	r3, [pc, #216]	; (80004c8 <RCC_Init+0x110>)
 80003ee:	8a9b      	ldrh	r3, [r3, #20]
 80003f0:	b29b      	uxth	r3, r3
 80003f2:	4936      	ldr	r1, [pc, #216]	; (80004cc <RCC_Init+0x114>)
 80003f4:	400b      	ands	r3, r1
 80003f6:	b29b      	uxth	r3, r3
 80003f8:	8293      	strh	r3, [r2, #20]

	FLASH->ACR |= FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;			// Настройка_тактирования ДЛЯ ФЛЭШ
 80003fa:	4b35      	ldr	r3, [pc, #212]	; (80004d0 <RCC_Init+0x118>)
 80003fc:	4a34      	ldr	r2, [pc, #208]	; (80004d0 <RCC_Init+0x118>)
 80003fe:	6812      	ldr	r2, [r2, #0]
 8000400:	2111      	movs	r1, #17
 8000402:	430a      	orrs	r2, r1
 8000404:	601a      	str	r2, [r3, #0]

	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;							//APB_presc
 8000406:	4b2f      	ldr	r3, [pc, #188]	; (80004c4 <RCC_Init+0x10c>)
 8000408:	4a2e      	ldr	r2, [pc, #184]	; (80004c4 <RCC_Init+0x10c>)
 800040a:	6852      	ldr	r2, [r2, #4]
 800040c:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PPRE_DIV1;							//APB1_presc
 800040e:	4b2d      	ldr	r3, [pc, #180]	; (80004c4 <RCC_Init+0x10c>)
 8000410:	4a2c      	ldr	r2, [pc, #176]	; (80004c4 <RCC_Init+0x10c>)
 8000412:	6852      	ldr	r2, [r2, #4]
 8000414:	605a      	str	r2, [r3, #4]

	RCC->CFGR &= ~(RCC_CFGR_PLLMUL|RCC_CFGR_PLLSRC|RCC_CFGR_PLLXTPRE);
 8000416:	4b2b      	ldr	r3, [pc, #172]	; (80004c4 <RCC_Init+0x10c>)
 8000418:	4a2a      	ldr	r2, [pc, #168]	; (80004c4 <RCC_Init+0x10c>)
 800041a:	6852      	ldr	r2, [r2, #4]
 800041c:	492d      	ldr	r1, [pc, #180]	; (80004d4 <RCC_Init+0x11c>)
 800041e:	400a      	ands	r2, r1
 8000420:	605a      	str	r2, [r3, #4]
//	RCC->CFGR |= RCC_CFGR_USB;

	RCC->CFGR |= RCC_CFGR_PLLXTPRE_PREDIV1_Div2;
 8000422:	4b28      	ldr	r3, [pc, #160]	; (80004c4 <RCC_Init+0x10c>)
 8000424:	4a27      	ldr	r2, [pc, #156]	; (80004c4 <RCC_Init+0x10c>)
 8000426:	6852      	ldr	r2, [r2, #4]
 8000428:	2180      	movs	r1, #128	; 0x80
 800042a:	0289      	lsls	r1, r1, #10
 800042c:	430a      	orrs	r2, r1
 800042e:	605a      	str	r2, [r3, #4]
	RCC->CFGR2|= RCC_CFGR2_PREDIV1_DIV2;
 8000430:	4b24      	ldr	r3, [pc, #144]	; (80004c4 <RCC_Init+0x10c>)
 8000432:	4a24      	ldr	r2, [pc, #144]	; (80004c4 <RCC_Init+0x10c>)
 8000434:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000436:	2101      	movs	r1, #1
 8000438:	430a      	orrs	r2, r1
 800043a:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC->CFGR |= RCC_CFGR_PLLSRC_HSE_PREDIV;
 800043c:	4b21      	ldr	r3, [pc, #132]	; (80004c4 <RCC_Init+0x10c>)
 800043e:	4a21      	ldr	r2, [pc, #132]	; (80004c4 <RCC_Init+0x10c>)
 8000440:	6852      	ldr	r2, [r2, #4]
 8000442:	2180      	movs	r1, #128	; 0x80
 8000444:	0249      	lsls	r1, r1, #9
 8000446:	430a      	orrs	r2, r1
 8000448:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PLLMULL6;								// УМНОЖИТЕЛЬ
 800044a:	4b1e      	ldr	r3, [pc, #120]	; (80004c4 <RCC_Init+0x10c>)
 800044c:	4a1d      	ldr	r2, [pc, #116]	; (80004c4 <RCC_Init+0x10c>)
 800044e:	6852      	ldr	r2, [r2, #4]
 8000450:	2180      	movs	r1, #128	; 0x80
 8000452:	0349      	lsls	r1, r1, #13
 8000454:	430a      	orrs	r2, r1
 8000456:	605a      	str	r2, [r3, #4]
	RCC->CR |= RCC_CR_PLLON;
 8000458:	4b1a      	ldr	r3, [pc, #104]	; (80004c4 <RCC_Init+0x10c>)
 800045a:	4a1a      	ldr	r2, [pc, #104]	; (80004c4 <RCC_Init+0x10c>)
 800045c:	6812      	ldr	r2, [r2, #0]
 800045e:	2180      	movs	r1, #128	; 0x80
 8000460:	0449      	lsls	r1, r1, #17
 8000462:	430a      	orrs	r2, r1
 8000464:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)) GPIOC->ODR |= 1<<9;
 8000466:	e008      	b.n	800047a <RCC_Init+0xc2>
 8000468:	4917      	ldr	r1, [pc, #92]	; (80004c8 <RCC_Init+0x110>)
 800046a:	4b17      	ldr	r3, [pc, #92]	; (80004c8 <RCC_Init+0x110>)
 800046c:	8a9b      	ldrh	r3, [r3, #20]
 800046e:	b29b      	uxth	r3, r3
 8000470:	2280      	movs	r2, #128	; 0x80
 8000472:	0092      	lsls	r2, r2, #2
 8000474:	4313      	orrs	r3, r2
 8000476:	b29b      	uxth	r3, r3
 8000478:	828b      	strh	r3, [r1, #20]
 800047a:	4b12      	ldr	r3, [pc, #72]	; (80004c4 <RCC_Init+0x10c>)
 800047c:	681a      	ldr	r2, [r3, #0]
 800047e:	2380      	movs	r3, #128	; 0x80
 8000480:	049b      	lsls	r3, r3, #18
 8000482:	4013      	ands	r3, r2
 8000484:	d0f0      	beq.n	8000468 <RCC_Init+0xb0>
	GPIOC->ODR &= ~(1<<9);
 8000486:	4a10      	ldr	r2, [pc, #64]	; (80004c8 <RCC_Init+0x110>)
 8000488:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <RCC_Init+0x110>)
 800048a:	8a9b      	ldrh	r3, [r3, #20]
 800048c:	b29b      	uxth	r3, r3
 800048e:	4912      	ldr	r1, [pc, #72]	; (80004d8 <RCC_Init+0x120>)
 8000490:	400b      	ands	r3, r1
 8000492:	b29b      	uxth	r3, r3
 8000494:	8293      	strh	r3, [r2, #20]

	RCC->CFGR &= ~RCC_CFGR_SW;
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <RCC_Init+0x10c>)
 8000498:	4a0a      	ldr	r2, [pc, #40]	; (80004c4 <RCC_Init+0x10c>)
 800049a:	6852      	ldr	r2, [r2, #4]
 800049c:	2103      	movs	r1, #3
 800049e:	438a      	bics	r2, r1
 80004a0:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <RCC_Init+0x10c>)
 80004a4:	4a07      	ldr	r2, [pc, #28]	; (80004c4 <RCC_Init+0x10c>)
 80004a6:	6852      	ldr	r2, [r2, #4]
 80004a8:	2102      	movs	r1, #2
 80004aa:	430a      	orrs	r2, r1
 80004ac:	605a      	str	r2, [r3, #4]
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	4b04      	ldr	r3, [pc, #16]	; (80004c4 <RCC_Init+0x10c>)
 80004b2:	685b      	ldr	r3, [r3, #4]
 80004b4:	220c      	movs	r2, #12
 80004b6:	4013      	ands	r3, r2
 80004b8:	2b08      	cmp	r3, #8
 80004ba:	d1f9      	bne.n	80004b0 <RCC_Init+0xf8>
}
 80004bc:	46c0      	nop			; (mov r8, r8)
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000
 80004c8:	48000800 	.word	0x48000800
 80004cc:	fffffeff 	.word	0xfffffeff
 80004d0:	40022000 	.word	0x40022000
 80004d4:	ffc07fff 	.word	0xffc07fff
 80004d8:	fffffdff 	.word	0xfffffdff

080004dc <TIM_Init>:

void TIM_Init(){
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	/****** TIM6 millis for dellay***/
	NVIC_EnableIRQ (TIM14_IRQn);								// Разрешает_прерывания
 80004e0:	2013      	movs	r0, #19
 80004e2:	f7ff ff33 	bl	800034c <NVIC_EnableIRQ>
	RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;						// Подаем_тактирование на_таймер
 80004e6:	4b08      	ldr	r3, [pc, #32]	; (8000508 <TIM_Init+0x2c>)
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <TIM_Init+0x2c>)
 80004ea:	69d2      	ldr	r2, [r2, #28]
 80004ec:	2180      	movs	r1, #128	; 0x80
 80004ee:	0049      	lsls	r1, r1, #1
 80004f0:	430a      	orrs	r2, r1
 80004f2:	61da      	str	r2, [r3, #28]

	TIM14->PSC = 480-1;											// Устанавливаем_предилитель
 80004f4:	4b05      	ldr	r3, [pc, #20]	; (800050c <TIM_Init+0x30>)
 80004f6:	22e0      	movs	r2, #224	; 0xe0
 80004f8:	32ff      	adds	r2, #255	; 0xff
 80004fa:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM14->ARR = 100-1;											// Установка_регистра_сброса
 80004fc:	4b03      	ldr	r3, [pc, #12]	; (800050c <TIM_Init+0x30>)
 80004fe:	2263      	movs	r2, #99	; 0x63
 8000500:	62da      	str	r2, [r3, #44]	; 0x2c

//	TIM14->DIER |= TIM_DIER_UIE;								// комбинация_команд_запускает_таймер,_запись 0_приведет_к_останавке
//	TIM14->CR1  |= TIM_CR1_CEN;
	/*******************************/
}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40021000 	.word	0x40021000
 800050c:	40002000 	.word	0x40002000

08000510 <ADC_Init>:

void ADC_Init(){
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;  						// тактирование_на_порт_GPIOA
 8000514:	4b2a      	ldr	r3, [pc, #168]	; (80005c0 <ADC_Init+0xb0>)
 8000516:	4a2a      	ldr	r2, [pc, #168]	; (80005c0 <ADC_Init+0xb0>)
 8000518:	6952      	ldr	r2, [r2, #20]
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0289      	lsls	r1, r1, #10
 800051e:	430a      	orrs	r2, r1
 8000520:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER1;  						// аналог_вход;
 8000522:	2390      	movs	r3, #144	; 0x90
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	2290      	movs	r2, #144	; 0x90
 8000528:	05d2      	lsls	r2, r2, #23
 800052a:	6812      	ldr	r2, [r2, #0]
 800052c:	210c      	movs	r1, #12
 800052e:	430a      	orrs	r2, r1
 8000530:	601a      	str	r2, [r3, #0]
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; 						// тактирование_на_ADC
 8000532:	4b23      	ldr	r3, [pc, #140]	; (80005c0 <ADC_Init+0xb0>)
 8000534:	4a22      	ldr	r2, [pc, #136]	; (80005c0 <ADC_Init+0xb0>)
 8000536:	6992      	ldr	r2, [r2, #24]
 8000538:	2180      	movs	r1, #128	; 0x80
 800053a:	0089      	lsls	r1, r1, #2
 800053c:	430a      	orrs	r2, r1
 800053e:	619a      	str	r2, [r3, #24]

	ADC1->CFGR2 |= ADC_CFGR2_CKMODE_1;  						// Делитель_на 4 (48/4 = 12) ADC <= 14 мГц
 8000540:	4b20      	ldr	r3, [pc, #128]	; (80005c4 <ADC_Init+0xb4>)
 8000542:	4a20      	ldr	r2, [pc, #128]	; (80005c4 <ADC_Init+0xb4>)
 8000544:	6912      	ldr	r2, [r2, #16]
 8000546:	2180      	movs	r1, #128	; 0x80
 8000548:	0609      	lsls	r1, r1, #24
 800054a:	430a      	orrs	r2, r1
 800054c:	611a      	str	r2, [r3, #16]

	/*_____________Калибровка____________*/
	if ((ADC1->CR & ADC_CR_ADEN) != 0){
 800054e:	4b1d      	ldr	r3, [pc, #116]	; (80005c4 <ADC_Init+0xb4>)
 8000550:	689b      	ldr	r3, [r3, #8]
 8000552:	2201      	movs	r2, #1
 8000554:	4013      	ands	r3, r2
 8000556:	d005      	beq.n	8000564 <ADC_Init+0x54>
		ADC1->CR |= ADC_CR_ADDIS;
 8000558:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <ADC_Init+0xb4>)
 800055a:	4a1a      	ldr	r2, [pc, #104]	; (80005c4 <ADC_Init+0xb4>)
 800055c:	6892      	ldr	r2, [r2, #8]
 800055e:	2102      	movs	r1, #2
 8000560:	430a      	orrs	r2, r1
 8000562:	609a      	str	r2, [r3, #8]
	}
	while ((ADC1->CR & ADC_CR_ADEN) != 0){}
 8000564:	46c0      	nop			; (mov r8, r8)
 8000566:	4b17      	ldr	r3, [pc, #92]	; (80005c4 <ADC_Init+0xb4>)
 8000568:	689b      	ldr	r3, [r3, #8]
 800056a:	2201      	movs	r2, #1
 800056c:	4013      	ands	r3, r2
 800056e:	d1fa      	bne.n	8000566 <ADC_Init+0x56>
	ADC1->CFGR1 &= ~ADC_CFGR1_DMAEN;
 8000570:	4b14      	ldr	r3, [pc, #80]	; (80005c4 <ADC_Init+0xb4>)
 8000572:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <ADC_Init+0xb4>)
 8000574:	68d2      	ldr	r2, [r2, #12]
 8000576:	2101      	movs	r1, #1
 8000578:	438a      	bics	r2, r1
 800057a:	60da      	str	r2, [r3, #12]
	ADC1->CR |= ADC_CR_ADCAL;
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <ADC_Init+0xb4>)
 800057e:	4a11      	ldr	r2, [pc, #68]	; (80005c4 <ADC_Init+0xb4>)
 8000580:	6892      	ldr	r2, [r2, #8]
 8000582:	2180      	movs	r1, #128	; 0x80
 8000584:	0609      	lsls	r1, r1, #24
 8000586:	430a      	orrs	r2, r1
 8000588:	609a      	str	r2, [r3, #8]
	while ((ADC1->CR & ADC_CR_ADCAL) != 0){}
 800058a:	46c0      	nop			; (mov r8, r8)
 800058c:	4b0d      	ldr	r3, [pc, #52]	; (80005c4 <ADC_Init+0xb4>)
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	2b00      	cmp	r3, #0
 8000592:	dbfb      	blt.n	800058c <ADC_Init+0x7c>
	/*__________Конец колибровки__________*/

	ADC1->CR |= ADC_CR_ADEN;
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <ADC_Init+0xb4>)
 8000596:	4a0b      	ldr	r2, [pc, #44]	; (80005c4 <ADC_Init+0xb4>)
 8000598:	6892      	ldr	r2, [r2, #8]
 800059a:	2101      	movs	r1, #1
 800059c:	430a      	orrs	r2, r1
 800059e:	609a      	str	r2, [r3, #8]
	ADC1->SMPR |= ADC_SMPR1_SMPR_0|
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <ADC_Init+0xb4>)
 80005a2:	4a08      	ldr	r2, [pc, #32]	; (80005c4 <ADC_Init+0xb4>)
 80005a4:	6952      	ldr	r2, [r2, #20]
 80005a6:	2107      	movs	r1, #7
 80005a8:	430a      	orrs	r2, r1
 80005aa:	615a      	str	r2, [r3, #20]
				  ADC_SMPR1_SMPR_1|
			      ADC_SMPR1_SMPR_2; 							//0x111 239.5 cycles
	ADC1->CHSELR |= ADC_CHSELR_CHSEL16|ADC_CHSELR_CHSEL1;		// Выбор_двух_каналов 16 и 1. 16_термодатчик_камня
 80005ac:	4b05      	ldr	r3, [pc, #20]	; (80005c4 <ADC_Init+0xb4>)
 80005ae:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <ADC_Init+0xb4>)
 80005b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80005b2:	4905      	ldr	r1, [pc, #20]	; (80005c8 <ADC_Init+0xb8>)
 80005b4:	430a      	orrs	r2, r1
 80005b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80005b8:	46c0      	nop			; (mov r8, r8)
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	40021000 	.word	0x40021000
 80005c4:	40012400 	.word	0x40012400
 80005c8:	00010002 	.word	0x00010002

080005cc <PWM_Init>:

void PWM_Init(){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80005d0:	4b2c      	ldr	r3, [pc, #176]	; (8000684 <PWM_Init+0xb8>)
 80005d2:	4a2c      	ldr	r2, [pc, #176]	; (8000684 <PWM_Init+0xb8>)
 80005d4:	69d2      	ldr	r2, [r2, #28]
 80005d6:	2102      	movs	r1, #2
 80005d8:	430a      	orrs	r2, r1
 80005da:	61da      	str	r2, [r3, #28]

	GPIOC->AFR[1] |= GPIO_AFRH_AFR8;
 80005dc:	4b2a      	ldr	r3, [pc, #168]	; (8000688 <PWM_Init+0xbc>)
 80005de:	4a2a      	ldr	r2, [pc, #168]	; (8000688 <PWM_Init+0xbc>)
 80005e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80005e2:	210f      	movs	r1, #15
 80005e4:	430a      	orrs	r2, r1
 80005e6:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOC->MODER |= GPIO_MODER_MODER8_1;      					//Альтернативная_функция (ВАЖНО! Не_настраивать в GPIO порт_вывода_для ШИМ)
 80005e8:	4b27      	ldr	r3, [pc, #156]	; (8000688 <PWM_Init+0xbc>)
 80005ea:	4a27      	ldr	r2, [pc, #156]	; (8000688 <PWM_Init+0xbc>)
 80005ec:	6812      	ldr	r2, [r2, #0]
 80005ee:	2180      	movs	r1, #128	; 0x80
 80005f0:	0289      	lsls	r1, r1, #10
 80005f2:	430a      	orrs	r2, r1
 80005f4:	601a      	str	r2, [r3, #0]

	TIM3->PSC = 47; /* (1) */
 80005f6:	4b25      	ldr	r3, [pc, #148]	; (800068c <PWM_Init+0xc0>)
 80005f8:	222f      	movs	r2, #47	; 0x2f
 80005fa:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = 80; /* (2) */
 80005fc:	4b23      	ldr	r3, [pc, #140]	; (800068c <PWM_Init+0xc0>)
 80005fe:	2250      	movs	r2, #80	; 0x50
 8000600:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CCR3 = 40; /* (3) */									//Коэф_заполнения CCRx/ARR
 8000602:	4b22      	ldr	r3, [pc, #136]	; (800068c <PWM_Init+0xc0>)
 8000604:	2228      	movs	r2, #40	; 0x28
 8000606:	63da      	str	r2, [r3, #60]	; 0x3c

	TIM3->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2			//110 - ШИМ 1
 8000608:	4a20      	ldr	r2, [pc, #128]	; (800068c <PWM_Init+0xc0>)
 800060a:	4b20      	ldr	r3, [pc, #128]	; (800068c <PWM_Init+0xc0>)
 800060c:	8b9b      	ldrh	r3, [r3, #28]
 800060e:	b29b      	uxth	r3, r3
 8000610:	2168      	movs	r1, #104	; 0x68
 8000612:	430b      	orrs	r3, r1
 8000614:	b29b      	uxth	r3, r3
 8000616:	8393      	strh	r3, [r2, #28]
				| TIM_CCMR2_OC3PE;
	TIM3->CR1 |= TIM_CR1_ARPE;									//Auto-reload preload enable
 8000618:	4a1c      	ldr	r2, [pc, #112]	; (800068c <PWM_Init+0xc0>)
 800061a:	4b1c      	ldr	r3, [pc, #112]	; (800068c <PWM_Init+0xc0>)
 800061c:	881b      	ldrh	r3, [r3, #0]
 800061e:	b29b      	uxth	r3, r3
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	430b      	orrs	r3, r1
 8000624:	b29b      	uxth	r3, r3
 8000626:	8013      	strh	r3, [r2, #0]
	TIM3->CCER |= TIM_CCER_CC3E;								//output enable
 8000628:	4918      	ldr	r1, [pc, #96]	; (800068c <PWM_Init+0xc0>)
 800062a:	4b18      	ldr	r3, [pc, #96]	; (800068c <PWM_Init+0xc0>)
 800062c:	8c1b      	ldrh	r3, [r3, #32]
 800062e:	b29b      	uxth	r3, r3
 8000630:	2280      	movs	r2, #128	; 0x80
 8000632:	0052      	lsls	r2, r2, #1
 8000634:	4313      	orrs	r3, r2
 8000636:	b29b      	uxth	r3, r3
 8000638:	840b      	strh	r3, [r1, #32]
	TIM3->BDTR |= TIM_BDTR_MOE;									//Разерешение_вывода_на GPIO
 800063a:	4a14      	ldr	r2, [pc, #80]	; (800068c <PWM_Init+0xc0>)
 800063c:	4913      	ldr	r1, [pc, #76]	; (800068c <PWM_Init+0xc0>)
 800063e:	2344      	movs	r3, #68	; 0x44
 8000640:	5acb      	ldrh	r3, [r1, r3]
 8000642:	b29b      	uxth	r3, r3
 8000644:	4912      	ldr	r1, [pc, #72]	; (8000690 <PWM_Init+0xc4>)
 8000646:	430b      	orrs	r3, r1
 8000648:	b299      	uxth	r1, r3
 800064a:	2344      	movs	r3, #68	; 0x44
 800064c:	52d1      	strh	r1, [r2, r3]
	TIM3->EGR |= TIM_EGR_UG;									//обновление_генерации
 800064e:	4a0f      	ldr	r2, [pc, #60]	; (800068c <PWM_Init+0xc0>)
 8000650:	4b0e      	ldr	r3, [pc, #56]	; (800068c <PWM_Init+0xc0>)
 8000652:	8a9b      	ldrh	r3, [r3, #20]
 8000654:	b29b      	uxth	r3, r3
 8000656:	2101      	movs	r1, #1
 8000658:	430b      	orrs	r3, r1
 800065a:	b29b      	uxth	r3, r3
 800065c:	8293      	strh	r3, [r2, #20]

	TIM3->DIER |= TIM_DIER_UIE;
 800065e:	4a0b      	ldr	r2, [pc, #44]	; (800068c <PWM_Init+0xc0>)
 8000660:	4b0a      	ldr	r3, [pc, #40]	; (800068c <PWM_Init+0xc0>)
 8000662:	899b      	ldrh	r3, [r3, #12]
 8000664:	b29b      	uxth	r3, r3
 8000666:	2101      	movs	r1, #1
 8000668:	430b      	orrs	r3, r1
 800066a:	b29b      	uxth	r3, r3
 800066c:	8193      	strh	r3, [r2, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 800066e:	4a07      	ldr	r2, [pc, #28]	; (800068c <PWM_Init+0xc0>)
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <PWM_Init+0xc0>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	b29b      	uxth	r3, r3
 8000676:	2101      	movs	r1, #1
 8000678:	430b      	orrs	r3, r1
 800067a:	b29b      	uxth	r3, r3
 800067c:	8013      	strh	r3, [r2, #0]
}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40021000 	.word	0x40021000
 8000688:	48000800 	.word	0x48000800
 800068c:	40000400 	.word	0x40000400
 8000690:	ffff8000 	.word	0xffff8000

08000694 <EXTI_Init>:

void EXTI_Init(){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

}
 8000698:	46c0      	nop			; (mov r8, r8)
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <UART_Init>:

void UART_Init(){
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0

}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <SPI_Init>:

void SPI_Init(){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0

}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <CRC_Init>:

void CRC_Init(){
 80006b2:	b580      	push	{r7, lr}
 80006b4:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_CRCEN;
 80006b6:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <CRC_Init+0x1e>)
 80006b8:	4a05      	ldr	r2, [pc, #20]	; (80006d0 <CRC_Init+0x1e>)
 80006ba:	6952      	ldr	r2, [r2, #20]
 80006bc:	2140      	movs	r1, #64	; 0x40
 80006be:	430a      	orrs	r2, r1
 80006c0:	615a      	str	r2, [r3, #20]

	CRC->CR = CRC_CR_RESET;
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <CRC_Init+0x22>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	609a      	str	r2, [r3, #8]
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	40021000 	.word	0x40021000
 80006d4:	40023000 	.word	0x40023000

080006d8 <main>:
#include "main.h"
/*********************************************************************/

uint64_t countT = 0;

int main(void){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0

	GPIO_Init();
 80006de:	f7ff fe4b 	bl	8000378 <GPIO_Init>
	TIM_Init();
 80006e2:	f7ff fefb 	bl	80004dc <TIM_Init>
	RCC_Init();
 80006e6:	f7ff fe67 	bl	80003b8 <RCC_Init>
	PWM_Init();
 80006ea:	f7ff ff6f 	bl	80005cc <PWM_Init>
	CRC_Init();
 80006ee:	f7ff ffe0 	bl	80006b2 <CRC_Init>

	uint16_t i = 0;
 80006f2:	230e      	movs	r3, #14
 80006f4:	18fb      	adds	r3, r7, r3
 80006f6:	2200      	movs	r2, #0
 80006f8:	801a      	strh	r2, [r3, #0]
	uint32_t crc = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60bb      	str	r3, [r7, #8]
	while(1){
		TIM3->CCR3 = i;
 80006fe:	4b14      	ldr	r3, [pc, #80]	; (8000750 <main+0x78>)
 8000700:	220e      	movs	r2, #14
 8000702:	18ba      	adds	r2, r7, r2
 8000704:	8812      	ldrh	r2, [r2, #0]
 8000706:	63da      	str	r2, [r3, #60]	; 0x3c
		i = (i < 80) ? i + 1 : 0;
 8000708:	230e      	movs	r3, #14
 800070a:	18fb      	adds	r3, r7, r3
 800070c:	881b      	ldrh	r3, [r3, #0]
 800070e:	2b4f      	cmp	r3, #79	; 0x4f
 8000710:	d805      	bhi.n	800071e <main+0x46>
 8000712:	230e      	movs	r3, #14
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	881b      	ldrh	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	b29a      	uxth	r2, r3
 800071c:	e000      	b.n	8000720 <main+0x48>
 800071e:	2200      	movs	r2, #0
 8000720:	230e      	movs	r3, #14
 8000722:	18fb      	adds	r3, r7, r3
 8000724:	801a      	strh	r2, [r3, #0]
		DelayMillis(40);
 8000726:	2028      	movs	r0, #40	; 0x28
 8000728:	f000 f834 	bl	8000794 <DelayMillis>
		CRC->DR = CRC_DR_DR;
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <main+0x7c>)
 800072e:	2201      	movs	r2, #1
 8000730:	4252      	negs	r2, r2
 8000732:	601a      	str	r2, [r3, #0]
		CRC->DR = __REV(123456789);
 8000734:	4b07      	ldr	r3, [pc, #28]	; (8000754 <main+0x7c>)
 8000736:	4a08      	ldr	r2, [pc, #32]	; (8000758 <main+0x80>)
 8000738:	603a      	str	r2, [r7, #0]
  \return               Reversed value
 */
__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 800073a:	683a      	ldr	r2, [r7, #0]
 800073c:	ba12      	rev	r2, r2
 800073e:	601a      	str	r2, [r3, #0]
		crc = __REV(CRC->DR);
 8000740:	4b04      	ldr	r3, [pc, #16]	; (8000754 <main+0x7c>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	ba1b      	rev	r3, r3
 800074a:	60bb      	str	r3, [r7, #8]
		TIM3->CCR3 = i;
 800074c:	e7d7      	b.n	80006fe <main+0x26>
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40000400 	.word	0x40000400
 8000754:	40023000 	.word	0x40023000
 8000758:	075bcd15 	.word	0x075bcd15

0800075c <TIM14_IRQHandler>:
	}
}


/***************************** IRQHandlers **************************/
void TIM14_IRQHandler(void){
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	af00      	add	r7, sp, #0
	countT++;
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <TIM14_IRQHandler+0x30>)
 8000762:	685c      	ldr	r4, [r3, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	2101      	movs	r1, #1
 8000768:	2200      	movs	r2, #0
 800076a:	185b      	adds	r3, r3, r1
 800076c:	4154      	adcs	r4, r2
 800076e:	4a07      	ldr	r2, [pc, #28]	; (800078c <TIM14_IRQHandler+0x30>)
 8000770:	6013      	str	r3, [r2, #0]
 8000772:	6054      	str	r4, [r2, #4]
	TIM14->SR &= ~TIM_SR_UIF;				//сброс флага прерываний
 8000774:	4a06      	ldr	r2, [pc, #24]	; (8000790 <TIM14_IRQHandler+0x34>)
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <TIM14_IRQHandler+0x34>)
 8000778:	8a1b      	ldrh	r3, [r3, #16]
 800077a:	b29b      	uxth	r3, r3
 800077c:	2101      	movs	r1, #1
 800077e:	438b      	bics	r3, r1
 8000780:	b29b      	uxth	r3, r3
 8000782:	8213      	strh	r3, [r2, #16]
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd90      	pop	{r4, r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	20000038 	.word	0x20000038
 8000790:	40002000 	.word	0x40002000

08000794 <DelayMillis>:
/********************************************************************/



/****************************** FUNCTIONS ***************************/
void DelayMillis(uint32_t time){
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
	TIM14->DIER |= TIM_DIER_UIE;									// комбинация команд запускает таймер, запись 0 приведет к останавке
 800079c:	481a      	ldr	r0, [pc, #104]	; (8000808 <DelayMillis+0x74>)
 800079e:	4b1a      	ldr	r3, [pc, #104]	; (8000808 <DelayMillis+0x74>)
 80007a0:	899b      	ldrh	r3, [r3, #12]
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	2401      	movs	r4, #1
 80007a6:	4323      	orrs	r3, r4
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	8183      	strh	r3, [r0, #12]
	TIM14->CR1  |= TIM_CR1_CEN;
 80007ac:	4816      	ldr	r0, [pc, #88]	; (8000808 <DelayMillis+0x74>)
 80007ae:	4b16      	ldr	r3, [pc, #88]	; (8000808 <DelayMillis+0x74>)
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	2401      	movs	r4, #1
 80007b6:	4323      	orrs	r3, r4
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	8003      	strh	r3, [r0, #0]
	while(countT < time){}
 80007bc:	46c0      	nop			; (mov r8, r8)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	0019      	movs	r1, r3
 80007c2:	2300      	movs	r3, #0
 80007c4:	001a      	movs	r2, r3
 80007c6:	4b11      	ldr	r3, [pc, #68]	; (800080c <DelayMillis+0x78>)
 80007c8:	685c      	ldr	r4, [r3, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	42a2      	cmp	r2, r4
 80007ce:	d8f6      	bhi.n	80007be <DelayMillis+0x2a>
 80007d0:	d101      	bne.n	80007d6 <DelayMillis+0x42>
 80007d2:	4299      	cmp	r1, r3
 80007d4:	d8f3      	bhi.n	80007be <DelayMillis+0x2a>
	countT = 0;
 80007d6:	4a0d      	ldr	r2, [pc, #52]	; (800080c <DelayMillis+0x78>)
 80007d8:	2300      	movs	r3, #0
 80007da:	2400      	movs	r4, #0
 80007dc:	6013      	str	r3, [r2, #0]
 80007de:	6054      	str	r4, [r2, #4]
	TIM14->DIER &= ~TIM_DIER_UIE;								// комбинация команд запускает таймер, запись 0 приведет к останавке
 80007e0:	4a09      	ldr	r2, [pc, #36]	; (8000808 <DelayMillis+0x74>)
 80007e2:	4b09      	ldr	r3, [pc, #36]	; (8000808 <DelayMillis+0x74>)
 80007e4:	899b      	ldrh	r3, [r3, #12]
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	2101      	movs	r1, #1
 80007ea:	438b      	bics	r3, r1
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	8193      	strh	r3, [r2, #12]
	TIM14->CR1  &= ~TIM_CR1_CEN;
 80007f0:	4a05      	ldr	r2, [pc, #20]	; (8000808 <DelayMillis+0x74>)
 80007f2:	4b05      	ldr	r3, [pc, #20]	; (8000808 <DelayMillis+0x74>)
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	2101      	movs	r1, #1
 80007fa:	438b      	bics	r3, r1
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	8013      	strh	r3, [r2, #0]
}
 8000800:	46c0      	nop			; (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	b003      	add	sp, #12
 8000806:	bd90      	pop	{r4, r7, pc}
 8000808:	40002000 	.word	0x40002000
 800080c:	20000038 	.word	0x20000038
 8000810:	080009d0 	.word	0x080009d0
 8000814:	20000000 	.word	0x20000000
 8000818:	20000018 	.word	0x20000018
 800081c:	20000018 	.word	0x20000018
 8000820:	20000040 	.word	0x20000040

08000824 <__udivsi3>:
 8000824:	2200      	movs	r2, #0
 8000826:	0843      	lsrs	r3, r0, #1
 8000828:	428b      	cmp	r3, r1
 800082a:	d374      	bcc.n	8000916 <__udivsi3+0xf2>
 800082c:	0903      	lsrs	r3, r0, #4
 800082e:	428b      	cmp	r3, r1
 8000830:	d35f      	bcc.n	80008f2 <__udivsi3+0xce>
 8000832:	0a03      	lsrs	r3, r0, #8
 8000834:	428b      	cmp	r3, r1
 8000836:	d344      	bcc.n	80008c2 <__udivsi3+0x9e>
 8000838:	0b03      	lsrs	r3, r0, #12
 800083a:	428b      	cmp	r3, r1
 800083c:	d328      	bcc.n	8000890 <__udivsi3+0x6c>
 800083e:	0c03      	lsrs	r3, r0, #16
 8000840:	428b      	cmp	r3, r1
 8000842:	d30d      	bcc.n	8000860 <__udivsi3+0x3c>
 8000844:	22ff      	movs	r2, #255	; 0xff
 8000846:	0209      	lsls	r1, r1, #8
 8000848:	ba12      	rev	r2, r2
 800084a:	0c03      	lsrs	r3, r0, #16
 800084c:	428b      	cmp	r3, r1
 800084e:	d302      	bcc.n	8000856 <__udivsi3+0x32>
 8000850:	1212      	asrs	r2, r2, #8
 8000852:	0209      	lsls	r1, r1, #8
 8000854:	d065      	beq.n	8000922 <__udivsi3+0xfe>
 8000856:	0b03      	lsrs	r3, r0, #12
 8000858:	428b      	cmp	r3, r1
 800085a:	d319      	bcc.n	8000890 <__udivsi3+0x6c>
 800085c:	e000      	b.n	8000860 <__udivsi3+0x3c>
 800085e:	0a09      	lsrs	r1, r1, #8
 8000860:	0bc3      	lsrs	r3, r0, #15
 8000862:	428b      	cmp	r3, r1
 8000864:	d301      	bcc.n	800086a <__udivsi3+0x46>
 8000866:	03cb      	lsls	r3, r1, #15
 8000868:	1ac0      	subs	r0, r0, r3
 800086a:	4152      	adcs	r2, r2
 800086c:	0b83      	lsrs	r3, r0, #14
 800086e:	428b      	cmp	r3, r1
 8000870:	d301      	bcc.n	8000876 <__udivsi3+0x52>
 8000872:	038b      	lsls	r3, r1, #14
 8000874:	1ac0      	subs	r0, r0, r3
 8000876:	4152      	adcs	r2, r2
 8000878:	0b43      	lsrs	r3, r0, #13
 800087a:	428b      	cmp	r3, r1
 800087c:	d301      	bcc.n	8000882 <__udivsi3+0x5e>
 800087e:	034b      	lsls	r3, r1, #13
 8000880:	1ac0      	subs	r0, r0, r3
 8000882:	4152      	adcs	r2, r2
 8000884:	0b03      	lsrs	r3, r0, #12
 8000886:	428b      	cmp	r3, r1
 8000888:	d301      	bcc.n	800088e <__udivsi3+0x6a>
 800088a:	030b      	lsls	r3, r1, #12
 800088c:	1ac0      	subs	r0, r0, r3
 800088e:	4152      	adcs	r2, r2
 8000890:	0ac3      	lsrs	r3, r0, #11
 8000892:	428b      	cmp	r3, r1
 8000894:	d301      	bcc.n	800089a <__udivsi3+0x76>
 8000896:	02cb      	lsls	r3, r1, #11
 8000898:	1ac0      	subs	r0, r0, r3
 800089a:	4152      	adcs	r2, r2
 800089c:	0a83      	lsrs	r3, r0, #10
 800089e:	428b      	cmp	r3, r1
 80008a0:	d301      	bcc.n	80008a6 <__udivsi3+0x82>
 80008a2:	028b      	lsls	r3, r1, #10
 80008a4:	1ac0      	subs	r0, r0, r3
 80008a6:	4152      	adcs	r2, r2
 80008a8:	0a43      	lsrs	r3, r0, #9
 80008aa:	428b      	cmp	r3, r1
 80008ac:	d301      	bcc.n	80008b2 <__udivsi3+0x8e>
 80008ae:	024b      	lsls	r3, r1, #9
 80008b0:	1ac0      	subs	r0, r0, r3
 80008b2:	4152      	adcs	r2, r2
 80008b4:	0a03      	lsrs	r3, r0, #8
 80008b6:	428b      	cmp	r3, r1
 80008b8:	d301      	bcc.n	80008be <__udivsi3+0x9a>
 80008ba:	020b      	lsls	r3, r1, #8
 80008bc:	1ac0      	subs	r0, r0, r3
 80008be:	4152      	adcs	r2, r2
 80008c0:	d2cd      	bcs.n	800085e <__udivsi3+0x3a>
 80008c2:	09c3      	lsrs	r3, r0, #7
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d301      	bcc.n	80008cc <__udivsi3+0xa8>
 80008c8:	01cb      	lsls	r3, r1, #7
 80008ca:	1ac0      	subs	r0, r0, r3
 80008cc:	4152      	adcs	r2, r2
 80008ce:	0983      	lsrs	r3, r0, #6
 80008d0:	428b      	cmp	r3, r1
 80008d2:	d301      	bcc.n	80008d8 <__udivsi3+0xb4>
 80008d4:	018b      	lsls	r3, r1, #6
 80008d6:	1ac0      	subs	r0, r0, r3
 80008d8:	4152      	adcs	r2, r2
 80008da:	0943      	lsrs	r3, r0, #5
 80008dc:	428b      	cmp	r3, r1
 80008de:	d301      	bcc.n	80008e4 <__udivsi3+0xc0>
 80008e0:	014b      	lsls	r3, r1, #5
 80008e2:	1ac0      	subs	r0, r0, r3
 80008e4:	4152      	adcs	r2, r2
 80008e6:	0903      	lsrs	r3, r0, #4
 80008e8:	428b      	cmp	r3, r1
 80008ea:	d301      	bcc.n	80008f0 <__udivsi3+0xcc>
 80008ec:	010b      	lsls	r3, r1, #4
 80008ee:	1ac0      	subs	r0, r0, r3
 80008f0:	4152      	adcs	r2, r2
 80008f2:	08c3      	lsrs	r3, r0, #3
 80008f4:	428b      	cmp	r3, r1
 80008f6:	d301      	bcc.n	80008fc <__udivsi3+0xd8>
 80008f8:	00cb      	lsls	r3, r1, #3
 80008fa:	1ac0      	subs	r0, r0, r3
 80008fc:	4152      	adcs	r2, r2
 80008fe:	0883      	lsrs	r3, r0, #2
 8000900:	428b      	cmp	r3, r1
 8000902:	d301      	bcc.n	8000908 <__udivsi3+0xe4>
 8000904:	008b      	lsls	r3, r1, #2
 8000906:	1ac0      	subs	r0, r0, r3
 8000908:	4152      	adcs	r2, r2
 800090a:	0843      	lsrs	r3, r0, #1
 800090c:	428b      	cmp	r3, r1
 800090e:	d301      	bcc.n	8000914 <__udivsi3+0xf0>
 8000910:	004b      	lsls	r3, r1, #1
 8000912:	1ac0      	subs	r0, r0, r3
 8000914:	4152      	adcs	r2, r2
 8000916:	1a41      	subs	r1, r0, r1
 8000918:	d200      	bcs.n	800091c <__udivsi3+0xf8>
 800091a:	4601      	mov	r1, r0
 800091c:	4152      	adcs	r2, r2
 800091e:	4610      	mov	r0, r2
 8000920:	4770      	bx	lr
 8000922:	e7ff      	b.n	8000924 <__udivsi3+0x100>
 8000924:	b501      	push	{r0, lr}
 8000926:	2000      	movs	r0, #0
 8000928:	f000 f806 	bl	8000938 <__aeabi_idiv0>
 800092c:	bd02      	pop	{r1, pc}
 800092e:	46c0      	nop			; (mov r8, r8)

08000930 <__aeabi_uidivmod>:
 8000930:	2900      	cmp	r1, #0
 8000932:	d0f7      	beq.n	8000924 <__udivsi3+0x100>
 8000934:	e776      	b.n	8000824 <__udivsi3>
 8000936:	4770      	bx	lr

08000938 <__aeabi_idiv0>:
 8000938:	4770      	bx	lr
 800093a:	46c0      	nop			; (mov r8, r8)

0800093c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800093c:	4812      	ldr	r0, [pc, #72]	; (8000988 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800093e:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000940:	2004      	movs	r0, #4
    LDR R1, [R0]
 8000942:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000944:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000946:	221f      	movs	r2, #31
    CMP R1, R2
 8000948:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800094a:	d105      	bne.n	8000958 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 800094c:	480f      	ldr	r0, [pc, #60]	; (800098c <LoopForever+0x6>)
    LDR R1,=0x00000001
 800094e:	2101      	movs	r1, #1
    STR R1, [R0]
 8000950:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000952:	480f      	ldr	r0, [pc, #60]	; (8000990 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8000954:	2100      	movs	r1, #0
    STR R1, [R0]
 8000956:	6001      	str	r1, [r0, #0]

08000958 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000958:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800095a:	e003      	b.n	8000964 <LoopCopyDataInit>

0800095c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800095c:	4b0d      	ldr	r3, [pc, #52]	; (8000994 <LoopForever+0xe>)
  ldr r3, [r3, r1]
 800095e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000960:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000962:	3104      	adds	r1, #4

08000964 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000964:	480c      	ldr	r0, [pc, #48]	; (8000998 <LoopForever+0x12>)
  ldr r3, =_edata
 8000966:	4b0d      	ldr	r3, [pc, #52]	; (800099c <LoopForever+0x16>)
  adds r2, r0, r1
 8000968:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800096a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800096c:	d3f6      	bcc.n	800095c <CopyDataInit>
  ldr r2, =_sbss
 800096e:	4a0c      	ldr	r2, [pc, #48]	; (80009a0 <LoopForever+0x1a>)
  b LoopFillZerobss
 8000970:	e002      	b.n	8000978 <LoopFillZerobss>

08000972 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  str  r3, [r2]
 8000974:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000976:	3204      	adds	r2, #4

08000978 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <LoopForever+0x1e>)
  cmp r2, r3
 800097a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800097c:	d3f9      	bcc.n	8000972 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800097e:	f7ff fbc5 	bl	800010c <SystemInit>
    
/* Call the application's entry point.*/
  bl main
 8000982:	f7ff fea9 	bl	80006d8 <main>

08000986 <LoopForever>:
  
LoopForever:
    b LoopForever
 8000986:	e7fe      	b.n	8000986 <LoopForever>
  ldr   r0, =_estack
 8000988:	20002000 	.word	0x20002000
    LDR R0,=0x40021018
 800098c:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 8000990:	40010000 	.word	0x40010000
  ldr r3, =_sidata
 8000994:	080009d0 	.word	0x080009d0
  ldr r0, =_sdata
 8000998:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800099c:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 80009a0:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 80009a4:	20000040 	.word	0x20000040

080009a8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009a8:	e7fe      	b.n	80009a8 <ADC1_COMP_IRQHandler>
	...

080009ac <__EH_FRAME_BEGIN__>:
 80009ac:	0000 0000                                   ....

080009b0 <_init>:
 80009b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009b6:	bc08      	pop	{r3}
 80009b8:	469e      	mov	lr, r3
 80009ba:	4770      	bx	lr

080009bc <_fini>:
 80009bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009c2:	bc08      	pop	{r3}
 80009c4:	469e      	mov	lr, r3
 80009c6:	4770      	bx	lr
