//
// File created by:  ncverilog
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
/home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v
/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v
-INCDIR
/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src
-DEFINE
TB1
-DEFINE
FSDB_FILE=\"DT.fsdb\"
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx8664.15.20.nc/xllibs
-ALLOWUNBOUND
