{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 16:00:23 2009 " "Info: Processing started: Wed Mar 25 16:00:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digicom -c digicom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digicom -c digicom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[7\] " "Warning: Node \"regOut:inst11\|register_led\[7\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[6\] " "Warning: Node \"regOut:inst11\|register_led\[6\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[5\] " "Warning: Node \"regOut:inst11\|register_led\[5\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[4\] " "Warning: Node \"regOut:inst11\|register_led\[4\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[3\] " "Warning: Node \"regOut:inst11\|register_led\[3\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[2\] " "Warning: Node \"regOut:inst11\|register_led\[2\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[1\] " "Warning: Node \"regOut:inst11\|register_led\[1\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[0\] " "Warning: Node \"regOut:inst11\|register_led\[0\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~601 " "Warning: Node \"reg:inst5\|Mux0~601\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[15\]~1916 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[15\]~1916\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~599 " "Warning: Node \"reg:inst5\|Mux0~599\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~600 " "Warning: Node \"reg:inst5\|Mux0~600\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~372 " "Warning: Node \"reg:inst5\|Mux1~372\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[14\]~1917 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[14\]~1917\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~370 " "Warning: Node \"reg:inst5\|Mux1~370\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~371 " "Warning: Node \"reg:inst5\|Mux1~371\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~372 " "Warning: Node \"reg:inst5\|Mux2~372\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[13\]~1918 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[13\]~1918\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~370 " "Warning: Node \"reg:inst5\|Mux2~370\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~371 " "Warning: Node \"reg:inst5\|Mux2~371\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~402 " "Warning: Node \"reg:inst5\|Mux3~402\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[12\]~1919 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[12\]~1919\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~399 " "Warning: Node \"reg:inst5\|Mux3~399\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~400 " "Warning: Node \"reg:inst5\|Mux3~400\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux4~313 " "Warning: Node \"reg:inst5\|Mux4~313\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[11\]~1913 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[11\]~1913\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux4~309 " "Warning: Node \"reg:inst5\|Mux4~309\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux5~300 " "Warning: Node \"reg:inst5\|Mux5~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[10\]~1915 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[10\]~1915\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux5~296 " "Warning: Node \"reg:inst5\|Mux5~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux6~300 " "Warning: Node \"reg:inst5\|Mux6~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[9\]~1906 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[9\]~1906\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux6~296 " "Warning: Node \"reg:inst5\|Mux6~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux7~300 " "Warning: Node \"reg:inst5\|Mux7~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[8\]~1905 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[8\]~1905\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux7~296 " "Warning: Node \"reg:inst5\|Mux7~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux8~300 " "Warning: Node \"reg:inst5\|Mux8~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[7\]~1912 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[7\]~1912\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux8~296 " "Warning: Node \"reg:inst5\|Mux8~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux9~300 " "Warning: Node \"reg:inst5\|Mux9~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[6\]~1911 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[6\]~1911\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux9~296 " "Warning: Node \"reg:inst5\|Mux9~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux10~757 " "Warning: Node \"reg:inst5\|Mux10~757\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[5\]~1914 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[5\]~1914\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux10~753 " "Warning: Node \"reg:inst5\|Mux10~753\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux11~300 " "Warning: Node \"reg:inst5\|Mux11~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[4\]~1909 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[4\]~1909\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux11~296 " "Warning: Node \"reg:inst5\|Mux11~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux12~300 " "Warning: Node \"reg:inst5\|Mux12~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[3\]~1907 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[3\]~1907\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux12~296 " "Warning: Node \"reg:inst5\|Mux12~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux13~300 " "Warning: Node \"reg:inst5\|Mux13~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[2\]~1910 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[2\]~1910\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux13~296 " "Warning: Node \"reg:inst5\|Mux13~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux14~300 " "Warning: Node \"reg:inst5\|Mux14~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[1\]~1908 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[1\]~1908\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux14~296 " "Warning: Node \"reg:inst5\|Mux14~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux15~330 " "Warning: Node \"reg:inst5\|Mux15~330\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[0\]~1920 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[0\]~1920\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux15~326 " "Warning: Node \"reg:inst5\|Mux15~326\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -960 -80 88 -944 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[0\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[0\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[1\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[1\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[2\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[2\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[3\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[3\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[4\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[4\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[5\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[5\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[6\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[6\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[7\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[7\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[8\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[8\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[9\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[9\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[10\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[10\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[11\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[11\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[12\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[12\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[13\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[13\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[14\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[14\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[15\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[15\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regOut:inst11\|select_node " "Info: Detected ripple clock \"regOut:inst11\|select_node\" as buffer" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "regOut:inst11\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~108 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~108\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~109 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~109\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~106 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~106\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~107 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~107\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|clk20000 " "Info: Detected ripple clock \"scounter:inst3\|clk20000\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reset:inst\|reset_node " "Info: Detected ripple clock \"reset:inst\|reset_node\" as buffer" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 18 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reset:inst\|reset_out " "Info: Detected gated clock \"reset:inst\|reset_out\" as buffer" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"scounter:inst3\|hlt_stop\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|clk2 " "Info: Detected ripple clock \"scounter:inst3\|clk2\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "scounter:inst3\|sc_clk " "Info: Detected gated clock \"scounter:inst3\|sc_clk\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|sc_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register scounter:inst3\|cnt\[0\] memory lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0 30.24 MHz 33.072 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.24 MHz between source register \"scounter:inst3\|cnt\[0\]\" and destination memory \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0\" (period= 33.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.679 ns + Longest register memory " "Info: + Longest register to memory delay is 10.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|cnt\[0\] 1 REG LC_X12_Y12_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y12_N0; Fanout = 20; REG Node = 'scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|cnt[0] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.522 ns) 1.752 ns scounter:inst3\|Mux14~175 2 COMB LC_X13_Y9_N6 13 " "Info: 2: + IC(1.230 ns) + CELL(0.522 ns) = 1.752 ns; Loc. = LC_X13_Y9_N6; Fanout = 13; COMB Node = 'scounter:inst3\|Mux14~175'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { scounter:inst3|cnt[0] scounter:inst3|Mux14~175 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.390 ns) 3.277 ns reg:inst5\|Mux4~304 3 COMB LC_X13_Y12_N4 15 " "Info: 3: + IC(1.135 ns) + CELL(0.390 ns) = 3.277 ns; Loc. = LC_X13_Y12_N4; Fanout = 15; COMB Node = 'reg:inst5\|Mux4~304'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { scounter:inst3|Mux14~175 reg:inst5|Mux4~304 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.258 ns) 3.933 ns reg:inst5\|Mux4~305 4 COMB LC_X13_Y12_N6 12 " "Info: 4: + IC(0.398 ns) + CELL(0.258 ns) = 3.933 ns; Loc. = LC_X13_Y12_N6; Fanout = 12; COMB Node = 'reg:inst5\|Mux4~305'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { reg:inst5|Mux4~304 reg:inst5|Mux4~305 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.101 ns) 5.609 ns reg:inst5\|Mux4~310 5 COMB LC_X17_Y11_N7 1 " "Info: 5: + IC(1.575 ns) + CELL(0.101 ns) = 5.609 ns; Loc. = LC_X17_Y11_N7; Fanout = 1; COMB Node = 'reg:inst5\|Mux4~310'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { reg:inst5|Mux4~305 reg:inst5|Mux4~310 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.258 ns) 6.261 ns reg:inst5\|Mux4~312 6 COMB LC_X17_Y11_N0 3 " "Info: 6: + IC(0.394 ns) + CELL(0.258 ns) = 6.261 ns; Loc. = LC_X17_Y11_N0; Fanout = 3; COMB Node = 'reg:inst5\|Mux4~312'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { reg:inst5|Mux4~310 reg:inst5|Mux4~312 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.694 ns) 8.955 ns lpm_ram_io:inst6\|datatri\[11\]~1913 7 COMB LOOP LC_X14_Y10_N7 3 " "Info: 7: + IC(0.000 ns) + CELL(2.694 ns) = 8.955 ns; Loc. = LC_X14_Y10_N7; Fanout = 3; COMB LOOP Node = 'lpm_ram_io:inst6\|datatri\[11\]~1913'" { { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux4~313 LC_X17_Y10_N6 " "Info: Loc. = LC_X17_Y10_N6; Node \"reg:inst5\|Mux4~313\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~313 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst6\|datatri\[11\]~1913 LC_X14_Y10_N7 " "Info: Loc. = LC_X14_Y10_N7; Node \"lpm_ram_io:inst6\|datatri\[11\]~1913\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[11]~1913 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux4~309 LC_X17_Y10_N3 " "Info: Loc. = LC_X17_Y10_N3; Node \"reg:inst5\|Mux4~309\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~309 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~313 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[11]~1913 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~309 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { reg:inst5|Mux4~312 lpm_ram_io:inst6|datatri[11]~1913 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.315 ns) 10.679 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0 8 MEM M4K_X15_Y6 1 " "Info: 8: + IC(1.409 ns) + CELL(0.315 ns) = 10.679 ns; Loc. = M4K_X15_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { lpm_ram_io:inst6|datatri[11]~1913 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.538 ns ( 42.49 % ) " "Info: Total cell delay = 4.538 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.141 ns ( 57.51 % ) " "Info: Total interconnect delay = 6.141 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.679 ns" { scounter:inst3|cnt[0] scounter:inst3|Mux14~175 reg:inst5|Mux4~304 reg:inst5|Mux4~305 reg:inst5|Mux4~310 reg:inst5|Mux4~312 lpm_ram_io:inst6|datatri[11]~1913 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.679 ns" { scounter:inst3|cnt[0] {} scounter:inst3|Mux14~175 {} reg:inst5|Mux4~304 {} reg:inst5|Mux4~305 {} reg:inst5|Mux4~310 {} reg:inst5|Mux4~312 {} lpm_ram_io:inst6|datatri[11]~1913 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 1.230ns 1.135ns 0.398ns 1.575ns 0.394ns 0.000ns 1.409ns } { 0.000ns 0.522ns 0.390ns 0.258ns 0.101ns 0.258ns 2.694ns 0.315ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.577 ns - Smallest " "Info: - Smallest clock skew is -5.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.781 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.639 ns) 2.781 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0 2 MEM M4K_X15_Y6 1 " "Info: 2: + IC(0.843 ns) + CELL(0.639 ns) = 2.781 ns; Loc. = M4K_X15_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 69.69 % ) " "Info: Total cell delay = 1.938 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.843 ns ( 30.31 % ) " "Info: Total interconnect delay = 0.843 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.639ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.358 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk2 2 REG LC_X8_Y8_N5 127 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 127; REG Node = 'scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk2 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.258 ns) 4.317 ns scounter:inst3\|sc_clk 3 COMB LC_X11_Y8_N7 5 " "Info: 3: + IC(1.075 ns) + CELL(0.258 ns) = 4.317 ns; Loc. = LC_X11_Y8_N7; Fanout = 5; COMB Node = 'scounter:inst3\|sc_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { scounter:inst3|clk2 scounter:inst3|sc_clk } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.412 ns) + CELL(0.629 ns) 8.358 ns scounter:inst3\|cnt\[0\] 4 REG LC_X12_Y12_N0 20 " "Info: 4: + IC(3.412 ns) + CELL(0.629 ns) = 8.358 ns; Loc. = LC_X12_Y12_N0; Fanout = 20; REG Node = 'scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 36.05 % ) " "Info: Total cell delay = 3.013 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.345 ns ( 63.95 % ) " "Info: Total interconnect delay = 5.345 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.358 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.358 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 1.075ns 3.412ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.358 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.358 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 1.075ns 3.412ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.082 ns + " "Info: + Micro setup delay of destination is 0.082 ns" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.679 ns" { scounter:inst3|cnt[0] scounter:inst3|Mux14~175 reg:inst5|Mux4~304 reg:inst5|Mux4~305 reg:inst5|Mux4~310 reg:inst5|Mux4~312 lpm_ram_io:inst6|datatri[11]~1913 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.679 ns" { scounter:inst3|cnt[0] {} scounter:inst3|Mux14~175 {} reg:inst5|Mux4~304 {} reg:inst5|Mux4~305 {} reg:inst5|Mux4~310 {} reg:inst5|Mux4~312 {} lpm_ram_io:inst6|datatri[11]~1913 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 1.230ns 1.135ns 0.398ns 1.575ns 0.394ns 0.000ns 1.409ns } { 0.000ns 0.522ns 0.390ns 0.258ns 0.101ns 0.258ns 2.694ns 0.315ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.358 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.358 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 1.075ns 3.412ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 140 " "Warning: Circuit may not operate. Detected 140 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "scounter:inst3\|sc_clr_delay scounter:inst3\|cnt\[0\] clk 2.837 ns " "Info: Found hold time violation between source  pin or register \"scounter:inst3\|sc_clr_delay\" and destination pin or register \"scounter:inst3\|cnt\[0\]\" for clock \"clk\" (Hold time is 2.837 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.572 ns + Largest " "Info: + Largest clock skew is 5.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.358 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk2 2 REG LC_X8_Y8_N5 127 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 127; REG Node = 'scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk2 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.258 ns) 4.317 ns scounter:inst3\|sc_clk 3 COMB LC_X11_Y8_N7 5 " "Info: 3: + IC(1.075 ns) + CELL(0.258 ns) = 4.317 ns; Loc. = LC_X11_Y8_N7; Fanout = 5; COMB Node = 'scounter:inst3\|sc_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { scounter:inst3|clk2 scounter:inst3|sc_clk } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.412 ns) + CELL(0.629 ns) 8.358 ns scounter:inst3\|cnt\[0\] 4 REG LC_X12_Y12_N0 20 " "Info: 4: + IC(3.412 ns) + CELL(0.629 ns) = 8.358 ns; Loc. = LC_X12_Y12_N0; Fanout = 20; REG Node = 'scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 36.05 % ) " "Info: Total cell delay = 3.013 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.345 ns ( 63.95 % ) " "Info: Total interconnect delay = 5.345 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.358 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.358 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 1.075ns 3.412ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.786 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.629 ns) 2.786 ns scounter:inst3\|sc_clr_delay 2 REG LC_X9_Y8_N8 5 " "Info: 2: + IC(0.858 ns) + CELL(0.629 ns) = 2.786 ns; Loc. = LC_X9_Y8_N8; Fanout = 5; REG Node = 'scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.20 % ) " "Info: Total cell delay = 1.928 ns ( 69.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.858 ns ( 30.80 % ) " "Info: Total interconnect delay = 0.858 ns ( 30.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { clk {} clk~out0 {} scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.358 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.358 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 1.075ns 3.412ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { clk {} clk~out0 {} scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.550 ns - Shortest register register " "Info: - Shortest register to register delay is 2.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|sc_clr_delay 1 REG LC_X9_Y8_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N8; Fanout = 5; REG Node = 'scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.084 ns) 2.550 ns scounter:inst3\|cnt\[0\] 2 REG LC_X12_Y12_N0 20 " "Info: 2: + IC(1.466 ns) + CELL(1.084 ns) = 2.550 ns; Loc. = LC_X12_Y12_N0; Fanout = 20; REG Node = 'scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { scounter:inst3|sc_clr_delay scounter:inst3|cnt[0] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 42.51 % ) " "Info: Total cell delay = 1.084 ns ( 42.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 57.49 % ) " "Info: Total interconnect delay = 1.466 ns ( 57.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { scounter:inst3|sc_clr_delay scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.550 ns" { scounter:inst3|sc_clr_delay {} scounter:inst3|cnt[0] {} } { 0.000ns 1.466ns } { 0.000ns 1.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.358 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.358 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 1.075ns 3.412ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { clk {} clk~out0 {} scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { scounter:inst3|sc_clr_delay scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.550 ns" { scounter:inst3|sc_clr_delay {} scounter:inst3|cnt[0] {} } { 0.000ns 1.466ns } { 0.000ns 1.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inpoutp:inst4\|fgi keyIn\[5\] clk 6.370 ns register " "Info: tsu for register \"inpoutp:inst4\|fgi\" (data pin = \"keyIn\[5\]\", clock pin = \"clk\") is 6.370 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.091 ns + Longest pin register " "Info: + Longest pin to register delay is 19.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[5\] 1 PIN PIN_D17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D17; Fanout = 5; PIN Node = 'keyIn\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[5] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 320 488 -536 "keyIn\[15..0\]" "" } { -88 -8 80 -72 "keyIn\[15..0\]" "" } { -560 488 576 -544 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.678 ns) + CELL(0.522 ns) 7.499 ns inpoutp:inst4\|Equal4~70 2 COMB LC_X21_Y11_N5 4 " "Info: 2: + IC(5.678 ns) + CELL(0.522 ns) = 7.499 ns; Loc. = LC_X21_Y11_N5; Fanout = 4; COMB Node = 'inpoutp:inst4\|Equal4~70'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { keyIn[5] inpoutp:inst4|Equal4~70 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.258 ns) 9.102 ns inpoutp:inst4\|Equal1~77 3 COMB LC_X23_Y12_N0 4 " "Info: 3: + IC(1.345 ns) + CELL(0.258 ns) = 9.102 ns; Loc. = LC_X23_Y12_N0; Fanout = 4; COMB Node = 'inpoutp:inst4\|Equal1~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { inpoutp:inst4|Equal4~70 inpoutp:inst4|Equal1~77 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.390 ns) 9.883 ns inpoutp:inst4\|Equal10~74 4 COMB LC_X23_Y12_N3 3 " "Info: 4: + IC(0.391 ns) + CELL(0.390 ns) = 9.883 ns; Loc. = LC_X23_Y12_N3; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal10~74'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { inpoutp:inst4|Equal1~77 inpoutp:inst4|Equal10~74 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.390 ns) 11.567 ns inpoutp:inst4\|Equal12~77 5 COMB LC_X25_Y11_N9 3 " "Info: 5: + IC(1.294 ns) + CELL(0.390 ns) = 11.567 ns; Loc. = LC_X25_Y11_N9; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal12~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { inpoutp:inst4|Equal10~74 inpoutp:inst4|Equal12~77 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.258 ns) 12.240 ns inpoutp:inst4\|Equal13~82 6 COMB LC_X25_Y11_N0 3 " "Info: 6: + IC(0.415 ns) + CELL(0.258 ns) = 12.240 ns; Loc. = LC_X25_Y11_N0; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal13~82'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { inpoutp:inst4|Equal12~77 inpoutp:inst4|Equal13~82 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.390 ns) 13.620 ns inpoutp:inst4\|Equal11~79 7 COMB LC_X22_Y11_N9 2 " "Info: 7: + IC(0.990 ns) + CELL(0.390 ns) = 13.620 ns; Loc. = LC_X22_Y11_N9; Fanout = 2; COMB Node = 'inpoutp:inst4\|Equal11~79'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { inpoutp:inst4|Equal13~82 inpoutp:inst4|Equal11~79 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.258 ns) 15.654 ns inpoutp:inst4\|Selector2~29 8 COMB LC_X18_Y7_N8 3 " "Info: 8: + IC(1.776 ns) + CELL(0.258 ns) = 15.654 ns; Loc. = LC_X18_Y7_N8; Fanout = 3; COMB Node = 'inpoutp:inst4\|Selector2~29'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { inpoutp:inst4|Equal11~79 inpoutp:inst4|Selector2~29 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.522 ns) 16.842 ns inpoutp:inst4\|WideNor0 9 COMB LC_X18_Y7_N2 5 " "Info: 9: + IC(0.666 ns) + CELL(0.522 ns) = 16.842 ns; Loc. = LC_X18_Y7_N2; Fanout = 5; COMB Node = 'inpoutp:inst4\|WideNor0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { inpoutp:inst4|Selector2~29 inpoutp:inst4|WideNor0 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.423 ns) 19.091 ns inpoutp:inst4\|fgi 10 REG LC_X10_Y9_N1 4 " "Info: 10: + IC(1.826 ns) + CELL(0.423 ns) = 19.091 ns; Loc. = LC_X10_Y9_N1; Fanout = 4; REG Node = 'inpoutp:inst4\|fgi'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { inpoutp:inst4|WideNor0 inpoutp:inst4|fgi } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.710 ns ( 24.67 % ) " "Info: Total cell delay = 4.710 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.381 ns ( 75.33 % ) " "Info: Total interconnect delay = 14.381 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.091 ns" { keyIn[5] inpoutp:inst4|Equal4~70 inpoutp:inst4|Equal1~77 inpoutp:inst4|Equal10~74 inpoutp:inst4|Equal12~77 inpoutp:inst4|Equal13~82 inpoutp:inst4|Equal11~79 inpoutp:inst4|Selector2~29 inpoutp:inst4|WideNor0 inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.091 ns" { keyIn[5] {} keyIn[5]~out0 {} inpoutp:inst4|Equal4~70 {} inpoutp:inst4|Equal1~77 {} inpoutp:inst4|Equal10~74 {} inpoutp:inst4|Equal12~77 {} inpoutp:inst4|Equal13~82 {} inpoutp:inst4|Equal11~79 {} inpoutp:inst4|Selector2~29 {} inpoutp:inst4|WideNor0 {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 5.678ns 1.345ns 0.391ns 1.294ns 0.415ns 0.990ns 1.776ns 0.666ns 1.826ns } { 0.000ns 1.299ns 0.522ns 0.258ns 0.390ns 0.390ns 0.258ns 0.390ns 0.258ns 0.522ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.754 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 12.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk20000 2 REG LC_X10_Y8_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X10_Y8_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.463 ns) + CELL(0.827 ns) 7.274 ns inpoutp:inst4\|keyIn_node\[4\] 3 REG LC_X23_Y11_N3 1 " "Info: 3: + IC(3.463 ns) + CELL(0.827 ns) = 7.274 ns; Loc. = LC_X23_Y11_N3; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[4] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 7.844 ns inpoutp:inst4\|keyClk~108 4 COMB LC_X23_Y11_N5 1 " "Info: 4: + IC(0.469 ns) + CELL(0.101 ns) = 7.844 ns; Loc. = LC_X23_Y11_N5; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~108'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { inpoutp:inst4|keyIn_node[4] inpoutp:inst4|keyClk~108 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.101 ns) 8.323 ns inpoutp:inst4\|keyClk 5 COMB LC_X23_Y11_N8 6 " "Info: 5: + IC(0.378 ns) + CELL(0.101 ns) = 8.323 ns; Loc. = LC_X23_Y11_N8; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { inpoutp:inst4|keyClk~108 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.802 ns) + CELL(0.629 ns) 12.754 ns inpoutp:inst4\|fgi 6 REG LC_X10_Y9_N1 4 " "Info: 6: + IC(3.802 ns) + CELL(0.629 ns) = 12.754 ns; Loc. = LC_X10_Y9_N1; Fanout = 4; REG Node = 'inpoutp:inst4\|fgi'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 29.67 % ) " "Info: Total cell delay = 3.784 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.970 ns ( 70.33 % ) " "Info: Total interconnect delay = 8.970 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.754 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[4] inpoutp:inst4|keyClk~108 inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.754 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[4] {} inpoutp:inst4|keyClk~108 {} inpoutp:inst4|keyClk {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 0.858ns 3.463ns 0.469ns 0.378ns 3.802ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.091 ns" { keyIn[5] inpoutp:inst4|Equal4~70 inpoutp:inst4|Equal1~77 inpoutp:inst4|Equal10~74 inpoutp:inst4|Equal12~77 inpoutp:inst4|Equal13~82 inpoutp:inst4|Equal11~79 inpoutp:inst4|Selector2~29 inpoutp:inst4|WideNor0 inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.091 ns" { keyIn[5] {} keyIn[5]~out0 {} inpoutp:inst4|Equal4~70 {} inpoutp:inst4|Equal1~77 {} inpoutp:inst4|Equal10~74 {} inpoutp:inst4|Equal12~77 {} inpoutp:inst4|Equal13~82 {} inpoutp:inst4|Equal11~79 {} inpoutp:inst4|Selector2~29 {} inpoutp:inst4|WideNor0 {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 5.678ns 1.345ns 0.391ns 1.294ns 0.415ns 0.990ns 1.776ns 0.666ns 1.826ns } { 0.000ns 1.299ns 0.522ns 0.258ns 0.390ns 0.390ns 0.258ns 0.390ns 0.258ns 0.522ns 0.423ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.754 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[4] inpoutp:inst4|keyClk~108 inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.754 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[4] {} inpoutp:inst4|keyClk~108 {} inpoutp:inst4|keyClk {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 0.858ns 3.463ns 0.469ns 0.378ns 3.802ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk selected_reg\[15\] regOut:inst11\|reg_select\[1\] 27.772 ns register " "Info: tco from clock \"clk\" to destination pin \"selected_reg\[15\]\" through register \"regOut:inst11\|reg_select\[1\]\" is 27.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.405 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk20000 2 REG LC_X10_Y8_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X10_Y8_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.416 ns) + CELL(0.827 ns) 7.227 ns regOut:inst11\|select_node 3 REG LC_X22_Y7_N2 3 " "Info: 3: + IC(3.416 ns) + CELL(0.827 ns) = 7.227 ns; Loc. = LC_X22_Y7_N2; Fanout = 3; REG Node = 'regOut:inst11\|select_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.243 ns" { scounter:inst3|clk20000 regOut:inst11|select_node } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.549 ns) + CELL(0.629 ns) 11.405 ns regOut:inst11\|reg_select\[1\] 4 REG LC_X18_Y8_N1 42 " "Info: 4: + IC(3.549 ns) + CELL(0.629 ns) = 11.405 ns; Loc. = LC_X18_Y8_N1; Fanout = 42; REG Node = 'regOut:inst11\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.178 ns" { regOut:inst11|select_node regOut:inst11|reg_select[1] } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.582 ns ( 31.41 % ) " "Info: Total cell delay = 3.582 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.823 ns ( 68.59 % ) " "Info: Total interconnect delay = 7.823 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.405 ns" { clk scounter:inst3|clk20000 regOut:inst11|select_node regOut:inst11|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.405 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} regOut:inst11|select_node {} regOut:inst11|reg_select[1] {} } { 0.000ns 0.000ns 0.858ns 3.416ns 3.549ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.169 ns + Longest register pin " "Info: + Longest register to pin delay is 16.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regOut:inst11\|reg_select\[1\] 1 REG LC_X18_Y8_N1 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y8_N1; Fanout = 42; REG Node = 'regOut:inst11\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regOut:inst11|reg_select[1] } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.522 ns) 2.342 ns regOut:inst11\|reg_node\[5\]~1923 2 COMB LC_X9_Y8_N4 1 " "Info: 2: + IC(1.820 ns) + CELL(0.522 ns) = 2.342 ns; Loc. = LC_X9_Y8_N4; Fanout = 1; COMB Node = 'regOut:inst11\|reg_node\[5\]~1923'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { regOut:inst11|reg_select[1] regOut:inst11|reg_node[5]~1923 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.258 ns) 4.388 ns regOut:inst11\|reg_node\[5\]~1924 3 COMB LC_X14_Y6_N7 1 " "Info: 3: + IC(1.788 ns) + CELL(0.258 ns) = 4.388 ns; Loc. = LC_X14_Y6_N7; Fanout = 1; COMB Node = 'regOut:inst11\|reg_node\[5\]~1924'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { regOut:inst11|reg_node[5]~1923 regOut:inst11|reg_node[5]~1924 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.258 ns) 7.170 ns regOut:inst11\|reg_node\[5\]~1925 4 COMB LC_X19_Y8_N6 1 " "Info: 4: + IC(2.524 ns) + CELL(0.258 ns) = 7.170 ns; Loc. = LC_X19_Y8_N6; Fanout = 1; COMB Node = 'regOut:inst11\|reg_node\[5\]~1925'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { regOut:inst11|reg_node[5]~1924 regOut:inst11|reg_node[5]~1925 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 7.432 ns regOut:inst11\|reg_node\[5\]~1926 5 COMB LC_X19_Y8_N7 1 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 7.432 ns; Loc. = LC_X19_Y8_N7; Fanout = 1; COMB Node = 'regOut:inst11\|reg_node\[5\]~1926'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { regOut:inst11|reg_node[5]~1925 regOut:inst11|reg_node[5]~1926 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(0.101 ns) 9.674 ns regOut:inst11\|reg_node\[5\]~1957 6 COMB LC_X10_Y9_N2 7 " "Info: 6: + IC(2.141 ns) + CELL(0.101 ns) = 9.674 ns; Loc. = LC_X10_Y9_N2; Fanout = 7; COMB Node = 'regOut:inst11\|reg_node\[5\]~1957'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { regOut:inst11|reg_node[5]~1926 regOut:inst11|reg_node[5]~1957 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.258 ns) 12.127 ns regOut:inst11\|Mux38~27 7 COMB LC_X18_Y11_N0 1 " "Info: 7: + IC(2.195 ns) + CELL(0.258 ns) = 12.127 ns; Loc. = LC_X18_Y11_N0; Fanout = 1; COMB Node = 'regOut:inst11\|Mux38~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { regOut:inst11|reg_node[5]~1957 regOut:inst11|Mux38~27 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(1.865 ns) 16.169 ns selected_reg\[15\] 8 PIN PIN_F11 0 " "Info: 8: + IC(2.177 ns) + CELL(1.865 ns) = 16.169 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'selected_reg\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { regOut:inst11|Mux38~27 selected_reg[15] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.363 ns ( 20.80 % ) " "Info: Total cell delay = 3.363 ns ( 20.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.806 ns ( 79.20 % ) " "Info: Total interconnect delay = 12.806 ns ( 79.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.169 ns" { regOut:inst11|reg_select[1] regOut:inst11|reg_node[5]~1923 regOut:inst11|reg_node[5]~1924 regOut:inst11|reg_node[5]~1925 regOut:inst11|reg_node[5]~1926 regOut:inst11|reg_node[5]~1957 regOut:inst11|Mux38~27 selected_reg[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.169 ns" { regOut:inst11|reg_select[1] {} regOut:inst11|reg_node[5]~1923 {} regOut:inst11|reg_node[5]~1924 {} regOut:inst11|reg_node[5]~1925 {} regOut:inst11|reg_node[5]~1926 {} regOut:inst11|reg_node[5]~1957 {} regOut:inst11|Mux38~27 {} selected_reg[15] {} } { 0.000ns 1.820ns 1.788ns 2.524ns 0.161ns 2.141ns 2.195ns 2.177ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.101ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.405 ns" { clk scounter:inst3|clk20000 regOut:inst11|select_node regOut:inst11|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.405 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} regOut:inst11|select_node {} regOut:inst11|reg_select[1] {} } { 0.000ns 0.000ns 0.858ns 3.416ns 3.549ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.169 ns" { regOut:inst11|reg_select[1] regOut:inst11|reg_node[5]~1923 regOut:inst11|reg_node[5]~1924 regOut:inst11|reg_node[5]~1925 regOut:inst11|reg_node[5]~1926 regOut:inst11|reg_node[5]~1957 regOut:inst11|Mux38~27 selected_reg[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "16.169 ns" { regOut:inst11|reg_select[1] {} regOut:inst11|reg_node[5]~1923 {} regOut:inst11|reg_node[5]~1924 {} regOut:inst11|reg_node[5]~1925 {} regOut:inst11|reg_node[5]~1926 {} regOut:inst11|reg_node[5]~1957 {} regOut:inst11|Mux38~27 {} selected_reg[15] {} } { 0.000ns 1.820ns 1.788ns 2.524ns 0.161ns 2.141ns 2.195ns 2.177ns } { 0.000ns 0.522ns 0.258ns 0.258ns 0.101ns 0.101ns 0.258ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset_in selected_reg\[5\] 14.903 ns Longest " "Info: Longest tpd from source pin \"reset_in\" to destination pin \"selected_reg\[5\]\" is 14.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns reset_in 1 CLK PIN_D15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D15; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -960 -80 88 -944 "reset_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.060 ns) + CELL(0.522 ns) 4.881 ns reset:inst\|reset_out 2 COMB LC_X10_Y9_N4 222 " "Info: 2: + IC(3.060 ns) + CELL(0.522 ns) = 4.881 ns; Loc. = LC_X10_Y9_N4; Fanout = 222; COMB Node = 'reset:inst\|reset_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { reset_in reset:inst|reset_out } "NODE_NAME" } } { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(0.258 ns) 7.617 ns regOut:inst11\|reg_node\[2\]~1949 3 COMB LC_X13_Y8_N8 7 " "Info: 3: + IC(2.478 ns) + CELL(0.258 ns) = 7.617 ns; Loc. = LC_X13_Y8_N8; Fanout = 7; COMB Node = 'regOut:inst11\|reg_node\[2\]~1949'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { reset:inst|reset_out regOut:inst11|reg_node[2]~1949 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.673 ns) + CELL(0.258 ns) 10.548 ns regOut:inst11\|Mux47~29 4 COMB LC_X17_Y13_N3 1 " "Info: 4: + IC(2.673 ns) + CELL(0.258 ns) = 10.548 ns; Loc. = LC_X17_Y13_N3; Fanout = 1; COMB Node = 'regOut:inst11\|Mux47~29'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { regOut:inst11|reg_node[2]~1949 regOut:inst11|Mux47~29 } "NODE_NAME" } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(1.865 ns) 14.903 ns selected_reg\[5\] 5 PIN PIN_B16 0 " "Info: 5: + IC(2.490 ns) + CELL(1.865 ns) = 14.903 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'selected_reg\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { regOut:inst11|Mux47~29 selected_reg[5] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.202 ns ( 28.20 % ) " "Info: Total cell delay = 4.202 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.701 ns ( 71.80 % ) " "Info: Total interconnect delay = 10.701 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.903 ns" { reset_in reset:inst|reset_out regOut:inst11|reg_node[2]~1949 regOut:inst11|Mux47~29 selected_reg[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.903 ns" { reset_in {} reset_in~out0 {} reset:inst|reset_out {} regOut:inst11|reg_node[2]~1949 {} regOut:inst11|Mux47~29 {} selected_reg[5] {} } { 0.000ns 0.000ns 3.060ns 2.478ns 2.673ns 2.490ns } { 0.000ns 1.299ns 0.522ns 0.258ns 0.258ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inpoutp:inst4\|input\[2\] keyIn\[12\] clk 5.157 ns register " "Info: th for register \"inpoutp:inst4\|input\[2\]\" (data pin = \"keyIn\[12\]\", clock pin = \"clk\") is 5.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.814 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 326 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk20000 2 REG LC_X10_Y8_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X10_Y8_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.463 ns) + CELL(0.827 ns) 7.274 ns inpoutp:inst4\|keyIn_node\[11\] 3 REG LC_X22_Y11_N8 1 " "Info: 3: + IC(3.463 ns) + CELL(0.827 ns) = 7.274 ns; Loc. = LC_X22_Y11_N8; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[11] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.522 ns) 8.468 ns inpoutp:inst4\|keyClk~107 4 COMB LC_X23_Y11_N6 1 " "Info: 4: + IC(0.672 ns) + CELL(0.522 ns) = 8.468 ns; Loc. = LC_X23_Y11_N6; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~107'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { inpoutp:inst4|keyIn_node[11] inpoutp:inst4|keyClk~107 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.522 ns) 9.373 ns inpoutp:inst4\|keyClk 5 COMB LC_X23_Y11_N8 6 " "Info: 5: + IC(0.383 ns) + CELL(0.522 ns) = 9.373 ns; Loc. = LC_X23_Y11_N8; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { inpoutp:inst4|keyClk~107 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.629 ns) 13.814 ns inpoutp:inst4\|input\[2\] 6 REG LC_X19_Y10_N3 4 " "Info: 6: + IC(3.812 ns) + CELL(0.629 ns) = 13.814 ns; Loc. = LC_X19_Y10_N3; Fanout = 4; REG Node = 'inpoutp:inst4\|input\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { inpoutp:inst4|keyClk inpoutp:inst4|input[2] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.626 ns ( 33.49 % ) " "Info: Total cell delay = 4.626 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.188 ns ( 66.51 % ) " "Info: Total interconnect delay = 9.188 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.814 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[11] inpoutp:inst4|keyClk~107 inpoutp:inst4|keyClk inpoutp:inst4|input[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.814 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[11] {} inpoutp:inst4|keyClk~107 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[2] {} } { 0.000ns 0.000ns 0.858ns 3.463ns 0.672ns 0.383ns 3.812ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.670 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[12\] 1 PIN PIN_G15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G15; Fanout = 6; PIN Node = 'keyIn\[12\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[12] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 320 488 -536 "keyIn\[15..0\]" "" } { -88 -8 80 -72 "keyIn\[15..0\]" "" } { -560 488 576 -544 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.836 ns) + CELL(0.101 ns) 6.236 ns inpoutp:inst4\|Equal12~78 2 COMB LC_X25_Y11_N5 2 " "Info: 2: + IC(4.836 ns) + CELL(0.101 ns) = 6.236 ns; Loc. = LC_X25_Y11_N5; Fanout = 2; COMB Node = 'inpoutp:inst4\|Equal12~78'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { keyIn[12] inpoutp:inst4|Equal12~78 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.101 ns) 8.021 ns inpoutp:inst4\|Selector1~49 3 COMB LC_X19_Y10_N5 2 " "Info: 3: + IC(1.684 ns) + CELL(0.101 ns) = 8.021 ns; Loc. = LC_X19_Y10_N5; Fanout = 2; COMB Node = 'inpoutp:inst4\|Selector1~49'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { inpoutp:inst4|Equal12~78 inpoutp:inst4|Selector1~49 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.273 ns) 8.670 ns inpoutp:inst4\|input\[2\] 4 REG LC_X19_Y10_N3 4 " "Info: 4: + IC(0.376 ns) + CELL(0.273 ns) = 8.670 ns; Loc. = LC_X19_Y10_N3; Fanout = 4; REG Node = 'inpoutp:inst4\|input\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { inpoutp:inst4|Selector1~49 inpoutp:inst4|input[2] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 20.46 % ) " "Info: Total cell delay = 1.774 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.896 ns ( 79.54 % ) " "Info: Total interconnect delay = 6.896 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.670 ns" { keyIn[12] inpoutp:inst4|Equal12~78 inpoutp:inst4|Selector1~49 inpoutp:inst4|input[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.670 ns" { keyIn[12] {} keyIn[12]~out0 {} inpoutp:inst4|Equal12~78 {} inpoutp:inst4|Selector1~49 {} inpoutp:inst4|input[2] {} } { 0.000ns 0.000ns 4.836ns 1.684ns 0.376ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.814 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[11] inpoutp:inst4|keyClk~107 inpoutp:inst4|keyClk inpoutp:inst4|input[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.814 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[11] {} inpoutp:inst4|keyClk~107 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[2] {} } { 0.000ns 0.000ns 0.858ns 3.463ns 0.672ns 0.383ns 3.812ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.522ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.670 ns" { keyIn[12] inpoutp:inst4|Equal12~78 inpoutp:inst4|Selector1~49 inpoutp:inst4|input[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.670 ns" { keyIn[12] {} keyIn[12]~out0 {} inpoutp:inst4|Equal12~78 {} inpoutp:inst4|Selector1~49 {} inpoutp:inst4|input[2] {} } { 0.000ns 0.000ns 4.836ns 1.684ns 0.376ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 80 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 16:00:26 2009 " "Info: Processing ended: Wed Mar 25 16:00:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
