{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 16:59:50 2018 " "Info: Processing started: Fri May 25 16:59:50 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off piezo_99 -c piezo_99 " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off piezo_99 -c piezo_99" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_99.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file piezo_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 piezo_99 " "Info: Found entity 1: piezo_99" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 piezo_tone " "Info: Found entity 2: piezo_tone" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 13 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 piezo_99.v(44) " "Warning: Verilog HDL assignment warning at piezo_99.v(44): truncated value with size 9 to match size of target (8)" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 piezo_99.v(58) " "Warning: Verilog HDL assignment warning at piezo_99.v(58): truncated value with size 7 to match size of target (6)" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 58 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 piezo_99.v(63) " "Warning: Verilog HDL assignment warning at piezo_99.v(63): truncated value with size 6 to match size of target (5)" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 63 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "piezo_cnt piezo_99.v(68) " "Warning: Verilog HDL Always Construct warning at piezo_99.v(68): variable piezo_cnt may not be assigned a new value in every possible path through the Always Construct.  Variable piezo_cnt holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 68 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 piezo_99.v(98) " "Warning: Verilog HDL assignment warning at piezo_99.v(98): truncated value with size 11 to match size of target (10)" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 98 0 0 } }  } 0}
{ "Error" "EVRFX_VRFC_NET_MULTIPLE_DRIVERS" "piezo_cnt\[9\] piezo_99.v(60) " "Error: Can't resolve multiple constant drivers for net \"piezo_cnt\[9\]\" at piezo_99.v(60)" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 60 0 0 } }  } 0}
{ "Error" "EVRFX_VRFC_NET_ANOTHER_DRIVER" "piezo_99.v(69) " "Error: Constant driver at piezo_99.v(69)" {  } { { "piezo_99.v" "" { Text "D:/piezo_99/piezo_99.v" 69 0 0 } }  } 0}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "piezo_tone:U0_piezo_tone " "Error: Can't elaborate user hierarchy \"piezo_tone:U0_piezo_tone\"" {  } { { "piezo_99.v" "U0_piezo_tone" { Text "D:/piezo_99/piezo_99.v" 9 -1 0 } }  } 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_BANNER_TIME" "Fri May 25 16:59:50 2018 " "Error: Processing ended: Fri May 25 16:59:50 2018" {  } {  } 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
