0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v,1744760158,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/control_unit.v,,complete_datapath,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/sim_datapath.v,1744749391,verilog,,,,sim_datapath,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test.v,1743299324,verilog,,,,test_adder,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test_alu.v,1743368397,verilog,,,,test_alu,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test_control_unit.v,1743362457,verilog,,,,test_control_unit,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test_pc.v,1743352161,verilog,,,,test_pc,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test_register_file.v,1743358655,verilog,,,,test_register_file,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/alu.v,1744587619,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/branch_selector.v,,alu,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/branch_selector.v,1744749476,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v,,branch_selector,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/control_unit.v,1744749474,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/data_memory.v,,control_unit,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/data_memory.v,1744774851,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/instruction_mem.v,,data_memory,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fourbit_adder.v,1743298051,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/full_adder.v,,fourbit_adder,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v,1744489197,verilog,,,,fpga_datapath,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/instruction_mem.v,1744658094,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/jump_adder.v,,instruction_mem,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/jump_adder.v,1744510900,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/mux_2_to_1_16bit.v,,jump_adder,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/mux_2_to_1_16bit.v,1744179097,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/pc_adder.v,,mux_2_to_1_16bit,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/pc_adder.v,1744266469,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_count_adder.v,,pc_adder,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_count_adder.v,1744511767,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_counter.v,,program_count_adder,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_counter.v,1744511136,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/register_file.v,,program_counter,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/register_file.v,1744344762,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/sign_extend.v,,register_file,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/sign_extend.v,1744337057,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v,,sign_extend,,,,,,,,
C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/sixteenbit_adder.v,1743298102,verilog,,C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test_pc.v,,sixteenbit_adder,,,,,,,,
