<stg><name>LS_estimator</name>


<trans_list>

<trans id="241" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="34" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="37" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @LS_estimator_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5  %preamble_M_real = alloca [52 x float], align 4

]]></Node>
<StgValue><ssdm name="preamble_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %preamble_M_imag = alloca [52 x float], align 4

]]></Node>
<StgValue><ssdm name="preamble_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %training_sym_M_real = alloca [52 x float], align 4

]]></Node>
<StgValue><ssdm name="training_sym_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8  %training_sym_M_imag = alloca [52 x float], align 4

]]></Node>
<StgValue><ssdm name="training_sym_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:9  %LS_out_M_real = alloca [52 x float], align 4

]]></Node>
<StgValue><ssdm name="LS_out_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:10  %LS_out_M_imag = alloca [52 x float], align 4

]]></Node>
<StgValue><ssdm name="LS_out_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data, i1* %in_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data, i1* %out_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln10 = phi i6 [ 0, %0 ], [ %add_ln10, %arrayctor.loop ]

]]></Node>
<StgValue><ssdm name="phi_ln10"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop:1  %add_ln10 = add i6 %phi_ln10, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
arrayctor.loop:2  %zext_ln10 = zext i6 %phi_ln10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop:3  %preamble_M_real_add = getelementptr [52 x float]* %preamble_M_real, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="preamble_M_real_add"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop:4  store float 0.000000e+00, float* %preamble_M_real_add, align 8

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop:5  %preamble_M_imag_add = getelementptr [52 x float]* %preamble_M_imag, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="preamble_M_imag_add"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop:6  store float 0.000000e+00, float* %preamble_M_imag_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop:7  %icmp_ln10 = icmp eq i6 %phi_ln10, -13

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop:9  br i1 %icmp_ln10, label %arrayctor.loop1.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  br label %arrayctor.loop1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
arrayctor.loop1:0  %phi_ln10_1 = phi i6 [ %add_ln10_1, %arrayctor.loop1 ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln10_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1:1  %add_ln10_1 = add i6 %phi_ln10_1, 1

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
arrayctor.loop1:2  %zext_ln10_1 = zext i6 %phi_ln10_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1:3  %training_sym_M_real_1 = getelementptr [52 x float]* %training_sym_M_real, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="training_sym_M_real_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop1:4  store float 0.000000e+00, float* %training_sym_M_real_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1:5  %training_sym_M_imag_1 = getelementptr [52 x float]* %training_sym_M_imag, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="training_sym_M_imag_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop1:6  store float 0.000000e+00, float* %training_sym_M_imag_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1:7  %icmp_ln10_1 = icmp eq i6 %phi_ln10_1, -13

]]></Node>
<StgValue><ssdm name="icmp_ln10_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1:8  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:9  br i1 %icmp_ln10_1, label %arrayctor.loop2.preheader, label %arrayctor.loop1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop2.preheader:0  br label %arrayctor.loop2

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
arrayctor.loop2:0  %phi_ln12 = phi i6 [ %add_ln12, %arrayctor.loop2 ], [ 0, %arrayctor.loop2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln12"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop2:1  %add_ln12 = add i6 %phi_ln12, 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
arrayctor.loop2:2  %zext_ln12 = zext i6 %phi_ln12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop2:3  %LS_out_M_real_addr = getelementptr [52 x float]* %LS_out_M_real, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="LS_out_M_real_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop2:4  store float 0.000000e+00, float* %LS_out_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop2:5  %LS_out_M_imag_addr = getelementptr [52 x float]* %LS_out_M_imag, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="LS_out_M_imag_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop2:6  store float 0.000000e+00, float* %LS_out_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop2:7  %icmp_ln12 = icmp eq i6 %phi_ln12, -13

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop2:8  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2:9  br i1 %icmp_ln12, label %.preheader22.preheader, label %arrayctor.loop2

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader22:0  %i_0 = phi i6 [ %i, %1 ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22:1  %icmp_ln15 = icmp eq i6 %i_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22:3  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %icmp_ln15, label %.preheader21.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="65" op_0_bw="65" op_1_bw="64" op_2_bw="1">
<![CDATA[
:1  %empty_13 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %in_stream_V_data, i1* %in_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="65">
<![CDATA[
:2  %in_stream_V_data_val = extractvalue { i64, i1 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="in_stream_V_data_val"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:3  %trunc_ln9 = trunc i64 %in_stream_V_data_val to i32

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln9 = bitcast i32 %trunc_ln9 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_data_M_imag_loa = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_stream_V_data_val, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_data_M_imag_loa"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln9_1 = bitcast i32 %tmp_data_M_imag_loa to float

]]></Node>
<StgValue><ssdm name="bitcast_ln9_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln18 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %preamble_M_real_add_1 = getelementptr [52 x float]* %preamble_M_real, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="preamble_M_real_add_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:9  store float %bitcast_ln9, float* %preamble_M_real_add_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %preamble_M_imag_add_1 = getelementptr [52 x float]* %preamble_M_imag, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="preamble_M_imag_add_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float %bitcast_ln9_1, float* %preamble_M_imag_add_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader21:0  %i3_0 = phi i6 [ %i_1, %2 ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21:1  %icmp_ln21 = icmp eq i6 %i3_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21:3  %i_1 = add i6 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %icmp_ln21, label %.preheader20.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="65" op_0_bw="65" op_1_bw="64" op_2_bw="1">
<![CDATA[
:1  %empty_15 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %in_stream_V_data, i1* %in_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="65">
<![CDATA[
:2  %in_stream_V_data_val_1 = extractvalue { i64, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="in_stream_V_data_val_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
:3  %trunc_ln9_1 = trunc i64 %in_stream_V_data_val_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln9_2 = bitcast i32 %trunc_ln9_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln9_2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_data_M_imag_1_l = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_stream_V_data_val_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_data_M_imag_1_l"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln9_3 = bitcast i32 %tmp_data_M_imag_1_l to float

]]></Node>
<StgValue><ssdm name="bitcast_ln9_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln24 = zext i6 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %training_sym_M_real_2 = getelementptr [52 x float]* %training_sym_M_real, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="training_sym_M_real_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:9  store float %bitcast_ln9_2, float* %training_sym_M_real_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %training_sym_M_imag_2 = getelementptr [52 x float]* %training_sym_M_imag, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="training_sym_M_imag_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float %bitcast_ln9_3, float* %training_sym_M_imag_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:0  br label %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader20:0  %i5_0 = phi i6 [ %i_2, %3 ], [ 0, %.preheader20.preheader ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader20:1  %icmp_ln28 = icmp eq i6 %i5_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader20:3  %i_2 = add i6 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:4  br i1 %icmp_ln28, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln29 = zext i6 %i5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %preamble_M_real_add_2 = getelementptr [52 x float]* %preamble_M_real, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="preamble_M_real_add_2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %preamble_M_imag_add_2 = getelementptr [52 x float]* %preamble_M_imag, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="preamble_M_imag_add_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %training_sym_M_real_3 = getelementptr [52 x float]* %training_sym_M_real, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="training_sym_M_real_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %training_sym_M_imag_3 = getelementptr [52 x float]* %training_sym_M_imag, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="training_sym_M_imag_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
:6  %p_r_M_real = load float* %preamble_M_real_add_2, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:7  %p_r_M_imag = load float* %preamble_M_imag_add_2, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
:8  %p_t_real = load float* %training_sym_M_real_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:9  %p_t_imag = load float* %training_sym_M_imag_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
:6  %p_r_M_real = load float* %preamble_M_real_add_2, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:7  %p_r_M_imag = load float* %preamble_M_imag_add_2, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
:8  %p_t_real = load float* %training_sym_M_real_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:9  %p_t_imag = load float* %training_sym_M_imag_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i_i = fmul float %p_t_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_4_i_i = fmul float %p_t_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_7_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="149" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i_i = fmul float %p_t_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_4_i_i = fmul float %p_t_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_7_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i_i = fmul float %p_t_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_4_i_i = fmul float %p_t_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_7_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="161" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1_i_i = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_i_i = fmul float %p_t_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_4_i_i = fmul float %p_t_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_7_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_5_i_i = fadd float %tmp_3_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_8_i_i = fsub float %tmp_6_i_i, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="170" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_5_i_i = fadd float %tmp_3_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_8_i_i = fsub float %tmp_6_i_i, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="173" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_5_i_i = fadd float %tmp_3_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_8_i_i = fsub float %tmp_6_i_i, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="176" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_5_i_i = fadd float %tmp_3_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_8_i_i = fsub float %tmp_6_i_i, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="179" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_2_i_i = fadd float %tmp_i_i, %tmp_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_5_i_i = fadd float %tmp_3_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_8_i_i = fsub float %tmp_6_i_i, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="184" st_id="19" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="186" st_id="20" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="188" st_id="21" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="191" st_id="22" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="192" st_id="23" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="194" st_id="24" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="196" st_id="25" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="198" st_id="26" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="200" st_id="27" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="204" st_id="29" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="206" st_id="30" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="208" st_id="31" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="210" st_id="32" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="211" st_id="32" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="212" st_id="33" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ = fdiv float %tmp_2_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fdiv float %tmp_8_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %LS_out_M_real_addr_1 = getelementptr [52 x float]* %LS_out_M_real, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="LS_out_M_real_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:22  store float %complex_M_real_writ, float* %LS_out_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="217" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %LS_out_M_imag_addr_1 = getelementptr [52 x float]* %LS_out_M_imag, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="LS_out_M_imag_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:24  store float %complex_M_imag_writ, float* %LS_out_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %i6_0 = phi i6 [ %i_3, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="221" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln33 = icmp eq i6 %i6_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="222" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_3 = add i6 %i6_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="224" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln33, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln36 = zext i6 %i6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %LS_out_M_real_addr_2 = getelementptr [52 x float]* %LS_out_M_real, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="LS_out_M_real_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
:3  %tmp_data_M_real = load float* %LS_out_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="tmp_data_M_real"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %LS_out_M_imag_addr_2 = getelementptr [52 x float]* %LS_out_M_imag, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="LS_out_M_imag_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
:5  %tmp_data_M_imag = load float* %LS_out_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_M_imag"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_last_V = icmp eq i6 %i6_0, -13

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="232" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
:3  %tmp_data_M_real = load float* %LS_out_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="tmp_data_M_real"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
:5  %tmp_data_M_imag = load float* %LS_out_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_data_M_imag"/></StgValue>
</operation>

<operation id="234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
:7  %bitcast_ln162 = bitcast float %tmp_data_M_real to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln162"/></StgValue>
</operation>

<operation id="235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:8  %bitcast_ln162_1 = bitcast float %tmp_data_M_imag to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln162_1"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmp_data_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln162_1, i32 %bitcast_ln162)

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="1">
<![CDATA[
:10  call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %out_stream_V_data, i1* %out_stream_V_last_V, i64 %tmp_data_2, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="239" st_id="37" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="1">
<![CDATA[
:10  call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %out_stream_V_data, i1* %out_stream_V_last_V, i64 %tmp_data_2, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="286" name="in_stream_V_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_stream_V_data"/></StgValue>
</port>
<port id="287" name="in_stream_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</port>
<port id="288" name="out_stream_V_data" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_data"/></StgValue>
</port>
<port id="289" name="out_stream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="291" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="290" toId="38">
</dataflow>
<dataflow id="292" from="out_stream_V_data" to="specbitsmap_ln0" fromId="288" toId="38">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="290" toId="39">
</dataflow>
<dataflow id="294" from="in_stream_V_data" to="specbitsmap_ln0" fromId="286" toId="39">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="290" toId="40">
</dataflow>
<dataflow id="296" from="in_stream_V_last_V" to="specbitsmap_ln0" fromId="287" toId="40">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="290" toId="41">
</dataflow>
<dataflow id="298" from="out_stream_V_last_V" to="specbitsmap_ln0" fromId="289" toId="41">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="299" toId="42">
</dataflow>
<dataflow id="302" from="LS_estimator_str" to="spectopmodule_ln0" fromId="301" toId="42">
</dataflow>
<dataflow id="304" from="StgValue_303" to="preamble_M_real" fromId="303" toId="43">
</dataflow>
<dataflow id="305" from="StgValue_303" to="preamble_M_imag" fromId="303" toId="44">
</dataflow>
<dataflow id="306" from="StgValue_303" to="training_sym_M_real" fromId="303" toId="45">
</dataflow>
<dataflow id="307" from="StgValue_303" to="training_sym_M_imag" fromId="303" toId="46">
</dataflow>
<dataflow id="308" from="StgValue_303" to="LS_out_M_real" fromId="303" toId="47">
</dataflow>
<dataflow id="309" from="StgValue_303" to="LS_out_M_imag" fromId="303" toId="48">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecInterface" to="specinterface_ln5" fromId="310" toId="49">
</dataflow>
<dataflow id="313" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="315" from="p_str" to="specinterface_ln5" fromId="314" toId="49">
</dataflow>
<dataflow id="316" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="317" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="319" from="p_str2" to="specinterface_ln5" fromId="318" toId="49">
</dataflow>
<dataflow id="320" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="321" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="322" from="p_str2" to="specinterface_ln5" fromId="318" toId="49">
</dataflow>
<dataflow id="323" from="p_str2" to="specinterface_ln5" fromId="318" toId="49">
</dataflow>
<dataflow id="324" from="p_str2" to="specinterface_ln5" fromId="318" toId="49">
</dataflow>
<dataflow id="325" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="326" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="327" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="328" from="StgValue_312" to="specinterface_ln5" fromId="312" toId="49">
</dataflow>
<dataflow id="329" from="p_str2" to="specinterface_ln5" fromId="318" toId="49">
</dataflow>
<dataflow id="330" from="p_str2" to="specinterface_ln5" fromId="318" toId="49">
</dataflow>
<dataflow id="331" from="_ssdm_op_SpecInterface" to="specinterface_ln6" fromId="310" toId="50">
</dataflow>
<dataflow id="332" from="in_stream_V_data" to="specinterface_ln6" fromId="286" toId="50">
</dataflow>
<dataflow id="333" from="in_stream_V_last_V" to="specinterface_ln6" fromId="287" toId="50">
</dataflow>
<dataflow id="335" from="p_str3" to="specinterface_ln6" fromId="334" toId="50">
</dataflow>
<dataflow id="337" from="StgValue_336" to="specinterface_ln6" fromId="336" toId="50">
</dataflow>
<dataflow id="338" from="StgValue_336" to="specinterface_ln6" fromId="336" toId="50">
</dataflow>
<dataflow id="340" from="p_str4" to="specinterface_ln6" fromId="339" toId="50">
</dataflow>
<dataflow id="341" from="StgValue_312" to="specinterface_ln6" fromId="312" toId="50">
</dataflow>
<dataflow id="342" from="StgValue_312" to="specinterface_ln6" fromId="312" toId="50">
</dataflow>
<dataflow id="343" from="p_str2" to="specinterface_ln6" fromId="318" toId="50">
</dataflow>
<dataflow id="344" from="p_str2" to="specinterface_ln6" fromId="318" toId="50">
</dataflow>
<dataflow id="345" from="p_str2" to="specinterface_ln6" fromId="318" toId="50">
</dataflow>
<dataflow id="346" from="StgValue_312" to="specinterface_ln6" fromId="312" toId="50">
</dataflow>
<dataflow id="347" from="StgValue_312" to="specinterface_ln6" fromId="312" toId="50">
</dataflow>
<dataflow id="348" from="StgValue_312" to="specinterface_ln6" fromId="312" toId="50">
</dataflow>
<dataflow id="349" from="StgValue_312" to="specinterface_ln6" fromId="312" toId="50">
</dataflow>
<dataflow id="350" from="p_str2" to="specinterface_ln6" fromId="318" toId="50">
</dataflow>
<dataflow id="351" from="p_str2" to="specinterface_ln6" fromId="318" toId="50">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecInterface" to="specinterface_ln7" fromId="310" toId="51">
</dataflow>
<dataflow id="353" from="out_stream_V_data" to="specinterface_ln7" fromId="288" toId="51">
</dataflow>
<dataflow id="354" from="out_stream_V_last_V" to="specinterface_ln7" fromId="289" toId="51">
</dataflow>
<dataflow id="355" from="p_str3" to="specinterface_ln7" fromId="334" toId="51">
</dataflow>
<dataflow id="356" from="StgValue_336" to="specinterface_ln7" fromId="336" toId="51">
</dataflow>
<dataflow id="357" from="StgValue_336" to="specinterface_ln7" fromId="336" toId="51">
</dataflow>
<dataflow id="358" from="p_str4" to="specinterface_ln7" fromId="339" toId="51">
</dataflow>
<dataflow id="359" from="StgValue_312" to="specinterface_ln7" fromId="312" toId="51">
</dataflow>
<dataflow id="360" from="StgValue_312" to="specinterface_ln7" fromId="312" toId="51">
</dataflow>
<dataflow id="361" from="p_str2" to="specinterface_ln7" fromId="318" toId="51">
</dataflow>
<dataflow id="362" from="p_str2" to="specinterface_ln7" fromId="318" toId="51">
</dataflow>
<dataflow id="363" from="p_str2" to="specinterface_ln7" fromId="318" toId="51">
</dataflow>
<dataflow id="364" from="StgValue_312" to="specinterface_ln7" fromId="312" toId="51">
</dataflow>
<dataflow id="365" from="StgValue_312" to="specinterface_ln7" fromId="312" toId="51">
</dataflow>
<dataflow id="366" from="StgValue_312" to="specinterface_ln7" fromId="312" toId="51">
</dataflow>
<dataflow id="367" from="StgValue_312" to="specinterface_ln7" fromId="312" toId="51">
</dataflow>
<dataflow id="368" from="p_str2" to="specinterface_ln7" fromId="318" toId="51">
</dataflow>
<dataflow id="369" from="p_str2" to="specinterface_ln7" fromId="318" toId="51">
</dataflow>
<dataflow id="371" from="StgValue_370" to="phi_ln10" fromId="370" toId="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln0" to="phi_ln10" fromId="52" toId="53">
</dataflow>
<dataflow id="373" from="add_ln10" to="phi_ln10" fromId="54" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="374" from="br_ln10" to="phi_ln10" fromId="62" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="375" from="phi_ln10" to="add_ln10" fromId="53" toId="54">
</dataflow>
<dataflow id="377" from="StgValue_376" to="add_ln10" fromId="376" toId="54">
</dataflow>
<dataflow id="378" from="phi_ln10" to="zext_ln10" fromId="53" toId="55">
</dataflow>
<dataflow id="379" from="preamble_M_real" to="preamble_M_real_add" fromId="43" toId="56">
</dataflow>
<dataflow id="381" from="StgValue_380" to="preamble_M_real_add" fromId="380" toId="56">
</dataflow>
<dataflow id="382" from="zext_ln10" to="preamble_M_real_add" fromId="55" toId="56">
</dataflow>
<dataflow id="384" from="StgValue_383" to="store_ln10" fromId="383" toId="57">
</dataflow>
<dataflow id="385" from="preamble_M_real_add" to="store_ln10" fromId="56" toId="57">
</dataflow>
<dataflow id="386" from="preamble_M_imag" to="preamble_M_imag_add" fromId="44" toId="58">
</dataflow>
<dataflow id="387" from="StgValue_380" to="preamble_M_imag_add" fromId="380" toId="58">
</dataflow>
<dataflow id="388" from="zext_ln10" to="preamble_M_imag_add" fromId="55" toId="58">
</dataflow>
<dataflow id="389" from="StgValue_383" to="store_ln10" fromId="383" toId="59">
</dataflow>
<dataflow id="390" from="preamble_M_imag_add" to="store_ln10" fromId="58" toId="59">
</dataflow>
<dataflow id="391" from="phi_ln10" to="icmp_ln10" fromId="53" toId="60">
</dataflow>
<dataflow id="393" from="StgValue_392" to="icmp_ln10" fromId="392" toId="60">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="394" toId="61">
</dataflow>
<dataflow id="397" from="StgValue_396" to="empty" fromId="396" toId="61">
</dataflow>
<dataflow id="398" from="StgValue_396" to="empty" fromId="396" toId="61">
</dataflow>
<dataflow id="399" from="StgValue_396" to="empty" fromId="396" toId="61">
</dataflow>
<dataflow id="400" from="icmp_ln10" to="br_ln10" fromId="60" toId="62">
</dataflow>
<dataflow id="401" from="add_ln10_1" to="phi_ln10_1" fromId="65" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="402" from="br_ln10" to="phi_ln10_1" fromId="73" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="403" from="StgValue_370" to="phi_ln10_1" fromId="370" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="404" from="br_ln10" to="phi_ln10_1" fromId="63" toId="64">
</dataflow>
<dataflow id="405" from="phi_ln10_1" to="add_ln10_1" fromId="64" toId="65">
</dataflow>
<dataflow id="406" from="StgValue_376" to="add_ln10_1" fromId="376" toId="65">
</dataflow>
<dataflow id="407" from="phi_ln10_1" to="zext_ln10_1" fromId="64" toId="66">
</dataflow>
<dataflow id="408" from="training_sym_M_real" to="training_sym_M_real_1" fromId="45" toId="67">
</dataflow>
<dataflow id="409" from="StgValue_380" to="training_sym_M_real_1" fromId="380" toId="67">
</dataflow>
<dataflow id="410" from="zext_ln10_1" to="training_sym_M_real_1" fromId="66" toId="67">
</dataflow>
<dataflow id="411" from="StgValue_383" to="store_ln10" fromId="383" toId="68">
</dataflow>
<dataflow id="412" from="training_sym_M_real_1" to="store_ln10" fromId="67" toId="68">
</dataflow>
<dataflow id="413" from="training_sym_M_imag" to="training_sym_M_imag_1" fromId="46" toId="69">
</dataflow>
<dataflow id="414" from="StgValue_380" to="training_sym_M_imag_1" fromId="380" toId="69">
</dataflow>
<dataflow id="415" from="zext_ln10_1" to="training_sym_M_imag_1" fromId="66" toId="69">
</dataflow>
<dataflow id="416" from="StgValue_383" to="store_ln10" fromId="383" toId="70">
</dataflow>
<dataflow id="417" from="training_sym_M_imag_1" to="store_ln10" fromId="69" toId="70">
</dataflow>
<dataflow id="418" from="phi_ln10_1" to="icmp_ln10_1" fromId="64" toId="71">
</dataflow>
<dataflow id="419" from="StgValue_392" to="icmp_ln10_1" fromId="392" toId="71">
</dataflow>
<dataflow id="420" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="394" toId="72">
</dataflow>
<dataflow id="421" from="StgValue_396" to="empty_10" fromId="396" toId="72">
</dataflow>
<dataflow id="422" from="StgValue_396" to="empty_10" fromId="396" toId="72">
</dataflow>
<dataflow id="423" from="StgValue_396" to="empty_10" fromId="396" toId="72">
</dataflow>
<dataflow id="424" from="icmp_ln10_1" to="br_ln10" fromId="71" toId="73">
</dataflow>
<dataflow id="425" from="add_ln12" to="phi_ln12" fromId="76" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="426" from="br_ln12" to="phi_ln12" fromId="84" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="427" from="StgValue_370" to="phi_ln12" fromId="370" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="428" from="br_ln12" to="phi_ln12" fromId="74" toId="75">
</dataflow>
<dataflow id="429" from="phi_ln12" to="add_ln12" fromId="75" toId="76">
</dataflow>
<dataflow id="430" from="StgValue_376" to="add_ln12" fromId="376" toId="76">
</dataflow>
<dataflow id="431" from="phi_ln12" to="zext_ln12" fromId="75" toId="77">
</dataflow>
<dataflow id="432" from="LS_out_M_real" to="LS_out_M_real_addr" fromId="47" toId="78">
</dataflow>
<dataflow id="433" from="StgValue_380" to="LS_out_M_real_addr" fromId="380" toId="78">
</dataflow>
<dataflow id="434" from="zext_ln12" to="LS_out_M_real_addr" fromId="77" toId="78">
</dataflow>
<dataflow id="435" from="StgValue_383" to="store_ln12" fromId="383" toId="79">
</dataflow>
<dataflow id="436" from="LS_out_M_real_addr" to="store_ln12" fromId="78" toId="79">
</dataflow>
<dataflow id="437" from="LS_out_M_imag" to="LS_out_M_imag_addr" fromId="48" toId="80">
</dataflow>
<dataflow id="438" from="StgValue_380" to="LS_out_M_imag_addr" fromId="380" toId="80">
</dataflow>
<dataflow id="439" from="zext_ln12" to="LS_out_M_imag_addr" fromId="77" toId="80">
</dataflow>
<dataflow id="440" from="StgValue_383" to="store_ln12" fromId="383" toId="81">
</dataflow>
<dataflow id="441" from="LS_out_M_imag_addr" to="store_ln12" fromId="80" toId="81">
</dataflow>
<dataflow id="442" from="phi_ln12" to="icmp_ln12" fromId="75" toId="82">
</dataflow>
<dataflow id="443" from="StgValue_392" to="icmp_ln12" fromId="392" toId="82">
</dataflow>
<dataflow id="444" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="394" toId="83">
</dataflow>
<dataflow id="445" from="StgValue_396" to="empty_11" fromId="396" toId="83">
</dataflow>
<dataflow id="446" from="StgValue_396" to="empty_11" fromId="396" toId="83">
</dataflow>
<dataflow id="447" from="StgValue_396" to="empty_11" fromId="396" toId="83">
</dataflow>
<dataflow id="448" from="icmp_ln12" to="br_ln12" fromId="82" toId="84">
</dataflow>
<dataflow id="449" from="i" to="i_0" fromId="89" toId="86">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="450" from="br_ln15" to="i_0" fromId="103" toId="86">
<BackEdge/>
</dataflow>
<dataflow id="451" from="StgValue_370" to="i_0" fromId="370" toId="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="br_ln15" to="i_0" fromId="85" toId="86">
</dataflow>
<dataflow id="453" from="i_0" to="icmp_ln15" fromId="86" toId="87">
</dataflow>
<dataflow id="455" from="StgValue_454" to="icmp_ln15" fromId="454" toId="87">
</dataflow>
<dataflow id="456" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="394" toId="88">
</dataflow>
<dataflow id="457" from="StgValue_396" to="empty_12" fromId="396" toId="88">
</dataflow>
<dataflow id="458" from="StgValue_396" to="empty_12" fromId="396" toId="88">
</dataflow>
<dataflow id="459" from="StgValue_396" to="empty_12" fromId="396" toId="88">
</dataflow>
<dataflow id="460" from="i_0" to="i" fromId="86" toId="89">
</dataflow>
<dataflow id="461" from="StgValue_376" to="i" fromId="376" toId="89">
</dataflow>
<dataflow id="462" from="icmp_ln15" to="br_ln15" fromId="87" toId="90">
</dataflow>
<dataflow id="464" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="463" toId="91">
</dataflow>
<dataflow id="466" from="p_str5" to="specloopname_ln15" fromId="465" toId="91">
</dataflow>
<dataflow id="468" from="_ssdm_op_Read.axis.volatile.i64P.i1P" to="empty_13" fromId="467" toId="92">
</dataflow>
<dataflow id="469" from="in_stream_V_data" to="empty_13" fromId="286" toId="92">
</dataflow>
<dataflow id="470" from="in_stream_V_last_V" to="empty_13" fromId="287" toId="92">
</dataflow>
<dataflow id="471" from="empty_13" to="in_stream_V_data_val" fromId="92" toId="93">
</dataflow>
<dataflow id="472" from="in_stream_V_data_val" to="trunc_ln9" fromId="93" toId="94">
</dataflow>
<dataflow id="473" from="trunc_ln9" to="bitcast_ln9" fromId="94" toId="95">
</dataflow>
<dataflow id="475" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_data_M_imag_loa" fromId="474" toId="96">
</dataflow>
<dataflow id="476" from="in_stream_V_data_val" to="tmp_data_M_imag_loa" fromId="93" toId="96">
</dataflow>
<dataflow id="478" from="StgValue_477" to="tmp_data_M_imag_loa" fromId="477" toId="96">
</dataflow>
<dataflow id="480" from="StgValue_479" to="tmp_data_M_imag_loa" fromId="479" toId="96">
</dataflow>
<dataflow id="481" from="tmp_data_M_imag_loa" to="bitcast_ln9_1" fromId="96" toId="97">
</dataflow>
<dataflow id="482" from="i_0" to="zext_ln18" fromId="86" toId="98">
</dataflow>
<dataflow id="483" from="preamble_M_real" to="preamble_M_real_add_1" fromId="43" toId="99">
</dataflow>
<dataflow id="484" from="StgValue_380" to="preamble_M_real_add_1" fromId="380" toId="99">
</dataflow>
<dataflow id="485" from="zext_ln18" to="preamble_M_real_add_1" fromId="98" toId="99">
</dataflow>
<dataflow id="486" from="bitcast_ln9" to="store_ln18" fromId="95" toId="100">
</dataflow>
<dataflow id="487" from="preamble_M_real_add_1" to="store_ln18" fromId="99" toId="100">
</dataflow>
<dataflow id="488" from="preamble_M_imag" to="preamble_M_imag_add_1" fromId="44" toId="101">
</dataflow>
<dataflow id="489" from="StgValue_380" to="preamble_M_imag_add_1" fromId="380" toId="101">
</dataflow>
<dataflow id="490" from="zext_ln18" to="preamble_M_imag_add_1" fromId="98" toId="101">
</dataflow>
<dataflow id="491" from="bitcast_ln9_1" to="store_ln18" fromId="97" toId="102">
</dataflow>
<dataflow id="492" from="preamble_M_imag_add_1" to="store_ln18" fromId="101" toId="102">
</dataflow>
<dataflow id="493" from="i_1" to="i3_0" fromId="108" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="494" from="br_ln21" to="i3_0" fromId="122" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="495" from="StgValue_370" to="i3_0" fromId="370" toId="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="496" from="br_ln21" to="i3_0" fromId="104" toId="105">
</dataflow>
<dataflow id="497" from="i3_0" to="icmp_ln21" fromId="105" toId="106">
</dataflow>
<dataflow id="498" from="StgValue_454" to="icmp_ln21" fromId="454" toId="106">
</dataflow>
<dataflow id="499" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="394" toId="107">
</dataflow>
<dataflow id="500" from="StgValue_396" to="empty_14" fromId="396" toId="107">
</dataflow>
<dataflow id="501" from="StgValue_396" to="empty_14" fromId="396" toId="107">
</dataflow>
<dataflow id="502" from="StgValue_396" to="empty_14" fromId="396" toId="107">
</dataflow>
<dataflow id="503" from="i3_0" to="i_1" fromId="105" toId="108">
</dataflow>
<dataflow id="504" from="StgValue_376" to="i_1" fromId="376" toId="108">
</dataflow>
<dataflow id="505" from="icmp_ln21" to="br_ln21" fromId="106" toId="109">
</dataflow>
<dataflow id="506" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="463" toId="110">
</dataflow>
<dataflow id="508" from="p_str6" to="specloopname_ln21" fromId="507" toId="110">
</dataflow>
<dataflow id="509" from="_ssdm_op_Read.axis.volatile.i64P.i1P" to="empty_15" fromId="467" toId="111">
</dataflow>
<dataflow id="510" from="in_stream_V_data" to="empty_15" fromId="286" toId="111">
</dataflow>
<dataflow id="511" from="in_stream_V_last_V" to="empty_15" fromId="287" toId="111">
</dataflow>
<dataflow id="512" from="empty_15" to="in_stream_V_data_val_1" fromId="111" toId="112">
</dataflow>
<dataflow id="513" from="in_stream_V_data_val_1" to="trunc_ln9_1" fromId="112" toId="113">
</dataflow>
<dataflow id="514" from="trunc_ln9_1" to="bitcast_ln9_2" fromId="113" toId="114">
</dataflow>
<dataflow id="515" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_data_M_imag_1_l" fromId="474" toId="115">
</dataflow>
<dataflow id="516" from="in_stream_V_data_val_1" to="tmp_data_M_imag_1_l" fromId="112" toId="115">
</dataflow>
<dataflow id="517" from="StgValue_477" to="tmp_data_M_imag_1_l" fromId="477" toId="115">
</dataflow>
<dataflow id="518" from="StgValue_479" to="tmp_data_M_imag_1_l" fromId="479" toId="115">
</dataflow>
<dataflow id="519" from="tmp_data_M_imag_1_l" to="bitcast_ln9_3" fromId="115" toId="116">
</dataflow>
<dataflow id="520" from="i3_0" to="zext_ln24" fromId="105" toId="117">
</dataflow>
<dataflow id="521" from="training_sym_M_real" to="training_sym_M_real_2" fromId="45" toId="118">
</dataflow>
<dataflow id="522" from="StgValue_380" to="training_sym_M_real_2" fromId="380" toId="118">
</dataflow>
<dataflow id="523" from="zext_ln24" to="training_sym_M_real_2" fromId="117" toId="118">
</dataflow>
<dataflow id="524" from="bitcast_ln9_2" to="store_ln24" fromId="114" toId="119">
</dataflow>
<dataflow id="525" from="training_sym_M_real_2" to="store_ln24" fromId="118" toId="119">
</dataflow>
<dataflow id="526" from="training_sym_M_imag" to="training_sym_M_imag_2" fromId="46" toId="120">
</dataflow>
<dataflow id="527" from="StgValue_380" to="training_sym_M_imag_2" fromId="380" toId="120">
</dataflow>
<dataflow id="528" from="zext_ln24" to="training_sym_M_imag_2" fromId="117" toId="120">
</dataflow>
<dataflow id="529" from="bitcast_ln9_3" to="store_ln24" fromId="116" toId="121">
</dataflow>
<dataflow id="530" from="training_sym_M_imag_2" to="store_ln24" fromId="120" toId="121">
</dataflow>
<dataflow id="531" from="i_2" to="i5_0" fromId="127" toId="124">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="532" from="br_ln28" to="i5_0" fromId="219" toId="124">
<BackEdge/>
</dataflow>
<dataflow id="533" from="StgValue_370" to="i5_0" fromId="370" toId="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="534" from="br_ln28" to="i5_0" fromId="123" toId="124">
</dataflow>
<dataflow id="535" from="i5_0" to="icmp_ln28" fromId="124" toId="125">
</dataflow>
<dataflow id="536" from="StgValue_454" to="icmp_ln28" fromId="454" toId="125">
</dataflow>
<dataflow id="537" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="394" toId="126">
</dataflow>
<dataflow id="538" from="StgValue_396" to="empty_16" fromId="396" toId="126">
</dataflow>
<dataflow id="539" from="StgValue_396" to="empty_16" fromId="396" toId="126">
</dataflow>
<dataflow id="540" from="StgValue_396" to="empty_16" fromId="396" toId="126">
</dataflow>
<dataflow id="541" from="i5_0" to="i_2" fromId="124" toId="127">
</dataflow>
<dataflow id="542" from="StgValue_376" to="i_2" fromId="376" toId="127">
</dataflow>
<dataflow id="543" from="icmp_ln28" to="br_ln28" fromId="125" toId="128">
</dataflow>
<dataflow id="544" from="i5_0" to="zext_ln29" fromId="124" toId="129">
</dataflow>
<dataflow id="545" from="preamble_M_real" to="preamble_M_real_add_2" fromId="43" toId="130">
</dataflow>
<dataflow id="546" from="StgValue_380" to="preamble_M_real_add_2" fromId="380" toId="130">
</dataflow>
<dataflow id="547" from="zext_ln29" to="preamble_M_real_add_2" fromId="129" toId="130">
</dataflow>
<dataflow id="548" from="preamble_M_imag" to="preamble_M_imag_add_2" fromId="44" toId="131">
</dataflow>
<dataflow id="549" from="StgValue_380" to="preamble_M_imag_add_2" fromId="380" toId="131">
</dataflow>
<dataflow id="550" from="zext_ln29" to="preamble_M_imag_add_2" fromId="129" toId="131">
</dataflow>
<dataflow id="551" from="training_sym_M_real" to="training_sym_M_real_3" fromId="45" toId="132">
</dataflow>
<dataflow id="552" from="StgValue_380" to="training_sym_M_real_3" fromId="380" toId="132">
</dataflow>
<dataflow id="553" from="zext_ln29" to="training_sym_M_real_3" fromId="129" toId="132">
</dataflow>
<dataflow id="554" from="training_sym_M_imag" to="training_sym_M_imag_3" fromId="46" toId="133">
</dataflow>
<dataflow id="555" from="StgValue_380" to="training_sym_M_imag_3" fromId="380" toId="133">
</dataflow>
<dataflow id="556" from="zext_ln29" to="training_sym_M_imag_3" fromId="129" toId="133">
</dataflow>
<dataflow id="557" from="preamble_M_real_add_2" to="p_r_M_real" fromId="130" toId="134">
</dataflow>
<dataflow id="558" from="preamble_M_imag_add_2" to="p_r_M_imag" fromId="131" toId="135">
</dataflow>
<dataflow id="559" from="training_sym_M_real_3" to="p_t_real" fromId="132" toId="136">
</dataflow>
<dataflow id="560" from="training_sym_M_imag_3" to="p_t_imag" fromId="133" toId="137">
</dataflow>
<dataflow id="561" from="preamble_M_real_add_2" to="p_r_M_real" fromId="130" toId="139">
</dataflow>
<dataflow id="562" from="preamble_M_imag_add_2" to="p_r_M_imag" fromId="131" toId="140">
</dataflow>
<dataflow id="563" from="training_sym_M_real_3" to="p_t_real" fromId="132" toId="141">
</dataflow>
<dataflow id="564" from="training_sym_M_imag_3" to="p_t_imag" fromId="133" toId="142">
</dataflow>
<dataflow id="565" from="p_r_M_real" to="tmp_i_i" fromId="139" toId="143">
</dataflow>
<dataflow id="566" from="p_t_real" to="tmp_i_i" fromId="141" toId="143">
</dataflow>
<dataflow id="567" from="p_r_M_imag" to="tmp_1_i_i" fromId="140" toId="144">
</dataflow>
<dataflow id="568" from="p_t_imag" to="tmp_1_i_i" fromId="142" toId="144">
</dataflow>
<dataflow id="569" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="145">
</dataflow>
<dataflow id="570" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="145">
</dataflow>
<dataflow id="571" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="146">
</dataflow>
<dataflow id="572" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="146">
</dataflow>
<dataflow id="573" from="p_r_M_imag" to="tmp_6_i_i" fromId="140" toId="147">
</dataflow>
<dataflow id="574" from="p_t_real" to="tmp_6_i_i" fromId="141" toId="147">
</dataflow>
<dataflow id="575" from="p_r_M_real" to="tmp_7_i_i" fromId="139" toId="148">
</dataflow>
<dataflow id="576" from="p_t_imag" to="tmp_7_i_i" fromId="142" toId="148">
</dataflow>
<dataflow id="577" from="p_r_M_real" to="tmp_i_i" fromId="139" toId="149">
</dataflow>
<dataflow id="578" from="p_t_real" to="tmp_i_i" fromId="141" toId="149">
</dataflow>
<dataflow id="579" from="p_r_M_imag" to="tmp_1_i_i" fromId="140" toId="150">
</dataflow>
<dataflow id="580" from="p_t_imag" to="tmp_1_i_i" fromId="142" toId="150">
</dataflow>
<dataflow id="581" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="151">
</dataflow>
<dataflow id="582" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="151">
</dataflow>
<dataflow id="583" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="152">
</dataflow>
<dataflow id="584" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="152">
</dataflow>
<dataflow id="585" from="p_r_M_imag" to="tmp_6_i_i" fromId="140" toId="153">
</dataflow>
<dataflow id="586" from="p_t_real" to="tmp_6_i_i" fromId="141" toId="153">
</dataflow>
<dataflow id="587" from="p_r_M_real" to="tmp_7_i_i" fromId="139" toId="154">
</dataflow>
<dataflow id="588" from="p_t_imag" to="tmp_7_i_i" fromId="142" toId="154">
</dataflow>
<dataflow id="589" from="p_r_M_real" to="tmp_i_i" fromId="139" toId="155">
</dataflow>
<dataflow id="590" from="p_t_real" to="tmp_i_i" fromId="141" toId="155">
</dataflow>
<dataflow id="591" from="p_r_M_imag" to="tmp_1_i_i" fromId="140" toId="156">
</dataflow>
<dataflow id="592" from="p_t_imag" to="tmp_1_i_i" fromId="142" toId="156">
</dataflow>
<dataflow id="593" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="157">
</dataflow>
<dataflow id="594" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="157">
</dataflow>
<dataflow id="595" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="158">
</dataflow>
<dataflow id="596" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="158">
</dataflow>
<dataflow id="597" from="p_r_M_imag" to="tmp_6_i_i" fromId="140" toId="159">
</dataflow>
<dataflow id="598" from="p_t_real" to="tmp_6_i_i" fromId="141" toId="159">
</dataflow>
<dataflow id="599" from="p_r_M_real" to="tmp_7_i_i" fromId="139" toId="160">
</dataflow>
<dataflow id="600" from="p_t_imag" to="tmp_7_i_i" fromId="142" toId="160">
</dataflow>
<dataflow id="601" from="p_r_M_real" to="tmp_i_i" fromId="139" toId="161">
</dataflow>
<dataflow id="602" from="p_t_real" to="tmp_i_i" fromId="141" toId="161">
</dataflow>
<dataflow id="603" from="p_r_M_imag" to="tmp_1_i_i" fromId="140" toId="162">
</dataflow>
<dataflow id="604" from="p_t_imag" to="tmp_1_i_i" fromId="142" toId="162">
</dataflow>
<dataflow id="605" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="163">
</dataflow>
<dataflow id="606" from="p_t_real" to="tmp_3_i_i" fromId="141" toId="163">
</dataflow>
<dataflow id="607" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="164">
</dataflow>
<dataflow id="608" from="p_t_imag" to="tmp_4_i_i" fromId="142" toId="164">
</dataflow>
<dataflow id="609" from="p_r_M_imag" to="tmp_6_i_i" fromId="140" toId="165">
</dataflow>
<dataflow id="610" from="p_t_real" to="tmp_6_i_i" fromId="141" toId="165">
</dataflow>
<dataflow id="611" from="p_r_M_real" to="tmp_7_i_i" fromId="139" toId="166">
</dataflow>
<dataflow id="612" from="p_t_imag" to="tmp_7_i_i" fromId="142" toId="166">
</dataflow>
<dataflow id="613" from="tmp_i_i" to="tmp_2_i_i" fromId="161" toId="167">
</dataflow>
<dataflow id="614" from="tmp_1_i_i" to="tmp_2_i_i" fromId="162" toId="167">
</dataflow>
<dataflow id="615" from="tmp_3_i_i" to="tmp_5_i_i" fromId="163" toId="168">
</dataflow>
<dataflow id="616" from="tmp_4_i_i" to="tmp_5_i_i" fromId="164" toId="168">
</dataflow>
<dataflow id="617" from="tmp_6_i_i" to="tmp_8_i_i" fromId="165" toId="169">
</dataflow>
<dataflow id="618" from="tmp_7_i_i" to="tmp_8_i_i" fromId="166" toId="169">
</dataflow>
<dataflow id="619" from="tmp_i_i" to="tmp_2_i_i" fromId="161" toId="170">
</dataflow>
<dataflow id="620" from="tmp_1_i_i" to="tmp_2_i_i" fromId="162" toId="170">
</dataflow>
<dataflow id="621" from="tmp_3_i_i" to="tmp_5_i_i" fromId="163" toId="171">
</dataflow>
<dataflow id="622" from="tmp_4_i_i" to="tmp_5_i_i" fromId="164" toId="171">
</dataflow>
<dataflow id="623" from="tmp_6_i_i" to="tmp_8_i_i" fromId="165" toId="172">
</dataflow>
<dataflow id="624" from="tmp_7_i_i" to="tmp_8_i_i" fromId="166" toId="172">
</dataflow>
<dataflow id="625" from="tmp_i_i" to="tmp_2_i_i" fromId="161" toId="173">
</dataflow>
<dataflow id="626" from="tmp_1_i_i" to="tmp_2_i_i" fromId="162" toId="173">
</dataflow>
<dataflow id="627" from="tmp_3_i_i" to="tmp_5_i_i" fromId="163" toId="174">
</dataflow>
<dataflow id="628" from="tmp_4_i_i" to="tmp_5_i_i" fromId="164" toId="174">
</dataflow>
<dataflow id="629" from="tmp_6_i_i" to="tmp_8_i_i" fromId="165" toId="175">
</dataflow>
<dataflow id="630" from="tmp_7_i_i" to="tmp_8_i_i" fromId="166" toId="175">
</dataflow>
<dataflow id="631" from="tmp_i_i" to="tmp_2_i_i" fromId="161" toId="176">
</dataflow>
<dataflow id="632" from="tmp_1_i_i" to="tmp_2_i_i" fromId="162" toId="176">
</dataflow>
<dataflow id="633" from="tmp_3_i_i" to="tmp_5_i_i" fromId="163" toId="177">
</dataflow>
<dataflow id="634" from="tmp_4_i_i" to="tmp_5_i_i" fromId="164" toId="177">
</dataflow>
<dataflow id="635" from="tmp_6_i_i" to="tmp_8_i_i" fromId="165" toId="178">
</dataflow>
<dataflow id="636" from="tmp_7_i_i" to="tmp_8_i_i" fromId="166" toId="178">
</dataflow>
<dataflow id="637" from="tmp_i_i" to="tmp_2_i_i" fromId="161" toId="179">
</dataflow>
<dataflow id="638" from="tmp_1_i_i" to="tmp_2_i_i" fromId="162" toId="179">
</dataflow>
<dataflow id="639" from="tmp_3_i_i" to="tmp_5_i_i" fromId="163" toId="180">
</dataflow>
<dataflow id="640" from="tmp_4_i_i" to="tmp_5_i_i" fromId="164" toId="180">
</dataflow>
<dataflow id="641" from="tmp_6_i_i" to="tmp_8_i_i" fromId="165" toId="181">
</dataflow>
<dataflow id="642" from="tmp_7_i_i" to="tmp_8_i_i" fromId="166" toId="181">
</dataflow>
<dataflow id="643" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="182">
</dataflow>
<dataflow id="644" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="182">
</dataflow>
<dataflow id="645" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="183">
</dataflow>
<dataflow id="646" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="183">
</dataflow>
<dataflow id="647" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="184">
</dataflow>
<dataflow id="648" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="184">
</dataflow>
<dataflow id="649" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="185">
</dataflow>
<dataflow id="650" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="185">
</dataflow>
<dataflow id="651" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="186">
</dataflow>
<dataflow id="652" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="186">
</dataflow>
<dataflow id="653" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="187">
</dataflow>
<dataflow id="654" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="187">
</dataflow>
<dataflow id="655" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="188">
</dataflow>
<dataflow id="656" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="188">
</dataflow>
<dataflow id="657" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="189">
</dataflow>
<dataflow id="658" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="189">
</dataflow>
<dataflow id="659" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="190">
</dataflow>
<dataflow id="660" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="190">
</dataflow>
<dataflow id="661" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="191">
</dataflow>
<dataflow id="662" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="191">
</dataflow>
<dataflow id="663" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="192">
</dataflow>
<dataflow id="664" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="192">
</dataflow>
<dataflow id="665" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="193">
</dataflow>
<dataflow id="666" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="193">
</dataflow>
<dataflow id="667" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="194">
</dataflow>
<dataflow id="668" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="194">
</dataflow>
<dataflow id="669" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="195">
</dataflow>
<dataflow id="670" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="195">
</dataflow>
<dataflow id="671" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="196">
</dataflow>
<dataflow id="672" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="196">
</dataflow>
<dataflow id="673" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="197">
</dataflow>
<dataflow id="674" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="197">
</dataflow>
<dataflow id="675" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="198">
</dataflow>
<dataflow id="676" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="198">
</dataflow>
<dataflow id="677" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="199">
</dataflow>
<dataflow id="678" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="199">
</dataflow>
<dataflow id="679" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="200">
</dataflow>
<dataflow id="680" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="200">
</dataflow>
<dataflow id="681" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="201">
</dataflow>
<dataflow id="682" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="201">
</dataflow>
<dataflow id="683" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="202">
</dataflow>
<dataflow id="684" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="202">
</dataflow>
<dataflow id="685" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="203">
</dataflow>
<dataflow id="686" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="203">
</dataflow>
<dataflow id="687" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="204">
</dataflow>
<dataflow id="688" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="204">
</dataflow>
<dataflow id="689" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="205">
</dataflow>
<dataflow id="690" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="205">
</dataflow>
<dataflow id="691" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="206">
</dataflow>
<dataflow id="692" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="206">
</dataflow>
<dataflow id="693" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="207">
</dataflow>
<dataflow id="694" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="207">
</dataflow>
<dataflow id="695" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="208">
</dataflow>
<dataflow id="696" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="208">
</dataflow>
<dataflow id="697" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="209">
</dataflow>
<dataflow id="698" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="209">
</dataflow>
<dataflow id="699" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="210">
</dataflow>
<dataflow id="700" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="210">
</dataflow>
<dataflow id="701" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="211">
</dataflow>
<dataflow id="702" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="211">
</dataflow>
<dataflow id="703" from="tmp_2_i_i" to="complex_M_real_writ" fromId="179" toId="212">
</dataflow>
<dataflow id="704" from="tmp_5_i_i" to="complex_M_real_writ" fromId="180" toId="212">
</dataflow>
<dataflow id="705" from="tmp_8_i_i" to="complex_M_imag_writ" fromId="181" toId="213">
</dataflow>
<dataflow id="706" from="tmp_5_i_i" to="complex_M_imag_writ" fromId="180" toId="213">
</dataflow>
<dataflow id="707" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="463" toId="214">
</dataflow>
<dataflow id="709" from="p_str7" to="specloopname_ln28" fromId="708" toId="214">
</dataflow>
<dataflow id="710" from="LS_out_M_real" to="LS_out_M_real_addr_1" fromId="47" toId="215">
</dataflow>
<dataflow id="711" from="StgValue_380" to="LS_out_M_real_addr_1" fromId="380" toId="215">
</dataflow>
<dataflow id="712" from="zext_ln29" to="LS_out_M_real_addr_1" fromId="129" toId="215">
</dataflow>
<dataflow id="713" from="complex_M_real_writ" to="store_ln29" fromId="212" toId="216">
</dataflow>
<dataflow id="714" from="LS_out_M_real_addr_1" to="store_ln29" fromId="215" toId="216">
</dataflow>
<dataflow id="715" from="LS_out_M_imag" to="LS_out_M_imag_addr_1" fromId="48" toId="217">
</dataflow>
<dataflow id="716" from="StgValue_380" to="LS_out_M_imag_addr_1" fromId="380" toId="217">
</dataflow>
<dataflow id="717" from="zext_ln29" to="LS_out_M_imag_addr_1" fromId="129" toId="217">
</dataflow>
<dataflow id="718" from="complex_M_imag_writ" to="store_ln29" fromId="213" toId="218">
</dataflow>
<dataflow id="719" from="LS_out_M_imag_addr_1" to="store_ln29" fromId="217" toId="218">
</dataflow>
<dataflow id="720" from="i_3" to="i6_0" fromId="223" toId="220">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="721" from="br_ln33" to="i6_0" fromId="240" toId="220">
<BackEdge/>
</dataflow>
<dataflow id="722" from="StgValue_370" to="i6_0" fromId="370" toId="220">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="723" from="br_ln33" to="i6_0" fromId="138" toId="220">
</dataflow>
<dataflow id="724" from="i6_0" to="icmp_ln33" fromId="220" toId="221">
</dataflow>
<dataflow id="725" from="StgValue_454" to="icmp_ln33" fromId="454" toId="221">
</dataflow>
<dataflow id="726" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="394" toId="222">
</dataflow>
<dataflow id="727" from="StgValue_396" to="empty_17" fromId="396" toId="222">
</dataflow>
<dataflow id="728" from="StgValue_396" to="empty_17" fromId="396" toId="222">
</dataflow>
<dataflow id="729" from="StgValue_396" to="empty_17" fromId="396" toId="222">
</dataflow>
<dataflow id="730" from="i6_0" to="i_3" fromId="220" toId="223">
</dataflow>
<dataflow id="731" from="StgValue_376" to="i_3" fromId="376" toId="223">
</dataflow>
<dataflow id="732" from="icmp_ln33" to="br_ln33" fromId="221" toId="224">
</dataflow>
<dataflow id="733" from="i6_0" to="zext_ln36" fromId="220" toId="225">
</dataflow>
<dataflow id="734" from="LS_out_M_real" to="LS_out_M_real_addr_2" fromId="47" toId="226">
</dataflow>
<dataflow id="735" from="StgValue_380" to="LS_out_M_real_addr_2" fromId="380" toId="226">
</dataflow>
<dataflow id="736" from="zext_ln36" to="LS_out_M_real_addr_2" fromId="225" toId="226">
</dataflow>
<dataflow id="737" from="LS_out_M_real_addr_2" to="tmp_data_M_real" fromId="226" toId="227">
</dataflow>
<dataflow id="738" from="LS_out_M_imag" to="LS_out_M_imag_addr_2" fromId="48" toId="228">
</dataflow>
<dataflow id="739" from="StgValue_380" to="LS_out_M_imag_addr_2" fromId="380" toId="228">
</dataflow>
<dataflow id="740" from="zext_ln36" to="LS_out_M_imag_addr_2" fromId="225" toId="228">
</dataflow>
<dataflow id="741" from="LS_out_M_imag_addr_2" to="tmp_data_M_imag" fromId="228" toId="229">
</dataflow>
<dataflow id="742" from="i6_0" to="tmp_last_V" fromId="220" toId="230">
</dataflow>
<dataflow id="743" from="StgValue_392" to="tmp_last_V" fromId="392" toId="230">
</dataflow>
<dataflow id="744" from="LS_out_M_real_addr_2" to="tmp_data_M_real" fromId="226" toId="232">
</dataflow>
<dataflow id="745" from="LS_out_M_imag_addr_2" to="tmp_data_M_imag" fromId="228" toId="233">
</dataflow>
<dataflow id="746" from="tmp_data_M_real" to="bitcast_ln162" fromId="232" toId="234">
</dataflow>
<dataflow id="747" from="tmp_data_M_imag" to="bitcast_ln162_1" fromId="233" toId="235">
</dataflow>
<dataflow id="749" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="tmp_data_2" fromId="748" toId="236">
</dataflow>
<dataflow id="750" from="bitcast_ln162_1" to="tmp_data_2" fromId="235" toId="236">
</dataflow>
<dataflow id="751" from="bitcast_ln162" to="tmp_data_2" fromId="234" toId="236">
</dataflow>
<dataflow id="753" from="_ssdm_op_Write.axis.volatile.i64P.i1P" to="write_ln45" fromId="752" toId="237">
</dataflow>
<dataflow id="754" from="out_stream_V_data" to="write_ln45" fromId="288" toId="237">
</dataflow>
<dataflow id="755" from="out_stream_V_last_V" to="write_ln45" fromId="289" toId="237">
</dataflow>
<dataflow id="756" from="tmp_data_2" to="write_ln45" fromId="236" toId="237">
</dataflow>
<dataflow id="757" from="tmp_last_V" to="write_ln45" fromId="230" toId="237">
</dataflow>
<dataflow id="758" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="463" toId="238">
</dataflow>
<dataflow id="760" from="p_str8" to="specloopname_ln33" fromId="759" toId="238">
</dataflow>
<dataflow id="761" from="_ssdm_op_Write.axis.volatile.i64P.i1P" to="write_ln45" fromId="752" toId="239">
</dataflow>
<dataflow id="762" from="out_stream_V_data" to="write_ln45" fromId="288" toId="239">
</dataflow>
<dataflow id="763" from="out_stream_V_last_V" to="write_ln45" fromId="289" toId="239">
</dataflow>
<dataflow id="764" from="tmp_data_2" to="write_ln45" fromId="236" toId="239">
</dataflow>
<dataflow id="765" from="tmp_last_V" to="write_ln45" fromId="230" toId="239">
</dataflow>
<dataflow id="766" from="icmp_ln10" to="StgValue_2" fromId="60" toId="2">
</dataflow>
<dataflow id="767" from="icmp_ln10_1" to="StgValue_3" fromId="71" toId="3">
</dataflow>
<dataflow id="768" from="icmp_ln12" to="StgValue_4" fromId="82" toId="4">
</dataflow>
<dataflow id="769" from="icmp_ln15" to="StgValue_5" fromId="87" toId="5">
</dataflow>
<dataflow id="770" from="icmp_ln21" to="StgValue_6" fromId="106" toId="6">
</dataflow>
<dataflow id="771" from="icmp_ln28" to="StgValue_7" fromId="125" toId="7">
</dataflow>
<dataflow id="772" from="icmp_ln33" to="StgValue_35" fromId="221" toId="35">
</dataflow>
</dataflows>


</stg>
