<html><head><title>Icestorm: SWPB measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>SWPB</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swpb w0, w1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>72006</td><td>34862</td><td>2019</td><td>1</td><td>2018</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34097</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34069</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34072</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34072</td><td>2001</td><td>1</td><td>2000</td><td>2002</td><td>11782</td><td>2002</td><td>2002</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34212</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34068</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34071</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34075</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34068</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swpb w0, w1, [x6]
  add x6, x6, 2</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0062</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30206</td><td>30342</td><td>30195</td><td>10137</td><td>20058</td><td>10137</td><td>20006</td><td>32901</td><td>125769</td><td>30109</td><td>10203</td><td>20007</td><td>10203</td><td>40013</td><td>0</td><td>10003</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30065</td><td>30107</td><td>10103</td><td>20004</td><td>10103</td><td>20005</td><td>32870</td><td>125788</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30058</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32870</td><td>125708</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30058</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32895</td><td>125715</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30058</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32870</td><td>125744</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30058</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32895</td><td>125743</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30065</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32870</td><td>125754</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30065</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32870</td><td>125668</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30065</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32870</td><td>125686</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>30058</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32870</td><td>125762</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>0</td><td>10002</td><td>20000</td><td>0</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0065</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30027</td><td>30498</td><td>30138</td><td>10062</td><td>20076</td><td>10062</td><td>20005</td><td>32625</td><td>126456</td><td>30017</td><td>10022</td><td>20006</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>127200</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>126560</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32619</td><td>126941</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>126360</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>126695</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>126374</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>126596</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>126650</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30065</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32628</td><td>127148</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swpb w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.5995</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20206</td><td>102617</td><td>20178</td><td>101</td><td>20077</td><td>100</td><td>20000</td><td>500</td><td>1803287</td><td>20100</td><td>200</td><td>20004</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>101792</td><td>20112</td><td>101</td><td>20011</td><td>100</td><td>20011</td><td>500</td><td>1809866</td><td>20111</td><td>200</td><td>20022</td><td>202</td><td>40316</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>105995</td><td>20130</td><td>101</td><td>20029</td><td>100</td><td>20016</td><td>350</td><td>1867080</td><td>20116</td><td>200</td><td>20034</td><td>200</td><td>40560</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>109623</td><td>20120</td><td>101</td><td>20019</td><td>100</td><td>20024</td><td>500</td><td>1829620</td><td>20124</td><td>200</td><td>20060</td><td>200</td><td>40496</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>105581</td><td>20122</td><td>101</td><td>20021</td><td>100</td><td>20047</td><td>364</td><td>1857617</td><td>20149</td><td>204</td><td>20114</td><td>200</td><td>40712</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20205</td><td>107197</td><td>20204</td><td>103</td><td>20101</td><td>102</td><td>20008</td><td>447</td><td>1913497</td><td>20108</td><td>200</td><td>20028</td><td>200</td><td>40096</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>109823</td><td>20120</td><td>101</td><td>20019</td><td>100</td><td>20041</td><td>434</td><td>1946942</td><td>20141</td><td>200</td><td>20106</td><td>202</td><td>40216</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>110296</td><td>20104</td><td>101</td><td>20003</td><td>100</td><td>20000</td><td>500</td><td>1985314</td><td>20100</td><td>200</td><td>20004</td><td>200</td><td>40152</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>106286</td><td>20158</td><td>101</td><td>20057</td><td>100</td><td>20016</td><td>500</td><td>1932411</td><td>20116</td><td>200</td><td>20048</td><td>200</td><td>40304</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>106307</td><td>20144</td><td>101</td><td>20043</td><td>100</td><td>20015</td><td>500</td><td>1915486</td><td>20115</td><td>200</td><td>20040</td><td>200</td><td>40144</td><td>1</td><td>20000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.0672</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20025</td><td>100157</td><td>20046</td><td>11</td><td>20035</td><td>10</td><td>20009</td><td>50</td><td>1778625</td><td>20019</td><td>20</td><td>20016</td><td>20</td><td>40052</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100251</td><td>20017</td><td>11</td><td>20006</td><td>10</td><td>20012</td><td>50</td><td>1782994</td><td>20022</td><td>20</td><td>20032</td><td>20</td><td>40032</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100322</td><td>20019</td><td>11</td><td>20008</td><td>10</td><td>20025</td><td>50</td><td>1782653</td><td>20035</td><td>20</td><td>20056</td><td>20</td><td>40228</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100479</td><td>20070</td><td>11</td><td>20059</td><td>10</td><td>20054</td><td>49</td><td>1785044</td><td>20064</td><td>20</td><td>20142</td><td>20</td><td>40124</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100140</td><td>20045</td><td>11</td><td>20034</td><td>10</td><td>20009</td><td>50</td><td>1783395</td><td>20019</td><td>20</td><td>20016</td><td>20</td><td>40248</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100693</td><td>20034</td><td>11</td><td>20023</td><td>10</td><td>20049</td><td>49</td><td>1784261</td><td>20059</td><td>20</td><td>20122</td><td>20</td><td>40204</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100673</td><td>20031</td><td>11</td><td>20020</td><td>10</td><td>20043</td><td>49</td><td>1789553</td><td>20053</td><td>20</td><td>20106</td><td>20</td><td>40296</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100419</td><td>20099</td><td>11</td><td>20088</td><td>10</td><td>20063</td><td>49</td><td>1785864</td><td>20073</td><td>20</td><td>20166</td><td>20</td><td>40180</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100582</td><td>20045</td><td>11</td><td>20034</td><td>10</td><td>20109</td><td>49</td><td>1797192</td><td>20119</td><td>20</td><td>20218</td><td>20</td><td>40260</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100885</td><td>20048</td><td>11</td><td>20037</td><td>10</td><td>20049</td><td>50</td><td>1792567</td><td>20059</td><td>20</td><td>20124</td><td>20</td><td>40188</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr></table></div></div></div></div></body></html>