Designed an APB Slave module using Verilog
