# system_design_using_verilog
![24decoder](https://github.com/nikita19967/system_design_using_verilog/assets/139889436/71e8310a-66d9-486b-ab1e-508bf496af3a)
