<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Sat Jul 19 17:32:21 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MM_ArrayPartition</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.972 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 19, 19, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">13, 13, 6, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 67, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 151, -</column>
<column name="Register">-, -, 231, 64, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U4">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="sparsemux_7_2_8_1_1_U1">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_7_2_8_1_1_U2">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
<column name="sparsemux_7_2_8_1_1_U3">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U6">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U5">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_1_fu_308_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln19_fu_275_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln28_fu_438_p2">+, 0, 0, 7, 4, 4</column>
<column name="j_fu_302_p2">+, 0, 0, 9, 2, 1</column>
<column name="sub_ln28_fu_429_p2">-, 0, 0, 7, 4, 4</column>
<column name="icmp_ln19_fu_320_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln21_fu_314_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="i_fu_289_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln16_fu_281_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln214_phi_fu_244_p4">9, 2, 1, 2</column>
<column name="b_0_Addr_A_orig">20, 4, 32, 128</column>
<column name="b_1_Addr_A_orig">20, 4, 32, 128</column>
<column name="b_2_Addr_A_orig">20, 4, 32, 128</column>
<column name="i2_fu_84">9, 2, 2, 4</column>
<column name="icmp_ln214_reg_240">9, 2, 1, 2</column>
<column name="indvar_flatten1_fu_80">9, 2, 4, 8</column>
<column name="j3_fu_88">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="b_0_load_1_reg_532">8, 0, 8, 0</column>
<column name="b_0_load_2_reg_562">8, 0, 8, 0</column>
<column name="b_0_load_reg_502">8, 0, 8, 0</column>
<column name="b_1_load_1_reg_537">8, 0, 8, 0</column>
<column name="b_1_load_2_reg_567">8, 0, 8, 0</column>
<column name="b_1_load_reg_507">8, 0, 8, 0</column>
<column name="b_2_load_1_reg_542">8, 0, 8, 0</column>
<column name="b_2_load_2_reg_572">8, 0, 8, 0</column>
<column name="b_2_load_reg_512">8, 0, 8, 0</column>
<column name="i2_fu_84">2, 0, 2, 0</column>
<column name="i_reg_585">2, 0, 2, 0</column>
<column name="icmp_ln19_reg_607">1, 0, 1, 0</column>
<column name="icmp_ln214_reg_240">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_602">1, 0, 1, 0</column>
<column name="indvar_flatten1_fu_80">4, 0, 4, 0</column>
<column name="j3_fu_88">2, 0, 2, 0</column>
<column name="select_ln16_reg_577">2, 0, 2, 0</column>
<column name="zext_ln19_reg_591">2, 0, 64, 62</column>
<column name="zext_ln19_reg_591_pp0_iter1_reg">2, 0, 64, 62</column>
<column name="i_reg_585">64, 32, 2, 0</column>
<column name="select_ln16_reg_577">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_0_Addr_A">out, 32, bram, a_0, array</column>
<column name="a_0_EN_A">out, 1, bram, a_0, array</column>
<column name="a_0_WEN_A">out, 1, bram, a_0, array</column>
<column name="a_0_Din_A">out, 8, bram, a_0, array</column>
<column name="a_0_Dout_A">in, 8, bram, a_0, array</column>
<column name="a_0_Clk_A">out, 1, bram, a_0, array</column>
<column name="a_0_Rst_A">out, 1, bram, a_0, array</column>
<column name="a_1_Addr_A">out, 32, bram, a_1, array</column>
<column name="a_1_EN_A">out, 1, bram, a_1, array</column>
<column name="a_1_WEN_A">out, 1, bram, a_1, array</column>
<column name="a_1_Din_A">out, 8, bram, a_1, array</column>
<column name="a_1_Dout_A">in, 8, bram, a_1, array</column>
<column name="a_1_Clk_A">out, 1, bram, a_1, array</column>
<column name="a_1_Rst_A">out, 1, bram, a_1, array</column>
<column name="a_2_Addr_A">out, 32, bram, a_2, array</column>
<column name="a_2_EN_A">out, 1, bram, a_2, array</column>
<column name="a_2_WEN_A">out, 1, bram, a_2, array</column>
<column name="a_2_Din_A">out, 8, bram, a_2, array</column>
<column name="a_2_Dout_A">in, 8, bram, a_2, array</column>
<column name="a_2_Clk_A">out, 1, bram, a_2, array</column>
<column name="a_2_Rst_A">out, 1, bram, a_2, array</column>
<column name="b_0_Addr_A">out, 32, bram, b_0, array</column>
<column name="b_0_EN_A">out, 1, bram, b_0, array</column>
<column name="b_0_WEN_A">out, 1, bram, b_0, array</column>
<column name="b_0_Din_A">out, 8, bram, b_0, array</column>
<column name="b_0_Dout_A">in, 8, bram, b_0, array</column>
<column name="b_0_Clk_A">out, 1, bram, b_0, array</column>
<column name="b_0_Rst_A">out, 1, bram, b_0, array</column>
<column name="b_1_Addr_A">out, 32, bram, b_1, array</column>
<column name="b_1_EN_A">out, 1, bram, b_1, array</column>
<column name="b_1_WEN_A">out, 1, bram, b_1, array</column>
<column name="b_1_Din_A">out, 8, bram, b_1, array</column>
<column name="b_1_Dout_A">in, 8, bram, b_1, array</column>
<column name="b_1_Clk_A">out, 1, bram, b_1, array</column>
<column name="b_1_Rst_A">out, 1, bram, b_1, array</column>
<column name="b_2_Addr_A">out, 32, bram, b_2, array</column>
<column name="b_2_EN_A">out, 1, bram, b_2, array</column>
<column name="b_2_WEN_A">out, 1, bram, b_2, array</column>
<column name="b_2_Din_A">out, 8, bram, b_2, array</column>
<column name="b_2_Dout_A">in, 8, bram, b_2, array</column>
<column name="b_2_Clk_A">out, 1, bram, b_2, array</column>
<column name="b_2_Rst_A">out, 1, bram, b_2, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
