# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../risc-proc.srcs/sources_1/new" \
"../../../../risc-proc.srcs/sources_1/new/seq_core.v" \
"../../../../risc-proc.srcs/sources_1/new/seq_core_mem.v" \
"../../../../risc-proc.srcs/sim_1/new/seq_core_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
