{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@60:70@HdlIdDef", "\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n\n  wire              dac_valid_corrected;\n  wire    [15:0]    dac_data_corrected;\n"], "Clone Blocks": [["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@59:69", "  // internal signals\n\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n\n  wire              dac_valid_corrected;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@65:75", "  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n\n  wire              dac_valid_corrected;\n  wire    [15:0]    dac_data_corrected;\n  wire              dac_fir_valid;\n  wire    [35:0]    dac_fir_data;\n\n  wire              dac_cic_valid;\n  wire    [109:0]   dac_cic_data;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@57:67", ");\n\n  // internal signals\n\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@64:74", "  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n\n  wire              dac_valid_corrected;\n  wire    [15:0]    dac_data_corrected;\n  wire              dac_fir_valid;\n  wire    [35:0]    dac_fir_data;\n\n  wire              dac_cic_valid;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@62:72", "  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n\n  wire              dac_valid_corrected;\n  wire    [15:0]    dac_data_corrected;\n  wire              dac_fir_valid;\n  wire    [35:0]    dac_fir_data;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@58:68", "\n  // internal signals\n\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               filter_enable = 1'b0;\n\n"]], "Diff Content": {"Delete": [], "Add": [[65, "  reg               transmit_valid = 1'b1;\n"], [65, "  reg               dma_data_valid = 1'b0;\n"], [65, "  reg               dma_data_valid_adjacent = 1'b0;\n"]]}}