==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.729 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.811 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./singleport_ram.hpp:27:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/window_2d.cpp:43:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/window_2d.cpp:44:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.326 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:65:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:63:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:59:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:50:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:45:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:45:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:45:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:37:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:45:37)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:45:43)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:45:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:43)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:42:149)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:43:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:11:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:10:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../src/window_2d.cpp:11:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:10:16) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:42:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:47:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:57:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.053 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:41:17) to (../src/./singleport_ram.hpp:47:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:13:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:48:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:55:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.237 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.536 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./singleport_ram.hpp:27:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/window_2d.cpp:43:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/window_2d.cpp:44:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.078 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:65:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:63:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:59:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:50:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:45:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:45:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:45:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:37:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:45:37)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:45:43)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:45:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:60:43)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:42:149)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:43:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:11:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:10:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../src/window_2d.cpp:11:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:10:16) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:42:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:47:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:57:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.523 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.178 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:41:17) to (../src/./singleport_ram.hpp:47:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:13:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.178 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:48:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:55:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.178 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.178 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.66 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.99 seconds; peak allocated memory: 1.178 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.794 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.734 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.411 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:37:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:47:37)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:47:43)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:47:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:43)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:42:149)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:44:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:11:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:10:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../src/window_2d.cpp:11:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:10:16) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:42:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:49:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:59:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.331 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:13:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:50:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_AUTO_1R1W_ram (RAM_1P)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 15.724 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.588 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.533 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:37:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:35:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:34:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:47:37)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:47:43)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:47:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:62:43)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:42:149)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:44:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:11:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:10:16)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../src/window_2d.cpp:11:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:10:16) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:42:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:49:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:59:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.722 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:13:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:50:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_AUTO_1R1W_ram (RAM_1P)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.049 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.35 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 687.750 MB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.451 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:47:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:40:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:56:37)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:56:43)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:56:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:73:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:43)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:51:149)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:53:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:12:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13:22) in function 'clip_window' has been removed because the loop is unrolled completely (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:12:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:51:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:58:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:73:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.811 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:16:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:59:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' on 'din', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/window_2d.cpp:69) on 'din_tmp_3', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 17.666 seconds; current allocated memory: 519.316 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.92 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/window_2d.cpp:52:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/window_2d.cpp:54:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.39 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:47:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:40:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:56:37)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:56:43)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:56:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:73:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:71:43)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:51:149)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:52:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:12:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13:22) in function 'clip_window' has been removed because the loop is unrolled completely (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:12:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:51:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:58:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:73:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.422 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:16:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:59:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' on 'din', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/window_2d.cpp:69) on 'din_tmp_3', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.857 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.898 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.419 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:47:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:40:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:53:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:53:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:53:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:70:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:12:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:12:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:51:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:65:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:70:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.314 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:16:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:56:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' on 'din', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/window_2d.cpp:66) on 'din_tmp_3', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.77 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.775 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.312 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:41:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:51:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:51:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:51:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:66:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:66:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:66:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:66:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:66:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:12:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:12:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:49:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:53:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:63:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:68:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.336 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:16:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:54:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 15.673 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.68 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.382 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:41:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:9)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:25:96)
INFO: [HLS 214-241] Aggregating maxi variable 'window' with compact=none mode in 8-bits (../src/window_2d.cpp:25:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buff' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/window' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'buff' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'c', 'window', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for buff.
INFO: [VLOG 209-307] Generating Verilog RTL for buff.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.326 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.303 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.451 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:44:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:41:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:38:9)
INFO: [HLS 214-241] Aggregating bram variable 'window' with compact=bit mode in 8-bits (../src/window_2d.cpp:25:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.386 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (../src/window_2d.cpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (../src/window_2d.cpp:45:15)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (../src/window_2d.cpp:46:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buff' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buff/window' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'buff' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'din', 'c' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for buff.
INFO: [VLOG 209-307] Generating Verilog RTL for buff.
INFO: [HLS 200-789] **** Estimated Fmax: 322.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.729 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.627 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.733 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/window_2d.cpp:9:94)
INFO: [HLS 214-241] Aggregating maxi variable 'window' with compact=none mode in 8-bits (../src/window_2d.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'clip_window(int, ap_uint<8>*)' (../src/window_2d.cpp:16:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'clip_window(int, ap_uint<8>*)' (../src/window_2d.cpp:18:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'clip_window(int, ap_uint<8>*)' (../src/window_2d.cpp:17:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.048 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (../src/window_2d.cpp:13) in function 'clip_window' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'w.V' (../src/window_2d.cpp:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:12) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clip_window' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clip_window_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clip_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clip_window_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clip_window_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clip_window_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clip_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clip_window/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clip_window/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clip_window/window' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clip_window' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'r', 'window' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clip_window'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clip_window.
INFO: [VLOG 209-307] Generating Verilog RTL for clip_window.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.824 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.844 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.295 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating bram variable 'window' with compact=bit mode in 8-bits (../src/window_2d.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.825 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14) in function 'clip_window' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'w.V' (../src/window_2d.cpp:13) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:13) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'window' (../src/window_2d.cpp:17:15)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (../src/window_2d.cpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'window' (../src/window_2d.cpp:19:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clip_window' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clip_window_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clip_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clip_window_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clip_window_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clip_window_Pipeline_VITIS_LOOP_14_1/window_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clip_window_Pipeline_VITIS_LOOP_14_1/window_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clip_window_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clip_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clip_window/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clip_window/window' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clip_window' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'r', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clip_window'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clip_window.
INFO: [VLOG 209-307] Generating Verilog RTL for clip_window.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 341.06 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.972 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.885 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.393 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:39:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:14:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:13:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:50:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:54:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.426 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:17:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:55:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.832 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.734 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.212 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:39:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:14:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:13:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:50:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:54:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.538 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:17:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:55:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 17.232 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.549 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'window_avg' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.263 seconds; current allocated memory: 2.715 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.754 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.417 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:39:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:14:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:13:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:50:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:54:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.339 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:17:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:55:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.266 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 18.546 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.931 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-329] Aborting co-simulation: C simulation failed, no 'main' function.
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.693 seconds; current allocated memory: 2.695 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.086 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 25.826 seconds; current allocated memory: 1.969 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.965 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.797 seconds; current allocated memory: 2.258 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.11 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:39:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:14:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:13:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:50:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:54:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.98 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:17:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:55:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 17.699 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.063 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.158 seconds; current allocated memory: 1.797 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.377 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/window_2d.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.021 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1657:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:565:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:579:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:572:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>& ap_int_base<1, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::ap_range_ref(ap_int_base<16, false>*, int, int)' into 'ap_int_base<16, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<16>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<16, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<16, false>(ap_range_ref<16, false> const&)' into 'ap_uint<8>::ap_uint<16, false>(ap_range_ref<16, false> const&)' (../src/../include/ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:42:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:66:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:64:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:61:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:46:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::logic operator|<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<16, false>::arg1 operator<<<16, false>(ap_int_base<16, false> const&, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::range(int, int)' into 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' (../src/./singleport_ram.hpp:43:54)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:46:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:45:22)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'singleport_ram<640, 8>::exec(ap_uint<8>, int, bool)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator++(int)' into 'buff(ap_uint<8>, int, ap_uint<8>*)' (../src/window_2d.cpp:39:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:456:5)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, false>(ap_int_base<8, false> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:373)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2358:417)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>& ap_int_base<11, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, true>::operator++()' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:911:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::operator++()' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:904:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::to_uint() const' into 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:922:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:40)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:46)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<3, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(double)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:52:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 11, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<12, 10, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<11, 9, false>::plus ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<11, 9, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<3, 1, false>::mult operator*<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0, 8, false>(ap_int_base<8, false> const&, ap_fixed_base<3, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:67:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:14:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (../src/window_2d.cpp:13:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../src/window_2d.cpp:14:22) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../src/window_2d.cpp:13:13) in function 'clip_window' completely with a factor of 3 (../src/window_2d.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'clip_window(int, ap_uint<8>*)' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:50:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dout' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'din' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'w' on dimension 1 (../src/window_2d.cpp:54:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_class.std::ios_base::Inits' into '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'buff(ap_uint<8>, int, ap_uint<8>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8.1' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:64:25)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'window_avg(ap_uint<8> (*) [640], ap_uint<8> (*) [640])' (../src/window_2d.cpp:69:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.015 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-101] Partitioning array 'w.V' (../src/window_2d.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/./singleport_ram.hpp:42:17) to (../src/./singleport_ram.hpp:48:9) in function 'buff'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'window_avg' (../src/window_2d.cpp:17:17)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../src/window_2d.cpp:55:16) in function 'window_avg'.
INFO: [HLS 200-472] Inferring partial write operation for 'buff1.ram.V' (../src/./singleport_ram.hpp:56:36)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'window_avg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'buff'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'buff'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 144, loop 'ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_buff_ap_uint_8_int_ap_uint_8_sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff1_read_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_write_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buff0_read_data_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buff' pipeline 'buff' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'buff'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'window_avg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'window_avg/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'window_avg' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'window_avg' pipeline 'ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'din', 'dout' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'window_avg' is 5733 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'window_avg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'window_avg_buff_buff1_ram_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for window_avg.
INFO: [VLOG 209-307] Generating Verilog RTL for window_avg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.723 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.96 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name window_avg window_avg 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.804 seconds; current allocated memory: 2.305 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.863 seconds; peak allocated memory: 1.176 GB.
