// Seed: 4256293290
module module_0;
  assign id_1 = 1;
  wire id_2 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    output uwire id_4,
    output wor id_5,
    output uwire id_6
    , id_12,
    output wire id_7,
    input wor id_8,
    input tri1 id_9,
    input supply0 id_10
);
  assign id_5 = 1;
  module_0();
endmodule
module module_2 (
    output wor   id_0,
    input  logic id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  wor   id_4,
    output wor   id_5,
    input  tri1  id_6
);
  id_8 :
  assert property (@(posedge 1) id_1)
  else id_8 <= 1;
  module_0();
endmodule
