// Seed: 3787483774
module module_0;
  logic [7:0] id_1 = id_1[1];
  localparam id_2 = -1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd0,
    parameter id_4 = 32'd22
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  inout wire _id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_4] = -1 - -1;
  assign id_2 = id_4;
  module_0 modCall_1 ();
  always @(negedge -1);
  initial begin : LABEL_0
    id_2[id_4==id_3] <= id_4;
  end
  wire id_5;
  always_latch @(posedge 1);
endmodule
