/* File Version: 120330_1210 */
library (giolib045_cadmicro) {
  /* Models written by Liberate 3.1p1 from Altos Design Automation, Inc. on Fri Mar 30 12:04:07 PDT 2012 */
  comment : "";
  date : "$Date: Thu Jul 17 11:55:44 2014 $";
  revision : "$Revision: 1.1 $";
  delay_model : table_lookup;
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1pW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  voltage_map (VDD, 1.08);
  voltage_map (VDDIOR, 0.9);
  voltage_map (VSS, 0);
  voltage_map (VSSIOR, 0);
/*
  input_voltage(CMOS) {
    vil : 1.5;
    vih : 3.5;
    vimin : -0.3;
    vimax : VDD + 0.3;
  }
   
  output_voltage(GENERAL) {
    vol : 0.4;
    voh : 2.4;
    vomin : -0.3;
    vomax : VDD + 0.3;
  }
*/

  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 0.28;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 125;
  nom_voltage : 1.08;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 0.5;
  slew_lower_threshold_pct_fall : 30;
  slew_lower_threshold_pct_rise : 30;
  slew_upper_threshold_pct_fall : 70;
  slew_upper_threshold_pct_rise : 70;
  operating_conditions (PVT__1P08V_125C) {
    process : 1;
    temperature : 125;
    voltage : 1.08;
  }
  default_operating_conditions : PVT__1P08V_125C;
  lu_table_template (constraint_template_2x2) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.008, 0.28");
    index_2 ("0.008, 0.28");
  }
  lu_table_template (constraint_template_7x7) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
    index_2 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
  }
  lu_table_template (delay_template_2x2) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.28");
    index_2 ("0.01, 0.3");
  }
  lu_table_template (delay_template_7x7) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
    index_2 ("0.01, 0.06, 0.1, 0.15, 0.2, 0.25, 0.3");
  }
  lu_table_template (mpw_constraint_template_2x2) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.008, 0.28");
  }
  lu_table_template (mpw_constraint_template_7x7) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
  }
  power_lut_template (passive_power_template_2x1) {
    variable_1 : input_transition_time;
    index_1 ("0.008, 0.28");
  }
  power_lut_template (passive_power_template_7x1) {
    variable_1 : input_transition_time;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
  }
  power_lut_template (power_template_2x2) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.28");
    index_2 ("0.01, 0.3");
  }
  power_lut_template (power_template_7x7) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
    index_2 ("0.01, 0.06, 0.1, 0.15, 0.2, 0.25, 0.3");
  }
         
  define_cell_area(bond_pads,pad_slots);
  define_cell_area(driver_sites,pad_driver_sites);

  //cell (LSHLX1_FROM)
  cell (PADDI) {
    area : 8.892;
    pad_cell : "true";
    bond_pads : 1;
    drive_sites : 1;

    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    pg_pin (VDDIOR) {
      pg_type : primary_power;
      voltage_name : "VDDIOR";
    }
    pg_pin (VSSIOR) {
      pg_type : primary_ground;
      voltage_name : "VSSIOR";
    }
    leakage_power () {
      value : 22.4056;
      when : "PAD";
      related_pg_pin : VDDIOR;
    }
    leakage_power () {
      value : 29.9639;
      when : "!PAD";
      related_pg_pin : VDDIOR;
    }
    leakage_power () {
      value : 26.1847;
      related_pg_pin : VDDIOR;
    }
    pin (Y) {
      direction : output;
      function : "PAD";
      related_ground_pin : VSS;
      related_power_pin : VDD;
      output_signal_level : VDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;

      timing () {
        related_pin : "PAD";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.146264, 3.45834", \
            "0.235917, 3.5479" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.215604, 6.16247", \
            "0.21618, 6.16247" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.180822, 4.07339", \
            "0.316435, 4.20906" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.259871, 7.41574", \
            "0.260596, 7.41574" \
          );
        }
      }
      internal_power () {
        related_pin : "PAD";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000440718, 0.00044449", \
            "0.000410403, 0.000421558" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000690421, 0.000691151", \
            "0.000651191, 0.000661765" \
          );
        }
      }
    }
    pin (PAD) {
      direction : input;
      is_pad : true;
      related_ground_pin : VSSIOR;
      related_power_pin : VDDIOR;
      input_signal_level : VDDIOR;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000200569;
      rise_capacitance : 0.000200569;
      rise_capacitance_range (0.000197178, 0.000203947);
      fall_capacitance : 0.000196766;
      fall_capacitance_range (0.000193766, 0.000199744);
    }
  }
      //cell (LSLHX1_TO)
  cell (PADDO) {
    area : 11.628;
    pad_cell : true;
    bond_pads : 1;
    driver_sites : 1;
           
    pg_pin (VDDIOR) {
      pg_type : primary_power;
      voltage_name : "VDDIOR";
    }
    pg_pin (VSSIOR) {
      pg_type : primary_ground;
      voltage_name : "VSSIOR";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 19.3398;
      when : "A";
      related_pg_pin : VDDIOR;
    }
    leakage_power () {
      value : 136.61;
      when : "A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 18.9549;
      when : "!A";
      related_pg_pin : VDDIOR;
    }
    leakage_power () {
      value : 133.047;
      when : "!A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 19.1474;
      related_pg_pin : VDDIOR;
    }
    leakage_power () {
      value : 134.829;
      related_pg_pin : VDD;
    }
    pin (PAD) {
      direction : output;
      is_pad : true;
      //input_voltage : CMOS;
      output_signal_level : VDDIOR;
      function : "A";
      related_ground_pin : VSSIOR;
      related_power_pin : VDDIOR;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;

      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.0979485, 2.14402", \
            "0.256288, 2.30256" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.132875, 3.82679", \
            "0.133009, 3.82679" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.178829, 2.51135", \
            "0.296412, 2.62934" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.152769, 4.37254", \
            "0.152776, 4.37254" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDDIOR;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "3.13642e-05, 3.13923e-05", \
            "8.10446e-06, 8.11648e-06" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000666722, 0.000666715", \
            "0.000648499, 0.000648522" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00257081, 0.00258631", \
            "0.00569899, 0.00574304" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00378897, 0.00378395", \
            "0.00378787, 0.00379122" \
          );
        }
      }
    }
    pin (A) {
      direction : input;
      //output_voltage : GENERAL;
      input_signal_level : VDDIOR;
      related_ground_pin : VSS;
      related_power_pin : VDDIOR;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000686903;
      rise_capacitance : 0.000500481;
      rise_capacitance_range (0.000494095, 0.000506862);
      fall_capacitance : 0.000686903;
      fall_capacitance_range (0.000670685, 0.000703029);
    }
  }
}
