/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  reg [16:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [18:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~celloutsig_1_8z;
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_0_11z = ~celloutsig_0_5z;
  assign celloutsig_0_21z = ~celloutsig_0_2z;
  assign celloutsig_1_5z = ~celloutsig_1_1z[6];
  assign celloutsig_1_15z = celloutsig_1_4z | celloutsig_1_7z;
  assign celloutsig_0_8z = celloutsig_0_0z | celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_9z | in_data[11];
  assign celloutsig_0_3z = in_data[26] | in_data[36];
  assign celloutsig_0_0z = in_data[4] ^ in_data[16];
  assign celloutsig_1_11z = celloutsig_1_3z ^ celloutsig_1_10z;
  assign celloutsig_1_0z = in_data[169] ^ in_data[157];
  assign celloutsig_1_18z = { in_data[162:157], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_5z } > { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_16z = { in_data[60], 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, 1'h1, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } > { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, 1'h1, celloutsig_0_3z, celloutsig_0_2z, 1'h1 };
  assign celloutsig_0_25z = { celloutsig_0_14z[13:9], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_4z } > in_data[68:60];
  assign celloutsig_1_16z = celloutsig_1_1z[6:4] * { celloutsig_1_2z[2:1], celloutsig_1_14z };
  assign celloutsig_0_13z = { in_data[67], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z } * { in_data[90:86], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_18z = { in_data[44:39], celloutsig_0_4z } * { celloutsig_0_13z[5:1], 1'h1, celloutsig_0_1z };
  assign celloutsig_0_20z = { in_data[2], celloutsig_0_4z, celloutsig_0_9z } * { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_9z, 1'h1, celloutsig_0_21z, celloutsig_0_20z, 1'h1 } * celloutsig_0_24z[13:7];
  assign celloutsig_1_1z = in_data[102:96] * { in_data[159:154], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[159:141], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z } != { in_data[129:108], celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_8z } != { celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[47:41], celloutsig_0_1z } != { in_data[15:12], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z } != { celloutsig_1_2z[3:1], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[91:66], celloutsig_0_4z } != { in_data[47:24], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[58:52], celloutsig_0_3z } != { in_data[87:84], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z } != { in_data[58:56], celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } != { celloutsig_1_1z[6:2], celloutsig_1_3z };
  assign celloutsig_1_19z = | { celloutsig_1_12z, in_data[157:143] };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[22], celloutsig_0_0z };
  assign celloutsig_1_3z = | celloutsig_1_1z[3:1];
  assign celloutsig_1_7z = | { celloutsig_1_4z, celloutsig_1_1z[3:1], celloutsig_1_0z, in_data[106:103] };
  assign celloutsig_1_14z = ^ { celloutsig_1_2z[1:0], celloutsig_1_3z };
  assign celloutsig_1_17z = ^ { celloutsig_1_16z[1:0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_1z = ^ in_data[16:6];
  assign celloutsig_1_4z = ^ { celloutsig_1_1z[5:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { in_data[164:120], celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z, 1'h1, celloutsig_0_0z, celloutsig_0_6z, 1'h1, celloutsig_0_6z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_24z = 19'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_24z = { celloutsig_0_18z[3:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_16z, 1'h1, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[168:166], celloutsig_1_0z };
  assign celloutsig_0_12z = ~celloutsig_0_6z;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
