<?xml version="1.0" standalone="yes"?>

<!-- ********************************************************************************* -->
<!-- ******* ADSP-BF6xx-extended.xml                                                   -->
<!-- ******* Common definition file for extended registers for BF6xx processors        -->
<!-- ******* Uppermost elements:                                                       -->
<!-- ******* 	<register-extended-definitions>                                        -->
<!-- ******* Copyright 2005-2006 Analog Devices, Inc.  All rights reserved.            -->
<!-- ********************************************************************************* -->

<visualdsp-extended-xml schema-version="1" name="ADSP-BF6xx-extended.xml">

<version file-version="0.71"/>

<!-- ************************************************************************ -->
<!-- ******* validation (schema)                                              -->
<!-- ************************************************************************ -->

<!-- ************************************************************************ -->
<!-- ******* Extended register set                                            -->
<!-- ************************************************************************ -->

<register-extended-definitions>
<register name="ILAT" group="Interrupt Controller" read-address="0xFFF08200" write-address="0xFFF08200" mask="FFFFFFFF" type="IO" description="Interrupt Latch Register" bit-size="32"/>
<register name="IMASK" group="Interrupt Controller" read-address="0xFFF08204" write-address="0xFFF08204" mask="FFFFFFFF" type="IO" description="Interrupt Mask Register" bit-size="32"/>
<register name="IPEND" group="Interrupt Controller" read-address="0xFFF08208" write-address="0xFFF08208" mask="FFFFFFFF" type="IO" description="Interrupt Pending Register" bit-size="32"/>
<register name="TCNTL" group="Core Timer Register File" read-address="0xFFF08600" write-address="0xFFF08600" mask="FFFFFFFF" type="IO" description="Core Timer Control Register" bit-size="32" def-comment="Core Timer Registers (0xFFE03000 - 0xFFE0300C)"/>
<register name="TINT" parent="TCNTL" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="TAUTORLD" parent="TCNTL" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="TMREN" parent="TCNTL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="TMPWR" parent="TCNTL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="TPERIOD" group="Core Timer Register File" read-address="0xFFF08604" write-address="0xFFF08604" mask="FFFFFFFF" type="IO" description="Core Timer Period Register" bit-size="32"/>
<register name="TSCALE" group="Core Timer Register File" read-address="0xFFF08608" write-address="0xFFF08608" mask="FFFFFFFF" type="IO" description="Core Timer Scale Register" bit-size="32"/>
<register name="TCOUNT" group="Core Timer Register File" read-address="0xFFF0860C" write-address="0xFFF0860C" mask="FFFFFFFF" type="IO" description="Core Timer Count Register" bit-size="32"/>
<register name="SRAM_BASE_ADDR" group="L1 Data Memory Registers" read-address="0xFFE00000" write-address="0xFFE00000" mask="FFFFFFFF" type="IO" description="SRAM Base Address (Read Only)" bit-size="32" cdef-type="ADDR" def-comment="Data Cache &amp; SRAM Memory (0xFFE00000 - 0xFFE00404)"/>
<register name="DMEM_CONTROL" group="L1 Data Memory Registers" read-address="0xFFE00004" write-address="0xFFE00004" mask="FFFFFFFF" type="IO" description="Data memory control" bit-size="32"/>
<register name="PORT_PREF1" parent="DMEM_CONTROL" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="PORT_PREF0" parent="DMEM_CONTROL" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="DCBS" parent="DMEM_CONTROL" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="DMC" parent="DMEM_CONTROL" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="ENDCPLB" parent="DMEM_CONTROL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="ENDM" parent="DMEM_CONTROL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="DATA_FAULT_STATUS" group="Data Cache Programmable Look-Aside Buffer Fault Address" read-address="0xFFE00008" write-address="0xFFE00008" mask="FFFFFFFF" type="IO" description="L1 Data Memory Controller Register" bit-size="32"/>
<register name="DATA_FAULT_ILLADDR" parent="DATA_FAULT_STATUS" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="FAULT_DAG" parent="DATA_FAULT_STATUS" bit-position="18" type="" description="child register" bit-size="1"/>
<register name="DATA_FAULT_USERSUPV" parent="DATA_FAULT_STATUS" bit-position="17" type="" description="child register" bit-size="1"/>
<register name="FAULT_READWRITE" parent="DATA_FAULT_STATUS" bit-position="16" type="" description="child register" bit-size="1"/>
<register name="DATA_FAULT" parent="DATA_FAULT_STATUS" bit-position="0" type="" description="child register" bit-size="16"/>
<register name="DATA_FAULT_ADDR" group="L1 Data Memory Registers" read-address="0xFFE0000C" write-address="0xFFE0000C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR0" group="L1 Data Memory Registers" read-address="0xFFE00100" write-address="0xFFE00100" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 0" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR1" group="L1 Data Memory Registers" read-address="0xFFE00104" write-address="0xFFE00104" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 1" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR2" group="L1 Data Memory Registers" read-address="0xFFE00108" write-address="0xFFE00108" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 2" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR3" group="L1 Data Memory Registers" read-address="0xFFE0010C" write-address="0xFFE0010C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 3" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR4" group="L1 Data Memory Registers" read-address="0xFFE00110" write-address="0xFFE00110" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 4" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR5" group="L1 Data Memory Registers" read-address="0xFFE00114" write-address="0xFFE00114" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 5" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR6" group="L1 Data Memory Registers" read-address="0xFFE00118" write-address="0xFFE00118" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 6" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR7" group="L1 Data Memory Registers" read-address="0xFFE0011C" write-address="0xFFE0011C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 7" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR8" group="L1 Data Memory Registers" read-address="0xFFE00120" write-address="0xFFE00120" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 8" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR9" group="L1 Data Memory Registers" read-address="0xFFE00124" write-address="0xFFE00124" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 9" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR10" group="L1 Data Memory Registers" read-address="0xFFE00128" write-address="0xFFE00128" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 10" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR11" group="L1 Data Memory Registers" read-address="0xFFE0012C" write-address="0xFFE0012C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 11" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR12" group="L1 Data Memory Registers" read-address="0xFFE00130" write-address="0xFFE00130" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 12" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR13" group="L1 Data Memory Registers" read-address="0xFFE00134" write-address="0xFFE00134" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 13" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR14" group="L1 Data Memory Registers" read-address="0xFFE00138" write-address="0xFFE00138" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 14" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_ADDR15" group="L1 Data Memory Registers" read-address="0xFFE0013C" write-address="0xFFE0013C" mask="FFFFFFFF" type="IO" description="Data Cache Protection Lookaside Buffer 15" bit-size="32" cdef-type="ADDR"/>
<register name="DCPLB_DATA0" group="L1 Data Memory Registers" read-address="0xFFE00200" write-address="0xFFE00200" mask="FFFFFFFF" type="IO" description="Data Cache 0 Status" bit-size="32"/>
<register name="DCPLB_DATA1" group="L1 Data Memory Registers" read-address="0xFFE00204" write-address="0xFFE00204" mask="FFFFFFFF" type="IO" description="Data Cache 1 Status" bit-size="32"/>
<register name="DCPLB_DATA2" group="L1 Data Memory Registers" read-address="0xFFE00208" write-address="0xFFE00208" mask="FFFFFFFF" type="IO" description="Data Cache 2 Status" bit-size="32"/>
<register name="DCPLB_DATA3" group="L1 Data Memory Registers" read-address="0xFFE0020C" write-address="0xFFE0020C" mask="FFFFFFFF" type="IO" description="Data Cache 3 Status" bit-size="32"/>
<register name="DCPLB_DATA4" group="L1 Data Memory Registers" read-address="0xFFE00210" write-address="0xFFE00210" mask="FFFFFFFF" type="IO" description="Data Cache 4 Status" bit-size="32"/>
<register name="DCPLB_DATA5" group="L1 Data Memory Registers" read-address="0xFFE00214" write-address="0xFFE00214" mask="FFFFFFFF" type="IO" description="Data Cache 5 Status" bit-size="32"/>
<register name="DCPLB_DATA6" group="L1 Data Memory Registers" read-address="0xFFE00218" write-address="0xFFE00218" mask="FFFFFFFF" type="IO" description="Data Cache 6 Status" bit-size="32"/>
<register name="DCPLB_DATA7" group="L1 Data Memory Registers" read-address="0xFFE0021C" write-address="0xFFE0021C" mask="FFFFFFFF" type="IO" description="Data Cache 7 Status" bit-size="32"/>
<register name="DCPLB_DATA8" group="L1 Data Memory Registers" read-address="0xFFE00220" write-address="0xFFE00220" mask="FFFFFFFF" type="IO" description="Data Cache 8 Status" bit-size="32"/>
<register name="DCPLB_DATA9" group="L1 Data Memory Registers" read-address="0xFFE00224" write-address="0xFFE00224" mask="FFFFFFFF" type="IO" description="Data Cache 9 Status" bit-size="32"/>
<register name="DCPLB_DATA10" group="L1 Data Memory Registers" read-address="0xFFE00228" write-address="0xFFE00228" mask="FFFFFFFF" type="IO" description="Data Cache 10 Status" bit-size="32"/>
<register name="DCPLB_DATA11" group="L1 Data Memory Registers" read-address="0xFFE0022C" write-address="0xFFE0022C" mask="FFFFFFFF" type="IO" description="Data Cache 11 Status" bit-size="32"/>
<register name="DCPLB_DATA12" group="L1 Data Memory Registers" read-address="0xFFE00230" write-address="0xFFE00230" mask="FFFFFFFF" type="IO" description="Data Cache 12 Status" bit-size="32"/>
<register name="DCPLB_DATA13" group="L1 Data Memory Registers" read-address="0xFFE00234" write-address="0xFFE00234" mask="FFFFFFFF" type="IO" description="Data Cache 13 Status" bit-size="32"/>
<register name="DCPLB_DATA14" group="L1 Data Memory Registers" read-address="0xFFE00238" write-address="0xFFE00238" mask="FFFFFFFF" type="IO" description="Data Cache 14 Status" bit-size="32"/>
<register name="DCPLB_DATA15" group="L1 Data Memory Registers" read-address="0xFFE0023C" write-address="0xFFE0023C" mask="FFFFFFFF" type="IO" description="Data Cache 15 Status" bit-size="32"/>
<register name="DTEST_COMMAND" group="L1 Data Memory Registers" read-address="0xFFE00300" write-address="0xFFE00300" mask="FFFFFFFF" type="IO" description="Data Test Command Register" bit-size="32"/>
<register name="DTEST_DATA0" group="L1 Data Memory Registers" read-address="0xFFE00400" write-address="0xFFE00400" mask="FFFFFFFF" type="IO" description="Data Test Data Register" bit-size="32"/>
<register name="DTEST_DATA1" group="L1 Data Memory Registers" read-address="0xFFE00404" write-address="0xFFE00404" mask="FFFFFFFF" type="IO" description="Data Test Data Register" bit-size="32"/>
<register name="IVbase" group="Event Vectors" read-address="0xFFF08100" write-address="0xFFF08100" mask="FFFFFFFF" type="IO" description="Event Vector 0 ESR Address" bit-size="32" cdef-type="ADDR" def-comment="Event/Interrupt Controller Registers (0xFFF08100 - 0xFFE02110)"/>
<register name="IVT" group="Event Vectors" read-address="0xFFF08100" write-address="0xFFF08100" mask="FFFFFFFF" type="IO" description="Event Vector 0 ESR Address" bit-size="32" cdef-type="ADDR" def-comment="Event/Interrupt Controller Registers (0xFFF08100 - 0xFFE02110)"/>
<register name="EVT0" group="Event Vectors" read-address="0xFFF08100" write-address="0xFFF08100" mask="FFFFFFFF" type="IO" description="Event Vector 0 ESR Address" bit-size="32" cdef-type="ADDR" def-comment="Event/Interrupt Controller Registers (0xFFF08100 - 0xFFE02110)"/>
<register name="EVT1" group="Event Vectors" read-address="0xFFF08104" write-address="0xFFF08104" mask="FFFFFFFF" type="IO" description="Event Vector 1 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT2" group="Event Vectors" read-address="0xFFF08108" write-address="0xFFF08108" mask="FFFFFFFF" type="IO" description="Event Vector 2 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT3" group="Event Vectors" read-address="0xFFF0810C" write-address="0xFFF0810C" mask="FFFFFFFF" type="IO" description="Event Vector 3 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT4" group="Event Vectors" read-address="0xFFF08110" write-address="0xFFF08110" mask="FFFFFFFF" type="IO" description="Event Vector 4 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT5" group="Event Vectors" read-address="0xFFF08114" write-address="0xFFF08114" mask="FFFFFFFF" type="IO" description="Event Vector 5 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT6" group="Event Vectors" read-address="0xFFF08118" write-address="0xFFF08118" mask="FFFFFFFF" type="IO" description="Event Vector 6 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT7" group="Event Vectors" read-address="0xFFF0811C" write-address="0xFFF0811C" mask="FFFFFFFF" type="IO" description="Event Vector 7 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT8" group="Event Vectors" read-address="0xFFF08120" write-address="0xFFF08120" mask="FFFFFFFF" type="IO" description="Event Vector 8 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT9" group="Event Vectors" read-address="0xFFF08124" write-address="0xFFF08124" mask="FFFFFFFF" type="IO" description="Event Vector 9 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT10" group="Event Vectors" read-address="0xFFF08128" write-address="0xFFF08128" mask="FFFFFFFF" type="IO" description="Event Vector 10 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT11" group="Event Vectors" read-address="0xFFF0812C" write-address="0xFFF0812C" mask="FFFFFFFF" type="IO" description="Event Vector 11 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT12" group="Event Vectors" read-address="0xFFF08130" write-address="0xFFF08130" mask="FFFFFFFF" type="IO" description="Event Vector 12 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT13" group="Event Vectors" read-address="0xFFF08134" write-address="0xFFF08134" mask="FFFFFFFF" type="IO" description="Event Vector 13 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT14" group="Event Vectors" read-address="0xFFF08138" write-address="0xFFF08138" mask="FFFFFFFF" type="IO" description="Event Vector 14 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT15" group="Event Vectors" read-address="0xFFF0813C" write-address="0xFFF0813C" mask="FFFFFFFF" type="IO" description="Event Vector 15 ESR Address" bit-size="32" cdef-type="ADDR"/>
<register name="EVT_OVERRIDE" group="Extended Registers" description="" bit-size="32" read-address="0xFFF08140" write-address="0xFFF08140" type="IO" target="EMU"/>
<register name="IMEM_CONTROL" group="L1 Code Memory Registers" read-address="0xFFE01004" write-address="0xFFE01004" mask="FFFFFFFF" type="IO" description="Instruction Memory Control" bit-size="32" def-comment="Instruction Cache &amp; SRAM Memory (0xFFE01004 - 0xFFE01404)"/>
<register name="LRUPRIORST" parent="IMEM_CONTROL" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="ILOC" parent="IMEM_CONTROL" bit-position="3" type="" description="child register" bit-size="4"/>
<register name="IMC" parent="IMEM_CONTROL" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="ENICPLB" parent="IMEM_CONTROL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="ENIM" parent="IMEM_CONTROL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="CODE_FAULT_STATUS" group="L1 Code Memory Registers" read-address="0xFFE01008" write-address="0xFFE01008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="CODE_FAULT_ILLADDR" parent="CODE_FAULT_STATUS" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="CODE_FAULT_USERSUPV" parent="CODE_FAULT_STATUS" bit-position="17" type="" description="child register" bit-size="1"/>
<register name="CODE_FAULT" parent="CODE_FAULT_STATUS" bit-position="0" type="" description="child register" bit-size="16"/>
<register name="CODE_FAULT_ADDR" group="L1 Code Memory Registers" read-address="0xFFE0100C" write-address="0xFFE0100C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR0" group="L1 Code Memory Registers" read-address="0xFFE01100" write-address="0xFFE01100" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 0" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR1" group="L1 Code Memory Registers" read-address="0xFFE01104" write-address="0xFFE01104" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 1" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR2" group="L1 Code Memory Registers" read-address="0xFFE01108" write-address="0xFFE01108" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 2" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR3" group="L1 Code Memory Registers" read-address="0xFFE0110C" write-address="0xFFE0110C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 3" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR4" group="L1 Code Memory Registers" read-address="0xFFE01110" write-address="0xFFE01110" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 4" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR5" group="L1 Code Memory Registers" read-address="0xFFE01114" write-address="0xFFE01114" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 5" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR6" group="L1 Code Memory Registers" read-address="0xFFE01118" write-address="0xFFE01118" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 6" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR7" group="L1 Code Memory Registers" read-address="0xFFE0111C" write-address="0xFFE0111C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 7" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR8" group="L1 Code Memory Registers" read-address="0xFFE01120" write-address="0xFFE01120" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 8" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR9" group="L1 Code Memory Registers" read-address="0xFFE01124" write-address="0xFFE01124" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 9" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR10" group="L1 Code Memory Registers" read-address="0xFFE01128" write-address="0xFFE01128" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 10" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR11" group="L1 Code Memory Registers" read-address="0xFFE0112C" write-address="0xFFE0112C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 11" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR12" group="L1 Code Memory Registers" read-address="0xFFE01130" write-address="0xFFE01130" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 12" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR13" group="L1 Code Memory Registers" read-address="0xFFE01134" write-address="0xFFE01134" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 13" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR14" group="L1 Code Memory Registers" read-address="0xFFE01138" write-address="0xFFE01138" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 14" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_ADDR15" group="L1 Code Memory Registers" read-address="0xFFE0113C" write-address="0xFFE0113C" mask="FFFFFFFF" type="IO" description="Instruction Cacheability Protection Lookaside Buffer 15" bit-size="32" cdef-type="ADDR"/>
<register name="ICPLB_DATA0" group="L1 Code Memory Registers" read-address="0xFFE01200" write-address="0xFFE01200" mask="FFFFFFFF" type="IO" description="Instruction Cache 0 Status" bit-size="32"/>
<register name="ICPLB_DATA1" group="L1 Code Memory Registers" read-address="0xFFE01204" write-address="0xFFE01204" mask="FFFFFFFF" type="IO" description="Instruction Cache 1 Status" bit-size="32"/>
<register name="ICPLB_DATA2" group="L1 Code Memory Registers" read-address="0xFFE01208" write-address="0xFFE01208" mask="FFFFFFFF" type="IO" description="Instruction Cache 2 Status" bit-size="32"/>
<register name="ICPLB_DATA3" group="L1 Code Memory Registers" read-address="0xFFE0120C" write-address="0xFFE0120C" mask="FFFFFFFF" type="IO" description="Instruction Cache 3 Status" bit-size="32"/>
<register name="ICPLB_DATA4" group="L1 Code Memory Registers" read-address="0xFFE01210" write-address="0xFFE01210" mask="FFFFFFFF" type="IO" description="Instruction Cache 4 Status" bit-size="32"/>
<register name="ICPLB_DATA5" group="L1 Code Memory Registers" read-address="0xFFE01214" write-address="0xFFE01214" mask="FFFFFFFF" type="IO" description="Instruction Cache 5 Status" bit-size="32"/>
<register name="ICPLB_DATA6" group="L1 Code Memory Registers" read-address="0xFFE01218" write-address="0xFFE01218" mask="FFFFFFFF" type="IO" description="Instruction Cache 6 Status" bit-size="32"/>
<register name="ICPLB_DATA7" group="L1 Code Memory Registers" read-address="0xFFE0121C" write-address="0xFFE0121C" mask="FFFFFFFF" type="IO" description="Instruction Cache 7 Status" bit-size="32"/>
<register name="ICPLB_DATA8" group="L1 Code Memory Registers" read-address="0xFFE01220" write-address="0xFFE01220" mask="FFFFFFFF" type="IO" description="Instruction Cache 8 Status" bit-size="32"/>
<register name="ICPLB_DATA9" group="L1 Code Memory Registers" read-address="0xFFE01224" write-address="0xFFE01224" mask="FFFFFFFF" type="IO" description="Instruction Cache 9 Status" bit-size="32"/>
<register name="ICPLB_DATA10" group="L1 Code Memory Registers" read-address="0xFFE01228" write-address="0xFFE01228" mask="FFFFFFFF" type="IO" description="Instruction Cache 10 Status" bit-size="32"/>
<register name="ICPLB_DATA11" group="L1 Code Memory Registers" read-address="0xFFE0122C" write-address="0xFFE0122C" mask="FFFFFFFF" type="IO" description="Instruction Cache 11 Status" bit-size="32"/>
<register name="ICPLB_DATA12" group="L1 Code Memory Registers" read-address="0xFFE01230" write-address="0xFFE01230" mask="FFFFFFFF" type="IO" description="Instruction Cache 12 Status" bit-size="32"/>
<register name="ICPLB_DATA13" group="L1 Code Memory Registers" read-address="0xFFE01234" write-address="0xFFE01234" mask="FFFFFFFF" type="IO" description="Instruction Cache 13 Status" bit-size="32"/>
<register name="ICPLB_DATA14" group="L1 Code Memory Registers" read-address="0xFFE01238" write-address="0xFFE01238" mask="FFFFFFFF" type="IO" description="Instruction Cache 14 Status" bit-size="32"/>
<register name="ICPLB_DATA15" group="L1 Code Memory Registers" read-address="0xFFE0123C" write-address="0xFFE0123C" mask="FFFFFFFF" type="IO" description="Instruction Cache 15 Status" bit-size="32"/>
<register name="ITEST_COMMAND" group="L1 Code Memory Registers" read-address="0xFFE01300" write-address="0xFFE01300" mask="FFFFFFFF" type="IO" description="Instruction Test Command Register" bit-size="32"/>
<register name="ITEST_DATA0" group="L1 Code Memory Registers" read-address="0xFFE01400" write-address="0xFFE01400" mask="FFFFFFFF" type="IO" description="Instruction Test Data Register" bit-size="32"/>
<register name="ITEST_DATA1" group="L1 Code Memory Registers" read-address="0xFFE01404" write-address="0xFFE01404" mask="FFFFFFFF" type="IO" description="Instruction Test Data Register" bit-size="32"/>
<register name="ITEST_DBGCTL" group="L1 Code Memory Registers" read-address="0xFFE01C04" write-address="0xFFE01C04" mask="FFFFFFFF" type="IO" description="Instruction Test Data Register" bit-size="32"/>
<register name="MDMAFLX0_DMACNFG_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E08" write-address="0xFFC00E08" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_DMACNFG_D_En" parent="MDMAFLX0_DMACNFG_D" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_Dir" parent="MDMAFLX0_DMACNFG_D" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_PSize" parent="MDMAFLX0_DMACNFG_D" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_DMACNFG_D_2DMode" parent="MDMAFLX0_DMACNFG_D" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_Rstrt" parent="MDMAFLX0_DMACNFG_D" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_2DIntSel" parent="MDMAFLX0_DMACNFG_D" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_EnInt" parent="MDMAFLX0_DMACNFG_D" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_NDSize" parent="MDMAFLX0_DMACNFG_D" bit-position="9" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX0_DMACNFG_D_Flow" parent="MDMAFLX0_DMACNFG_D" bit-position="12" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX0_DMACNFG_D_ChildSecure" parent="MDMAFLX0_DMACNFG_D" bit-position="15" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_MEMXferSize" parent="MDMAFLX0_DMACNFG_D" bit-position="16" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX0_DMACNFG_D_WriteComplete" parent="MDMAFLX0_DMACNFG_D" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_Pause" parent="MDMAFLX0_DMACNFG_D" bit-position="20" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_DMACNFG_D_TrigCntrl" parent="MDMAFLX0_DMACNFG_D" bit-position="22" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_DMACNFG_D_TrigChan" parent="MDMAFLX0_DMACNFG_D" bit-position="24" type="" description="child register" bit-size="5"/>
<register name="MDMAFLX0_DMACNFG_D_LIMIT" parent="MDMAFLX0_DMACNFG_D" bit-position="29" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_D_ChanPRIO" parent="MDMAFLX0_DMACNFG_D" bit-position="30" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_XCOUNT_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E10" write-address="0xFFC00E10" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_XMODIFY_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E14" write-address="0xFFC00E14" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_YCOUNT_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E18" write-address="0xFFC00E18" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_YMODIFY_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E1C" write-address="0xFFC00E1C" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_IRQSTAT_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E28" write-address="0xFFC00E28" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_IRQSTAT_D_Done" parent="MDMAFLX0_IRQSTAT_D" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_ERR" parent="MDMAFLX0_IRQSTAT_D" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_DscFetch" parent="MDMAFLX0_IRQSTAT_D" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_Run" parent="MDMAFLX0_IRQSTAT_D" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_PauseStat" parent="MDMAFLX0_IRQSTAT_D" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_WaitStat" parent="MDMAFLX0_IRQSTAT_D" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_TrigOvrun" parent="MDMAFLX0_IRQSTAT_D" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_ScrChanAccessErr" parent="MDMAFLX0_IRQSTAT_D" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_PauseChanAct" parent="MDMAFLX0_IRQSTAT_D" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_EndPauseAct" parent="MDMAFLX0_IRQSTAT_D" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_D_ExtPerCmdInt" parent="MDMAFLX0_IRQSTAT_D" bit-position="10" type="" description="child register" bit-size="1"/>
<!--	//[11] reserved -->
<register name="MDMAFLX0_IRQSTAT_D_ErrCause" parent="MDMAFLX0_IRQSTAT_D" bit-position="12" type="" description="child register" bit-size="3"/>
<!--	//[15] reserved -->
<register name="MDMAFLX0_IRQSTAT_D_WrkUnitCnt" parent="MDMAFLX0_IRQSTAT_D" bit-position="16" type="" description="child register" bit-size="8"/>
<!--	//[24:31] reserved -->
<register name="MDMAFLX0_CURXCOUNT_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E30" write-address="0xFFC00E30" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_CURYCOUNT_D" group="MEMDMA0 Destination Registers" read-address="0xFFC00E38" write-address="0xFFC00E38" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_NxtDscPNTR_S"  parent="MDMA_S0_NEXT_DESC_PTR" bit-position="0"  type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_BaseAddr_S"    parent="MDMA_S0_START_ADDR"    bit-position="0"  type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_DMACNFG_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E48" write-address="0xFFC00E48" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_DMACNFG_S_En" parent="MDMAFLX0_DMACNFG_S" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_Dir" parent="MDMAFLX0_DMACNFG_S" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_PSize" parent="MDMAFLX0_DMACNFG_S" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_DMACNFG_S_2DMode" parent="MDMAFLX0_DMACNFG_S" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_Rstrt" parent="MDMAFLX0_DMACNFG_S" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_2DIntSel" parent="MDMAFLX0_DMACNFG_S" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_EnInt" parent="MDMAFLX0_DMACNFG_S" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_NDSize" parent="MDMAFLX0_DMACNFG_S" bit-position="9" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX0_DMACNFG_S_Flow" parent="MDMAFLX0_DMACNFG_S" bit-position="12" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX0_DMACNFG_S_ChildSecure" parent="MDMAFLX0_DMACNFG_S" bit-position="15" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_MEMXferSize" parent="MDMAFLX0_DMACNFG_S" bit-position="16" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX0_DMACNFG_S_WriteComplete" parent="MDMAFLX0_DMACNFG_S" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_Pause" parent="MDMAFLX0_DMACNFG_S" bit-position="20" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_DMACNFG_S_TrigCntrl" parent="MDMAFLX0_DMACNFG_S" bit-position="22" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_DMACNFG_S_TrigChan" parent="MDMAFLX0_DMACNFG_S" bit-position="24" type="" description="child register" bit-size="5"/>
<register name="MDMAFLX0_DMACNFG_S_LIMIT" parent="MDMAFLX0_DMACNFG_S" bit-position="29" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_DMACNFG_S_ChanPRIO" parent="MDMAFLX0_DMACNFG_S" bit-position="30" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX0_XCOUNT_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E50" write-address="0xFFC00E50" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_XMODIFY_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E54" write-address="0xFFC00E54" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_YCOUNT_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E58" write-address="0xFFC00E58" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_YMODIFY_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E5C" write-address="0xFFC00E5C" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_CURDESC_S"  parent="MDMA_S0_CURR_DESC_PTR" bit-position="0"  type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_CURADDR_S"  parent="MDMA_S0_CURR_ADDR"     bit-position="0"  type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_IRQSTAT_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E68" write-address="0xFFC00E68" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_IRQSTAT_S_Done" parent="MDMAFLX0_IRQSTAT_S" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_ERR" parent="MDMAFLX0_IRQSTAT_S" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_DscFetch" parent="MDMAFLX0_IRQSTAT_S" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_Run" parent="MDMAFLX0_IRQSTAT_S" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_PauseStat" parent="MDMAFLX0_IRQSTAT_S" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_WaitStat" parent="MDMAFLX0_IRQSTAT_S" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_TrigOvrun" parent="MDMAFLX0_IRQSTAT_S" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_ScrChanAccessErr" parent="MDMAFLX0_IRQSTAT_S" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_PauseChanAct" parent="MDMAFLX0_IRQSTAT_S" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_EndPauseAct" parent="MDMAFLX0_IRQSTAT_S" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX0_IRQSTAT_S_ExtPerCmdInt" parent="MDMAFLX0_IRQSTAT_S" bit-position="10" type="" description="child register" bit-size="1"/>
<!--	//[11] reserved -->
<register name="MDMAFLX0_IRQSTAT_S_ErrCause" parent="MDMAFLX0_IRQSTAT_S" bit-position="12" type="" description="child register" bit-size="3"/>
<!--	//[15] reserved -->
<register name="MDMAFLX0_IRQSTAT_S_WrkUnitCnt" parent="MDMAFLX0_IRQSTAT_S" bit-position="16" type="" description="child register" bit-size="8"/>
<!--	//[24:31] reserved -->
<register name="MDMAFLX0_CURXCOUNT_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E70" write-address="0xFFC00E70" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX0_CURYCOUNT_S" group="MEMDMA0 Source Registers" read-address="0xFFC00E78" write-address="0xFFC00E78" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_DMACNFG_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00E88" write-address="0xFFC00E88" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_DMACNFG_D_En" parent="MDMAFLX1_DMACNFG_D" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_Dir" parent="MDMAFLX1_DMACNFG_D" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_PSize" parent="MDMAFLX1_DMACNFG_D" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_DMACNFG_D_2DMode" parent="MDMAFLX1_DMACNFG_D" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_Rstrt" parent="MDMAFLX1_DMACNFG_D" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_2DIntSel" parent="MDMAFLX1_DMACNFG_D" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_EnInt" parent="MDMAFLX1_DMACNFG_D" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_NDSize" parent="MDMAFLX1_DMACNFG_D" bit-position="9" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX1_DMACNFG_D_Flow" parent="MDMAFLX1_DMACNFG_D" bit-position="12" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX1_DMACNFG_D_ChildSecure" parent="MDMAFLX1_DMACNFG_D" bit-position="15" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_MEMXferSize" parent="MDMAFLX1_DMACNFG_D" bit-position="16" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX1_DMACNFG_D_WriteComplete" parent="MDMAFLX1_DMACNFG_D" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_Pause" parent="MDMAFLX1_DMACNFG_D" bit-position="20" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_DMACNFG_D_TrigCntrl" parent="MDMAFLX1_DMACNFG_D" bit-position="22" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_DMACNFG_D_TrigChan" parent="MDMAFLX1_DMACNFG_D" bit-position="24" type="" description="child register" bit-size="5"/>
<register name="MDMAFLX1_DMACNFG_D_LIMIT" parent="MDMAFLX1_DMACNFG_D" bit-position="29" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_D_ChanPRIO" parent="MDMAFLX1_DMACNFG_D" bit-position="30" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_XCOUNT_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00E90" write-address="0xFFC00E90" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_XMODIFY_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00E94" write-address="0xFFC00E94" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_YCOUNT_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00E98" write-address="0xFFC00E98" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_YMODIFY_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00E9C" write-address="0xFFC00E9C" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_IRQSTAT_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00EA8" write-address="0xFFC00EA8" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_IRQSTAT_D_Done" parent="MDMAFLX1_IRQSTAT_D" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_ERR" parent="MDMAFLX1_IRQSTAT_D" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_DscFetch" parent="MDMAFLX1_IRQSTAT_D" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_Run" parent="MDMAFLX1_IRQSTAT_D" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_PauseStat" parent="MDMAFLX1_IRQSTAT_D" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_WaitStat" parent="MDMAFLX1_IRQSTAT_D" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_TrigOvrun" parent="MDMAFLX1_IRQSTAT_D" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_ScrChanAccessErr" parent="MDMAFLX1_IRQSTAT_D" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_PauseChanAct" parent="MDMAFLX1_IRQSTAT_D" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_EndPauseAct" parent="MDMAFLX1_IRQSTAT_D" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_D_ExtPerCmdInt" parent="MDMAFLX1_IRQSTAT_D" bit-position="10" type="" description="child register" bit-size="1"/>
<!--	//[11] reserved -->
<register name="MDMAFLX1_IRQSTAT_D_ErrCause" parent="MDMAFLX1_IRQSTAT_D" bit-position="12" type="" description="child register" bit-size="3"/>
<!--	//[15] reserved -->
<register name="MDMAFLX1_IRQSTAT_D_WrkUnitCnt" parent="MDMAFLX1_IRQSTAT_D" bit-position="16" type="" description="child register" bit-size="8"/>
<!--	//[24:31] reserved -->
<register name="MDMAFLX1_CURXCOUNT_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00EB0" write-address="0xFFC00EB0" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_CURYCOUNT_D" group="MEMDMA1 Destination Registers" read-address="0xFFC00EB8" write-address="0xFFC00EB8" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_NxtDscPNTR_S"  parent="MDMA_S1_NEXT_DESC_PTR"  bit-position="0"  type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_BaseAddr_S"    parent="MDMA_S1_START_ADDR"     bit-position="0"  type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_DMACNFG_S" group="MEMDMA1 Source Registers" read-address="0xFFC00EC8" write-address="0xFFC00EC8" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_DMACNFG_S_En" parent="MDMAFLX1_DMACNFG_S" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_Dir" parent="MDMAFLX1_DMACNFG_S" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_PSize" parent="MDMAFLX1_DMACNFG_S" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_DMACNFG_S_2DMode" parent="MDMAFLX1_DMACNFG_S" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_Rstrt" parent="MDMAFLX1_DMACNFG_S" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_2DIntSel" parent="MDMAFLX1_DMACNFG_S" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_EnInt" parent="MDMAFLX1_DMACNFG_S" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_NDSize" parent="MDMAFLX1_DMACNFG_S" bit-position="9" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX1_DMACNFG_S_Flow" parent="MDMAFLX1_DMACNFG_S" bit-position="12" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX1_DMACNFG_S_ChildSecure" parent="MDMAFLX1_DMACNFG_S" bit-position="15" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_MEMXferSize" parent="MDMAFLX1_DMACNFG_S" bit-position="16" type="" description="child register" bit-size="3"/>
<register name="MDMAFLX1_DMACNFG_S_WriteComplete" parent="MDMAFLX1_DMACNFG_S" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_Pause" parent="MDMAFLX1_DMACNFG_S" bit-position="20" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_DMACNFG_S_TrigCntrl" parent="MDMAFLX1_DMACNFG_S" bit-position="22" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_DMACNFG_S_TrigChan" parent="MDMAFLX1_DMACNFG_S" bit-position="24" type="" description="child register" bit-size="5"/>
<register name="MDMAFLX1_DMACNFG_S_LIMIT" parent="MDMAFLX1_DMACNFG_S" bit-position="29" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_DMACNFG_S_ChanPRIO" parent="MDMAFLX1_DMACNFG_S" bit-position="30" type="" description="child register" bit-size="2"/>
<register name="MDMAFLX1_XCOUNT_S" group="MEMDMA1 Source Registers" read-address="0xFFC00ED0" write-address="0xFFC00ED0" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_XMODIFY_S" group="MEMDMA1 Source Registers" read-address="0xFFC00ED4" write-address="0xFFC00ED4" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_YCOUNT_S" group="MEMDMA1 Source Registers" read-address="0xFFC00ED8" write-address="0xFFC00ED8" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_YMODIFY_S" group="MEMDMA1 Source Registers" read-address="0xFFC00EDC" write-address="0xFFC00EDC" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_CURDESC_S"  parent="MDMA_S1_CURR_DESC_PTR" bit-position="0"  mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_CURADDR_S"  parent="MDMA_S1_CURR_ADDR"     bit-position="0"  mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_IRQSTAT_S" group="MEMDMA1 Source Registers" read-address="0xFFC00EE8" write-address="0xFFC00EE8" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_IRQSTAT_S_Done" parent="MDMAFLX1_IRQSTAT_S" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_ERR" parent="MDMAFLX1_IRQSTAT_S" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_DscFetch" parent="MDMAFLX1_IRQSTAT_S" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_Run" parent="MDMAFLX1_IRQSTAT_S" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_PauseStat" parent="MDMAFLX1_IRQSTAT_S" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_WaitStat" parent="MDMAFLX1_IRQSTAT_S" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_TrigOvrun" parent="MDMAFLX1_IRQSTAT_S" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_ScrChanAccessErr" parent="MDMAFLX1_IRQSTAT_S" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_PauseChanAct" parent="MDMAFLX1_IRQSTAT_S" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_EndPauseAct" parent="MDMAFLX1_IRQSTAT_S" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="MDMAFLX1_IRQSTAT_S_ExtPerCmdInt" parent="MDMAFLX1_IRQSTAT_S" bit-position="10" type="" description="child register" bit-size="1"/>
<!--	//[11] reserved -->
<register name="MDMAFLX1_IRQSTAT_S_ErrCause" parent="MDMAFLX1_IRQSTAT_S" bit-position="12" type="" description="child register" bit-size="3"/>
<!--	//[15] reserved -->
<register name="MDMAFLX1_IRQSTAT_S_WrkUnitCnt" parent="MDMAFLX1_IRQSTAT_S" bit-position="16" type="" description="child register" bit-size="8"/>
<!--	//[24:31] reserved -->
<register name="MDMAFLX1_CURXCOUNT_S" group="MEMDMA1 Source Registers" read-address="0xFFC00EF0" write-address="0xFFC00EF0" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="MDMAFLX1_CURYCOUNT_S" group="MEMDMA1 Source Registers" read-address="0xFFC00EF8" write-address="0xFFC00EF8" mask="FFFF" type="IO" description="" bit-size="32"/>
<register name="TIMER0_CONFIG"  group="Timer Registers" description="" bit-size="16" read-address="0xFFC00600" write-address="0xFFC00600" mask="FFFF" type="IO"/>
<register name="TIMER0_COUNTER" group="Timer Registers" description="" bit-size="32" read-address="0xFFC00604" write-address="0xFFC00604" mask="FFFFFFFF" type="IO"/>
<register name="TIMER0_PERIOD"  group="Timer Registers" description="" bit-size="32" read-address="0xFFC00608" write-address="0xFFC00608" mask="FFFFFFFF" type="IO"/>
<register name="TIMER0_WIDTH"   group="Timer Registers" description="" bit-size="32" read-address="0xFFC0060C" write-address="0xFFC0060C" mask="FFFFFFFF" type="IO"/>
<register name="TIMER1_CONFIG"  group="Timer Registers" description="" bit-size="16" read-address="0xFFC00610" write-address="0xFFC00610" mask="FFFF" type="IO"/>
<register name="TIMER1_COUNTER" group="Timer Registers" description="" bit-size="32" read-address="0xFFC00614" write-address="0xFFC00614" mask="FFFFFFFF" type="IO"/>
<register name="TIMER1_PERIOD"  group="Timer Registers" description="" bit-size="32" read-address="0xFFC00618" write-address="0xFFC00618" mask="FFFFFFFF" type="IO"/>
<register name="TIMER1_WIDTH"   group="Timer Registers" description="" bit-size="32" read-address="0xFFC0061C" write-address="0xFFC0061C" mask="FFFFFFFF" type="IO"/>
<register name="TIMER2_CONFIG"  group="Timer Registers" description="" bit-size="16" read-address="0xFFC00620" write-address="0xFFC00620" mask="FFFF" type="IO"/>
<register name="TIMER2_COUNTER" group="Timer Registers" description="" bit-size="32" read-address="0xFFC00624" write-address="0xFFC00624" mask="FFFFFFFF" type="IO"/>
<register name="TIMER2_PERIOD"  group="Timer Registers" description="" bit-size="32" read-address="0xFFC00628" write-address="0xFFC00628" mask="FFFFFFFF" type="IO"/>
<register name="TIMER2_WIDTH"   group="Timer Registers" description="" bit-size="32" read-address="0xFFC0062C" write-address="0xFFC0062C" mask="FFFFFFFF" type="IO"/>
<register name="TIMER_ENABLE"   group="Timer Registers" description="" bit-size="16" read-address="0xFFC00640" write-address="0xFFC00640" mask="FFFF" type="IO"/>
<register name="TIMER_DISABLE"  group="Timer Registers" description="" bit-size="16" read-address="0xFFC00644" write-address="0xFFC00644" mask="FFFF" type="IO"/>
<register name="TIMER_STATUS"   group="Timer Registers" description="" bit-size="16" read-address="0xFFC00648" write-address="0xFFC00648" mask="FFFF" type="IO"/>
<register name="SIC_RVECT" group="System Interrupt Controller Register File" read-address="0xFFC00108" write-address="0xFFC00108" mask="FFFF" type="IO" description="Interrupt Reset Vector Address Register" bit-size="16" def-comment="System Interrupt Controller (0xFFC00100 - 0xFFC001FF)"/>
<register name="SIC_IMASK" group="System Interrupt Controller Register File" read-address="0xFFC0010C" write-address="0xFFC0010C" mask="FFFFFFFF" type="IO" description="Interrupt Mask Register" bit-size="32"/>
<register name="SIC_IAR0" group="System Interrupt Controller Register File" read-address="0xFFC00110" write-address="0xFFC00110" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 0" bit-size="32"/>
<register name="SIC_IAR1" group="System Interrupt Controller Register File" read-address="0xFFC00114" write-address="0xFFC00114" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 1" bit-size="32"/>
<register name="SIC_IAR2" group="System Interrupt Controller Register File" read-address="0xFFC00118" write-address="0xFFC00118" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 2" bit-size="32"/>
<register name="SIC_IAR3" group="System Interrupt Controller Register File" read-address="0xFFC0011C" write-address="0xFFC0011C" mask="FFFFFFFF" type="IO" description="Interrupt Assignment Register 3" bit-size="32"/>
<register name="SIC_ISR" group="System Interrupt Controller Register File" read-address="0xFFC00120" write-address="0xFFC00120" mask="FFFFFFFF" type="IO" description="Interrupt Status Register" bit-size="32"/>
<register name="SIC_IWR" group="System Interrupt Controller Register File" read-address="0xFFC00124" write-address="0xFFC00124" mask="FFFFFFFF" type="IO" description="Interrupt Wakeup Register" bit-size="32"/>
<register name="UART_THR" group="UART" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFF" type="IO" description="Transmit Holding" bit-size="16"/>
<register name="UART_DLL" group="UART" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFF" type="IO" description="Divisor Latch Low Byte" bit-size="16"/>
<register name="UART_DLH" group="UART" read-address="0xFFC00404" write-address="0xFFC00404" mask="FFFF" type="IO" description="Divisor Latch High Byte" bit-size="16"/>
<register name="UART_IER" group="UART" read-address="0xFFC00404" write-address="0xFFC00404" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART_IER_ERBFI" parent="UART_IER" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="UART_IER_ETBEI" parent="UART_IER" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="UART_IER_ELSI" parent="UART_IER" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="UART_IER_EDSSI" parent="UART_IER" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="UART_IIR" group="UART" read-address="0xFFC00408" write-address="0xFFC00408" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART_IIR_NINT" parent="UART_IIR" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="UART_IIR_STATUS" parent="UART_IIR" bit-position="1" type="" description="child register" bit-size="2"/>
<register name="UART_LCR" group="UART" read-address="0xFFC0040C" write-address="0xFFC0040C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART_LCR_WLS" parent="UART_LCR" bit-position="0" type="" description="child register" bit-size="2"/>
<register name="UART_LCR_STOP" parent="UART_LCR" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="UART_LCR_PEN" parent="UART_LCR" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="UART_LCR_EPS" parent="UART_LCR" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="UART_LCR_StickyParity" parent="UART_LCR" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="UART_LCR_BRK" parent="UART_LCR" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="UART_LCR_DLAB" parent="UART_LCR" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="UART_MCR" group="UART" read-address="0xFFC00410" write-address="0xFFC00410" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART_MCR_DTR" parent="UART_MCR" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="UART_MCR_RTS" parent="UART_MCR" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="UART_MCR_OUT2" parent="UART_MCR" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="UART_MCR_OUT1" parent="UART_MCR" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="UART_MCR_LoopBack" parent="UART_MCR" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="UART_LSR" group="UART" read-address="0xFFC00414" write-address="0xFFC00414" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART_LSR_DR" parent="UART_LSR" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="UART_LSR_OE" parent="UART_LSR" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="UART_LSR_PE" parent="UART_LSR" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="UART_LSR_FE" parent="UART_LSR" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="UART_LSR_BI" parent="UART_LSR" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="UART_LSR_THRE" parent="UART_LSR" bit-position="5" type="" description="child register" bit-size="1"/>
<register name="UART_LSR_TEMT" parent="UART_LSR" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="UART_SCR" group="UART" read-address="0xFFC0041C" write-address="0xFFC0041C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART_RBR" group="UART" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFF" type="IO" description="Receive Buffer" bit-size="16"/>
<register name="UART_GCTL" group="UART" read-address="0xFFC00424" write-address="0xFFC00424" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_CONFIG0" group="SPT0" read-address="0xFFC00800" write-address="0xFFC00800" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_CONFIG_TSPEN" parent="SPT0_TX_CONFIG0" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_ICLK" parent="SPT0_TX_CONFIG0" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_DTYPE" parent="SPT0_TX_CONFIG0" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="SPT0_TX_CONFIG_ITFS" parent="SPT0_TX_CONFIG0" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_TFSR" parent="SPT0_TX_CONFIG0" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_LTFS" parent="SPT0_TX_CONFIG0" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_LATFS" parent="SPT0_TX_CONFIG0" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_CKRE" parent="SPT0_TX_CONFIG0" bit-position="14" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG1" group="SPT0" read-address="0xFFC00804" write-address="0xFFC00804" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_CONFIG_SLEN" parent="SPT0_TX_CONFIG1" bit-position="0" type="" description="child register" bit-size="5"/>
<register name="SPT0_TX_CONFIG_TXSE" parent="SPT0_TX_CONFIG1" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_TSFSE" parent="SPT0_TX_CONFIG1" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_TRFST" parent="SPT0_TX_CONFIG1" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG0" group="SPT0" read-address="0xFFC00820" write-address="0xFFC00820" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_CONFIG_RSPEN" parent="SPT0_RX_CONFIG0" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_ICLK" parent="SPT0_RX_CONFIG0" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_DTYPE" parent="SPT0_RX_CONFIG0" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="SPT0_RX_CONFIG_IRFS" parent="SPT0_RX_CONFIG0" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_RFSR" parent="SPT0_RX_CONFIG0" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_LRFS" parent="SPT0_RX_CONFIG0" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_LARFS" parent="SPT0_RX_CONFIG0" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_CKRE" parent="SPT0_RX_CONFIG0" bit-position="14" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG1" group="SPT0" read-address="0xFFC00824" write-address="0xFFC00824" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_CONFIG_SLEN" parent="SPT0_RX_CONFIG1" bit-position="0" type="" description="child register" bit-size="5"/>
<register name="SPT0_RX_CONFIG_TXSE" parent="SPT0_RX_CONFIG1" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_TSFSE" parent="SPT0_RX_CONFIG1" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_TRFST" parent="SPT0_RX_CONFIG1" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT0_TX" group="SPT0" read-address="0xFFC00810" write-address="0xFFC00810" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_RX" group="SPT0" read-address="0xFFC00818" write-address="0xFFC00818" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_TSCLKDIV" group="SPT0" read-address="0xFFC00808" write-address="0xFFC00808" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RSCLKDIV" group="SPT0" read-address="0xFFC00828" write-address="0xFFC00828" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TFSDIV" group="SPT0" read-address="0xFFC0080C" write-address="0xFFC0080C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RFSDIV" group="SPT0" read-address="0xFFC0082C" write-address="0xFFC0082C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_STAT" group="SPT0" read-address="0xFFC00830" write-address="0xFFC00830" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_STAT_ROVF" parent="SPT0_STAT" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="SPT0_STAT_RXS" parent="SPT0_STAT" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="SPT0_STAT_TXS" parent="SPT0_STAT" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="SPT0_STAT_TUVF" parent="SPT0_STAT" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="SPT0_STAT_CHNL" parent="SPT0_STAT" bit-position="4" type="" description="child register" bit-size="8"/>
<register name="SPT0_STAT_TOVF" parent="SPT0_STAT" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="SPT0_MTCS0" group="SPT0" read-address="0xFFC00840" write-address="0xFFC00840" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS1" group="SPT0" read-address="0xFFC00844" write-address="0xFFC00844" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS2" group="SPT0" read-address="0xFFC00848" write-address="0xFFC00848" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS3" group="SPT0" read-address="0xFFC0084C" write-address="0xFFC0084C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS0" group="SPT0" read-address="0xFFC00850" write-address="0xFFC00850" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS1" group="SPT0" read-address="0xFFC00854" write-address="0xFFC00854" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS2" group="SPT0" read-address="0xFFC00858" write-address="0xFFC00858" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS3" group="SPT0" read-address="0xFFC0085C" write-address="0xFFC0085C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MCMC1" group="SPT0" read-address="0xFFC00838" write-address="0xFFC00838" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MCMC2" group="SPT0" read-address="0xFFC0083C" write-address="0xFFC0083C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_CHNL" group="SPT0" read-address="0xFFC00834" write-address="0xFFC00834" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CONFIG0" group="SPT1" read-address="0xFFC00900" write-address="0xFFC00900" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CONFIG_TSPEN" parent="SPT1_TX_CONFIG0" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_ICLK" parent="SPT1_TX_CONFIG0" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_DTYPE" parent="SPT1_TX_CONFIG0" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="SPT1_TX_CONFIG_ITFS" parent="SPT1_TX_CONFIG0" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_TFSR" parent="SPT1_TX_CONFIG0" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_LTFS" parent="SPT1_TX_CONFIG0" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_LATFS" parent="SPT1_TX_CONFIG0" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_CKRE" parent="SPT1_TX_CONFIG0" bit-position="14" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG1" group="SPT1" read-address="0xFFC00904" write-address="0xFFC00904" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CONFIG_SLEN" parent="SPT1_TX_CONFIG1" bit-position="0" type="" description="child register" bit-size="5"/>
<register name="SPT1_TX_CONFIG_TXSE" parent="SPT1_TX_CONFIG1" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_TSFSE" parent="SPT1_TX_CONFIG1" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_TRFST" parent="SPT1_TX_CONFIG1" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG0" group="SPT1" read-address="0xFFC00920" write-address="0xFFC00920" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_CONFIG_RSPEN" parent="SPT1_RX_CONFIG0" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_ICLK" parent="SPT1_RX_CONFIG0" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_DTYPE" parent="SPT1_RX_CONFIG0" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="SPT1_RX_CONFIG_IRFS" parent="SPT1_RX_CONFIG0" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_RFSR" parent="SPT1_RX_CONFIG0" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_LRFS" parent="SPT1_RX_CONFIG0" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_LARFS" parent="SPT1_RX_CONFIG0" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_CKRE" parent="SPT1_RX_CONFIG0" bit-position="14" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG1" group="SPT1" read-address="0xFFC00924" write-address="0xFFC00924" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_CONFIG_SLEN" parent="SPT1_RX_CONFIG1" bit-position="0" type="" description="child register" bit-size="5"/>
<register name="SPT1_RX_CONFIG_TXSE" parent="SPT1_RX_CONFIG1" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_TSFSE" parent="SPT1_RX_CONFIG1" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_TRFST" parent="SPT1_RX_CONFIG1" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="SPT1_TX" group="SPT1" read-address="0xFFC00910" write-address="0xFFC00910" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX" group="SPT1" read-address="0xFFC00918" write-address="0xFFC00918" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TSCLKDIV" group="SPT1" read-address="0xFFC00908" write-address="0xFFC00908" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RSCLKDIV" group="SPT1" read-address="0xFFC00928" write-address="0xFFC00928" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TFSDIV" group="SPT1" read-address="0xFFC0090C" write-address="0xFFC0090C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RFSDIV" group="SPT1" read-address="0xFFC0092C" write-address="0xFFC0092C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_STAT" group="SPT1" read-address="0xFFC00930" write-address="0xFFC00930" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_STAT_ROVF" parent="SPT1_STAT" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="SPT1_STAT_RXS" parent="SPT1_STAT" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="SPT1_STAT_TXS" parent="SPT1_STAT" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="SPT1_STAT_TUVF" parent="SPT1_STAT" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="SPT1_STAT_CHNL" parent="SPT1_STAT" bit-position="4" type="" description="child register" bit-size="5"/>
<register name="SPT1_STAT_TOVF" parent="SPT1_STAT" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="SPT1_MTCS0" group="SPT1" read-address="0xFFC00940" write-address="0xFFC00940" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS1" group="SPT1" read-address="0xFFC00944" write-address="0xFFC00944" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS2" group="SPT1" read-address="0xFFC00948" write-address="0xFFC00948" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS3" group="SPT1" read-address="0xFFC0094C" write-address="0xFFC0094C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS0" group="SPT1" read-address="0xFFC00950" write-address="0xFFC00950" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS1" group="SPT1" read-address="0xFFC00954" write-address="0xFFC00954" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS2" group="SPT1" read-address="0xFFC00958" write-address="0xFFC00958" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS3" group="SPT1" read-address="0xFFC0095C" write-address="0xFFC0095C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MCMC1" group="SPT1" read-address="0xFFC00938" write-address="0xFFC00938" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MCMC2" group="SPT1" read-address="0xFFC0093C" write-address="0xFFC0093C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_CHNL" group="SPT0" read-address="0xFFC00934" write-address="0xFFC00934" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PPI_CONTROL" group="PPI" read-address="0xFFC01000" write-address="0xFFC01000" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PORT_EN" parent="PPI_CONTROL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="PORT_DIR" parent="PPI_CONTROL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="XFR_TYPE" parent="PPI_CONTROL" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="PORT_CFG" parent="PPI_CONTROL" bit-position="4" type="" description="child register" bit-size="2"/>
<register name="FLD_SEL" parent="PPI_CONTROL" bit-position="6" type="" description="child register" bit-size="1"/>
<register name="PACK_EN" parent="PPI_CONTROL" bit-position="7" type="" description="child register" bit-size="1"/>
<register name="DMA32" parent="PPI_CONTROL" bit-position="8" type="" description="child register" bit-size="1"/>
<register name="SKIP_EN" parent="PPI_CONTROL" bit-position="9" type="" description="child register" bit-size="1"/>
<register name="SKIP_EO" parent="PPI_CONTROL" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="DLEN" parent="PPI_CONTROL" bit-position="11" type="" description="child register" bit-size="3"/>
<register name="POL" parent="PPI_CONTROL" bit-position="14" type="" description="child register" bit-size="2"/>
<register name="PPI_STATUS" group="PPI" read-address="0xFFC01004" write-address="0xFFC01004" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="FLD" parent="PPI_STATUS" bit-position="10" type="" description="child register" bit-size="1"/>
<register name="FT_ERR" parent="PPI_STATUS" bit-position="11" type="" description="child register" bit-size="1"/>
<register name="OVR" parent="PPI_STATUS" bit-position="12" type="" description="child register" bit-size="1"/>
<register name="UNDR" parent="PPI_STATUS" bit-position="13" type="" description="child register" bit-size="1"/>
<register name="ERR_DET" parent="PPI_STATUS" bit-position="14" type="" description="child register" bit-size="1"/>
<register name="ERR_NCOR" parent="PPI_STATUS" bit-position="15" type="" description="child register" bit-size="1"/>
<register name="PPI_DELAY" group="PPI" read-address="0xFFC0100C" write-address="0xFFC0100C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PPI_COUNT" group="PPI" read-address="0xFFC01008" write-address="0xFFC01008" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PPI_FRAME" group="PPI" read-address="0xFFC01010" write-address="0xFFC01010" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PLL_CTL" group="PLL" read-address="0xFFC00000" write-address="0xFFC00000" mask="FFFF" type="IO" description="PLL Control register (16-bit)" bit-size="16" def-comment="Clock and System Control (0xFFC00000 - 0xFFC000FF)"/>
<register name="PLL_DIV" group="PLL" read-address="0xFFC00004" write-address="0xFFC00004" mask="FFFF" type="IO" description="PLL Divide Register (16-bit)" bit-size="16"/>
<register name="VR_CTL" group="PLL" read-address="0xFFC00008" write-address="0xFFC00008" mask="FFFF" type="IO" description="Voltage Regulator Control Register (16-bit)" bit-size="16"/>
<register name="PLL_STAT" group="PLL" read-address="0xFFC0000C" write-address="0xFFC0000C" mask="FFFF" type="IO" description="PLL Status register (16-bit)" bit-size="16"/>
<register name="PLL_LOCKCNT" group="PLL" read-address="0xFFC00010" write-address="0xFFC00010" mask="FFFF" type="IO" description="PLL Lock Count register (16-bit)" bit-size="16"/>
<register name="SWRST" group="PLL" read-address="0xFFC00100" write-address="0xFFC00100" mask="FFFFFFFF" type="IO" description="Software Reset Register (16-bit)" bit-size="32"/>
<register name="SYSCR" group="PLL" read-address="0xFFC00104" write-address="0xFFC00104" mask="FFFFFFFF" type="IO" description="System Configuration register" bit-size="32"/>
<!-- ************************************************************************ -->
<!-- ******* end sim dump / begin emu 3.5 XML (not already defined above)     -->
<!-- ************************************************************************ -->
		<!-- ***************************************************** -->
		<!-- define all Core MMRs here   (0xffe00000 - 0xffffffff) -->
		<!-- ***************************************************** -->

		<register name="DCPLB_STATUS"      group="Extended Registers" description="Data Cache Programmable Look-Aside Buffer Status" bit-size="32" read-address="0xFFE00008" write-address="0xFFE00008" type="IO" target="EMU"/>
		<register name="DCPLB_FAULT_ADDR"  group="Extended Registers" description="Data Cache Programmable Look-Aside Buffer Fault Address" bit-size="32"  read-address="0xFFE0000C" write-address="0xFFE0000C" type="IO" target="EMU" cdef-type="ADDR"/>

		<register name="ICPLB_STATUS"      group="Extended Registers" description="" bit-size="32" read-address="0xFFE01008" write-address="0xFFE01008" type="IO" target="EMU"/>
		<register name="ICPLB_FAULT_ADDR"  group="Extended Registers" description="" bit-size="32" read-address="0xFFE0100C" write-address="0xFFE0100C" type="IO" target="EMU" cdef-type="ADDR"/>

		

		<!-- Debug Registers -->
		<register name="DSPID"   group="Extended Registers" description="" bit-size="32" read-address="0xFFE05000" write-address="0xFFE05000" type="IO" target="EMU" def-comment="Debug/MP/Emulation Registers (0xFFE05000 - 0xFFE05008)"/>

		<!-- Trace Unit Registers -->
		<register name="TBUFCTL"  group="Trace Unit" description="Trace Buffer Control Register" bit-size="32" read-address="0xFFF08400" write-address="0xFFF08400" type="IO" target="EMU" def-comment="Trace Buffer Registers (0xFFE06000 - 0xFFE06100)"/>
		<register name="TBUFSTAT" group="Trace Unit" description="Trace Buffer Status Register" bit-size="32" read-address="0xFFE06004" write-address="0xFFE06004" type="IO" target="EMU"/>
		<register name="TBUF"     group="Trace Unit" description="Trace Buffer" bit-size="32" read-address="0xFFE06100" write-address="0xFFE06100" type="IO" target="EMU" cdef-type="ADDR"/>

		<!-- Watchpoint and Patch Registers -->
		<register name="WPIACTL01"  group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08700" write-address="0xFFF08700" type="IO" target="EMU" def-comment="Watchpoint Control Registers "/>
		<register name="WPIACTL23"  group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08704" write-address="0xFFF08704" type="IO" target="EMU" def-comment="Watchpoint Control Registers "/>
		<register name="WPIACTL45"  group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08708" write-address="0xFFF08708" type="IO" target="EMU" def-comment="Watchpoint Control Registers "/>
		<register name="WPDACTL"  group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF0870C" write-address="0xFFF0870C" type="IO" target="EMU" def-comment="Watchpoint Control Regis(0xFFE07000 - 0xFFE07200)"/>
		<register name="WPIA0"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08740" write-address="0xFFF08740" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPIA1"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08744" write-address="0xFFF08744" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPIA2"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08748" write-address="0xFFF08748" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPIA3"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF0874C" write-address="0xFFF0874C" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPIA4"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08750" write-address="0xFFF08750" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPIA5"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08754" write-address="0xFFF08754" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPDA0"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08758" write-address="0xFFF08758" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPDA1"    group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF0875C" write-address="0xFFF0875C" type="IO" target="EMU" cdef-type="ADDR"/>
		<register name="WPIACNT0" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08780" write-address="0xFFF08780" type="IO" target="EMU"/>
		<register name="WPIACNT1" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08784" write-address="0xFFF08784" type="IO" target="EMU"/>
		<register name="WPIACNT2" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08788" write-address="0xFFF08788" type="IO" target="EMU"/>
		<register name="WPIACNT3" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF0878C" write-address="0xFFF0878C" type="IO" target="EMU"/>
		<register name="WPIACNT4" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08790" write-address="0xFFF08790" type="IO" target="EMU"/>
		<register name="WPIACNT5" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08794" write-address="0xFFF08794" type="IO" target="EMU"/>
		<register name="WPDACNT0" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08798" write-address="0xFFF08798" type="IO" target="EMU"/>
		<register name="WPDACNT1" group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF0879C" write-address="0xFFF0879C" type="IO" target="EMU"/>	

	
		
		<register name="OSPID"   group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08720" write-address="0xFFF08720" type="IO" target="EMU"/> 
		<register name="WPSTAT"   group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF08760" write-address="0xFFF08760" type="IO" target="EMU"/> 
		<register name="WPPID"   group="Watchpoint and Patch Unit" description="" bit-size="32" read-address="0xFFF087A0" write-address="0xFFF087A0" type="IO" target="EMU"/> 
		<!-- Performance Monitor Registers -->
		<register name="PFCNTR0" group="Performance Monitor" description="" bit-size="32" read-address="0xFFF08500" write-address="0xFFF08500" type="IO" target="EMU"/>
		<register name="PFCNTR1" group="Performance Monitor" description="" bit-size="32" read-address="0xFFF08504" write-address="0xFFF08504" type="IO" target="EMU"/>
		<register name="PFCTL"   group="Performance Monitor" description="" bit-size="32" read-address="0xFFF08508" write-address="0xFFF08508" type="IO" target="EMU" def-comment="Performance Monitor Registers (0xFFF08500 - 0xFFF08508)"/>

		<!-- ***************************************************** -->
		<!-- define all System MMRs here (0xffc00000 - 0xffdfffff) -->
		<!-- ***************************************************** -->

		<!-- Watchdog Timer Registers -->
		<register name="WDOG_CTL"  group="Watchdog" description="Watchdog Control Register" bit-size="16" read-address="0xFFC00200" write-address="0xFFC00200" type="IO" target="EMU" def-comment="Watchdog Timer (0xFFC00200 - 0xFFC002FF)"/>
		<register name="WDOG_CNT"  group="Watchdog" description="Watchdog Count Register" bit-size="32" read-address="0xFFC00204" write-address="0xFFC00204" type="IO" target="EMU"/>
		<register name="WDOG_STAT" group="Watchdog" description="Watchdog Status Register" bit-size="32" read-address="0xFFC00208" write-address="0xFFC00208" type="IO" target="EMU"/>

		<!-- Realtime Clock Registers -->
		<register name="RTC_STAT"  group="RTC" description="" bit-size="32" read-address="0xFFC00300" write-address="0xFFC00300" type="IO" def-comment="Real Time Clock (0xFFC00300 - 0xFFC003FF)"/>
		<register name="RTC_ICTL"  group="RTC" description="" bit-size="16" read-address="0xFFC00304" write-address="0xFFC00304" type="IO" />
		<register name="RTC_ISTAT" group="RTC" description="" bit-size="16" read-address="0xFFC00308" write-address="0xFFC00308" type="IO" />
		<register name="RTC_SWCNT" group="RTC" description="" bit-size="16" read-address="0xFFC0030C" write-address="0xFFC0030C" type="IO" />
		<register name="RTC_ALARM" group="RTC" description="" bit-size="32" read-address="0xFFC00310" write-address="0xFFC00310" type="IO" />
		<register name="RTC_PREN"  group="RTC" description="" bit-size="16" read-address="0xFFC00314" write-address="0xFFC00314" type="IO" />

		<!-- mispelled Tar 19815 register name="ERR_COR" Parent="PPI_STATUS"  description="" bit-size="1" BitPosition="15"/-->

		<!-- SPI Controller Registers -->
		<register name="SPI_CTL"    group="SPI" description="" bit-size="16" read-address="0xFFC00500" write-address="0xFFC00500" type="IO" target="EMU"/>
		<register name="SPI_FLG"    group="SPI" description="" bit-size="16" read-address="0xFFC00504" write-address="0xFFC00504" type="IO" target="EMU"/>
		<register name="SPI_STAT"   group="SPI" description="" bit-size="16" read-address="0xFFC00508" write-address="0xFFC00508" type="IO" target="EMU"/>
		<register name="SPI_TDBR"   group="SPI" description="" bit-size="16" read-address="0xFFC0050C" write-address="0xFFC0050C" type="IO" target="EMU"/>
		<register name="SPI_RDBR"   group="SPI" description="" bit-size="16" read-address="0xFFC00510" write-address="0xFFC00510" type="IO" target="EMU"/>
		<register name="SPI_BAUD"   group="SPI" description="" bit-size="16" read-address="0xFFC00514" write-address="0xFFC00514" type="IO" target="EMU"/>
		<register name="SPI_SHADOW" group="SPI" description="" bit-size="16" read-address="0xFFC00518" write-address="0xFFC00518" type="IO" target="EMU"/>

		<!-- Programmable Flag Registers -->
		<register name="FIO_FLAG_D"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC00700" write-address="0xFFC00700" type="IO" target="EMU"/>
		<register name="FIO_FLAG_C"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC00704" write-address="0xFFC00704" type="IO" target="EMU"/>
		<register name="FIO_FLAG_S"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC00708" write-address="0xFFC00708" type="IO" target="EMU"/>
		<register name="FIO_FLAG_T"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0070C" write-address="0xFFC0070C" type="IO" target="EMU"/>

		<register name="FIO_MASKA_D" group="Extended Registers" description="" bit-size="16" read-address="0xFFC00710" write-address="0xFFC00710" type="IO" target="EMU"/>
		<register name="FIO_MASKA_C" group="Extended Registers" description="" bit-size="16" read-address="0xFFC00714" write-address="0xFFC00714" type="IO" target="EMU"/>
		<register name="FIO_MASKA_S" group="Extended Registers" description="" bit-size="16" read-address="0xFFC00718" write-address="0xFFC00718" type="IO" target="EMU"/>
		<register name="FIO_MASKA_T" group="Extended Registers" description="" bit-size="16" read-address="0xFFC0071C" write-address="0xFFC0071C" type="IO" target="EMU"/>

		<register name="FIO_MASKB_D" group="Extended Registers" description="" bit-size="16" read-address="0xFFC00720" write-address="0xFFC00720" type="IO" target="EMU"/>
		<register name="FIO_MASKB_C" group="Extended Registers" description="" bit-size="16" read-address="0xFFC00724" write-address="0xFFC00724" type="IO" target="EMU"/>
		<register name="FIO_MASKB_S" group="Extended Registers" description="" bit-size="16" read-address="0xFFC00728" write-address="0xFFC00728" type="IO" target="EMU"/>
		<register name="FIO_MASKB_T" group="Extended Registers" description="" bit-size="16" read-address="0xFFC0072C" write-address="0xFFC0072C" type="IO" target="EMU"/>

		<register name="FIO_DIR"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC00730" write-address="0xFFC00730" type="IO" target="EMU"/>
		<register name="FIO_POLAR"   group="Extended Registers" description="" bit-size="32" read-address="0xFFC00734" write-address="0xFFC00734" type="IO" target="EMU"/>
		<register name="FIO_EDGE"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC00738" write-address="0xFFC00738" type="IO" target="EMU"/>
		<register name="FIO_BOTH"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC0073C" write-address="0xFFC0073C" type="IO" target="EMU"/>
		<register name="FIO_INEN"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC00740" write-address="0xFFC00740" type="IO" target="EMU"/>

		<!-- SPORT0 Controller Registers -->
		<register name="SPORT0_TCR1"    group="SPORT" description="SPORT0 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC00800" write-address="0xFFC00800" type="IO" target="EMU" def-comment="SPORT0 Controller (0xFFC00800 - 0xFFC008FF)"/>
		<register name="SPORT0_TCR2"    group="SPORT" description="SPORT0 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC00804" write-address="0xFFC00804" type="IO" target="EMU"/>
		<register name="SPORT0_TCLKDIV" group="SPORT" description="SPORT0 Transmit Clock Divider" bit-size="16" read-address="0xFFC00808" write-address="0xFFC00808" type="IO" target="EMU"/>
		<register name="SPORT0_TFSDIV"  group="SPORT" description="SPORT0 Transmit Frame Sync Divider" bit-size="16" read-address="0xFFC0080C" write-address="0xFFC0080C" type="IO" target="EMU"/>

		<register name="SPORT0_TX"      group="SPORT" description="SPORT0 TX Data Register" bit-size="32" read-address="0xFFC00810" write-address="0xFFC00810" type="IO" target="EMU"/>
		<register name="SPORT0_RX"      group="SPORT" description="SPORT0 RX Data Register" bit-size="32" read-address="0xFFC00818" write-address="0xFFC00818" type="IO" target="EMU"/>

		<register name="SPORT0_RCR1"    group="SPORT" description="SPORT0 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC00820" write-address="0xFFC00820" type="IO" target="EMU"/>
		<register name="SPORT0_RCR2"    group="SPORT" description="SPORT0 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC00824" write-address="0xFFC00824" type="IO" target="EMU"/>
		<register name="SPORT0_RCLKDIV" group="SPORT" description="SPORT0 Receive Clock Divider" bit-size="16" read-address="0xFFC00828" write-address="0xFFC00828" type="IO" target="EMU"/>
		<register name="SPORT0_RFSDIV"  group="SPORT" description="SPORT0 Receive Frame Sync Divider" bit-size="16" read-address="0xFFC0082C" write-address="0xFFC0082C" type="IO" target="EMU"/>

		<register name="SPORT0_STAT"    group="SPORT" description="SPORT0 Status Register" bit-size="16" read-address="0xFFC00830" write-address="0xFFC00830" type="IO" target="EMU"/>
		<register name="SPORT0_CHNL"    group="SPORT" description="SPORT0 Current Channel Register" bit-size="16" read-address="0xFFC00834" write-address="0xFFC00834" type="IO" target="EMU"/>
		<register name="SPORT0_MCMC1"   group="SPORT" description="SPORT0 Multi-Channel Configuration Register 1" bit-size="16" read-address="0xFFC00838" write-address="0xFFC00838" type="IO" target="EMU"/>
		<register name="SPORT0_MCMC2"   group="SPORT" description="SPORT0 Multi-Channel Configuration Register 2" bit-size="16" read-address="0xFFC0083C" write-address="0xFFC0083C" type="IO" target="EMU"/>

		<register name="SPORT0_MTCS0"   group="SPORT" description="SPORT0 Multi-Channel Transmit Select Register 0" bit-size="32" read-address="0xFFC00840" write-address="0xFFC00840" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS1"   group="SPORT" description="SPORT0 Multi-Channel Transmit Select Register 1" bit-size="32" read-address="0xFFC00844" write-address="0xFFC00844" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS2"   group="SPORT" description="SPORT0 Multi-Channel Transmit Select Register 2" bit-size="32" read-address="0xFFC00848" write-address="0xFFC00848" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS3"   group="SPORT" description="SPORT0 Multi-Channel Transmit Select Register 3" bit-size="32" read-address="0xFFC0084C" write-address="0xFFC0084C" type="IO" target="EMU"/>

		<register name="SPORT0_MRCS0"   group="SPORT" description="SPORT0 Multi-Channel Receive Select Register 0" bit-size="32" read-address="0xFFC00850" write-address="0xFFC00850" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS1"   group="SPORT" description="SPORT0 Multi-Channel Receive Select Register 1" bit-size="32" read-address="0xFFC00854" write-address="0xFFC00854" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS2"   group="SPORT" description="SPORT0 Multi-Channel Receive Select Register 2" bit-size="32" read-address="0xFFC00858" write-address="0xFFC00858" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS3"   group="SPORT" description="SPORT0 Multi-Channel Receive Select Register 3" bit-size="32" read-address="0xFFC0085C" write-address="0xFFC0085C" type="IO" target="EMU"/>

		<!-- SPORT1 Controller Registers -->
		<register name="SPORT1_TCR1"    group="SPORT" description="SPORT1 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC00900" write-address="0xFFC00900" type="IO" target="EMU" def-comment="SPORT1 Controller (0xFFC00900 - 0xFFC009FF)"/>
		<register name="SPORT1_TCR2"    group="SPORT" description="SPORT1 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC00904" write-address="0xFFC00904" type="IO" target="EMU"/>
		<register name="SPORT1_TCLKDIV" group="SPORT" description="SPORT1 Transmit Clock Divider" bit-size="16" read-address="0xFFC00908" write-address="0xFFC00908" type="IO" target="EMU"/>
		<register name="SPORT1_TFSDIV"  group="SPORT" description="SPORT1 Transmit Frame Sync Divider" bit-size="16" read-address="0xFFC0090C" write-address="0xFFC0090C" type="IO" target="EMU"/>

		<register name="SPORT1_TX"      group="SPORT" description="SPORT1 TX Data Register" bit-size="32" read-address="0xFFC00910" write-address="0xFFC00910" type="IO" target="EMU"/>
		<register name="SPORT1_RX"      group="SPORT" description="SPORT1 RX Data Register" bit-size="32" read-address="0xFFC00918" write-address="0xFFC00918" type="IO" target="EMU"/>

		<register name="SPORT1_RCR1"    group="SPORT" description="SPORT1 Transmit Configuration 1 Register" bit-size="16" read-address="0xFFC00920" write-address="0xFFC00920" type="IO" target="EMU"/>
		<register name="SPORT1_RCR2"    group="SPORT" description="SPORT1 Transmit Configuration 2 Register" bit-size="16" read-address="0xFFC00924" write-address="0xFFC00924" type="IO" target="EMU"/>
		<register name="SPORT1_RCLKDIV" group="SPORT" description="SPORT1 Receive Clock Divider" bit-size="16" read-address="0xFFC00928" write-address="0xFFC00928" type="IO" target="EMU"/>
		<register name="SPORT1_RFSDIV"  group="SPORT" description="SPORT1 Receive Frame Sync Divider" bit-size="16" read-address="0xFFC0092C" write-address="0xFFC0092C" type="IO" target="EMU"/>

		<register name="SPORT1_STAT"    group="SPORT" description="SPORT1 Status Register" bit-size="16" read-address="0xFFC00930" write-address="0xFFC00930" type="IO" target="EMU"/>
		<register name="SPORT1_CHNL"    group="SPORT" description="SPORT1 Current Channel Register" bit-size="16" read-address="0xFFC00934" write-address="0xFFC00934" type="IO" target="EMU"/>
		<register name="SPORT1_MCMC1"   group="SPORT" description="SPORT1 Multi-Channel Configuration Register 1" bit-size="16" read-address="0xFFC00938" write-address="0xFFC00938" type="IO" target="EMU"/>
		<register name="SPORT1_MCMC2"   group="SPORT" description="SPORT1 Multi-Channel Configuration Register 2" bit-size="16" read-address="0xFFC0093C" write-address="0xFFC0093C" type="IO" target="EMU"/>

		<register name="SPORT1_MTCS0"   group="SPORT" description="SPORT1 Multi-Channel Transmit Select Register 0" bit-size="32" read-address="0xFFC00940" write-address="0xFFC00940" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS1"   group="SPORT" description="SPORT1 Multi-Channel Transmit Select Register 1" bit-size="32" read-address="0xFFC00944" write-address="0xFFC00944" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS2"   group="SPORT" description="SPORT1 Multi-Channel Transmit Select Register 2" bit-size="32" read-address="0xFFC00948" write-address="0xFFC00948" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS3"   group="SPORT" description="SPORT1 Multi-Channel Transmit Select Register 3" bit-size="32" read-address="0xFFC0094C" write-address="0xFFC0094C" type="IO" target="EMU"/>

		<register name="SPORT1_MRCS0"   group="SPORT" description="SPORT1 Multi-Channel Receive Select Register 0" bit-size="32" read-address="0xFFC00950" write-address="0xFFC00950" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS1"   group="SPORT" description="SPORT1 Multi-Channel Receive Select Register 1" bit-size="32" read-address="0xFFC00954" write-address="0xFFC00954" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS2"   group="SPORT" description="SPORT1 Multi-Channel Receive Select Register 2" bit-size="32" read-address="0xFFC00958" write-address="0xFFC00958" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS3"   group="SPORT" description="SPORT1 Multi-Channel Receive Select Register 3" bit-size="32" read-address="0xFFC0095C" write-address="0xFFC0095C" type="IO" target="EMU"/>

		<!-- Memory DMA Controller Registers -->
		<register name="MDMA_D0_NEXT_DESC_PTR"  group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E00" write-address="0xFFC00E00" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D0_START_ADDR"     group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E04" write-address="0xFFC00E04" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D0_CONFIG"         group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E08" write-address="0xFFC00E08" type="IO" target="EMU"/>
		<register name="MDMA_D0_X_COUNT"        group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E10" write-address="0xFFC00E10" type="IO" target="EMU"/>
		<register name="MDMA_D0_X_MODIFY"       group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E14" write-address="0xFFC00E14" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_D0_Y_COUNT"        group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E18" write-address="0xFFC00E18" type="IO" target="EMU"/>
		<register name="MDMA_D0_Y_MODIFY"       group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E1C" write-address="0xFFC00E1C" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_D0_CURR_DESC_PTR"  group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E20" write-address="0xFFC00E20" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D0_CURR_ADDR"      group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E24" write-address="0xFFC00E24" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D0_IRQ_STATUS"     group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E28" write-address="0xFFC00E28" type="IO" target="EMU"/>
		<register name="MDMA_D0_PERIPHERAL_MAP" group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E2C" write-address="0xFFC00E2C" type="IO" target="EMU"/>
		<register name="MDMA_D0_CURR_X_COUNT"   group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E30" write-address="0xFFC00E30" type="IO" target="EMU"/>
		<register name="MDMA_D0_CURR_Y_COUNT"   group="MEMDMA0 Destination Registers" description="" bit-size="32" read-address="0xFFC00E38" write-address="0xFFC00E38" type="IO" target="EMU"/>

		<register name="MDMA_S0_NEXT_DESC_PTR"  group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E40" write-address="0xFFC00E40" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S0_START_ADDR"     group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E44" write-address="0xFFC00E44" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S0_CONFIG"         group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E48" write-address="0xFFC00E48" type="IO" target="EMU"/>
		<register name="MDMA_S0_X_COUNT"        group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E50" write-address="0xFFC00E50" type="IO" target="EMU"/>
		<register name="MDMA_S0_X_MODIFY"       group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E54" write-address="0xFFC00E54" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_S0_Y_COUNT"        group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E58" write-address="0xFFC00E58" type="IO" target="EMU"/>
		<register name="MDMA_S0_Y_MODIFY"       group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E5C" write-address="0xFFC00E5C" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_S0_CURR_DESC_PTR"  group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E60" write-address="0xFFC00E60" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S0_CURR_ADDR"      group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E64" write-address="0xFFC00E64" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S0_IRQ_STATUS"     group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E68" write-address="0xFFC00E68" type="IO" target="EMU"/>
		<register name="MDMA_S0_PERIPHERAL_MAP" group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E6C" write-address="0xFFC00E6C" type="IO" target="EMU"/>
		<register name="MDMA_S0_CURR_X_COUNT"   group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E70" write-address="0xFFC00E70" type="IO" target="EMU"/>
		<register name="MDMA_S0_CURR_Y_COUNT"   group="MEMDMA0 Source Registers" description="" bit-size="32" read-address="0xFFC00E78" write-address="0xFFC00E78" type="IO" target="EMU"/>

		<register name="MDMA_D1_NEXT_DESC_PTR"  group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E80" write-address="0xFFC00E80" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D1_START_ADDR"     group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E84" write-address="0xFFC00E84" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D1_CONFIG"         group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E88" write-address="0xFFC00E88" type="IO" target="EMU"/>
		<register name="MDMA_D1_X_COUNT"        group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E90" write-address="0xFFC00E90" type="IO" target="EMU"/>
		<register name="MDMA_D1_X_MODIFY"       group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E94" write-address="0xFFC00E94" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_D1_Y_COUNT"        group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E98" write-address="0xFFC00E98" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_D1_Y_MODIFY"       group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00E9C" write-address="0xFFC00E9C" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_D1_CURR_DESC_PTR"  group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00EA0" write-address="0xFFC00EA0" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D1_CURR_ADDR"      group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00EA4" write-address="0xFFC00EA4" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_D1_IRQ_STATUS"     group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00EA8" write-address="0xFFC00EA8" type="IO" target="EMU"/>
		<register name="MDMA_D1_CURR_X_COUNT"   group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00EB0" write-address="0xFFC00EB0" type="IO" target="EMU"/>
		<register name="MDMA_D1_CURR_Y_COUNT"   group="MEMDMA1 Destination Registers" description="" bit-size="32" read-address="0xFFC00EB8" write-address="0xFFC00EB8" type="IO" target="EMU"/>

		<register name="MDMA_S1_NEXT_DESC_PTR"  group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EC0" write-address="0xFFC00EC0" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S1_START_ADDR"     group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EC4" write-address="0xFFC00EC4" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S1_CONFIG"         group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EC8" write-address="0xFFC00EC8" type="IO" target="EMU"/>
		<register name="MDMA_S1_X_COUNT"        group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00ED0" write-address="0xFFC00ED0" type="IO" target="EMU"/>
		<register name="MDMA_S1_X_MODIFY"       group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00ED4" write-address="0xFFC00ED4" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_S1_Y_COUNT"        group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00ED8" write-address="0xFFC00ED8" type="IO" target="EMU"/>
		<register name="MDMA_S1_Y_MODIFY"       group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EDC" write-address="0xFFC00EDC" type="IO" target="EMU" cdef-type="SIGNED"/>
		<register name="MDMA_S1_CURR_DESC_PTR"  group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EE0" write-address="0xFFC00EE0" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S1_CURR_ADDR"      group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EE4" write-address="0xFFC00EE4" mask="FFFFFFFF" type="IO"/>
		<register name="MDMA_S1_IRQ_STATUS"     group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EE8" write-address="0xFFC00EE8" type="IO" target="EMU"/>
		<register name="MDMA_S1_CURR_X_COUNT"   group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EF0" write-address="0xFFC00EF0" type="IO" target="EMU"/>
		<register name="MDMA_S1_CURR_Y_COUNT"   group="MEMDMA1 Source Registers" description="" bit-size="32" read-address="0xFFC00EF8" write-address="0xFFC00EF8" type="IO" target="EMU"/>

		<!-- External Bus Interface Unit Registers -->
		<register name="EBIU_AMGCTL"  group="EBIU" description="" bit-size="16" read-address="0xFFC00A00" write-address="0xFFC00A00" type="IO" def-header="Asynchronous Memory Controller - External Bus Interface Unit" target="EMU"/>
	<register name="AMCKEN" parent="EBUI_AMGCTL" bit-position="0" type="" description="" bit-size="1" target="EMU"/>
	<register name="AMBEN" parent="EBUI_AMGCTL" bit-position="1" type="" description="" bit-size="3" target="EMU"/>
	<register name="CDPRIO" parent="EBUI_AMGCTL" bit-position="8" type="" description="" bit-size="1" target="EMU"/>
		<register name="EBIU_AMBCTL0" group="EBIU" description="" bit-size="32" read-address="0xFFC00A04" write-address="0xFFC00A04" type="IO" target="EMU"/>
	<register name="B0RDYEN" parent="EBUI_AMBCTL0" bit-position="0" type="" description="" bit-size="1" target="EMU"/>
	<register name="B0RDYPOL" parent="EBUI_AMBCTL0" bit-position="1" type="" description="" bit-size="1" target="EMU"/>
	<register name="B0TT" parent="EBUI_AMBCTL0" bit-position="2" type="" description="" bit-size="2" target="EMU"/>
	<register name="B0ST" parent="EBUI_AMBCTL0" bit-position="4" type="" description="" bit-size="2" target="EMU"/>
	<register name="B0HT" parent="EBUI_AMBCTL0" bit-position="6" type="" description="" bit-size="2" target="EMU"/>
	<register name="B0RAT" parent="EBUI_AMBCTL0" bit-position="8" type="" description="" bit-size="4" target="EMU"/>
	<register name="B0WAT" parent="EBUI_AMBCTL0" bit-position="12" type="" description="" bit-size="4" target="EMU"/>
	<register name="B1RDYEN" parent="EBUI_AMBCTL0" bit-position="16" type="" description="" bit-size="1" target="EMU"/>
	<register name="B1RDYPOL" parent="EBUI_AMBCTL0" bit-position="17" type="" description="" bit-size="1" target="EMU"/>
	<register name="B1TT" parent="EBUI_AMBCTL0" bit-position="18" type="" description="" bit-size="2" target="EMU"/>
	<register name="B1ST" parent="EBUI_AMBCTL0" bit-position="20" type="" description="" bit-size="2" target="EMU"/>
	<register name="B1HT" parent="EBUI_AMBCTL0" bit-position="22" type="" description="" bit-size="2" target="EMU"/>
	<register name="B1RAT" parent="EBUI_AMBCTL0" bit-position="24" type="" description="" bit-size="4" target="EMU"/>
	<register name="B1WAT" parent="EBUI_AMBCTL0" bit-position="28" type="" description="" bit-size="4" target="EMU"/>
		<register name="EBIU_AMBCTL1" group="EBIU" description="" bit-size="32" read-address="0xFFC00A08" write-address="0xFFC00A08" type="IO" target="EMU"/>
	<register name="B2RDYEN" parent="EBUI_AMBCTL0" bit-position="0" type="" description="" bit-size="1" target="EMU"/>
	<register name="B2RDYPOL" parent="EBUI_AMBCTL0" bit-position="1" type="" description="" bit-size="1" target="EMU"/>
	<register name="B2TT" parent="EBUI_AMBCTL0" bit-position="2" type="" description="" bit-size="2" target="EMU"/>
	<register name="B2ST" parent="EBUI_AMBCTL0" bit-position="4" type="" description="" bit-size="2" target="EMU"/>
	<register name="B2HT" parent="EBUI_AMBCTL0" bit-position="6" type="" description="" bit-size="2" target="EMU"/>
	<register name="B2RAT" parent="EBUI_AMBCTL0" bit-position="8" type="" description="" bit-size="4" target="EMU"/>
	<register name="B2WAT" parent="EBUI_AMBCTL0" bit-position="12" type="" description="" bit-size="4" target="EMU"/>
	<register name="B3RDYEN" parent="EBUI_AMBCTL0" bit-position="16" type="" description="" bit-size="1" target="EMU"/>
	<register name="B3RDYPOL" parent="EBUI_AMBCTL0" bit-position="17" type="" description="" bit-size="1" target="EMU"/>
	<register name="B3TT" parent="EBUI_AMBCTL0" bit-position="18" type="" description="" bit-size="2" target="EMU"/>
	<register name="B3ST" parent="EBUI_AMBCTL0" bit-position="20" type="" description="" bit-size="2" target="EMU"/>
	<register name="B3HT" parent="EBUI_AMBCTL0" bit-position="22" type="" description="" bit-size="2" target="EMU"/>
	<register name="B3RAT" parent="EBUI_AMBCTL0" bit-position="24" type="" description="" bit-size="4" target="EMU"/>
	<register name="B3WAT" parent="EBUI_AMBCTL0" bit-position="28" type="" description="" bit-size="4" target="EMU"/>
		<register name="EBIU_SDGCTL"  group="EBIU" description="" bit-size="32" read-address="0xFFC00A10" write-address="0xFFC00A10" type="IO" def-comment="SDRAM Controller External Bus Interface Unit (0xFFC00A00 - 0xFFC00AFF)"/>
	<register name="SCTLE" parent="EBUI_SDGCTL" bit-position="0" type="" description="" bit-size="1"/>
	<register name="CL" parent="EBUI_SDGCTL" bit-position="2" type="" description="" bit-size="2"/>
	<register name="PASR" parent="EBUI_SDGCTL" bit-position="4" type="" description="" bit-size="2"/>
	<register name="TRAS" parent="EBUI_SDGCTL" bit-position="6" type="" description="" bit-size="4"/>
	<register name="TRP" parent="EBUI_SDGCTL" bit-position="11" type="" description="" bit-size="3"/>
	<register name="TRCD" parent="EBUI_SDGCTL" bit-position="15" type="" description="" bit-size="3"/>
	<register name="TWR" parent="EBUI_SDGCTL" bit-position="19" type="" description="" bit-size="2"/>
	<register name="PUPSD" parent="EBUI_SDGCTL" bit-position="21" type="" description="" bit-size="1"/>
	<register name="PSM" parent="EBUI_SDGCTL" bit-position="22" type="" description="" bit-size="1"/>
	<register name="PSSE" parent="EBUI_SDGCTL" bit-position="23" type="" description="" bit-size="1"/>
	<register name="SRSF" parent="EBUI_SDGCTL" bit-position="24" type="" description="" bit-size="1"/>
	<register name="EBUFE" parent="EBUI_SDGCTL" bit-position="25" type="" description="" bit-size="1"/>
	<register name="FBBRW" parent="EBUI_SDGCTL" bit-position="26" type="" description="" bit-size="1"/>
	<register name="EMREN" parent="EBUI_SDGCTL" bit-position="28" type="" description="" bit-size="1"/>
	<register name="TCSR" parent="EBUI_SDGCTL" bit-position="29" type="" description="" bit-size="1"/>
	<register name="CDDBG" parent="EBUI_SDGCTL" bit-position="30" type="" description="" bit-size="1"/>
		<register name="EBIU_SDBCTL"  group="EBIU" description="" bit-size="16" read-address="0xFFC00A14" write-address="0xFFC00A14" type="IO" />
	<register name="EBE" parent="EBUI_SDBCTL" bit-position="0" type="" description="" bit-size="1"/>
	<register name="EBSZ" parent="EBUI_SDBCTL" bit-position="1" type="" description="" bit-size="2"/>
	<register name="EBCAW" parent="EBUI_SDBCTL" bit-position="4" type="" description="" bit-size="2"/>
		<register name="EBIU_SDRRC"   group="EBIU" description="" bit-size="16" read-address="0xFFC00A18" write-address="0xFFC00A18" type="IO" />
		<register name="EBIU_SDSTAT"  group="EBIU" description="" bit-size="16" read-address="0xFFC00A1C" write-address="0xFFC00A1C" type="IO" />
	<register name="SDCI" parent="EBUI_SDRRC" bit-position="0" type="" description="" bit-size="1"/>
	<register name="SDSRA" parent="EBUI_SDRRC" bit-position="1" type="" description="" bit-size="1"/>
	<register name="SDPUA" parent="EBUI_SDRRC" bit-position="2" type="" description="" bit-size="1"/>
	<register name="SDRS" parent="EBUI_SDRRC" bit-position="3" type="" description="" bit-size="1"/>
	<register name="SDEASE" parent="EBUI_SDRRC" bit-position="4" type="" description="" bit-size="1"/>
	<register name="BGSTAT" parent="EBUI_SDRRC" bit-position="5" type="" description="" bit-size="1"/>

</register-extended-definitions>

</visualdsp-extended-xml>
