****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 10.000
	-max_paths 1000
	-sort_by slack
Design : axis_router
Version: T-2022.03-SP5-5
Date   : Wed Mar  5 16:13:55 2025
****************************************


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tid[9]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/Q (SDFFR_X1)
                                                         0.084 &    0.084 f
  axis_out_tid[9] (out)                                  0.000 &    0.084 f
  data arrival time                                                 0.084

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.084
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.164


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tlast[0]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/Q (SDFFR_X1)
                                                         0.084 &    0.084 f
  axis_out_tlast[0] (out)                                0.000 &    0.084 f
  data arrival time                                                 0.084

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.084
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.164


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tid[8]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/Q (SDFFR_X1)
                                                         0.084 &    0.084 f
  axis_out_tid[8] (out)                                  0.000 &    0.084 f
  data arrival time                                                 0.084

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.084
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.164


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[17]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/Q (SDFFR_X1)
                                                         0.085 &    0.085 f
  axis_out_tdest[17] (out)                               0.001 &    0.085 f
  data arrival time                                                 0.085

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.085
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.165


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[16]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/Q (SDFFR_X1)
                                                         0.086 &    0.086 f
  axis_out_tdest[16] (out)                               0.001 &    0.086 f
  data arrival time                                                 0.086

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.086
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.166


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[18]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/Q (SDFFR_X1)
                                                         0.086 &    0.086 f
  axis_out_tdest[18] (out)                               0.001 &    0.086 f
  data arrival time                                                 0.086

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.086
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.166


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[19]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/Q (SDFFR_X1)
                                                         0.086 &    0.086 f
  axis_out_tdest[19] (out)                               0.001 &    0.087 f
  data arrival time                                                 0.087

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.087
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.167


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[128]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/Q (SDFFR_X1)
                                                         0.091 &    0.091 f
  axis_out_tdata[128] (out)                              0.001 &    0.092 f
  data arrival time                                                 0.092

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.092
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.172


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[149]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/Q (SDFFR_X1)
                                                         0.090 &    0.090 f
  axis_out_tdata[149] (out)                              0.002 &    0.092 f
  data arrival time                                                 0.092

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.092
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.172


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[146]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/Q (SDFFR_X1)
                                                         0.090 &    0.090 f
  axis_out_tdata[146] (out)                              0.002 &    0.092 f
  data arrival time                                                 0.092

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.092
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.172


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[145]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/Q (SDFFR_X1)
                                                         0.090 &    0.090 f
  axis_out_tdata[145] (out)                              0.002 &    0.093 f
  data arrival time                                                 0.093

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.093
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.173


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[133]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/Q (SDFFR_X1)
                                                         0.090 &    0.090 f
  axis_out_tdata[133] (out)                              0.002 &    0.093 f
  data arrival time                                                 0.093

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.093
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.173


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[138]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[138] (out)                              0.001 &    0.093 f
  data arrival time                                                 0.093

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.093
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.173


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[151]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/Q (SDFFR_X1)
                                                         0.091 &    0.091 f
  axis_out_tdata[151] (out)                              0.003 &    0.093 f
  data arrival time                                                 0.093

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.093
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.173


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[148]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/Q (SDFFR_X1)
                                                         0.091 &    0.091 f
  axis_out_tdata[148] (out)                              0.002 &    0.093 f
  data arrival time                                                 0.093

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.093
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.173


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[130]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/Q (SDFFR_X1)
                                                         0.091 &    0.091 f
  axis_out_tdata[130] (out)                              0.002 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[156]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/Q (SDFFR_X1)
                                                         0.091 &    0.091 f
  axis_out_tdata[156] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[129]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/Q (SDFFR_X1)
                                                         0.091 &    0.091 f
  axis_out_tdata[129] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[134]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[134] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[136]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[136] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[144]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[144] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[143]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[143] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[135]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[135] (out)                              0.003 &    0.094 f
  data arrival time                                                 0.094

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.094
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.174


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[147]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[147] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[153]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[153] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[139]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[139] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[142]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[142] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[154]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[154] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[158]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/Q (SDFFR_X1)
                                                         0.092 &    0.092 f
  axis_out_tdata[158] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[132]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[132] (out)                              0.003 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[131]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[131] (out)                              0.002 &    0.095 f
  data arrival time                                                 0.095

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.095
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.175


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[140]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[140] (out)                              0.003 &    0.096 f
  data arrival time                                                 0.096

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.096
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[137]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/Q (SDFFR_X1)
                                                         0.094 &    0.094 f
  axis_out_tdata[137] (out)                              0.001 &    0.096 f
  data arrival time                                                 0.096

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.096
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[157]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[157] (out)                              0.003 &    0.096 f
  data arrival time                                                 0.096

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.096
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[152]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[152] (out)                              0.003 &    0.096 f
  data arrival time                                                 0.096

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.096
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[150]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[150] (out)                              0.003 &    0.096 f
  data arrival time                                                 0.096

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.096
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[141]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[141] (out)                              0.003 &    0.096 f
  data arrival time                                                 0.096

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.096
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.176


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[155]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/Q (SDFFR_X1)
                                                         0.093 &    0.093 f
  axis_out_tdata[155] (out)                              0.003 &    0.097 f
  data arrival time                                                 0.097

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.097
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.177


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[159]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/Q (SDFFR_X1)
                                                         0.096 &    0.096 f
  axis_out_tdata[159] (out)                              0.002 &    0.098 f
  data arrival time                                                 0.098

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.098
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.178


  Startpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[1]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/CK (SDFFS_X1)
                                                         0.000      0.000 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/Q (SDFFS_X1)
                                                         0.077 &    0.077 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.037 &    0.115 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC9_data_buffer_wrfull/ZN (INV_X1)
                                                         0.035 &    0.149 f
  axis_in_tready[1] (out)                                0.001 &    0.150 f
  data arrival time                                                 0.150

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.150
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.230


  Startpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[0]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/CK (SDFFS_X1)
                                                         0.000      0.000 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/Q (SDFFS_X1)
                                                         0.077 &    0.077 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.037 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC10_data_buffer_wrfull/ZN (INV_X1)
                                                         0.033 &    0.146 f
  axis_in_tready[0] (out)                                0.005 &    0.151 f
  data arrival time                                                 0.151

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.151
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.231


  Startpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[2]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/CK (SDFFS_X1)
                                                         0.000      0.000 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/Q (SDFFS_X1)
                                                         0.076 &    0.076 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.039 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC8_data_buffer_wrfull/ZN (INV_X1)
                                                         0.037 &    0.152 f
  axis_in_tready[2] (out)                                0.001 &    0.153 f
  data arrival time                                                 0.153

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.153
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.233


  Startpoint: for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[1]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/CK (DFFR_X1)
                                                         0.000      0.000 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/Q (DFFR_X1)
                                                         0.087 &    0.087 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U16/ZN (INV_X1)
                                                         0.013 &    0.100 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.019 &    0.119 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.033 &    0.153 r
  axis_out_tvalid[1] (out)                               0.000 &    0.153 r
  data arrival time                                                 0.153

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.153
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.233


  Startpoint: for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[2]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/CK (DFFR_X1)
                                                         0.000      0.000 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/Q (DFFR_X1)
                                                         0.088 &    0.088 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U16/ZN (INV_X1)
                                                         0.013 &    0.101 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.022 &    0.122 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.033 &    0.155 r
  axis_out_tvalid[2] (out)                               0.000 &    0.156 r
  data arrival time                                                 0.156

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.156
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.236


  Startpoint: for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[3]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/CK (DFFR_X1)
                                                         0.000      0.000 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/Q (DFFR_X1)
                                                         0.088 &    0.088 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U16/ZN (INV_X1)
                                                         0.013 &    0.102 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.020 &    0.121 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.037 &    0.158 r
  axis_out_tvalid[3] (out)                               0.001 &    0.159 r
  data arrival time                                                 0.159

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.159
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.239


  Startpoint: for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[4]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/CK (DFFR_X1)
                                                         0.000      0.000 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/Q (DFFR_X1)
                                                         0.087 &    0.087 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U16/ZN (INV_X1)
                                                         0.013 &    0.100 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.023 &    0.123 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.037 &    0.160 r
  axis_out_tvalid[4] (out)                               0.001 &    0.161 r
  data arrival time                                                 0.161

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.161
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.241


  Startpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[4]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/CK (SDFFS_X1)
                                                         0.000      0.000 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/Q (SDFFS_X1)
                                                         0.077 &    0.077 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.037 &    0.114 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC6_data_buffer_wrfull/ZN (INV_X1)
                                                         0.038 &    0.151 f
  axis_in_tready[4] (out)                                0.010 &    0.162 f
  data arrival time                                                 0.162

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.162
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.242


  Startpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[3]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/CK (SDFFS_X1)
                                                         0.000      0.000 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_bin_reg_2_/Q (SDFFS_X1)
                                                         0.077 &    0.077 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.039 &    0.116 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC7_data_buffer_wrfull/ZN (INV_X1)
                                                         0.042 &    0.159 f
  axis_in_tready[3] (out)                                0.005 &    0.164 f
  data arrival time                                                 0.164

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.164
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.244


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[0]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/CK (DFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/wr_ptr_gray_sync_reg_1__2_/Q (DFFR_X1)
                                                         0.088 &    0.088 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U29/ZN (INV_X1)
                                                         0.013 &    0.101 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U32/ZN (AOI221_X1)
                                                         0.013 &    0.114 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC0_FE_RN_1/Z (CLKBUF_X1)
                                                         0.052 &    0.166 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC5_data_buffer_rdempty/ZN (INV_X1)
                                                         0.074 &    0.240 r
  axis_out_tvalid[0] (out)                               0.001 &    0.241 r
  data arrival time                                                 0.241

  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  clock reconvergence pessimism                          0.000      0.000
  clock uncertainty                                      0.020      0.020
  output external delay                                 -0.100     -0.080
  data required time                                               -0.080
  ------------------------------------------------------------------------------
  data required time                                               -0.080
  data arrival time                                                -0.241
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.321


1
