|part3
SW[0] => D_latch:U1.D
SW[1] => D_latch:U2.Clk
SW[1] => D_latch:U1.Clk
LEDR[0] <= D_latch:U2.Q


|part3|D_latch:U1
Clk => S_g.IN0
Clk => R_g.IN1
D => S_g.IN1
D => R.DATAIN
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|part3|D_latch:U2
Clk => S_g.IN0
Clk => R_g.IN1
D => S_g.IN1
D => R.DATAIN
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


