###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       220924   # Number of WRITE/WRITEP commands
num_reads_done                 =       803785   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       614552   # Number of read row buffer hits
num_read_cmds                  =       803785   # Number of READ/READP commands
num_writes_done                =       220941   # Number of read requests issued
num_write_row_hits             =       167045   # Number of write row buffer hits
num_act_cmds                   =       244232   # Number of ACT commands
num_pre_cmds                   =       244202   # Number of PRE commands
num_ondemand_pres              =       219476   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9456400   # Cyles of rank active rank.0
rank_active_cycles.1           =      9223351   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       543600   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       776649   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       974002   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10509   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4017   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1387   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1739   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2124   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2636   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4493   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1876   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20415   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          321   # Write cmd latency (cycles)
write_latency[40-59]           =          456   # Write cmd latency (cycles)
write_latency[60-79]           =          944   # Write cmd latency (cycles)
write_latency[80-99]           =         1901   # Write cmd latency (cycles)
write_latency[100-119]         =         2996   # Write cmd latency (cycles)
write_latency[120-139]         =         4870   # Write cmd latency (cycles)
write_latency[140-159]         =         6354   # Write cmd latency (cycles)
write_latency[160-179]         =         7958   # Write cmd latency (cycles)
write_latency[180-199]         =         8891   # Write cmd latency (cycles)
write_latency[200-]            =       186211   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       272970   # Read request latency (cycles)
read_latency[40-59]            =        92536   # Read request latency (cycles)
read_latency[60-79]            =       117467   # Read request latency (cycles)
read_latency[80-99]            =        53329   # Read request latency (cycles)
read_latency[100-119]          =        40602   # Read request latency (cycles)
read_latency[120-139]          =        31894   # Read request latency (cycles)
read_latency[140-159]          =        21357   # Read request latency (cycles)
read_latency[160-179]          =        16704   # Read request latency (cycles)
read_latency[180-199]          =        13889   # Read request latency (cycles)
read_latency[200-]             =       143031   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.10285e+09   # Write energy
read_energy                    =  3.24086e+09   # Read energy
act_energy                     =  6.68219e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.60928e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.72792e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90079e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75537e+09   # Active standby energy rank.1
average_read_latency           =      142.728   # Average read request latency (cycles)
average_interarrival           =      9.75851   # Average request interarrival latency (cycles)
total_energy                   =  1.80065e+10   # Total energy (pJ)
average_power                  =      1800.65   # Average power (mW)
average_bandwidth              =      8.74433   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       231597   # Number of WRITE/WRITEP commands
num_reads_done                 =       801977   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       621997   # Number of read row buffer hits
num_read_cmds                  =       801978   # Number of READ/READP commands
num_writes_done                =       231612   # Number of read requests issued
num_write_row_hits             =       175861   # Number of write row buffer hits
num_act_cmds                   =       236809   # Number of ACT commands
num_pre_cmds                   =       236781   # Number of PRE commands
num_ondemand_pres              =       211358   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9350224   # Cyles of rank active rank.0
rank_active_cycles.1           =      9328281   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       649776   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       671719   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       981771   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11735   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3988   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1495   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1416   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1724   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2140   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2748   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4546   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1691   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20356   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           35   # Write cmd latency (cycles)
write_latency[20-39]           =          372   # Write cmd latency (cycles)
write_latency[40-59]           =          594   # Write cmd latency (cycles)
write_latency[60-79]           =         1129   # Write cmd latency (cycles)
write_latency[80-99]           =         2378   # Write cmd latency (cycles)
write_latency[100-119]         =         3932   # Write cmd latency (cycles)
write_latency[120-139]         =         5946   # Write cmd latency (cycles)
write_latency[140-159]         =         7977   # Write cmd latency (cycles)
write_latency[160-179]         =         9524   # Write cmd latency (cycles)
write_latency[180-199]         =        10702   # Write cmd latency (cycles)
write_latency[200-]            =       189008   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       278728   # Read request latency (cycles)
read_latency[40-59]            =        95818   # Read request latency (cycles)
read_latency[60-79]            =       118514   # Read request latency (cycles)
read_latency[80-99]            =        53877   # Read request latency (cycles)
read_latency[100-119]          =        40342   # Read request latency (cycles)
read_latency[120-139]          =        30921   # Read request latency (cycles)
read_latency[140-159]          =        20476   # Read request latency (cycles)
read_latency[160-179]          =        15819   # Read request latency (cycles)
read_latency[180-199]          =        12785   # Read request latency (cycles)
read_latency[200-]             =       134693   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.15613e+09   # Write energy
read_energy                    =  3.23358e+09   # Read energy
act_energy                     =  6.47909e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.11892e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.22425e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83454e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82085e+09   # Active standby energy rank.1
average_read_latency           =      135.438   # Average read request latency (cycles)
average_interarrival           =      9.67481   # Average request interarrival latency (cycles)
total_energy                   =   1.8032e+10   # Total energy (pJ)
average_power                  =       1803.2   # Average power (mW)
average_bandwidth              =      8.81996   # Average bandwidth
