
synpwrap -msg -prj "diamond_impl_synplify.tcl" -log "diamond_impl.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.0.99.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of diamond_impl.srf
#Build: Synplify Pro L-2016.09L, Build 077R, Dec  2 2016
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-V34NFE6

# Mon Feb 19 19:52:39 2018

#Implementation: impl

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\edge_detect.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_arb.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_arb.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_rx.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx_mux.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_reset_det.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TinyFPGA_EX
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v":8:7:8:18|Synthesizing module usb_pll_inst in library work.

@W: CL168 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v":18:8:18:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\edge_detect.v":1:7:1:26|Synthesizing module rising_edge_detector in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\edge_detect.v":15:7:15:27|Synthesizing module falling_edge_detector in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":1:7:1:24|Synthesizing module usb_serial_ctrl_ep in library work.

@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|Removing wire out_ep_stall, as there is no assignment to it.
@W: CL169 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused register raw_setup_data[5][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused register raw_setup_data[4][9:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[7][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[6][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[3][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 7 of raw_setup_data[2][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[1][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 6 to 0 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Register bit rom_length[3] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Register bit rom_length[5] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning register bit 5 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning register bit 3 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":1:7:1:23|Synthesizing module usb_spi_bridge_ep in library work.

@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|Removing wire out_ep_stall, as there is no assignment to it.
@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|Removing wire in_ep_stall, as there is no assignment to it.
@W: CL265 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":398:2:398:7|Removing unused bit 8 of spi_in_data[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[8]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[8]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_arb.v":1:7:1:19|Synthesizing module usb_fs_in_arb in library work.

	NUM_IN_EPS=5'b00011
   Generated name = usb_fs_in_arb_3

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_arb.v":1:7:1:20|Synthesizing module usb_fs_out_arb in library work.

	NUM_OUT_EPS=5'b00010
   Generated name = usb_fs_out_arb_2

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":2:7:2:18|Synthesizing module usb_fs_in_pe in library work.

	NUM_IN_EPS=5'b00011
	MAX_IN_PACKET_SIZE=32'b00000000000000000000000000100000
	READY_FOR_PKT=32'b00000000000000000000000000000000
	PUTTING_PKT=32'b00000000000000000000000000000001
	GETTING_PKT=32'b00000000000000000000000000000010
	STALL=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RCVD_IN=32'b00000000000000000000000000000001
	SEND_DATA=32'b00000000000000000000000000000010
	WAIT_ACK=32'b00000000000000000000000000000011
   Generated name = usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s

@W: CG532 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":97:2:97:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":260:2:260:7|Found RAM in_data_buffer, depth=96, width=8
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":283:4:283:7|Latch generated from always block for signal tx_pid[3:0]; possible missing assignment in an if or case statement.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Register bit current_endp[2] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Register bit current_endp[3] is always 0.
@W: CL279 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pruning register bits 3 to 2 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":2:7:2:19|Synthesizing module usb_fs_out_pe in library work.

	NUM_OUT_EPS=5'b00010
	MAX_OUT_PACKET_SIZE=32'b00000000000000000000000000100000
	READY_FOR_PKT=32'b00000000000000000000000000000000
	PUTTING_PKT=32'b00000000000000000000000000000001
	GETTING_PKT=32'b00000000000000000000000000000010
	STALL=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RCVD_OUT=32'b00000000000000000000000000000001
	RCVD_DATA_START=32'b00000000000000000000000000000010
	RCVD_DATA_END=32'b00000000000000000000000000000011
   Generated name = usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s

@N: CL134 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Found RAM out_data_buffer, depth=64, width=8
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":299:4:299:7|Latch generated from always block for signal out_ep_acked[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":299:4:299:7|Latch generated from always block for signal out_ep_acked[0]; possible missing assignment in an if or case statement.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Register bit current_endp[1] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Register bit current_endp[2] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Register bit current_endp[3] is always 0.
@W: CL279 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Pruning register bits 3 to 1 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_rx.v":1:7:1:15|Synthesizing module usb_fs_rx in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx_mux.v":1:7:1:19|Synthesizing module usb_fs_tx_mux in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":1:7:1:15|Synthesizing module usb_fs_tx in library work.

@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[7] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 7 of se0_shift_reg[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":1:7:1:15|Synthesizing module usb_fs_pe in library work.

	NUM_OUT_EPS=5'b00010
	NUM_IN_EPS=5'b00011
   Generated name = usb_fs_pe_2_3

@W: CG781 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":124:4:124:20|Input reset_ep on instance usb_fs_in_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":157:4:157:21|Input reset_ep on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":157:4:157:21|Input bit_strobe on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v":1:7:1:25|Synthesizing module tinyfpga_bootloader in library work.

@W: CL169 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v":61:2:61:7|Pruning unused register ms_cnt[9:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1591:7:1591:13|Synthesizing module USRMCLK in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v":1:7:1:17|Synthesizing module TinyFPGA_EX in library work.

@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v":17:9:17:14|Removing wire pin_26, as there is no assignment to it.
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v":17:9:17:14|*Output pin_26 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL135 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":52:2:52:7|Found sequential shift bitstuff_qqqq with address depth of 4 words and data bit width of 1.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[6] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 6 of se0_shift_reg[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[5] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 5 of se0_shift_reg[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[4] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 4 of se0_shift_reg[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Trying to extract state machine for register pkt_state.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[3] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 3 of se0_shift_reg[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":5:8:5:12|Input reset is unused.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_rx.v":81:2:81:7|Trying to extract state machine for register line_state.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":205:6:205:11|Trying to extract state machine for register genblk1[1].ep_state_1_.
Extracted state machine for register genblk1[1].ep_state_1_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":205:6:205:11|Trying to extract state machine for register genblk1[0].ep_state_0_.
Extracted state machine for register genblk1[0].ep_state_0_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Trying to extract state machine for register out_xfr_state.
Extracted state machine for register out_xfr_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Initial value is not supported on state machine out_xfr_state
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":10:8:10:17|Input bit_strobe is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":36:15:36:26|Input rx_frame_num is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":49:8:49:17|Input tx_pkt_end is unused.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":220:6:220:11|Trying to extract state machine for register .ep_state_2_.
Extracted state machine for register .ep_state_2_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":220:6:220:11|Trying to extract state machine for register .ep_state_1_.
Extracted state machine for register .ep_state_1_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":220:6:220:11|Trying to extract state machine for register .ep_state_0_.
Extracted state machine for register .ep_state_0_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Trying to extract state machine for register in_xfr_state.
Extracted state machine for register in_xfr_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Initial value is not supported on state machine in_xfr_state
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":28:8:28:19|Input rx_pkt_start is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":36:15:36:26|Input rx_frame_num is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":45:8:45:17|Input tx_pkt_end is unused.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":398:2:398:7|Trying to extract state machine for register spi_state.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":268:2:268:7|Trying to extract state machine for register cmd_state.
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|*Output in_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":3:8:3:12|Input reset is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":12:8:12:19|Input out_ep_setup is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":16:8:16:19|Input out_ep_acked is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":29:8:29:18|Input in_ep_acked is unused.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Register bit bytes_sent[7] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning register bit 7 of bytes_sent[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":217:2:217:7|Trying to extract state machine for register ctrl_xfr_state.
Extracted state machine for register ctrl_xfr_state
State machine has 6 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
@W: CL249 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":217:2:217:7|Initial value is not supported on state machine ctrl_xfr_state
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:52:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:52:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:52:40 2018

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\synlog\diamond_impl_multi_srs_gen.srr"
Pre-mapping Report

# Mon Feb 19 19:52:40 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\diamond_impl_scck.rpt 
Printing clock  summary report in "C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\diamond_impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_tx.v":81:2:81:7|Initial value on register bit_count[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[0] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[1] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[2] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[3] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[4] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[5] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[6] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[7] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[8] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[9] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) on net out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|Tristate driver in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":17:9:17:14|Tristate driver pin_26 (in view: work.TinyFPGA_EX(verilog)) on net pin_26 (in view: work.TinyFPGA_EX(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[0] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[1] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[2] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[3] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[4] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[5] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[6] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[7] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[8] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[9] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[10] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[11] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[12] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[13] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[14] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[15] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[16] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[17] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[18] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[19] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[20] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[21] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[22] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[23] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[24] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[25] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[26] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[27] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[28] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[29] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[30] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[31] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[0] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[1] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[2] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[3] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[4] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[5] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[6] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[7] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[8] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[9] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[10] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[11] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[12] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[13] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[14] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[15] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[16] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[17] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[18] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[19] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[20] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[21] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[22] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[23] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[24] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[25] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[26] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[27] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[28] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[29] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[30] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[31] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":299:4:299:7|Removing sequential instance out_ep_acked_1[1] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":256:2:256:7|Removing sequential instance out_ep_setup[1] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=56  set on top level netlist TinyFPGA_EX

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)



Clock Summary
*****************

Start                                                                        Requested     Requested     Clock                                                Clock                     Clock
Clock                                                                        Frequency     Period        Type                                                 Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       1.0 MHz       1000.000      system                                               system_clkgroup           1    
TinyFPGA_EX|pin_clk                                                          927.5 MHz     1.078         inferred                                             Autoconstr_clkgroup_0     10   
usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1]     4.2 MHz       240.282       derived (from usb_pll_inst|CLKOP_inferred_clock)     Autoconstr_clkgroup_1     67   
usb_pll_inst|CLKOP_inferred_clock                                            4.2 MHz       240.282       inferred                                             Autoconstr_clkgroup_1     525  
=============================================================================================================================================================================================

@W: MT531 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":299:4:299:7|Found signal identified as System clock which controls 1 sequential elements including tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":80:2:80:7|Found inferred clock TinyFPGA_EX|pin_clk which controls 10 sequential elements including initiate_boot. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v":8:2:8:7|Found inferred clock usb_pll_inst|CLKOP_inferred_clock which controls 525 sequential elements including tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Encoding state machine ctrl_xfr_state[5:0] (in view: work.usb_serial_ctrl_ep(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
Encoding state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|There are no possible illegal states for state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|There are no possible illegal states for state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 60MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 19 19:52:41 2018

###########################################################]
Map & Optimize Report

# Mon Feb 19 19:52:41 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) on net out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|Tristate driver in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver ctrl_out_ep_stall_t (in view: work.tinyfpga_bootloader(verilog)) on net ctrl_out_ep_stall (in view: work.tinyfpga_bootloader(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver serial_out_ep_stall_t (in view: work.tinyfpga_bootloader(verilog)) on net serial_out_ep_stall (in view: work.tinyfpga_bootloader(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver serial_in_ep_stall_t (in view: work.tinyfpga_bootloader(verilog)) on net serial_in_ep_stall (in view: work.tinyfpga_bootloader(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":17:9:17:14|Tristate driver pin_26 (in view: work.TinyFPGA_EX(verilog)) on net pin_26 (in view: work.TinyFPGA_EX(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v":8:2:8:7|Removing sequential instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q because it is equivalent to instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_end.in_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: FX493 |Applying initial value "0000000" on instance tinyfpga_bootloader_inst.ctrl_ep_inst.new_dev_addr[6:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.ctrl_ep_inst.rom_length[2:0].
@N: FX493 |Applying initial value "0000000" on instance tinyfpga_bootloader_inst.ctrl_ep_inst.dev_addr_i[6:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_state[2:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.cmd_state[3:0].
@N: FX493 |Applying initial value "000000000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_out_data[8:0].
@N: FX493 |Applying initial value "00000000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_in_data[7:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle[2:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_pid[3:0].
@N: FX493 |Applying initial value "00" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_setup[1:0].
@N: FX493 |Applying initial value "00" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle[1:0].
@N: FX493 |Applying initial value "000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer[8:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[3:0].
@N: FX493 |Applying initial value "0000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[6:0].
@N: FX493 |Applying initial value "000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.token_payload[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.crc16[15:0].
@N: FX493 |Applying initial value "00000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.crc5[4:0].
@N: FX493 |Applying initial value "000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.full_pid[8:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.line_state[2:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q[3:0].
@N: FX493 |Applying initial value "000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history[5:0].
@N: FX493 |Applying initial value "000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.line_history[5:0].
@N: FX493 |Applying initial value "00000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[7:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state[31:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg[2:0].
@N: FX493 |Applying initial value "00000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg[7:0].
@N: FX493 |Applying initial value "0000000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.crc16[15:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pidq[3:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop[2:0].
@N: FX493 |Applying initial value "00000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q[4:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.bit_count[2:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":80:2:80:7|Found counter in view:work.TinyFPGA_EX(verilog) instance boot_delay[8:0] 
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\tinyfpga_bootloader.v":87:2:87:7|Found counter in view:work.tinyfpga_bootloader(verilog) instance pwm_cnt[7:0] 
Encoding state machine ctrl_xfr_state[5:0] (in view: work.usb_serial_ctrl_ep(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Found counter in view:work.usb_serial_ctrl_ep(verilog) instance rom_addr[6:0] 
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":268:2:268:7|Found counter in view:work.usb_spi_bridge_ep(verilog) instance data_out_length[15:0] 
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":268:2:268:7|Found counter in view:work.usb_spi_bridge_ep(verilog) instance data_in_length[15:0] 
Encoding state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|There are no possible illegal states for state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MF179 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":121:4:121:24|Found 7 by 7 bit equality operator ('==') un1_dev_addr (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
Encoding state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|There are no possible illegal states for state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MF179 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":113:4:113:24|Found 7 by 7 bit equality operator ('==') un1_dev_addr (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 157MB)

@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[1\]\.ep_state_1_[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[1\]\.ep_state_1_[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[0\]\.ep_state_0_[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[0\]\.ep_state_0_[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.last_data_toggle (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 158MB)

@N: FA113 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":114:4:114:25|Pipelining module un1_rx_endp. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Pushed in register endp[3:0].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Pushed in register current_endp[0].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":322:2:322:7|Pushed in register token_payload[11:0].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pushed in register current_endp[1:0].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Pushed in register data_toggle[1:0].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Pushed in register ep_put_addr\\\[0\\\].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Pushed in register ep_put_addr\\\[1\\\].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pushed in register ep_get_addr\\\[0\\\].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pushed in register ep_get_addr\\\[1\\\].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|Pushed in register ep_state_0_.
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|Pushed in register ep_state_1_.
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pushed in register data_toggle[2:0].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pushed in register ep_get_addr\\\[2\\\].
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|Pushed in register ep_state_2_.
@N: MF169 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":118:2:118:7|Pushed in register in_ep_data_put.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)

@N: FO126 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":260:2:260:7|Generating RAM tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer[7:0]
@N: FO126 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Generating RAM tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_data_buffer[7:0]
@N: FX214 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":339:4:339:7|Generating ROM tinyfpga_bootloader_inst.ctrl_ep_inst.in_ep_data_1[7:0] (in view: work.TinyFPGA_EX(verilog)).
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":260:2:260:7|Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_8 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":260:2:260:7|Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_9 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_7. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 185MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.29ns		 800 /       513
   2		0h:00m:02s		    -2.29ns		 796 /       513
   3		0h:00m:02s		    -2.29ns		 798 /       513
   4		0h:00m:02s		    -2.04ns		 798 /       513
   5		0h:00m:02s		    -2.29ns		 799 /       513
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp[0] (in view: work.TinyFPGA_EX(verilog)) with 32 loads 3 times to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.bytes_sent[0] (in view: work.TinyFPGA_EX(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.bytes_sent[1] (in view: work.TinyFPGA_EX(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.bytes_sent[2] (in view: work.TinyFPGA_EX(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[0\]\.ep_get_addr_0_[0] (in view: work.TinyFPGA_EX(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":240:2:240:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.full_pid[2] (in view: work.TinyFPGA_EX(verilog)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":240:2:240:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.full_pid[1] (in view: work.TinyFPGA_EX(verilog)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp[1] (in view: work.TinyFPGA_EX(verilog)) with 32 loads 3 times to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":168:2:168:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid (in view: work.TinyFPGA_EX(verilog)) with 54 loads 2 times to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[1\]\.ep_state_1__ns_1_0_.m17 (in view: work.TinyFPGA_EX(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 16 Registers via timing driven replication
Added 15 LUTs via timing driven replication

   6		0h:00m:02s		    -1.50ns		 849 /       529
   7		0h:00m:02s		    -1.52ns		 852 /       529


   8		0h:00m:02s		    -1.52ns		 851 /       529

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 185MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO129 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":299:4:299:7|Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0] is reduced to a combinational gate by constant propagation.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":17:9:17:14|Tristate driver pin_26_obuft.un1[0] (in view: work.TinyFPGA_EX(verilog)) on net pin_26 (in view: work.TinyFPGA_EX(verilog)) has its enable tied to GND.
@W: MO160 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|Register bit tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.\.ep_state_2_[1] (in view view:work.TinyFPGA_EX(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst..ep_state_2_[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|Removing FSM register tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.\.ep_state_2_[0] (in view view:work.TinyFPGA_EX(verilog)) because its output is a constant.

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 185MB)

@N: MT611 :|Automatically generated clock usb_pll_inst|CLKOP_inferred_clock is not used and is being removed
@N: MT617 :|Automatically generated clock usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1] has lost its master clock usb_pll_inst|CLKOP_inferred_clock and is being removed
@N: MT611 :|Automatically generated clock usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 510 clock pin(s) of sequential element(s)
0 instances converted, 510 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       pin_clk             port                   10         boot_delay[0]  
=======================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                         Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       usb_pll_inst_inst.PLLInst_0     EHXPLLL                510        tinyfpga_bootloader_inst.count_down     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 185MB)

Writing Analyst data base C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\synwork\diamond_impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\diamond_impl.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 186MB peak: 188MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 183MB peak: 188MB)

@W: MT246 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":94:10:94:21|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\impl\source\usb_pll_inst.v":54:12:54:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock TinyFPGA_EX|pin_clk with period 2.28ns. Please declare a user-defined clock on object "p:pin_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 19 19:52:46 2018
#


Top view:               TinyFPGA_EX
Requested Frequency:    437.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.992

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
TinyFPGA_EX|pin_clk     437.8 MHz     372.1 MHz     2.284         2.688         -0.403     inferred     Autoconstr_clkgroup_0
System                  177.9 MHz     151.2 MHz     5.622         6.614         -0.992     system       system_clkgroup      
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
System               System               |  5.622       -0.992  |  No paths    -      |  No paths    -      |  No paths    -    
System               TinyFPGA_EX|pin_clk  |  2.284       -0.156  |  No paths    -      |  No paths    -      |  No paths    -    
TinyFPGA_EX|pin_clk  TinyFPGA_EX|pin_clk  |  2.284       -0.403  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TinyFPGA_EX|pin_clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                      Arrival           
Instance          Reference               Type        Pin     Net               Time        Slack 
                  Clock                                                                           
--------------------------------------------------------------------------------------------------
boot_delay[0]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[0]     0.853       -0.403
boot_delay[1]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[1]     0.853       -0.342
boot_delay[2]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[2]     0.853       -0.342
boot_delay[3]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[3]     0.853       -0.281
boot_delay[4]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[4]     0.853       -0.281
boot_delay[5]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[5]     0.853       -0.220
boot_delay[6]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[6]     0.853       -0.220
boot_delay[8]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[8]     0.907       0.546 
boot_delay[7]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[7]     0.853       0.600 
initiate_boot     TinyFPGA_EX|pin_clk     FD1S3AX     Q       initiate_boot     1.048       0.792 
==================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                        Required           
Instance          Reference               Type        Pin     Net                 Time         Slack 
                  Clock                                                                              
-----------------------------------------------------------------------------------------------------
boot_delay[7]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[7]     2.230        -0.403
boot_delay[8]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[8]     2.230        -0.403
boot_delay[5]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[5]     2.230        -0.342
boot_delay[6]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[6]     2.230        -0.342
boot_delay[3]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[3]     2.230        -0.281
boot_delay[4]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[4]     2.230        -0.281
boot_delay[1]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[1]     2.230        -0.220
boot_delay[2]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[2]     2.230        -0.220
boot_delay[0]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[0]     2.230        0.600 
initiate_boot     TinyFPGA_EX|pin_clk     FD1S3AX     D       N_13977_0           2.230        0.792 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.634
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                5
    Starting point:                          boot_delay[0] / Q
    Ending point:                            boot_delay[8] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[0]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[0]           Net         -        -       -         -           1         
boot_delay_cry_0[0]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[0]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[0]       Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.936       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.936       -         
boot_delay_cry_0[7]     CCU2C       S1       Out     0.698     2.634       -         
boot_delay_s[8]         Net         -        -       -         -           1         
boot_delay[8]           FD1P3AX     D        In      0.000     2.634       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.634
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                5
    Starting point:                          boot_delay[0] / Q
    Ending point:                            boot_delay[7] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[0]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[0]           Net         -        -       -         -           1         
boot_delay_cry_0[0]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[0]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[0]       Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.936       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.936       -         
boot_delay_cry_0[7]     CCU2C       S0       Out     0.698     2.634       -         
boot_delay_s[7]         Net         -        -       -         -           1         
boot_delay[7]           FD1P3AX     D        In      0.000     2.634       -         
=====================================================================================


Path information for path number 3: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.342

    Number of logic level(s):                4
    Starting point:                          boot_delay[1] / Q
    Ending point:                            boot_delay[8] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[1]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[1]           Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       A0       In      0.000     0.853       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[7]     CCU2C       S1       Out     0.698     2.572       -         
boot_delay_s[8]         Net         -        -       -         -           1         
boot_delay[8]           FD1P3AX     D        In      0.000     2.572       -         
=====================================================================================


Path information for path number 4: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.342

    Number of logic level(s):                4
    Starting point:                          boot_delay[2] / Q
    Ending point:                            boot_delay[8] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[2]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[2]           Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[7]     CCU2C       S1       Out     0.698     2.572       -         
boot_delay_s[8]         Net         -        -       -         -           1         
boot_delay[8]           FD1P3AX     D        In      0.000     2.572       -         
=====================================================================================


Path information for path number 5: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.342

    Number of logic level(s):                4
    Starting point:                          boot_delay[0] / Q
    Ending point:                            boot_delay[5] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[0]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[0]           Net         -        -       -         -           1         
boot_delay_cry_0[0]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[0]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[0]       Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[5]     CCU2C       S0       Out     0.698     2.572       -         
boot_delay_s[5]         Net         -        -       -         -           1         
boot_delay[5]           FD1P3AX     D        In      0.000     2.572       -         
=====================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                   Arrival           
Instance                                                                           Reference     Type        Pin     Net                      Time        Slack 
                                                                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]     System        FD1S3AX     Q       current_endp_fast[0]     0.955       -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][0]      System        FD1P3IX     Q       ep_get_addr\[0\][0]      0.853       -0.890
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][0]      System        FD1P3IX     Q       ep_get_addr\[1\][0]      0.853       -0.890
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_0_rep1      System        FD1S3AX     Q       current_endp_0_rep1      0.985       -0.859
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][1]      System        FD1P3IX     Q       ep_get_addr\[0\][1]      0.853       -0.730
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][1]      System        FD1P3IX     Q       ep_get_addr\[1\][1]      0.853       -0.730
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][2]      System        FD1P3IX     Q       ep_get_addr\[0\][2]      0.853       -0.727
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][2]      System        FD1P3IX     Q       ep_get_addr\[1\][2]      0.853       -0.727
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][4]      System        FD1P3IX     Q       ep_get_addr\[0\][4]      0.853       -0.681
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][4]      System        FD1P3IX     Q       ep_get_addr\[1\][4]      0.853       -0.681
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                   Required           
Instance                                                                     Reference     Type        Pin     Net                      Time         Slack 
                                                                             Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[1]     System        FD1S3AX     D       data_shift_reg_15[1]     5.568        -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[2]     System        FD1S3AX     D       data_shift_reg_15[2]     5.568        -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[3]     System        FD1S3AX     D       data_shift_reg_15[3]     5.568        -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[4]     System        FD1S3AX     D       data_shift_reg_15[4]     5.568        -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[5]     System        FD1S3AX     D       data_shift_reg_15[5]     5.568        -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[6]     System        FD1S3AX     D       data_shift_reg_15[6]     5.568        -0.992
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[0]     System        FD1S3AX     D       data_shift_reg_15[0]     5.568        -0.589
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[7]     System        FD1S3AX     D       data_shift_reg_15[7]     5.568        -0.589
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state[0]          System        FD1P3AX     D       pkt_state_cnst[0]        5.568        -0.553
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state[1]          System        FD1P3AX     D       pkt_state_cnst[1]        5.568        -0.553
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.622
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.568

    - Propagation time:                      6.561
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.992

    Number of logic level(s):                10
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[1] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]          FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                    Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     Z        Out     0.708     1.663       -         
N_143                                                                                   Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     A        In      0.000     1.663       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     Z        Out     0.819     2.482       -         
un16_ep_get_addr[0]                                                                     Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        C1       In      0.000     2.482       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        COUT     Out     0.900     3.382       -         
more_data_to_send_cry_0                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        CIN      In      0.000     3.382       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        COUT     Out     0.061     3.443       -         
more_data_to_send_cry_2                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        CIN      In      0.000     3.443       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        COUT     Out     0.061     3.504       -         
more_data_to_send_cry_4                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        CIN      In      0.000     3.504       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        S1       Out     0.860     4.364       -         
more_data_to_send                                                                       Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     C        In      0.000     4.364       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     Z        Out     0.798     5.162       -         
data_shift_reg_1_sqmuxa                                                                 Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[1]          ORCALUT4     C        In      0.000     5.162       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[1]          ORCALUT4     Z        Out     0.606     5.768       -         
data_shift_reg_11_am[1]                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[1]             PFUMX        BLUT     In      0.000     5.768       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[1]             PFUMX        Z        Out     0.403     6.170       -         
data_shift_reg_11[1]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[1]            ORCALUT4     D        In      0.000     6.170       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[1]            ORCALUT4     Z        Out     0.390     6.561       -         
data_shift_reg_15[1]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[1]                FD1S3AX      D        In      0.000     6.561       -         
======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.622
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.568

    - Propagation time:                      6.561
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.992

    Number of logic level(s):                10
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[5] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]          FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                    Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     Z        Out     0.708     1.663       -         
N_143                                                                                   Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     A        In      0.000     1.663       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     Z        Out     0.819     2.482       -         
un16_ep_get_addr[0]                                                                     Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        C1       In      0.000     2.482       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        COUT     Out     0.900     3.382       -         
more_data_to_send_cry_0                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        CIN      In      0.000     3.382       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        COUT     Out     0.061     3.443       -         
more_data_to_send_cry_2                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        CIN      In      0.000     3.443       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        COUT     Out     0.061     3.504       -         
more_data_to_send_cry_4                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        CIN      In      0.000     3.504       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        S1       Out     0.860     4.364       -         
more_data_to_send                                                                       Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     C        In      0.000     4.364       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     Z        Out     0.798     5.162       -         
data_shift_reg_1_sqmuxa                                                                 Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[5]          ORCALUT4     C        In      0.000     5.162       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[5]          ORCALUT4     Z        Out     0.606     5.768       -         
data_shift_reg_11_am[5]                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[5]             PFUMX        BLUT     In      0.000     5.768       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[5]             PFUMX        Z        Out     0.403     6.170       -         
data_shift_reg_11[5]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[5]            ORCALUT4     D        In      0.000     6.170       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[5]            ORCALUT4     Z        Out     0.390     6.561       -         
data_shift_reg_15[5]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[5]                FD1S3AX      D        In      0.000     6.561       -         
======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.622
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.568

    - Propagation time:                      6.561
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.992

    Number of logic level(s):                10
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[2] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]          FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                    Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     Z        Out     0.708     1.663       -         
N_143                                                                                   Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     A        In      0.000     1.663       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     Z        Out     0.819     2.482       -         
un16_ep_get_addr[0]                                                                     Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        C1       In      0.000     2.482       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        COUT     Out     0.900     3.382       -         
more_data_to_send_cry_0                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        CIN      In      0.000     3.382       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        COUT     Out     0.061     3.443       -         
more_data_to_send_cry_2                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        CIN      In      0.000     3.443       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        COUT     Out     0.061     3.504       -         
more_data_to_send_cry_4                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        CIN      In      0.000     3.504       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        S1       Out     0.860     4.364       -         
more_data_to_send                                                                       Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     C        In      0.000     4.364       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     Z        Out     0.798     5.162       -         
data_shift_reg_1_sqmuxa                                                                 Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[2]          ORCALUT4     C        In      0.000     5.162       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[2]          ORCALUT4     Z        Out     0.606     5.768       -         
data_shift_reg_11_am[2]                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[2]             PFUMX        BLUT     In      0.000     5.768       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[2]             PFUMX        Z        Out     0.403     6.170       -         
data_shift_reg_11[2]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[2]            ORCALUT4     D        In      0.000     6.170       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[2]            ORCALUT4     Z        Out     0.390     6.561       -         
data_shift_reg_15[2]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[2]                FD1S3AX      D        In      0.000     6.561       -         
======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.622
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.568

    - Propagation time:                      6.561
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.992

    Number of logic level(s):                10
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]          FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                    Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     Z        Out     0.708     1.663       -         
N_143                                                                                   Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     A        In      0.000     1.663       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     Z        Out     0.819     2.482       -         
un16_ep_get_addr[0]                                                                     Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        C1       In      0.000     2.482       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        COUT     Out     0.900     3.382       -         
more_data_to_send_cry_0                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        CIN      In      0.000     3.382       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        COUT     Out     0.061     3.443       -         
more_data_to_send_cry_2                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        CIN      In      0.000     3.443       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        COUT     Out     0.061     3.504       -         
more_data_to_send_cry_4                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        CIN      In      0.000     3.504       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        S1       Out     0.860     4.364       -         
more_data_to_send                                                                       Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     C        In      0.000     4.364       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     Z        Out     0.798     5.162       -         
data_shift_reg_1_sqmuxa                                                                 Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[3]          ORCALUT4     C        In      0.000     5.162       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[3]          ORCALUT4     Z        Out     0.606     5.768       -         
data_shift_reg_11_am[3]                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[3]             PFUMX        BLUT     In      0.000     5.768       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[3]             PFUMX        Z        Out     0.403     6.170       -         
data_shift_reg_11[3]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[3]            ORCALUT4     D        In      0.000     6.170       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[3]            ORCALUT4     Z        Out     0.390     6.561       -         
data_shift_reg_15[3]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[3]                FD1S3AX      D        In      0.000     6.561       -         
======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.622
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.568

    - Propagation time:                      6.561
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.992

    Number of logic level(s):                10
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]          FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                    Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]         ORCALUT4     Z        Out     0.708     1.663       -         
N_143                                                                                   Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     A        In      0.000     1.663       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]           ORCALUT4     Z        Out     0.819     2.482       -         
un16_ep_get_addr[0]                                                                     Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        C1       In      0.000     2.482       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0     CCU2C        COUT     Out     0.900     3.382       -         
more_data_to_send_cry_0                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        CIN      In      0.000     3.382       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0     CCU2C        COUT     Out     0.061     3.443       -         
more_data_to_send_cry_2                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        CIN      In      0.000     3.443       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0     CCU2C        COUT     Out     0.061     3.504       -         
more_data_to_send_cry_4                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        CIN      In      0.000     3.504       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0     CCU2C        S1       Out     0.860     4.364       -         
more_data_to_send                                                                       Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     C        In      0.000     4.364       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_RNIPEMH1[2]            ORCALUT4     Z        Out     0.798     5.162       -         
data_shift_reg_1_sqmuxa                                                                 Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[4]          ORCALUT4     C        In      0.000     5.162       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11_am[4]          ORCALUT4     Z        Out     0.606     5.768       -         
data_shift_reg_11_am[4]                                                                 Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[4]             PFUMX        BLUT     In      0.000     5.768       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_11[4]             PFUMX        Z        Out     0.403     6.170       -         
data_shift_reg_11[4]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[4]            ORCALUT4     D        In      0.000     6.170       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_RNO[4]            ORCALUT4     Z        Out     0.390     6.561       -         
data_shift_reg_15[4]                                                                    Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[4]                FD1S3AX      D        In      0.000     6.561       -         
======================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 183MB peak: 188MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 183MB peak: 188MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_25f-6

Register bits: 502 of 24288 (2%)
PIC Latch:       0
I/O cells:       12


Details:
BB:             2
CCU2C:          100
DPR16X4C:       18
EHXPLLL:        1
FD1P3AX:        248
FD1P3IX:        18
FD1P3JX:        8
FD1S3AX:        140
FD1S3AY:        1
FD1S3IX:        83
FD1S3JX:        2
GSR:            1
IB:             2
IFS1P3DX:       1
INV:            5
OB:             7
OBZ:            1
OFS1P3DX:       1
ORCALUT4:       811
PFUMX:          33
PUR:            1
ROM16X1A:       2
ROM32X1A:       4
ROM64X1A:       8
USRMCLK:        1
VHI:            11
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 38MB peak: 188MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Feb 19 19:52:46 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5U" -d LFE5U-25F -path "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl" -path "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX"   "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl/diamond_impl.edi" "diamond_impl.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="EOP"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CRC16_1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DATA_OR_CRC16_0"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PID"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SE1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SE0"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DJ"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RCVD_DATA_END"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RCVD_DATA_START"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RCVD_OUT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GETTING_PKT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PUTTING_PKT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="READY_FOR_PKT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX_OUT_PACKET_SIZE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_OUT_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WAIT_ACK"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SEND_DATA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RCVD_IN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="GETTING_PKT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="PUTTING_PKT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="READY_FOR_PKT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MAX_IN_PACKET_SIZE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_IN_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_OUT_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_IN_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_IN_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_OUT_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_IN_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_OUT_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_IN_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_OUT_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SPI_END"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SPI_GET_BIT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SPI_SEND_BIT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SPI_START"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SPI_IDLE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_DO_IN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_DO_OUT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_SAVE_DIL_HI"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_SAVE_DIL_LO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_SAVE_DOL_HI"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_SAVE_DOL_LO"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_OP_BOOT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_PRE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CMD_IDLE"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="STATUS_OUT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="STATUS_IN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DATA_OUT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DATA_IN"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SETUP"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_OUT_EPS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="NUM_IN_EPS"  />
Writing the design to diamond_impl.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "ECP5U" -d LFE5U-25F  -p "C:/lscc/diamond/3.9_x64/ispfpga/sa5p00/data"  -p "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl" -p "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX"  "diamond_impl.ngo" "diamond_impl.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'diamond_impl.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_COUT" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_COUT" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_COUT" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_COUT" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_S0" arg2="tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_cry_0_S0[0]" arg2="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_COUT[15]" arg2="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_S1[15]" arg2="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_cry_0_S0[0]" arg2="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_COUT[15]" arg2="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_S1[15]" arg2="tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_S0[0]" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_COUT[5]" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_COUT" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S1" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_COUT" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_S0" arg2="tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0dup_0_S0" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0dup_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_COUT" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_S0" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/pwm_cnt_cry_0_S0[0]" arg2="tinyfpga_bootloader_inst/pwm_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/pwm_cnt_s_0_COUT[7]" arg2="tinyfpga_bootloader_inst/pwm_cnt_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/pwm_cnt_s_0_S1[7]" arg2="tinyfpga_bootloader_inst/pwm_cnt_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_COUT" arg2="tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_S1" arg2="tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_COUT" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_S1" arg2="tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_COUT" arg2="tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_S1" arg2="tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_0_0_S0" arg2="tinyfpga_bootloader_inst/led_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_0_0_S1" arg2="tinyfpga_bootloader_inst/led_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_1_0_S0" arg2="tinyfpga_bootloader_inst/led_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_1_0_S1" arg2="tinyfpga_bootloader_inst/led_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_3_0_S0" arg2="tinyfpga_bootloader_inst/led_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_3_0_S1" arg2="tinyfpga_bootloader_inst/led_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_5_0_S0" arg2="tinyfpga_bootloader_inst/led_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_5_0_S1" arg2="tinyfpga_bootloader_inst/led_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_7_0_COUT" arg2="tinyfpga_bootloader_inst/led_cry_7_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tinyfpga_bootloader_inst/led_cry_7_0_S0" arg2="tinyfpga_bootloader_inst/led_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="boot_delay_cry_0_S0[0]" arg2="boot_delay_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="boot_delay_cry_0_COUT[7]" arg2="boot_delay_cry_0_COUT[7]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="100"  />

Design Results:
   1512 blocks expanded
Complete the first expansion.
Writing 'diamond_impl.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "ECP5U" -p LFE5U-25F -t CSFBGA285 -s 6 -oc Commercial   "diamond_impl.ngd" -o "diamond_impl_map.ncd" -pr "diamond_impl.prf" -mp "diamond_impl.mrp" -lpf "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/impl/diamond_impl_synplify.lpf" -lpf "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/diamond.lpf"             
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: diamond_impl.ngd
   Picdevice="LFE5U-25F"

   Pictype="CSFBGA285"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-25FCSFBGA285, Performance used: 6.

Loading device for application baspr from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Preliminary    Version 1.35.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    502 out of 24642 (2%)
      PFU registers:          500 out of 24288 (2%)
      PIO registers:            2 out of   354 (1%)
   Number of SLICEs:       690 out of 12144 (6%)
      SLICEs as Logic/ROM:    636 out of 12144 (5%)
      SLICEs as RAM:           54 out of  9108 (1%)
      SLICEs as Carry:        100 out of 12144 (1%)
   Number of LUT4s:        1157 out of 24288 (5%)
      Number used as logic LUTs:        849
      Number used as distributed RAM:   108
      Number used as ripple logic:      200
      Number used as shift registers:     0
   Number of PIO sites used: 12 out of 118 (10%)
   Number of block RAMs:  0 out of 56 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 56 (0 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  2
     Net pin_clk_c: 7 loads, 7 rising, 0 falling (Driver: PIO pin_clk )
     Net clk_48mhz: 336 loads, 336 rising, 0 falling (Driver: usb_pll_inst_inst/PLLInst_0 )
   Number of Clock Enables:  38
     Net initiate_boot: 5 loads, 5 LSLICEs
     Net get_spi_out_data_q_RNI6Q2O: 5 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_get_bit_q: 5 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/us_rst: 5 loads, 5 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_tx_inst/bit_count14: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/in_xfr_state_i_d[1]: 2 loads, 2 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/tx_pkt_start: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_tx_inst/un1_pkt_state41_3_i: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_tx_inst/oe_shift_reg_0_sqmuxa_1_i: 6 loads, 6 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_tx_inst/g0_0_11: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_tx_inst/un1_pkt_state41_1_i: 2 loads, 2 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_tx_inst/crc16_1_sqmuxa_i: 8 loads, 8 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/token_payload_1_sqmuxa_i: 6 loads, 6 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/rx_data_buffer_1_sqmuxa_i: 5 loads, 5 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/line_state_valid: 6 loads, 6 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/full_pid_1_sqmuxa_i: 8 loads, 8 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/addr4: 6 loads, 6 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/crc5_1_sqmuxa_i: 11 loads, 11 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un1_out_ep_setup_1_sqmuxa_5: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/out_xfr_state_297_d: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/out_xfr_start_0_sqmuxa: 2 loads, 2 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un1_ep_put_addr[1]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un1_ep_put_addr[0]_0_sqmuxa: 6 loads, 6 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/N_185: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/N_183: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/N_184: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_lengthe: 8 loads, 8 LSLICEs
     Net tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_1_sqmuxa: 5 loads, 5 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/new_dev_addr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/save_dev_addr_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addre: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/raw_setup_data[7]_0_sqmuxa: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/raw_setup_data[6]_0_sqmuxa: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/raw_setup_data[3]_0_sqmuxa: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/raw_setup_data[2]_0_sqmuxa: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/raw_setup_data[1]_0_sqmuxa: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/raw_setup_data[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/dev_addr_i_0_sqmuxa: 4 loads, 4 LSLICEs
   Number of LSRs:  16
     Net tinyfpga_bootloader_inst/sof_valid: 17 loads, 17 LSLICEs
     Net tinyfpga_bootloader_inst/us_rst: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/count_down_0_sqmuxa_RNIR539: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/line_state33: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/ep_state_1__ns_i[0]: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/ep_state_1__355_d: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/ep_state_0__464_d: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_in_ep_stall: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/current_endp_RNI9SL05_1[0]: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_state_1__260_d: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_state_0__291_d: 4 loads, 4 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/current_endp_RNI9SL05[0]: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/current_endp_RNI9SL05_0[0]: 3 loads, 3 LSLICEs
     Net tinyfpga_bootloader_inst/send_zero_length_data_pkt_0_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/N_446_i: 2 loads, 2 LSLICEs
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/status_stage_end: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/un16_ep_get_addr[1]: 45 loads
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/un16_ep_get_addr[0]: 44 loads
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/un16_ep_get_addr[2]: 44 loads
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/un16_ep_get_addr[3]: 44 loads
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_rx_inst/packet_valid: 44 loads
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr[1]: 36 loads
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr[2]: 35 loads
     Net tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr[3]: 35 loads
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/buffer_get_addr[0]: 32 loads
     Net tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/buffer_get_addr[1]: 32 loads
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;pin_io3&quot; SITE &quot;N18&quot; ;&quot;: " arg1="pin_io3" arg2="N18"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;pin_io2&quot; SITE &quot;R18&quot; ;&quot;: " arg1="pin_io2" arg2="R18"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;pin_mosi&quot; SITE &quot;U18&quot; ;&quot;: " arg1="pin_mosi" arg2="U18"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;pin_cs&quot; SITE &quot;U17&quot; ;&quot;: " arg1="pin_cs" arg2="U17"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;pin_miso&quot; SITE &quot;T18&quot; ;&quot;: " arg1="pin_miso" arg2="T18"  />
 

   Number of warnings:  5
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 116 MB

Dumping design to file diamond_impl_map.ncd.

mpartrce -p "diamond_impl.p2t" -f "diamond_impl.p3t" -tf "diamond_impl.pt" "diamond_impl_map.ncd" "diamond_impl.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "diamond_impl_map.ncd"
Mon Feb 19 19:52:52 2018

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF diamond_impl_map.ncd diamond_impl.dir/5_1.ncd diamond_impl.prf
Preference file: diamond_impl.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file diamond_impl_map.ncd.
Design name: TinyFPGA_EX
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CSFBGA285
Performance: 6
Loading device for application par from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Preliminary    Version 1.35.
Performance Hardware Data Status:   Final          Version 50.1.
License checked out.


Ignore Preference Error(s):  True
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="diamond_impl.prf(10): Semantic error in &quot;LOCATE COMP &quot;pin_io3&quot; SITE &quot;N18&quot; ;&quot;: " arg1="pin_io3" arg2="N18"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="diamond_impl.prf(11): Semantic error in &quot;LOCATE COMP &quot;pin_io2&quot; SITE &quot;R18&quot; ;&quot;: " arg1="pin_io2" arg2="R18"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="diamond_impl.prf(12): Semantic error in &quot;LOCATE COMP &quot;pin_mosi&quot; SITE &quot;U18&quot; ;&quot;: " arg1="pin_mosi" arg2="U18"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="diamond_impl.prf(13): Semantic error in &quot;LOCATE COMP &quot;pin_cs&quot; SITE &quot;U17&quot; ;&quot;: " arg1="pin_cs" arg2="U17"  />
    <postMsg mid="1103808" type="Warning" dynamic="3" navigation="0" arg0="diamond_impl.prf(14): Semantic error in &quot;LOCATE COMP &quot;pin_miso&quot; SITE &quot;T18&quot; ;&quot;: " arg1="pin_miso" arg2="T18"  />
Device utilization summary:

   PIO (prelim)      12/197           6% used
                     12/118          10% bonded
   IOLOGIC            2/199           1% used

   SLICE            690/12144         5% used

   PLL                1/2            50% used
   CCLK               1/1           100% used


Number of Signals: 1734
Number of Connections: 5011

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk_48mhz (driver: usb_pll_inst_inst/PLLInst_0, clk/ce/sr load #: 336/0/0)
    pin_clk_c (driver: pin_clk, clk/ce/sr load #: 7/0/0)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
.......................
Placer score = 218093.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  216013
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 12 (8%)
  GR_PCLK    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_48mhz" from CLKOP on comp "usb_pll_inst_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 69

  PRIMARY  : 1 out of 16 (6%)

Quadrant TR Clocks:
  PRIMARY "clk_48mhz" from CLKOP on comp "usb_pll_inst_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 8

  PRIMARY  : 1 out of 16 (6%)

Quadrant BL Clocks:
  PRIMARY "clk_48mhz" from CLKOP on comp "usb_pll_inst_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 127
  PRIMARY "pin_clk_c" from comp "pin_clk" on CLK_PIN site "B18 (PL23C)", CLK/CE/SR load = 2

  PRIMARY  : 2 out of 16 (12%)

Quadrant BR Clocks:
  PRIMARY "clk_48mhz" from CLKOP on comp "usb_pll_inst_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 132
  PRIMARY "pin_clk_c" from comp "pin_clk" on CLK_PIN site "B18 (PL23C)", CLK/CE/SR load = 5

  PRIMARY  : 2 out of 16 (12%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   12 out of 197 (6.1%) PIO sites used.
   12 out of 118 (10.2%) bonded PIO sites used.
   Number of PIO comps: 12; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 6 (  0%)  | 3.3V       | -          | -          |
| 1        | 0 / 6 (  0%)  | 3.3V       | -          | -          |
| 2        | 3 / 21 ( 14%) | 3.3V       | -          | -          |
| 3        | 0 / 28 (  0%) | 1.8V       | -          | -          |
| 6        | 3 / 26 ( 11%) | 3.3V       | -          | -          |
| 7        | 1 / 18 (  5%) | 3.3V       | -          | -          |
| 8        | 5 / 13 ( 38%) | 3.3V       | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 8 secs 

Dumping design to file diamond_impl.dir/5_1.ncd.

0 connections routed; 5011 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 19:53:03 02/19/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:53:03 02/19/18

Start NBR section for initial routing at 19:53:03 02/19/18
Level 1, iteration 1
0(0.00%) conflict; 3938(78.59%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.406ns/0.000ns; real time: 11 secs 
Level 4, iteration 1
154(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 11 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:53:03 02/19/18
Level 4, iteration 1
63(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 11 secs 
Level 4, iteration 2
27(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 
Level 4, iteration 4
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:53:04 02/19/18

Start NBR section for re-routing at 19:53:04 02/19/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.373ns/0.000ns; real time: 12 secs 

Start NBR section for post-routing at 19:53:04 02/19/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 10.373ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 13 secs 
Total REAL time: 13 secs 
Completely routed.
End of route.  5011 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file diamond_impl.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 10.373
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.195
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 13 secs 
Total REAL time to completion: 13 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -w "diamond_impl.ncd" -f "diamond_impl.t2b" -e -s "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/diamond.sec" -k "C:/Users/lvale/Documents/TinyFPGA/repos/TinyFPGA-Bootloader/boards/TinyFPGA_EX/diamond.bek" "diamond_impl.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file diamond_impl.ncd.
Design name: TinyFPGA_EX
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CSFBGA285
Performance: 6
Loading device for application Bitgen from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Preliminary    Version 1.35.
Performance Hardware Data Status:   Final          Version 50.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from diamond_impl.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           38.8  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                       SPI_QUAD  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                             ON  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.23.
 
Saving bit stream in "diamond_impl.bit".
