(pcb "/home/owen/Code/PlatformIO/FujiSim_Test1/KiCad7/FujiNet_Z80Bus_Modules/SPI-Z80-BUS_ZXspectrum/SPI-Z80-BUS_ZXspectrum_impl/SPI-Z80-BUS_ZXspectrum_impl.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  210000 -82000  55000 -82000  55000 -27000  210000 -27000
            210000 -82000)
    )
    (keepout "" (polygon F.Cu 0  55000 -29000  55000 -80000  57000 -80000  57000 -29000
            55000 -29000))
    (keepout "" (polygon B.Cu 0  55000 -29000  55000 -80000  57000 -80000  57000 -29000
            55000 -29000))
    (keepout "" (polygon F.Cu 0  208000 -29000  208000 -80000  210000 -80000  210000 -29000
            208000 -29000))
    (keepout "" (polygon B.Cu 0  208000 -29000  208000 -80000  210000 -80000  210000 -29000
            208000 -29000))
    (keepout "" (polygon F.Cu 0  55000 -27000  210000 -27000  210000 -29000  55000 -29000
            55000 -27000))
    (keepout "" (polygon B.Cu 0  55000 -27000  210000 -27000  210000 -29000  55000 -29000
            55000 -27000))
    (keepout "" (polygon F.Cu 0  55000 -80000  210000 -80000  210000 -82000  55000 -82000
            55000 -80000))
    (keepout "" (polygon B.Cu 0  55000 -80000  210000 -80000  210000 -82000  55000 -82000
            55000 -80000))
    (via "Via[0-1]_1000:500_um")
    (rule
      (width 400)
      (clearance 600.1)
      (clearance 600.1 (type default_smd))
      (clearance 150 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place LOCAL_CONTROL1 175000.000000 -77000.000000 front 90.000000 (PN LOCAL_CONTROL))
      (place J1 59000.000000 -77000.000000 front 90.000000 (PN PinHeader_2.54mm))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place ZX80_CONTROL.RD1 107220.000000 -75635.000000 front 90.000000 (PN 74HC165N))
      (place LOCAL_D.WR1 68260.000000 -42000.000000 front 90.000000 (PN 74595N))
      (place LOCAL_D.RD1 68220.000000 -57500.000000 front 90.000000 (PN 74HC165N))
      (place ESP_CONTROL.WR1 107220.000000 -42635.000000 front 90.000000 (PN 74595N))
      (place "LOCAL_ADDR-H.WR1" 181220.000000 -41620.000000 front 90.000000 (PN 74595N))
      (place "LOCAL_ADDR-L.WR1" 151220.000000 -42000.000000 front 90.000000 (PN 74595N))
      (place "LOCAL_A-H.RD1" 181220.000000 -57000.000000 front 90.000000 (PN 74HC165N))
      (place "LOCAL_A-L.RD1" 151220.000000 -57000.000000 front 90.000000 (PN 74HC165N))
    )
    (component "Diode_THT:D_T-1_P5.08mm_Horizontal"
      (place D5 160000.000000 -66920.000000 front -90.000000 (PN 1N4148))
      (place D3 152000.000000 -67000.000000 front -90.000000 (PN 1N4148))
      (place D7 198460.000000 -74000.000000 front 0.000000 (PN 1N4148))
      (place D1 143000.000000 -35000.000000 front 0.000000 (PN 1N4148))
      (place D4 156000.000000 -67000.000000 front -90.000000 (PN 1N4148))
      (place D6 164000.000000 -66920.000000 front -90.000000 (PN 1N4148))
      (place D2 98000.000000 -35000.000000 front 0.000000 (PN 1N4148))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place IC1 74375.000000 -76800.000000 front 90.000000 (PN 74HC32N))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J6 175000.000000 -39000.000000 front 0.000000 (PN "LOCAL_A-L"))
      (place J3 59000.000000 -39000.000000 front 0.000000 (PN ESP_SPI_INT))
      (place J7 205000.000000 -39000.000000 front 0.000000 (PN "LOCAL_A-H"))
      (place J2 98000.000000 -39000.000000 front 0.000000 (PN LOCAL_D))
      (place J4 143000.000000 -39000.000000 front 0.000000 (PN ESP_CONTROL))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 198000.000000 -69000.000000 front 180.000000 (PN LOCAL_CONTROL.Bias))
      (place ESP_CONTROL.Bias1 139000.000000 -36000.000000 front -90.000000 (PN "4609M-101-103LF"))
      (place LOCAL_D.Bias1 94000.000000 -36000.000000 front -90.000000 (PN "4609M-101-103LF"))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place CONTROL.SELECT1 107000.000000 -58620.000000 front 90.000000 (PN 74HC244N))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x10_P2.54mm_Vertical
      (place J5 143000.000000 -77000.000000 front 90.000000 (PN Z80_CONTROL))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 59000.000000 -68000.000000 front 0.000000 (PN 22K))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Diode_THT:D_T-1_P5.08mm_Horizontal"
      (outline (path signal 120  820 1420  4260 1420))
      (outline (path signal 120  820 1240  820 1420))
      (outline (path signal 120  820 -1240  820 -1420))
      (outline (path signal 120  820 -1420  4260 -1420))
      (outline (path signal 120  1300 1420  1300 -1420))
      (outline (path signal 120  1420 1420  1420 -1420))
      (outline (path signal 120  1540 1420  1540 -1420))
      (outline (path signal 120  4260 1420  4260 1240))
      (outline (path signal 120  4260 -1420  4260 -1240))
      (outline (path signal 50  -1250 1550  -1250 -1550))
      (outline (path signal 50  -1250 -1550  6330 -1550))
      (outline (path signal 50  6330 1550  -1250 1550))
      (outline (path signal 50  6330 -1550  6330 1550))
      (outline (path signal 100  0 0  940 0))
      (outline (path signal 100  940 1300  940 -1300))
      (outline (path signal 100  940 -1300  4140 -1300))
      (outline (path signal 100  1320 1300  1320 -1300))
      (outline (path signal 100  1420 1300  1420 -1300))
      (outline (path signal 100  1520 1300  1520 -1300))
      (outline (path signal 100  4140 1300  940 1300))
      (outline (path signal 100  4140 -1300  4140 1300))
      (outline (path signal 100  5080 0  4140 0))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 5080 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 0  4004.77 2371.95  4192.92 2318.42  4368.02 2231.23  4524.12 2113.35
            4655.9 1968.79  4758.87 1802.48  4829.53 1620.08  4865.48 1427.8
            4865.48 1232.2  4829.53 1039.92  4758.87 857.517  4655.9 691.207
            4524.12 546.651  4368.02 428.77  4192.92 341.579  4004.77 288.049
            3810 270  3767.57 287.574  3750 330  3767.57 372.426  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4731.94 1513.38  4678.45 1689.72  4591.58 1852.24  4474.68 1994.68
            4332.24 2111.58  4169.72 2198.45  3993.39 2251.94  3810 2270
            3767.57 2287.57  3750 2330  3767.57 2372.43  3810 2390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x10_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  1800 -24650))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -24650  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -24130  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -24130))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_1000:500_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net "/SPI-Z80-BUS/ESP_CONTROL.BUSRQ"
      (pins D3-1 ESP_CONTROL.WR1-4 CONTROL.SELECT1-1 ESP_CONTROL.Bias1-6 J4-5)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.RD"
      (pins ESP_CONTROL.WR1-15 CONTROL.SELECT1-2 CONTROL.SELECT1-17 ESP_CONTROL.Bias1-2
        J4-1)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.RD"
      (pins ZX80_CONTROL.RD1-11 CONTROL.SELECT1-3 J5-1)
    )
    (net "Net-(CONTROL.SELECT1-1A1)"
      (pins IC1-3 CONTROL.SELECT1-4 CONTROL.SELECT1-15)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.WR"
      (pins ZX80_CONTROL.RD1-12 CONTROL.SELECT1-5 J5-2)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.IORQ"
      (pins ESP_CONTROL.WR1-2 CONTROL.SELECT1-6 CONTROL.SELECT1-13 ESP_CONTROL.Bias1-4
        J4-3)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.IORQ"
      (pins ZX80_CONTROL.RD1-13 CONTROL.SELECT1-7 J5-3)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.MEMRQ"
      (pins ESP_CONTROL.WR1-3 CONTROL.SELECT1-8 CONTROL.SELECT1-11 ESP_CONTROL.Bias1-5
        J4-4)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.MEMRQ"
      (pins ZX80_CONTROL.RD1-14 CONTROL.SELECT1-9 J5-4)
    )
    (net GND
      (pins ZX80_CONTROL.RD1-8 IC1-4 IC1-5 IC1-7 IC1-9 IC1-10 IC1-12 IC1-13 LOCAL_D.WR1-8
        LOCAL_D.RD1-8 LOCAL_D.RD1-10 ESP_CONTROL.WR1-8 CONTROL.SELECT1-10 J1-4 "LOCAL_ADDR-H.WR1"-8
        "LOCAL_ADDR-L.WR1"-8 "LOCAL_A-H.RD1"-8 "LOCAL_A-L.RD1"-8)
    )
    (net "/SPI-Z80-BUS/LOCAL_CONTROL.MEMRQ"
      (pins LOCAL_CONTROL1-4 RN1-2 CONTROL.SELECT1-12)
    )
    (net "/SPI-Z80-BUS/LOCAL_CONTROL.IORQ"
      (pins LOCAL_CONTROL1-3 RN1-3 CONTROL.SELECT1-14)
    )
    (net "/SPI-Z80-BUS/LOCAL_CONTROL.WR"
      (pins LOCAL_CONTROL1-2 RN1-4 CONTROL.SELECT1-16)
    )
    (net "/SPI-Z80-BUS/LOCAL_CONTROL.RD"
      (pins LOCAL_CONTROL1-1 RN1-5 CONTROL.SELECT1-18)
    )
    (net "/SPI-Z80-BUS/!ESP_HARDLOCK"
      (pins CONTROL.SELECT1-19 J1-3)
    )
    (net +5V
      (pins ZX80_CONTROL.RD1-16 IC1-14 D7-2 D1-2 LOCAL_D.WR1-16 LOCAL_D.RD1-16 ESP_CONTROL.WR1-16
        CONTROL.SELECT1-20 J1-1 "LOCAL_ADDR-H.WR1"-16 "LOCAL_ADDR-L.WR1"-16 "LOCAL_A-H.RD1"-16
        D2-2 "LOCAL_A-L.RD1"-16 R1-2)
    )
    (net "Net-(D1-K)"
      (pins D1-1 ESP_CONTROL.Bias1-1)
    )
    (net "Net-(D2-K)"
      (pins D2-1 LOCAL_D.Bias1-1)
    )
    (net "Net-(D7-K)"
      (pins RN1-1 D7-1)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.BUSRQ"
      (pins ZX80_CONTROL.RD1-3 D3-2 J5-5)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.WAIT"
      (pins ESP_CONTROL.WR1-5 D4-1 ESP_CONTROL.Bias1-7 J4-6)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.WAIT"
      (pins ZX80_CONTROL.RD1-4 D4-2 J5-6)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.ROMCS"
      (pins D5-1 ESP_CONTROL.WR1-6 ESP_CONTROL.Bias1-8 J4-7)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.ROMCS"
      (pins D5-2 J5-7)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.NMI"
      (pins ESP_CONTROL.WR1-7 D6-1 ESP_CONTROL.Bias1-9 J4-8)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.NMI"
      (pins ZX80_CONTROL.RD1-6 D6-2 J5-9)
    )
    (net "/SPI-Z80-BUS/ESP_CONTROL.WR"
      (pins IC1-2 LOCAL_D.WR1-13 ESP_CONTROL.WR1-1 ESP_CONTROL.Bias1-3 J4-2)
    )
    (net "Net-(ESP_CONTROL.WR1-QH')"
      (pins ESP_CONTROL.WR1-9 "LOCAL_ADDR-L.WR1"-14)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.MR"
      (pins LOCAL_D.WR1-10 ESP_CONTROL.WR1-10 J3-8 "LOCAL_ADDR-H.WR1"-10 "LOCAL_ADDR-L.WR1"-10
        R1-1)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.SCK"
      (pins ZX80_CONTROL.RD1-2 LOCAL_D.WR1-11 LOCAL_D.RD1-2 ESP_CONTROL.WR1-11 J3-3
        "LOCAL_ADDR-H.WR1"-11 "LOCAL_ADDR-L.WR1"-11 "LOCAL_A-H.RD1"-2 "LOCAL_A-L.RD1"-2)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.STC"
      (pins LOCAL_D.WR1-12 ESP_CONTROL.WR1-12 J3-4 "LOCAL_ADDR-H.WR1"-12 "LOCAL_ADDR-L.WR1"-12)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.OE"
      (pins ESP_CONTROL.WR1-13 J3-7 "LOCAL_ADDR-H.WR1"-13 "LOCAL_ADDR-L.WR1"-13)
    )
    (net "Net-(ESP_CONTROL.WR1-SER)"
      (pins LOCAL_D.WR1-9 ESP_CONTROL.WR1-14)
    )
    (net "/SPI-Z80-BUS/ESP_PULSE"
      (pins IC1-1 J1-2)
    )
    (net "/SPI-Z80-BUS/LOCAL_D0"
      (pins LOCAL_D.WR1-15 LOCAL_D.RD1-11 J2-1 LOCAL_D.Bias1-2)
    )
    (net "/SPI-Z80-BUS/LOCAL_D1"
      (pins LOCAL_D.WR1-1 LOCAL_D.RD1-12 J2-2 LOCAL_D.Bias1-3)
    )
    (net "/SPI-Z80-BUS/LOCAL_D2"
      (pins LOCAL_D.WR1-2 LOCAL_D.RD1-13 J2-3 LOCAL_D.Bias1-4)
    )
    (net "/SPI-Z80-BUS/LOCAL_D3"
      (pins LOCAL_D.WR1-3 LOCAL_D.RD1-14 J2-4 LOCAL_D.Bias1-5)
    )
    (net "/SPI-Z80-BUS/LOCAL_D4"
      (pins LOCAL_D.WR1-4 LOCAL_D.RD1-3 J2-5 LOCAL_D.Bias1-6)
    )
    (net "/SPI-Z80-BUS/LOCAL_D5"
      (pins LOCAL_D.WR1-5 LOCAL_D.RD1-4 J2-6 LOCAL_D.Bias1-7)
    )
    (net "/SPI-Z80-BUS/LOCAL_D6"
      (pins LOCAL_D.WR1-6 LOCAL_D.RD1-5 J2-7 LOCAL_D.Bias1-8)
    )
    (net "/SPI-Z80-BUS/LOCAL_D7"
      (pins LOCAL_D.WR1-7 LOCAL_D.RD1-6 J2-8 LOCAL_D.Bias1-9)
    )
    (net "/SPI-Z80-BUS/LOCAL_A0"
      (pins J6-1 "LOCAL_ADDR-L.WR1"-15 "LOCAL_A-L.RD1"-11)
    )
    (net "/SPI-Z80-BUS/LOCAL_A1"
      (pins J6-2 "LOCAL_ADDR-L.WR1"-1 "LOCAL_A-L.RD1"-12)
    )
    (net "/SPI-Z80-BUS/LOCAL_A2"
      (pins J6-3 "LOCAL_ADDR-L.WR1"-2 "LOCAL_A-L.RD1"-13)
    )
    (net "/SPI-Z80-BUS/LOCAL_A3"
      (pins J6-4 "LOCAL_ADDR-L.WR1"-3 "LOCAL_A-L.RD1"-14)
    )
    (net "/SPI-Z80-BUS/LOCAL_A4"
      (pins J6-5 "LOCAL_ADDR-L.WR1"-4 "LOCAL_A-L.RD1"-3)
    )
    (net "/SPI-Z80-BUS/LOCAL_A5"
      (pins J6-6 "LOCAL_ADDR-L.WR1"-5 "LOCAL_A-L.RD1"-4)
    )
    (net "/SPI-Z80-BUS/LOCAL_A6"
      (pins J6-7 "LOCAL_ADDR-L.WR1"-6 "LOCAL_A-L.RD1"-5)
    )
    (net "/SPI-Z80-BUS/LOCAL_A7"
      (pins J6-8 "LOCAL_ADDR-L.WR1"-7 "LOCAL_A-L.RD1"-6)
    )
    (net "/SPI-Z80-BUS/LOCAL_A8"
      (pins J7-1 "LOCAL_ADDR-H.WR1"-15 "LOCAL_A-H.RD1"-11)
    )
    (net "/SPI-Z80-BUS/LOCAL_A9"
      (pins J7-2 "LOCAL_ADDR-H.WR1"-1 "LOCAL_A-H.RD1"-12)
    )
    (net "/SPI-Z80-BUS/LOCAL_A10"
      (pins J7-3 "LOCAL_ADDR-H.WR1"-2 "LOCAL_A-H.RD1"-13)
    )
    (net "/SPI-Z80-BUS/LOCAL_A11"
      (pins J7-4 "LOCAL_ADDR-H.WR1"-3 "LOCAL_A-H.RD1"-14)
    )
    (net "/SPI-Z80-BUS/LOCAL_A12"
      (pins J7-5 "LOCAL_ADDR-H.WR1"-4 "LOCAL_A-H.RD1"-3)
    )
    (net "/SPI-Z80-BUS/LOCAL_A13"
      (pins J7-6 "LOCAL_ADDR-H.WR1"-5 "LOCAL_A-H.RD1"-4)
    )
    (net "/SPI-Z80-BUS/LOCAL_A14"
      (pins J7-7 "LOCAL_ADDR-H.WR1"-6 "LOCAL_A-H.RD1"-5)
    )
    (net "/SPI-Z80-BUS/LOCAL_A15"
      (pins J7-8 "LOCAL_ADDR-H.WR1"-7 "LOCAL_A-H.RD1"-6)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.BUSACK"
      (pins ZX80_CONTROL.RD1-5 J5-8)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.MOSI"
      (pins LOCAL_D.WR1-14 J3-1)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.MISO"
      (pins J3-2 "LOCAL_A-H.RD1"-7)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.PL"
      (pins ZX80_CONTROL.RD1-1 LOCAL_D.RD1-1 J3-5 "LOCAL_A-H.RD1"-1 "LOCAL_A-L.RD1"-1)
    )
    (net "/SPI-Z80-BUS/ESP_SPI_INT.CE"
      (pins ZX80_CONTROL.RD1-15 LOCAL_D.RD1-15 J3-6 "LOCAL_A-H.RD1"-15 "LOCAL_A-L.RD1"-15)
    )
    (net "unconnected-(LOCAL_A-H.RD1-Q7-Pad9)"
      (pins "LOCAL_A-H.RD1"-9)
    )
    (net "Net-(LOCAL_A-H.RD1-DS)"
      (pins "LOCAL_A-H.RD1"-10 "LOCAL_A-L.RD1"-7)
    )
    (net "unconnected-(LOCAL_A-L.RD1-Q7-Pad9)"
      (pins "LOCAL_A-L.RD1"-9)
    )
    (net "Net-(LOCAL_A-L.RD1-DS)"
      (pins ZX80_CONTROL.RD1-7 "LOCAL_A-L.RD1"-10)
    )
    (net "unconnected-(LOCAL_ADDR-H.WR1-QH'-Pad9)"
      (pins "LOCAL_ADDR-H.WR1"-9)
    )
    (net "Net-(LOCAL_ADDR-H.WR1-SER)"
      (pins "LOCAL_ADDR-H.WR1"-14 "LOCAL_ADDR-L.WR1"-9)
    )
    (net "Net-(LOCAL_D.RD1-~{Q7})"
      (pins ZX80_CONTROL.RD1-10 LOCAL_D.RD1-7)
    )
    (net "unconnected-(LOCAL_D.RD1-Q7-Pad9)"
      (pins LOCAL_D.RD1-9)
    )
    (net "unconnected-(RN1-R5-Pad6)"
      (pins RN1-6)
    )
    (net "unconnected-(RN1-R6-Pad7)"
      (pins RN1-7)
    )
    (net "unconnected-(RN1-R7-Pad8)"
      (pins RN1-8)
    )
    (net "unconnected-(RN1-R8-Pad9)"
      (pins RN1-9)
    )
    (net "unconnected-(ZX80_CONTROL.RD1-Q7-Pad9)"
      (pins ZX80_CONTROL.RD1-9)
    )
    (net "unconnected-(IC1-Pad6)"
      (pins IC1-6)
    )
    (net "unconnected-(IC1-Pad8)"
      (pins IC1-8)
    )
    (net "unconnected-(IC1-Pad11)"
      (pins IC1-11)
    )
    (net "/SPI-Z80-BUS/Z80_CONTROL.RESET"
      (pins J5-10)
    )
    (class kicad_default "" +5V "/SPI-Z80-BUS/!ESP_HARDLOCK" "/SPI-Z80-BUS/ESP_PULSE"
      "/SPI-Z80-BUS/ESP_SPI_INT.CE" "/SPI-Z80-BUS/ESP_SPI_INT.MISO" "/SPI-Z80-BUS/ESP_SPI_INT.MOSI"
      "/SPI-Z80-BUS/ESP_SPI_INT.MR" "/SPI-Z80-BUS/ESP_SPI_INT.OE" "/SPI-Z80-BUS/ESP_SPI_INT.PL"
      "/SPI-Z80-BUS/ESP_SPI_INT.SCK" "/SPI-Z80-BUS/ESP_SPI_INT.STC" GND "Net-(CONTROL.SELECT1-1A1)"
      "Net-(D1-K)" "Net-(D2-K)" "Net-(D7-K)" "Net-(ESP_CONTROL.WR1-QH')" "Net-(ESP_CONTROL.WR1-SER)"
      "Net-(LOCAL_A-H.RD1-DS)" "Net-(LOCAL_A-L.RD1-DS)" "Net-(LOCAL_ADDR-H.WR1-SER)"
      "Net-(LOCAL_D.RD1-~{Q7})" "unconnected-(IC1-Pad11)" "unconnected-(IC1-Pad6)"
      "unconnected-(IC1-Pad8)" "unconnected-(LOCAL_A-H.RD1-Q7-Pad9)" "unconnected-(LOCAL_A-L.RD1-Q7-Pad9)"
      "unconnected-(LOCAL_ADDR-H.WR1-QH'-Pad9)" "unconnected-(LOCAL_D.RD1-Q7-Pad9)"
      "unconnected-(RN1-R5-Pad6)" "unconnected-(RN1-R6-Pad7)" "unconnected-(RN1-R7-Pad8)"
      "unconnected-(RN1-R8-Pad9)" "unconnected-(ZX80_CONTROL.RD1-Q7-Pad9)"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class ESP_CONTROL "/SPI-Z80-BUS/ESP_CONTROL.BUSRQ" "/SPI-Z80-BUS/ESP_CONTROL.IORQ"
      "/SPI-Z80-BUS/ESP_CONTROL.MEMRQ" "/SPI-Z80-BUS/ESP_CONTROL.NMI" "/SPI-Z80-BUS/ESP_CONTROL.RD"
      "/SPI-Z80-BUS/ESP_CONTROL.ROMCS" "/SPI-Z80-BUS/ESP_CONTROL.WAIT" "/SPI-Z80-BUS/ESP_CONTROL.WR"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class ESP_SPI_INTERNAL
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_ADDRESS "/SPI-Z80-BUS/LOCAL_A0" "/SPI-Z80-BUS/LOCAL_A1" "/SPI-Z80-BUS/LOCAL_A10"
      "/SPI-Z80-BUS/LOCAL_A11" "/SPI-Z80-BUS/LOCAL_A12" "/SPI-Z80-BUS/LOCAL_A13"
      "/SPI-Z80-BUS/LOCAL_A14" "/SPI-Z80-BUS/LOCAL_A15" "/SPI-Z80-BUS/LOCAL_A2"
      "/SPI-Z80-BUS/LOCAL_A3" "/SPI-Z80-BUS/LOCAL_A4" "/SPI-Z80-BUS/LOCAL_A5"
      "/SPI-Z80-BUS/LOCAL_A6" "/SPI-Z80-BUS/LOCAL_A7" "/SPI-Z80-BUS/LOCAL_A8"
      "/SPI-Z80-BUS/LOCAL_A9"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_CONTROL "/SPI-Z80-BUS/LOCAL_CONTROL.IORQ" "/SPI-Z80-BUS/LOCAL_CONTROL.MEMRQ"
      "/SPI-Z80-BUS/LOCAL_CONTROL.RD" "/SPI-Z80-BUS/LOCAL_CONTROL.WR"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_DATA "/SPI-Z80-BUS/LOCAL_D0" "/SPI-Z80-BUS/LOCAL_D1" "/SPI-Z80-BUS/LOCAL_D2"
      "/SPI-Z80-BUS/LOCAL_D3" "/SPI-Z80-BUS/LOCAL_D4" "/SPI-Z80-BUS/LOCAL_D5"
      "/SPI-Z80-BUS/LOCAL_D6" "/SPI-Z80-BUS/LOCAL_D7"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_ADDRESS
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_CONTROL "/SPI-Z80-BUS/Z80_CONTROL.BUSACK" "/SPI-Z80-BUS/Z80_CONTROL.BUSRQ"
      "/SPI-Z80-BUS/Z80_CONTROL.IORQ" "/SPI-Z80-BUS/Z80_CONTROL.MEMRQ" "/SPI-Z80-BUS/Z80_CONTROL.NMI"
      "/SPI-Z80-BUS/Z80_CONTROL.RD" "/SPI-Z80-BUS/Z80_CONTROL.RESET" "/SPI-Z80-BUS/Z80_CONTROL.ROMCS"
      "/SPI-Z80-BUS/Z80_CONTROL.WAIT" "/SPI-Z80-BUS/Z80_CONTROL.WR"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_DATA
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
  )
  (wiring
  )
)
