{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702388917945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702388917945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:48:37 2023 " "Processing started: Tue Dec 12 10:48:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702388917945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388917945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388917945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702388918217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter32-comportamento " "Found design unit 1: shifter32-comportamento" {  } { { "shifter.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923400 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter32 " "Found entity 1: shifter32" {  } { { "shifter.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923403 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-comportamento " "Found design unit 1: UC_ULA-comportamento" {  } { { "UcULA.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UcULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923406 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UcULA.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UcULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleftextsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleftextsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-comportamento " "Found design unit 1: shiftLeft2-comportamento" {  } { { "shiftLeftExtSig.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shiftLeftExtSig.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923407 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "shiftLeftExtSig.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/shiftLeftExtSig.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923409 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcodemips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcodemips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDeControle-comportamento " "Found design unit 1: unidadeDeControle-comportamento" {  } { { "decoderOpcodeMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/decoderOpcodeMips.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923411 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "decoderOpcodeMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/decoderOpcodeMips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923413 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensaodesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensaodesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensaoDeSinal-comportamento " "Found design unit 1: extensaoDeSinal-comportamento" {  } { { "extensaoDeSinal.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/extensaoDeSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923415 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensaoDeSinal " "Found entity 1: extensaoDeSinal" {  } { { "extensaoDeSinal.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/extensaoDeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923417 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923419 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasinglebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasinglebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaSingleBit-comportamento " "Found design unit 1: UlaSingleBit-comportamento" {  } { { "UlaSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923421 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaSingleBit " "Found entity 1: UlaSingleBit" {  } { { "UlaSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923423 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923425 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923426 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923429 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradoresArqRegReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923431 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradoresArqRegReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsinglebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsinglebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorSingleBit-comportamento " "Found design unit 1: somadorSingleBit-comportamento" {  } { { "somadorSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorSingleBit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923432 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorSingleBit " "Found entity 1: somadorSingleBit" {  } { { "somadorSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/somadorSingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923436 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arquitetura " "Found design unit 1: toplevel-arquitetura" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923437 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1singlebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1singlebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1SingleBit-comportamento " "Found design unit 1: muxGenerico2x1SingleBit-comportamento" {  } { { "muxGenerico2x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1SingleBit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923438 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1SingleBit " "Found entity 1: muxGenerico2x1SingleBit" {  } { { "muxGenerico2x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico2x1SingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1singlebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1singlebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1SingleBit-comportamento " "Found design unit 1: muxGenerico4x1SingleBit-comportamento" {  } { { "muxGenerico4x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1SingleBit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923440 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1SingleBit " "Found entity 1: muxGenerico4x1SingleBit" {  } { { "muxGenerico4x1SingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/muxGenerico4x1SingleBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702388923440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702388923468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entrada toplevel.vhd(21) " "VHDL Signal Declaration warning at toplevel.vhd(21): used implicit default value for signal \"entrada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702388923472 "|toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida toplevel.vhd(22) " "VHDL Signal Declaration warning at toplevel.vhd(22): used implicit default value for signal \"saida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702388923472 "|toplevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "saida 4 32 toplevel.vhd(153) " "VHDL Incomplete Partial Association warning at toplevel.vhd(153): port or argument \"saida\" has 4/32 unassociated elements" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 153 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1702388923472 "|toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] toplevel.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at toplevel.vhd(13)" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388923472 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "toplevel.vhd" "PC" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "toplevel.vhd" "ROM" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923475 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMips.vhd(18) " "VHDL Signal Declaration warning at ROMMips.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMips.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702388923479 "|toplevel|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "toplevel.vhd" "incrementaPC" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 shiftLeft2:SHIFT_LEFT_SIG_EXT " "Elaborating entity \"shiftLeft2\" for hierarchy \"shiftLeft2:SHIFT_LEFT_SIG_EXT\"" {  } { { "toplevel.vhd" "SHIFT_LEFT_SIG_EXT" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR_BRANCH " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR_BRANCH\"" {  } { { "toplevel.vhd" "SOMADOR_BRANCH" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1SingleBit muxGenerico2x1SingleBit:MUX_BEQ_BNE " "Elaborating entity \"muxGenerico2x1SingleBit\" for hierarchy \"muxGenerico2x1SingleBit:MUX_BEQ_BNE\"" {  } { { "toplevel.vhd" "MUX_BEQ_BNE" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_BEQ_PCm4 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_BEQ_PCm4\"" {  } { { "toplevel.vhd" "MUX_BEQ_PCm4" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RT_RD\"" {  } { { "toplevel.vhd" "MUX_RT_RD" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BancoReg\"" {  } { { "toplevel.vhd" "BancoReg" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensaoDeSinal extensaoDeSinal:EXT_SIGNAL " "Elaborating entity \"extensaoDeSinal\" for hierarchy \"extensaoDeSinal:EXT_SIGNAL\"" {  } { { "toplevel.vhd" "EXT_SIGNAL" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControle unidadeDeControle:UNIDADE_DE_CONTROLE_MIPS " "Elaborating entity \"unidadeDeControle\" for hierarchy \"unidadeDeControle:UNIDADE_DE_CONTROLE_MIPS\"" {  } { { "toplevel.vhd" "UNIDADE_DE_CONTROLE_MIPS" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA UC_ULA:UC_ULA " "Elaborating entity \"UC_ULA\" for hierarchy \"UC_ULA:UC_ULA\"" {  } { { "toplevel.vhd" "UC_ULA" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "toplevel.vhd" "ULA" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter32 ULASomaSub:ULA\|shifter32:ULAShifter " "Elaborating entity \"shifter32\" for hierarchy \"ULASomaSub:ULA\|shifter32:ULAShifter\"" {  } { { "ULASomaSub.vhd" "ULAShifter" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaSingleBit ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0 " "Elaborating entity \"UlaSingleBit\" for hierarchy \"ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\"" {  } { { "ULASomaSub.vhd" "ULA_SINGLEBIT_BIT0" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ULASomaSub.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923515 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero UlaSingleBit.vhd(14) " "VHDL Signal Declaration warning at UlaSingleBit.vhd(14): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UlaSingleBit.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702388923517 "|toplevel|ULASomaSub:ULA|UlaSingleBit:ULA_SINGLEBIT_BIT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorSingleBit ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|somadorSingleBit:SOMADOR " "Elaborating entity \"somadorSingleBit\" for hierarchy \"ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|somadorSingleBit:SOMADOR\"" {  } { { "UlaSingleBit.vhd" "SOMADOR" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1SingleBit ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|muxGenerico4x1SingleBit:MUX_SELETOR " "Elaborating entity \"muxGenerico4x1SingleBit\" for hierarchy \"ULASomaSub:ULA\|UlaSingleBit:ULA_SINGLEBIT_BIT0\|muxGenerico4x1SingleBit:MUX_SELETOR\"" {  } { { "UlaSingleBit.vhd" "MUX_SELETOR" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/UlaSingleBit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MEMORIA_RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MEMORIA_RAM\"" {  } { { "toplevel.vhd" "MEMORIA_RAM" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923541 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaRam.vhd(24) " "VHDL warning at memoriaRam.vhd(24): constant value overflow" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702388923545 "|toplevel|memoriaRAM:MEMORIA_RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaRam.vhd(24) " "VHDL Subtype or Type Declaration warning at memoriaRam.vhd(24): subtype or type has null range" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1702388923545 "|toplevel|memoriaRAM:MEMORIA_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_DATA_IN_BANCO_REG " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_DATA_IN_BANCO_REG\"" {  } { { "toplevel.vhd" "MUX_DATA_IN_BANCO_REG" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DEC_H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DEC_H0\"" {  } { { "toplevel.vhd" "DEC_H0" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388923548 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:MEMORIA_RAM\|ram " "RAM logic \"memoriaRAM:MEMORIA_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRam.vhd" "ram" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702388923768 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BancoReg\|registrador " "RAM logic \"bancoReg:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702388923768 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMips.vhd" "memROM" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMMips.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702388923768 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702388923768 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1702388923770 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702388923770 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1702388923770 ""}  } { { "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/ROMContent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1702388923770 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[15\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[14\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[13\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[12\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[11\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[10\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[9\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[8\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[16\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[17\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[18\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[19\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[20\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[21\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[22\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[23\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[24\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[25\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[26\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[27\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[28\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[29\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[30\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:MEMORIA_RAM\|dado_out\[31\] " "Converted tri-state buffer \"memoriaRAM:MEMORIA_RAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRam.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/memoriaRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1702388923772 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702388923772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702388925088 "|toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702388925088 "|toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entrada GND " "Pin \"entrada\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702388925088 "|toplevel|entrada"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida GND " "Pin \"saida\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702388925088 "|toplevel|saida"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702388925088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702388925178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702388927342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702388927342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "toplevel.vhd" "" { Text "C:/Users/carol/Documents/Insper/6Semestre/Descomp/MIPS_Final/MIPS_FINAL_restored/toplevel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702388927426 "|toplevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702388927426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2351 " "Implemented 2351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702388927429 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702388927429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2281 " "Implemented 2281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702388927429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702388927429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702388927442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:48:47 2023 " "Processing ended: Tue Dec 12 10:48:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702388927442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702388927442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702388927442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702388927442 ""}
