
reynolds-switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08003b78  08003b78  00004b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ce0  08003ce0  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003ce0  08003ce0  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ce0  08003ce0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ce0  08003ce0  00004ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ce4  08003ce4  00004ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003ce8  00005000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009fc  20000068  08003d50  00005068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a64  08003d50  00005a64  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001474f  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e60  00000000  00000000  000197df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00007c5a  00000000  00000000  0001c63f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e80  00000000  00000000  000242a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b25  00000000  00000000  00025120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014048  00000000  00000000  00025c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000161cd  00000000  00000000  00039c8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007c8c0  00000000  00000000  0004fe5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000cc71a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002940  00000000  00000000  000cc760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  000cf0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003b60 	.word	0x08003b60

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08003b60 	.word	0x08003b60

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <nutone_app_config>:
							deadline_timer_t *timer_fsm_fan,
							deadline_timer_t *timer_fsm_white,
							deadline_timer_t *timer_fsm_vyv,
							deadline_timer_t *timer_fsm_vyv_timeout,
							deadline_timer_t *timer_fsm_vyv_safe)
{
 8000220:	b510      	push	{r4, lr}
 8000222:	0004      	movs	r4, r0
 8000224:	9804      	ldr	r0, [sp, #16]
	nutone_app_hand->motion_hand = motion_hand;
 8000226:	6062      	str	r2, [r4, #4]
	nutone_app_hand->nutone_dev = nutone_dev;
 8000228:	6021      	str	r1, [r4, #0]
	nutone_app_hand->button_white = button_white;
 800022a:	9a02      	ldr	r2, [sp, #8]
 800022c:	60e2      	str	r2, [r4, #12]
	nutone_app_hand->button_fan = button_fan;
 800022e:	60a3      	str	r3, [r4, #8]
	nutone_app_hand->button_vyv = button_vyv;
 8000230:	9b03      	ldr	r3, [sp, #12]
 8000232:	6123      	str	r3, [r4, #16]
	nutone_app_hand->led_signal_hand = led_signal_hand;
 8000234:	61e0      	str	r0, [r4, #28]
	led_signal_start(nutone_app_hand->led_signal_hand->led_signal);
 8000236:	6800      	ldr	r0, [r0, #0]
 8000238:	f000 faf4 	bl	8000824 <led_signal_start>
	nutone_app_hand->timer_fsm_white = timer_fsm_white;
 800023c:	9b06      	ldr	r3, [sp, #24]
 800023e:	6223      	str	r3, [r4, #32]
	nutone_app_hand->timer_fsm_vyv = timer_fsm_vyv;
 8000240:	9b07      	ldr	r3, [sp, #28]
 8000242:	6263      	str	r3, [r4, #36]	@ 0x24
	nutone_app_hand->timer_fsm_vyv_safe = timer_fsm_vyv_safe;
 8000244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000246:	62e3      	str	r3, [r4, #44]	@ 0x2c
	nutone_app_hand->timer_fsm_vyv_timeout = timer_fsm_vyv_timeout;
 8000248:	9b08      	ldr	r3, [sp, #32]
 800024a:	62a3      	str	r3, [r4, #40]	@ 0x28
	nutone_app_hand->timer_fsm_fan = timer_fsm_fan;
 800024c:	9b05      	ldr	r3, [sp, #20]
 800024e:	6323      	str	r3, [r4, #48]	@ 0x30


	nutone_app_hand->signals.uv_abort = MOTION_ABORT_FALSE;
 8000250:	2301      	movs	r3, #1
 8000252:	2236      	movs	r2, #54	@ 0x36
 8000254:	54a3      	strb	r3, [r4, r2]
	nutone_app_hand->signals.wait = MOTION_UV_WAIT_FALSE;
 8000256:	3201      	adds	r2, #1
 8000258:	54a3      	strb	r3, [r4, r2]
	nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 800025a:	2300      	movs	r3, #0
 800025c:	3a02      	subs	r2, #2
 800025e:	54a3      	strb	r3, [r4, r2]
	nutone_app_hand->signals.motion_light = MOTION_ISR_ATTENDED;
 8000260:	3a01      	subs	r2, #1
 8000262:	54a3      	strb	r3, [r4, r2]
	return 0;
}
 8000264:	2000      	movs	r0, #0
 8000266:	bd10      	pop	{r4, pc}

08000268 <nutone_fan_fsm>:

	return 0;
}

uint8_t nutone_fan_fsm(nutone_app_t *nutone_app_hand)
{
 8000268:	b510      	push	{r4, lr}
 800026a:	0004      	movs	r4, r0
	if(nutone_app_hand->button_fan->button->edge_attended ==
 800026c:	6883      	ldr	r3, [r0, #8]
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	78da      	ldrb	r2, [r3, #3]
 8000272:	2a02      	cmp	r2, #2
 8000274:	d001      	beq.n	800027a <nutone_fan_fsm+0x12>
													NUTONE_CMD_FAN_TURN_OFF);
		}
		nutone_app_hand->button_fan->button->edge_attended = BUTTON_ISR_ATTENDED;
	}
	return 0;
}
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
		if(nutone_app_hand->button_fan->button->edge == BUTTON_EDGE_POSITIVE)
 800027a:	785b      	ldrb	r3, [r3, #1]
 800027c:	2b02      	cmp	r3, #2
 800027e:	d008      	beq.n	8000292 <nutone_fan_fsm+0x2a>
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000280:	6800      	ldr	r0, [r0, #0]
 8000282:	2102      	movs	r1, #2
 8000284:	f000 fff8 	bl	8001278 <nutone_set_command>
		nutone_app_hand->button_fan->button->edge_attended = BUTTON_ISR_ATTENDED;
 8000288:	68a3      	ldr	r3, [r4, #8]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	2200      	movs	r2, #0
 800028e:	70da      	strb	r2, [r3, #3]
 8000290:	e7f1      	b.n	8000276 <nutone_fan_fsm+0xe>
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000292:	6800      	ldr	r0, [r0, #0]
 8000294:	2101      	movs	r1, #1
 8000296:	f000 ffef 	bl	8001278 <nutone_set_command>
 800029a:	e7f5      	b.n	8000288 <nutone_fan_fsm+0x20>

0800029c <nutone_white_fsm>:

uint8_t nutone_white_fsm(nutone_app_t *nutone_app_hand)
{
 800029c:	b570      	push	{r4, r5, r6, lr}
 800029e:	b086      	sub	sp, #24
 80002a0:	0004      	movs	r4, r0

	button_isr_status_t button_isr_status;
	button_edge_t edge;

	button_check_isr_request(*nutone_app_hand->button_white->button,
 80002a2:	68c3      	ldr	r3, [r0, #12]
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2216      	movs	r2, #22
 80002a8:	446a      	add	r2, sp
 80002aa:	9203      	str	r2, [sp, #12]
 80002ac:	2517      	movs	r5, #23
 80002ae:	446d      	add	r5, sp
 80002b0:	9502      	str	r5, [sp, #8]
 80002b2:	001a      	movs	r2, r3
 80002b4:	3210      	adds	r2, #16
 80002b6:	4669      	mov	r1, sp
 80002b8:	ca41      	ldmia	r2!, {r0, r6}
 80002ba:	c141      	stmia	r1!, {r0, r6}
 80002bc:	6818      	ldr	r0, [r3, #0]
 80002be:	6859      	ldr	r1, [r3, #4]
 80002c0:	689a      	ldr	r2, [r3, #8]
 80002c2:	68db      	ldr	r3, [r3, #12]
 80002c4:	f000 fa8e 	bl	80007e4 <button_check_isr_request>
													&button_isr_status, &edge);


	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 80002c8:	782b      	ldrb	r3, [r5, #0]
 80002ca:	2b02      	cmp	r3, #2
 80002cc:	d00c      	beq.n	80002e8 <nutone_white_fsm+0x4c>
			(nutone_app_hand->signals.motion_light == MOTION_ISR_UNATTENDED))
 80002ce:	2234      	movs	r2, #52	@ 0x34
 80002d0:	5ca2      	ldrb	r2, [r4, r2]
	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 80002d2:	2a02      	cmp	r2, #2
 80002d4:	d008      	beq.n	80002e8 <nutone_white_fsm+0x4c>

	}



	switch(nutone_app_hand->fsm_state_white)
 80002d6:	2338      	movs	r3, #56	@ 0x38
 80002d8:	5ce3      	ldrb	r3, [r4, r3]
 80002da:	2b05      	cmp	r3, #5
 80002dc:	d900      	bls.n	80002e0 <nutone_white_fsm+0x44>
 80002de:	e07d      	b.n	80003dc <nutone_white_fsm+0x140>
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	4a40      	ldr	r2, [pc, #256]	@ (80003e4 <nutone_white_fsm+0x148>)
 80002e4:	58d3      	ldr	r3, [r2, r3]
 80002e6:	469f      	mov	pc, r3
		if(button_isr_status == BUTTON_ISR_UNATTENDED)
 80002e8:	2b02      	cmp	r3, #2
 80002ea:	d014      	beq.n	8000316 <nutone_white_fsm+0x7a>
		nutone_app_hand->button_white->button->edge_attended = button_isr_status;
 80002ec:	68e3      	ldr	r3, [r4, #12]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	2217      	movs	r2, #23
 80002f2:	446a      	add	r2, sp
 80002f4:	7812      	ldrb	r2, [r2, #0]
 80002f6:	70da      	strb	r2, [r3, #3]
		if( (nutone_app_hand->signals.motion_light == MOTION_ISR_UNATTENDED) &&
 80002f8:	2334      	movs	r3, #52	@ 0x34
 80002fa:	5ce3      	ldrb	r3, [r4, r3]
 80002fc:	2b02      	cmp	r3, #2
 80002fe:	d1ea      	bne.n	80002d6 <nutone_white_fsm+0x3a>
			(nutone_app_hand->fsm_state_white == MOTION_LIGHT_IDLE))
 8000300:	3336      	adds	r3, #54	@ 0x36
 8000302:	5ce3      	ldrb	r3, [r4, r3]
		if( (nutone_app_hand->signals.motion_light == MOTION_ISR_UNATTENDED) &&
 8000304:	2b00      	cmp	r3, #0
 8000306:	d1e6      	bne.n	80002d6 <nutone_white_fsm+0x3a>
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_CHECK_BUTTON;
 8000308:	3338      	adds	r3, #56	@ 0x38
 800030a:	2201      	movs	r2, #1
 800030c:	54e2      	strb	r2, [r4, r3]
			nutone_app_hand->signals.motion_light  = MOTION_ISR_ATTENDED;
 800030e:	3b04      	subs	r3, #4
 8000310:	2200      	movs	r2, #0
 8000312:	54e2      	strb	r2, [r4, r3]
 8000314:	e7df      	b.n	80002d6 <nutone_white_fsm+0x3a>
			button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8000316:	3315      	adds	r3, #21
 8000318:	446b      	add	r3, sp
 800031a:	2200      	movs	r2, #0
 800031c:	701a      	strb	r2, [r3, #0]
			if(edge == BUTTON_EDGE_NEGATIVE)
 800031e:	2316      	movs	r3, #22
 8000320:	446b      	add	r3, sp
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	2b01      	cmp	r3, #1
 8000326:	d003      	beq.n	8000330 <nutone_white_fsm+0x94>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_CHECK_BUTTON;
 8000328:	2338      	movs	r3, #56	@ 0x38
 800032a:	2201      	movs	r2, #1
 800032c:	54e2      	strb	r2, [r4, r3]
 800032e:	e7dd      	b.n	80002ec <nutone_white_fsm+0x50>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_TURN_OFF_LIGHT;
 8000330:	3337      	adds	r3, #55	@ 0x37
 8000332:	3205      	adds	r2, #5
 8000334:	54e2      	strb	r2, [r4, r3]
 8000336:	e7d9      	b.n	80002ec <nutone_white_fsm+0x50>
	{
		case MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 8000338:	46c0      	nop			@ (mov r8, r8)

	return 0;



}
 800033a:	2000      	movs	r0, #0
 800033c:	b006      	add	sp, #24
 800033e:	bd70      	pop	{r4, r5, r6, pc}
			button_status_t button_status = BUTTON_OFF;
 8000340:	2300      	movs	r3, #0
 8000342:	466a      	mov	r2, sp
 8000344:	7553      	strb	r3, [r2, #21]
			button_get_status(nutone_app_hand->button_white->button,
 8000346:	68e3      	ldr	r3, [r4, #12]
 8000348:	6818      	ldr	r0, [r3, #0]
 800034a:	2315      	movs	r3, #21
 800034c:	446b      	add	r3, sp
 800034e:	0019      	movs	r1, r3
 8000350:	f000 fa08 	bl	8000764 <button_get_status>
			if(button_status == BUTTON_ON)
 8000354:	466b      	mov	r3, sp
 8000356:	7d5b      	ldrb	r3, [r3, #21]
 8000358:	2b01      	cmp	r3, #1
 800035a:	d006      	beq.n	800036a <nutone_white_fsm+0xce>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_TURN_OFF_LIGHT;
 800035c:	2338      	movs	r3, #56	@ 0x38
 800035e:	2205      	movs	r2, #5
 8000360:	54e2      	strb	r2, [r4, r3]
				nutone_app_hand->signals.motion_light = MOTION_ISR_ATTENDED;
 8000362:	3b04      	subs	r3, #4
 8000364:	2200      	movs	r2, #0
 8000366:	54e2      	strb	r2, [r4, r3]
 8000368:	e7e7      	b.n	800033a <nutone_white_fsm+0x9e>
				nutone_app_hand->fsm_state_white  = MOTION_LIGHT_TURN_ON_LIGHT;
 800036a:	3337      	adds	r3, #55	@ 0x37
 800036c:	2202      	movs	r2, #2
 800036e:	54e2      	strb	r2, [r4, r3]
				nutone_app_hand->signals.motion_light = MOTION_ISR_ATTENDED;
 8000370:	3b04      	subs	r3, #4
 8000372:	2200      	movs	r2, #0
 8000374:	54e2      	strb	r2, [r4, r3]
 8000376:	e7e0      	b.n	800033a <nutone_white_fsm+0x9e>
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000378:	6820      	ldr	r0, [r4, #0]
 800037a:	2103      	movs	r1, #3
 800037c:	f000 ff7c 	bl	8001278 <nutone_set_command>
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_INIT_TIMER;
 8000380:	2338      	movs	r3, #56	@ 0x38
 8000382:	2203      	movs	r2, #3
 8000384:	54e2      	strb	r2, [r4, r3]
			break;
 8000386:	e7d8      	b.n	800033a <nutone_white_fsm+0x9e>
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_white);
 8000388:	6a20      	ldr	r0, [r4, #32]
 800038a:	f001 f916 	bl	80015ba <deadline_timer_set_initial_time>
			nutone_app_hand->fsm_state_white  = MOTION_LIGHT_WAIT_EXPIRATION;
 800038e:	2338      	movs	r3, #56	@ 0x38
 8000390:	2204      	movs	r2, #4
 8000392:	54e2      	strb	r2, [r4, r3]
			break;
 8000394:	e7d1      	b.n	800033a <nutone_white_fsm+0x9e>
			deadline_timer_check(nutone_app_hand->timer_fsm_white,
 8000396:	2515      	movs	r5, #21
 8000398:	446d      	add	r5, sp
 800039a:	6a20      	ldr	r0, [r4, #32]
 800039c:	0029      	movs	r1, r5
 800039e:	f001 f97d 	bl	800169c <deadline_timer_check>
			if(deadline_expired == TIMER_EXPIRED_TRUE)
 80003a2:	782b      	ldrb	r3, [r5, #0]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d00a      	beq.n	80003be <nutone_white_fsm+0x122>
			if(nutone_app_hand->signals.motion_light == MOTION_ISR_UNATTENDED)
 80003a8:	2334      	movs	r3, #52	@ 0x34
 80003aa:	5ce3      	ldrb	r3, [r4, r3]
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	d1c4      	bne.n	800033a <nutone_white_fsm+0x9e>
				nutone_app_hand->signals.motion_light  = MOTION_ISR_ATTENDED;
 80003b0:	3332      	adds	r3, #50	@ 0x32
 80003b2:	2200      	movs	r2, #0
 80003b4:	54e2      	strb	r2, [r4, r3]
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_INIT_TIMER;
 80003b6:	3304      	adds	r3, #4
 80003b8:	3203      	adds	r2, #3
 80003ba:	54e2      	strb	r2, [r4, r3]
 80003bc:	e7bd      	b.n	800033a <nutone_white_fsm+0x9e>
				nutone_app_hand->fsm_state_white = MOTION_LIGHT_TURN_OFF_LIGHT;
 80003be:	3337      	adds	r3, #55	@ 0x37
 80003c0:	2205      	movs	r2, #5
 80003c2:	54e2      	strb	r2, [r4, r3]
 80003c4:	e7f0      	b.n	80003a8 <nutone_white_fsm+0x10c>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_white);
 80003c6:	6a20      	ldr	r0, [r4, #32]
 80003c8:	f001 f8f2 	bl	80015b0 <deadline_timer_force_expiration>
			nutone_set_command(nutone_app_hand->nutone_dev,
 80003cc:	6820      	ldr	r0, [r4, #0]
 80003ce:	2104      	movs	r1, #4
 80003d0:	f000 ff52 	bl	8001278 <nutone_set_command>
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;
 80003d4:	2338      	movs	r3, #56	@ 0x38
 80003d6:	2200      	movs	r2, #0
 80003d8:	54e2      	strb	r2, [r4, r3]
			break;
 80003da:	e7ae      	b.n	800033a <nutone_white_fsm+0x9e>
			nutone_app_hand->fsm_state_white = MOTION_LIGHT_IDLE;
 80003dc:	2338      	movs	r3, #56	@ 0x38
 80003de:	2200      	movs	r2, #0
 80003e0:	54e2      	strb	r2, [r4, r3]
			break;
 80003e2:	e7aa      	b.n	800033a <nutone_white_fsm+0x9e>
 80003e4:	08003b78 	.word	0x08003b78

080003e8 <nutone_vyv_fsm>:


uint8_t nutone_vyv_fsm(nutone_app_t *nutone_app_hand)
{
 80003e8:	b570      	push	{r4, r5, r6, lr}
 80003ea:	b098      	sub	sp, #96	@ 0x60
 80003ec:	0004      	movs	r4, r0
	button_edge_t edge;
	pyd1598_motion_isr_status_t motion_isr_status;
	deadline_timer_expired_t deadline_safe_expired;
	deadline_timer_expired_t deadline_timeout_expired;

	button_check_isr_request(*nutone_app_hand->button_vyv->button, &button_isr_status, &edge);
 80003ee:	6903      	ldr	r3, [r0, #16]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	225e      	movs	r2, #94	@ 0x5e
 80003f4:	446a      	add	r2, sp
 80003f6:	9203      	str	r2, [sp, #12]
 80003f8:	265f      	movs	r6, #95	@ 0x5f
 80003fa:	446e      	add	r6, sp
 80003fc:	9602      	str	r6, [sp, #8]
 80003fe:	001a      	movs	r2, r3
 8000400:	3210      	adds	r2, #16
 8000402:	4669      	mov	r1, sp
 8000404:	ca21      	ldmia	r2!, {r0, r5}
 8000406:	c121      	stmia	r1!, {r0, r5}
 8000408:	6818      	ldr	r0, [r3, #0]
 800040a:	6859      	ldr	r1, [r3, #4]
 800040c:	689a      	ldr	r2, [r3, #8]
 800040e:	68db      	ldr	r3, [r3, #12]
 8000410:	f000 f9e8 	bl	80007e4 <button_check_isr_request>
	pyd1598_check_isr_request(*nutone_app_hand->motion_hand->motion_sensor, &motion_isr_status);
 8000414:	6863      	ldr	r3, [r4, #4]
 8000416:	681d      	ldr	r5, [r3, #0]
 8000418:	235d      	movs	r3, #93	@ 0x5d
 800041a:	446b      	add	r3, sp
 800041c:	9314      	str	r3, [sp, #80]	@ 0x50
 800041e:	0029      	movs	r1, r5
 8000420:	3110      	adds	r1, #16
 8000422:	2250      	movs	r2, #80	@ 0x50
 8000424:	4668      	mov	r0, sp
 8000426:	f003 fb91 	bl	8003b4c <memcpy>
 800042a:	6828      	ldr	r0, [r5, #0]
 800042c:	6869      	ldr	r1, [r5, #4]
 800042e:	68aa      	ldr	r2, [r5, #8]
 8000430:	68eb      	ldr	r3, [r5, #12]
 8000432:	f000 fac0 	bl	80009b6 <pyd1598_check_isr_request>


	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8000436:	7833      	ldrb	r3, [r6, #0]
 8000438:	2b02      	cmp	r3, #2
 800043a:	d01f      	beq.n	800047c <nutone_vyv_fsm+0x94>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
		}

		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
	}
	nutone_app_hand->button_vyv->button->edge_attended = button_isr_status;
 800043c:	6923      	ldr	r3, [r4, #16]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	225f      	movs	r2, #95	@ 0x5f
 8000442:	446a      	add	r2, sp
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	70da      	strb	r2, [r3, #3]


	if(nutone_app_hand->signals.uv_abort == MOTION_ABORT_TRUE)
 8000448:	2336      	movs	r3, #54	@ 0x36
 800044a:	5ce3      	ldrb	r3, [r4, r3]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d105      	bne.n	800045c <nutone_vyv_fsm+0x74>
	{
		nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
 8000450:	3339      	adds	r3, #57	@ 0x39
 8000452:	220a      	movs	r2, #10
 8000454:	54e2      	strb	r2, [r4, r3]
		nutone_app_hand->signals.uv_abort = MOTION_ABORT_FALSE;
 8000456:	3b03      	subs	r3, #3
 8000458:	3a09      	subs	r2, #9
 800045a:	54e2      	strb	r2, [r4, r3]
	}

	if(	nutone_app_hand->nutone_dev->current_light_mode ==
 800045c:	6820      	ldr	r0, [r4, #0]
 800045e:	7d83      	ldrb	r3, [r0, #22]
 8000460:	2b01      	cmp	r3, #1
 8000462:	d01c      	beq.n	800049e <nutone_vyv_fsm+0xb6>
	{
		nutone_app_hand->signals.wait = MOTION_UV_WAIT_TRUE;
	}
	else
	{
		nutone_app_hand->signals.wait = MOTION_UV_WAIT_FALSE;
 8000464:	2337      	movs	r3, #55	@ 0x37
 8000466:	2201      	movs	r2, #1
 8000468:	54e2      	strb	r2, [r4, r3]
	}


	switch(nutone_app_hand->fsm_state_uyu)
 800046a:	2339      	movs	r3, #57	@ 0x39
 800046c:	5ce3      	ldrb	r3, [r4, r3]
 800046e:	2b0a      	cmp	r3, #10
 8000470:	d900      	bls.n	8000474 <nutone_vyv_fsm+0x8c>
 8000472:	e0bb      	b.n	80005ec <nutone_vyv_fsm+0x204>
 8000474:	009b      	lsls	r3, r3, #2
 8000476:	4a5f      	ldr	r2, [pc, #380]	@ (80005f4 <nutone_vyv_fsm+0x20c>)
 8000478:	58d3      	ldr	r3, [r2, r3]
 800047a:	469f      	mov	pc, r3
		if(nutone_app_hand->button_vyv->button->push_status == BUTTON_PUSH_ON)
 800047c:	6923      	ldr	r3, [r4, #16]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	789b      	ldrb	r3, [r3, #2]
 8000482:	2b01      	cmp	r3, #1
 8000484:	d007      	beq.n	8000496 <nutone_vyv_fsm+0xae>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
 8000486:	2339      	movs	r3, #57	@ 0x39
 8000488:	220a      	movs	r2, #10
 800048a:	54e2      	strb	r2, [r4, r3]
		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 800048c:	235f      	movs	r3, #95	@ 0x5f
 800048e:	446b      	add	r3, sp
 8000490:	2200      	movs	r2, #0
 8000492:	701a      	strb	r2, [r3, #0]
 8000494:	e7d2      	b.n	800043c <nutone_vyv_fsm+0x54>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_TIMEOUT_TIMER;
 8000496:	3338      	adds	r3, #56	@ 0x38
 8000498:	2201      	movs	r2, #1
 800049a:	54e2      	strb	r2, [r4, r3]
 800049c:	e7f6      	b.n	800048c <nutone_vyv_fsm+0xa4>
		nutone_app_hand->signals.wait = MOTION_UV_WAIT_TRUE;
 800049e:	3336      	adds	r3, #54	@ 0x36
 80004a0:	2200      	movs	r2, #0
 80004a2:	54e2      	strb	r2, [r4, r3]
 80004a4:	e7e1      	b.n	800046a <nutone_vyv_fsm+0x82>
	{
		case MOTION_LIGHT_UV_IDLE:


			if(nutone_app_hand->signals.motion_uv  == MOTION_ISR_UNATTENDED)
 80004a6:	2335      	movs	r3, #53	@ 0x35
 80004a8:	5ce3      	ldrb	r3, [r4, r3]
 80004aa:	2b02      	cmp	r3, #2
 80004ac:	d003      	beq.n	80004b6 <nutone_vyv_fsm+0xce>
			{
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
			}

			__NOP();//Do nothing
 80004ae:	46c0      	nop			@ (mov r8, r8)




	return 0;
}
 80004b0:	2000      	movs	r0, #0
 80004b2:	b018      	add	sp, #96	@ 0x60
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 80004b6:	3333      	adds	r3, #51	@ 0x33
 80004b8:	2200      	movs	r2, #0
 80004ba:	54e2      	strb	r2, [r4, r3]
 80004bc:	e7f7      	b.n	80004ae <nutone_vyv_fsm+0xc6>
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_vyv_timeout);
 80004be:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80004c0:	f001 f87b 	bl	80015ba <deadline_timer_set_initial_time>
			led_signal_start(nutone_app_hand->led_signal_hand->led_signal);
 80004c4:	69e3      	ldr	r3, [r4, #28]
 80004c6:	6818      	ldr	r0, [r3, #0]
 80004c8:	f000 f9ac 	bl	8000824 <led_signal_start>
			nutone_app_hand->led_signal_hand->led_signal->type = LED_SIGNAL_BLINK;
 80004cc:	69e3      	ldr	r3, [r4, #28]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2202      	movs	r2, #2
 80004d2:	725a      	strb	r2, [r3, #9]
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT;
 80004d4:	2339      	movs	r3, #57	@ 0x39
 80004d6:	3201      	adds	r2, #1
 80004d8:	54e2      	strb	r2, [r4, r3]
			break;
 80004da:	e7e9      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			if(nutone_app_hand->signals.motion_uv  == MOTION_ISR_UNATTENDED)
 80004dc:	2335      	movs	r3, #53	@ 0x35
 80004de:	5ce3      	ldrb	r3, [r4, r3]
 80004e0:	2b02      	cmp	r3, #2
 80004e2:	d013      	beq.n	800050c <nutone_vyv_fsm+0x124>
			deadline_timer_check(nutone_app_hand->timer_fsm_vyv_timeout,
 80004e4:	255b      	movs	r5, #91	@ 0x5b
 80004e6:	446d      	add	r5, sp
 80004e8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80004ea:	0029      	movs	r1, r5
 80004ec:	f001 f8d6 	bl	800169c <deadline_timer_check>
			if(deadline_timeout_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 80004f0:	782b      	ldrb	r3, [r5, #0]
 80004f2:	2b01      	cmp	r3, #1
 80004f4:	d1dc      	bne.n	80004b0 <nutone_vyv_fsm+0xc8>
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 80004f6:	3334      	adds	r3, #52	@ 0x34
 80004f8:	2200      	movs	r2, #0
 80004fa:	54e2      	strb	r2, [r4, r3]
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 80004fc:	3304      	adds	r3, #4
 80004fe:	3204      	adds	r2, #4
 8000500:	54e2      	strb	r2, [r4, r3]
				nutone_app_hand->led_signal_hand->led_signal->type = LED_SIGNAL_SOLID;
 8000502:	69e3      	ldr	r3, [r4, #28]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	3a03      	subs	r2, #3
 8000508:	725a      	strb	r2, [r3, #9]
 800050a:	e7d1      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 800050c:	3333      	adds	r3, #51	@ 0x33
 800050e:	2200      	movs	r2, #0
 8000510:	54e2      	strb	r2, [r4, r3]
 8000512:	e7e7      	b.n	80004e4 <nutone_vyv_fsm+0xfc>
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_vyv_safe);
 8000514:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8000516:	f001 f850 	bl	80015ba <deadline_timer_set_initial_time>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_WAIT_SAFE_TIMER;
 800051a:	2339      	movs	r3, #57	@ 0x39
 800051c:	2205      	movs	r2, #5
 800051e:	54e2      	strb	r2, [r4, r3]
			break;
 8000520:	e7c6      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			deadline_timer_check(nutone_app_hand->timer_fsm_vyv_safe,
 8000522:	ad17      	add	r5, sp, #92	@ 0x5c
 8000524:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8000526:	0029      	movs	r1, r5
 8000528:	f001 f8b8 	bl	800169c <deadline_timer_check>
			if(deadline_safe_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 800052c:	782b      	ldrb	r3, [r5, #0]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d00b      	beq.n	800054a <nutone_vyv_fsm+0x162>
				if(nutone_app_hand->signals.motion_uv == MOTION_ISR_UNATTENDED)
 8000532:	2335      	movs	r3, #53	@ 0x35
 8000534:	5ce3      	ldrb	r3, [r4, r3]
 8000536:	2b02      	cmp	r3, #2
 8000538:	d00b      	beq.n	8000552 <nutone_vyv_fsm+0x16a>
					if(nutone_app_hand->signals.wait == MOTION_UV_WAIT_TRUE)
 800053a:	2337      	movs	r3, #55	@ 0x37
 800053c:	5ce3      	ldrb	r3, [r4, r3]
 800053e:	2b00      	cmp	r3, #0
 8000540:	d1b6      	bne.n	80004b0 <nutone_vyv_fsm+0xc8>
						nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8000542:	3339      	adds	r3, #57	@ 0x39
 8000544:	2204      	movs	r2, #4
 8000546:	54e2      	strb	r2, [r4, r3]
 8000548:	e7b2      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_TURN_ON_LIGHT;
 800054a:	3338      	adds	r3, #56	@ 0x38
 800054c:	2206      	movs	r2, #6
 800054e:	54e2      	strb	r2, [r4, r3]
 8000550:	e7ae      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
					nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 8000552:	3333      	adds	r3, #51	@ 0x33
 8000554:	2200      	movs	r2, #0
 8000556:	54e2      	strb	r2, [r4, r3]
					nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
 8000558:	3304      	adds	r3, #4
 800055a:	320a      	adds	r2, #10
 800055c:	54e2      	strb	r2, [r4, r3]
 800055e:	e7a7      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			nutone_set_command(nutone_app_hand->nutone_dev,
 8000560:	2105      	movs	r1, #5
 8000562:	f000 fe89 	bl	8001278 <nutone_set_command>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_INIT_TIMER;
 8000566:	2339      	movs	r3, #57	@ 0x39
 8000568:	2207      	movs	r2, #7
 800056a:	54e2      	strb	r2, [r4, r3]
			break;
 800056c:	e7a0      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 800056e:	2335      	movs	r3, #53	@ 0x35
 8000570:	2200      	movs	r2, #0
 8000572:	54e2      	strb	r2, [r4, r3]
			deadline_timer_set_initial_time(nutone_app_hand->timer_fsm_vyv);
 8000574:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000576:	f001 f820 	bl	80015ba <deadline_timer_set_initial_time>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_WAIT_EXPIRATION;
 800057a:	2339      	movs	r3, #57	@ 0x39
 800057c:	2208      	movs	r2, #8
 800057e:	54e2      	strb	r2, [r4, r3]
			break;
 8000580:	e796      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			deadline_timer_check(nutone_app_hand->timer_fsm_vyv,
 8000582:	255a      	movs	r5, #90	@ 0x5a
 8000584:	446d      	add	r5, sp
 8000586:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000588:	0029      	movs	r1, r5
 800058a:	f001 f887 	bl	800169c <deadline_timer_check>
			if(deadline_expired == TIMER_EXPIRED_TRUE)
 800058e:	782b      	ldrb	r3, [r5, #0]
 8000590:	2b01      	cmp	r3, #1
 8000592:	d00b      	beq.n	80005ac <nutone_vyv_fsm+0x1c4>
			if(nutone_app_hand->signals.motion_uv == MOTION_ISR_UNATTENDED)
 8000594:	2335      	movs	r3, #53	@ 0x35
 8000596:	5ce3      	ldrb	r3, [r4, r3]
 8000598:	2b02      	cmp	r3, #2
 800059a:	d000      	beq.n	800059e <nutone_vyv_fsm+0x1b6>
 800059c:	e788      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
				nutone_app_hand->signals.motion_uv = MOTION_ISR_ATTENDED;
 800059e:	3333      	adds	r3, #51	@ 0x33
 80005a0:	2200      	movs	r2, #0
 80005a2:	54e2      	strb	r2, [r4, r3]
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_ABORT;
 80005a4:	3304      	adds	r3, #4
 80005a6:	320a      	adds	r2, #10
 80005a8:	54e2      	strb	r2, [r4, r3]
 80005aa:	e781      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
				nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 80005ac:	3338      	adds	r3, #56	@ 0x38
 80005ae:	2209      	movs	r2, #9
 80005b0:	54e2      	strb	r2, [r4, r3]
 80005b2:	e7ef      	b.n	8000594 <nutone_vyv_fsm+0x1ac>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 80005b4:	2339      	movs	r3, #57	@ 0x39
 80005b6:	2209      	movs	r2, #9
 80005b8:	54e2      	strb	r2, [r4, r3]
			break;
 80005ba:	e779      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv);
 80005bc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80005be:	f000 fff7 	bl	80015b0 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv_timeout);
 80005c2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80005c4:	f000 fff4 	bl	80015b0 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(nutone_app_hand->timer_fsm_vyv_safe);
 80005c8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80005ca:	f000 fff1 	bl	80015b0 <deadline_timer_force_expiration>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 80005ce:	6923      	ldr	r3, [r4, #16]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2500      	movs	r5, #0
 80005d4:	709d      	strb	r5, [r3, #2]
			nutone_set_command(nutone_app_hand->nutone_dev,
 80005d6:	6820      	ldr	r0, [r4, #0]
 80005d8:	2106      	movs	r1, #6
 80005da:	f000 fe4d 	bl	8001278 <nutone_set_command>
			led_signal_stop(nutone_app_hand->led_signal_hand->led_signal);
 80005de:	69e3      	ldr	r3, [r4, #28]
 80005e0:	6818      	ldr	r0, [r3, #0]
 80005e2:	f000 f923 	bl	800082c <led_signal_stop>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 80005e6:	2339      	movs	r3, #57	@ 0x39
 80005e8:	54e5      	strb	r5, [r4, r3]
			break;
 80005ea:	e761      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
			nutone_app_hand->fsm_state_uyu = MOTION_LIGHT_UV_IDLE;
 80005ec:	2339      	movs	r3, #57	@ 0x39
 80005ee:	2200      	movs	r2, #0
 80005f0:	54e2      	strb	r2, [r4, r3]
			break;
 80005f2:	e75d      	b.n	80004b0 <nutone_vyv_fsm+0xc8>
 80005f4:	08003b90 	.word	0x08003b90

080005f8 <nutone_app_fsm>:
{
 80005f8:	b510      	push	{r4, lr}
 80005fa:	0004      	movs	r4, r0
	nutone_fan_fsm(nutone_app_hand);
 80005fc:	f7ff fe34 	bl	8000268 <nutone_fan_fsm>
	nutone_white_fsm(nutone_app_hand);
 8000600:	0020      	movs	r0, r4
 8000602:	f7ff fe4b 	bl	800029c <nutone_white_fsm>
	nutone_vyv_fsm(nutone_app_hand);
 8000606:	0020      	movs	r0, r4
 8000608:	f7ff feee 	bl	80003e8 <nutone_vyv_fsm>
	nutone_fsm(nutone_app_hand->nutone_dev);
 800060c:	6820      	ldr	r0, [r4, #0]
 800060e:	f000 fe6f 	bl	80012f0 <nutone_fsm>
}
 8000612:	2000      	movs	r0, #0
 8000614:	bd10      	pop	{r4, pc}

08000616 <nutone_app_check_button_event>:


}

void nutone_app_check_button_event(deadline_timer_t *deadline_events, button_t *button)
{
 8000616:	b570      	push	{r4, r5, r6, lr}
 8000618:	b082      	sub	sp, #8
 800061a:	0005      	movs	r5, r0
 800061c:	000c      	movs	r4, r1
	deadline_timer_expired_t timer_expired;
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 800061e:	7b4b      	ldrb	r3, [r1, #13]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <nutone_app_check_button_event+0x12>
		{
			button_debounce_fsm(button);
			deadline_timer_set_initial_time(deadline_events);
		}
	}
}
 8000624:	b002      	add	sp, #8
 8000626:	bd70      	pop	{r4, r5, r6, pc}
		deadline_timer_check(deadline_events, &timer_expired);
 8000628:	466b      	mov	r3, sp
 800062a:	1dde      	adds	r6, r3, #7
 800062c:	0031      	movs	r1, r6
 800062e:	f001 f835 	bl	800169c <deadline_timer_check>
		if(timer_expired == TIMER_EXPIRED_TRUE)
 8000632:	7833      	ldrb	r3, [r6, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d1f5      	bne.n	8000624 <nutone_app_check_button_event+0xe>
			button_debounce_fsm(button);
 8000638:	0020      	movs	r0, r4
 800063a:	f000 f8a5 	bl	8000788 <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 800063e:	0028      	movs	r0, r5
 8000640:	f000 ffbb 	bl	80015ba <deadline_timer_set_initial_time>
}
 8000644:	e7ee      	b.n	8000624 <nutone_app_check_button_event+0xe>

08000646 <nutone_app_check_events>:
{
 8000646:	b570      	push	{r4, r5, r6, lr}
 8000648:	b086      	sub	sp, #24
 800064a:	0004      	movs	r4, r0
	pyd1598_read_wakeup_signal(nutone_app_hand->motion_hand->motion_sensor,
 800064c:	6843      	ldr	r3, [r0, #4]
 800064e:	2517      	movs	r5, #23
 8000650:	446d      	add	r5, sp
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	0029      	movs	r1, r5
 8000656:	f000 f9bb 	bl	80009d0 <pyd1598_read_wakeup_signal>
	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 800065a:	782b      	ldrb	r3, [r5, #0]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d026      	beq.n	80006ae <nutone_app_check_events+0x68>
	nutone_app_check_button_event(nutone_app_hand->button_white->btn_timer,
 8000660:	68e3      	ldr	r3, [r4, #12]
 8000662:	6819      	ldr	r1, [r3, #0]
 8000664:	6858      	ldr	r0, [r3, #4]
 8000666:	f7ff ffd6 	bl	8000616 <nutone_app_check_button_event>
	nutone_app_check_button_event(nutone_app_hand->button_vyv->btn_timer,
 800066a:	6923      	ldr	r3, [r4, #16]
 800066c:	6819      	ldr	r1, [r3, #0]
 800066e:	6858      	ldr	r0, [r3, #4]
 8000670:	f7ff ffd1 	bl	8000616 <nutone_app_check_button_event>
	nutone_app_check_button_event(nutone_app_hand->button_fan->btn_timer,
 8000674:	68a3      	ldr	r3, [r4, #8]
 8000676:	6819      	ldr	r1, [r3, #0]
 8000678:	6858      	ldr	r0, [r3, #4]
 800067a:	f7ff ffcc 	bl	8000616 <nutone_app_check_button_event>
	button_check_isr_request(*nutone_app_hand->button_vyv->button,
 800067e:	6923      	ldr	r3, [r4, #16]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2215      	movs	r2, #21
 8000684:	446a      	add	r2, sp
 8000686:	9203      	str	r2, [sp, #12]
 8000688:	2516      	movs	r5, #22
 800068a:	446d      	add	r5, sp
 800068c:	9502      	str	r5, [sp, #8]
 800068e:	001a      	movs	r2, r3
 8000690:	3210      	adds	r2, #16
 8000692:	4669      	mov	r1, sp
 8000694:	ca41      	ldmia	r2!, {r0, r6}
 8000696:	c141      	stmia	r1!, {r0, r6}
 8000698:	6818      	ldr	r0, [r3, #0]
 800069a:	6859      	ldr	r1, [r3, #4]
 800069c:	689a      	ldr	r2, [r3, #8]
 800069e:	68db      	ldr	r3, [r3, #12]
 80006a0:	f000 f8a0 	bl	80007e4 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 80006a4:	782b      	ldrb	r3, [r5, #0]
 80006a6:	2b02      	cmp	r3, #2
 80006a8:	d00a      	beq.n	80006c0 <nutone_app_check_events+0x7a>
}
 80006aa:	b006      	add	sp, #24
 80006ac:	bd70      	pop	{r4, r5, r6, pc}
		nutone_app_hand->signals.motion_light = MOTION_ISR_UNATTENDED;
 80006ae:	3332      	adds	r3, #50	@ 0x32
 80006b0:	2202      	movs	r2, #2
 80006b2:	54e2      	strb	r2, [r4, r3]
		nutone_app_hand->motion_hand->motion_sensor->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 80006b4:	6863      	ldr	r3, [r4, #4]
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	2358      	movs	r3, #88	@ 0x58
 80006ba:	2100      	movs	r1, #0
 80006bc:	54d1      	strb	r1, [r2, r3]
 80006be:	e7cf      	b.n	8000660 <nutone_app_check_events+0x1a>
		if(nutone_app_hand->button_vyv->button->push_status != BUTTON_PUSH_ON)
 80006c0:	6923      	ldr	r3, [r4, #16]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	789a      	ldrb	r2, [r3, #2]
 80006c6:	2a01      	cmp	r2, #1
 80006c8:	d002      	beq.n	80006d0 <nutone_app_check_events+0x8a>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_ON;
 80006ca:	2201      	movs	r2, #1
 80006cc:	709a      	strb	r2, [r3, #2]
 80006ce:	e7ec      	b.n	80006aa <nutone_app_check_events+0x64>
			nutone_app_hand->button_vyv->button->push_status = BUTTON_PUSH_OFF;
 80006d0:	2200      	movs	r2, #0
 80006d2:	709a      	strb	r2, [r3, #2]
}
 80006d4:	e7e9      	b.n	80006aa <nutone_app_check_events+0x64>

080006d6 <nutone_app_set_outputs>:


void nutone_app_set_outputs(nutone_app_t *nutone_app_hand)
{
 80006d6:	b510      	push	{r4, lr}
 80006d8:	0004      	movs	r4, r0
	output_fsm_ctrl(nutone_app_hand->nutone_dev->lights->relay,
 80006da:	6803      	ldr	r3, [r0, #0]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6859      	ldr	r1, [r3, #4]
 80006e0:	6818      	ldr	r0, [r3, #0]
 80006e2:	f000 fff3 	bl	80016cc <output_fsm_ctrl>
					nutone_app_hand->nutone_dev->lights->deadline_timer);

	output_fsm_ctrl(nutone_app_hand->nutone_dev->fan->relay,
 80006e6:	6823      	ldr	r3, [r4, #0]
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	6859      	ldr	r1, [r3, #4]
 80006ec:	6818      	ldr	r0, [r3, #0]
 80006ee:	f000 ffed 	bl	80016cc <output_fsm_ctrl>
					nutone_app_hand->nutone_dev->fan->deadline_timer);

	output_led_indicator(nutone_app_hand->led_signal_hand->led_signal,
 80006f2:	69e3      	ldr	r3, [r4, #28]
 80006f4:	6859      	ldr	r1, [r3, #4]
 80006f6:	6818      	ldr	r0, [r3, #0]
 80006f8:	f001 f84e 	bl	8001798 <output_led_indicator>
							nutone_app_hand->led_signal_hand->led_signal_timer);

}
 80006fc:	bd10      	pop	{r4, pc}

080006fe <nutone_app_process>:
{
 80006fe:	b510      	push	{r4, lr}
 8000700:	0004      	movs	r4, r0
	nutone_app_check_events(nutone_app_hand);
 8000702:	f7ff ffa0 	bl	8000646 <nutone_app_check_events>
	nutone_app_fsm(nutone_app_hand);
 8000706:	0020      	movs	r0, r4
 8000708:	f7ff ff76 	bl	80005f8 <nutone_app_fsm>
	nutone_app_set_outputs(nutone_app_hand);
 800070c:	0020      	movs	r0, r4
 800070e:	f7ff ffe2 	bl	80006d6 <nutone_app_set_outputs>
}
 8000712:	2000      	movs	r0, #0
 8000714:	bd10      	pop	{r4, pc}

08000716 <button_setup>:

#include "BoardSupport/button.h"


uint8_t button_setup(button_t *button, button_gpio_t hardware_input)
{
 8000716:	b510      	push	{r4, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	466b      	mov	r3, sp
 800071c:	9100      	str	r1, [sp, #0]
 800071e:	605a      	str	r2, [r3, #4]

	button->hardware_input = hardware_input;
 8000720:	1d02      	adds	r2, r0, #4
 8000722:	cb12      	ldmia	r3!, {r1, r4}
 8000724:	c212      	stmia	r2!, {r1, r4}
	button->edge = BUTTON_EDGE_NOT_DETECTED;
 8000726:	2300      	movs	r3, #0
 8000728:	7043      	strb	r3, [r0, #1]
	button->edge_attended = BUTTON_ISR_ATTENDED;
 800072a:	70c3      	strb	r3, [r0, #3]
	button->debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 800072c:	7303      	strb	r3, [r0, #12]
	button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 800072e:	2201      	movs	r2, #1
 8000730:	7342      	strb	r2, [r0, #13]
	button->debounce_idx = 0;
 8000732:	6103      	str	r3, [r0, #16]
	button->debounce_count_limit = 1;
 8000734:	6142      	str	r2, [r0, #20]
	button->push_status = BUTTON_PUSH_OFF;//For push button only
 8000736:	7083      	strb	r3, [r0, #2]

	return 0;

}
 8000738:	2000      	movs	r0, #0
 800073a:	b002      	add	sp, #8
 800073c:	bd10      	pop	{r4, pc}

0800073e <button_positive_edge_detected>:


uint8_t button_positive_edge_detected(button_t *button)
{

	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800073e:	7b43      	ldrb	r3, [r0, #13]
 8000740:	2b01      	cmp	r3, #1
 8000742:	d001      	beq.n	8000748 <button_positive_edge_detected+0xa>
	{
		button->edge = BUTTON_EDGE_POSITIVE;
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
	}
	return 0;
}
 8000744:	2000      	movs	r0, #0
 8000746:	4770      	bx	lr
		button->edge = BUTTON_EDGE_POSITIVE;
 8000748:	3301      	adds	r3, #1
 800074a:	7043      	strb	r3, [r0, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 800074c:	2300      	movs	r3, #0
 800074e:	7343      	strb	r3, [r0, #13]
 8000750:	e7f8      	b.n	8000744 <button_positive_edge_detected+0x6>

08000752 <button_negative_edge_detected>:

uint8_t button_negative_edge_detected(button_t *button)
{
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8000752:	7b43      	ldrb	r3, [r0, #13]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d001      	beq.n	800075c <button_negative_edge_detected+0xa>
	{
		button->edge = BUTTON_EDGE_NEGATIVE;
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
	}
	return 0;
}
 8000758:	2000      	movs	r0, #0
 800075a:	4770      	bx	lr
		button->edge = BUTTON_EDGE_NEGATIVE;
 800075c:	7043      	strb	r3, [r0, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 800075e:	2300      	movs	r3, #0
 8000760:	7343      	strb	r3, [r0, #13]
 8000762:	e7f9      	b.n	8000758 <button_negative_edge_detected+0x6>

08000764 <button_get_status>:
	button->edge = BUTTON_EDGE_NOT_DETECTED;
	return 0;
}

uint8_t button_get_status(button_t *button, button_status_t *status)
{
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	0004      	movs	r4, r0
 8000768:	000d      	movs	r5, r1
	GPIO_PinState pin_value;
	pin_value = HAL_GPIO_ReadPin(button->hardware_input.port,
 800076a:	6840      	ldr	r0, [r0, #4]
 800076c:	8921      	ldrh	r1, [r4, #8]
 800076e:	f002 f983 	bl	8002a78 <HAL_GPIO_ReadPin>
												button->hardware_input.pin);
	if(pin_value == GPIO_PIN_SET)
 8000772:	2801      	cmp	r0, #1
 8000774:	d005      	beq.n	8000782 <button_get_status+0x1e>
	{
		button->status = BUTTON_ON;
	}
	else
	{
		button->status = BUTTON_OFF;
 8000776:	2300      	movs	r3, #0
 8000778:	7023      	strb	r3, [r4, #0]
	}

	*status = button->status;
 800077a:	7823      	ldrb	r3, [r4, #0]
 800077c:	702b      	strb	r3, [r5, #0]

	return 0;
}
 800077e:	2000      	movs	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
		button->status = BUTTON_ON;
 8000782:	2301      	movs	r3, #1
 8000784:	7023      	strb	r3, [r4, #0]
 8000786:	e7f8      	b.n	800077a <button_get_status+0x16>

08000788 <button_debounce_fsm>:
{
 8000788:	b570      	push	{r4, r5, r6, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	0004      	movs	r4, r0
	button_debounce_state_fsm_t debounce_fsm_state = button->debounce_fsm_state;
 800078e:	7b03      	ldrb	r3, [r0, #12]
	button_edge_t edge = button->edge;
 8000790:	7846      	ldrb	r6, [r0, #1]
	uint32_t debounce_idx = button->debounce_idx;
 8000792:	6905      	ldr	r5, [r0, #16]
	uint32_t debounce_count_limit = button->debounce_count_limit;
 8000794:	6942      	ldr	r2, [r0, #20]
	switch(debounce_fsm_state)
 8000796:	2b01      	cmp	r3, #1
 8000798:	d011      	beq.n	80007be <button_debounce_fsm+0x36>
 800079a:	2b02      	cmp	r3, #2
 800079c:	d014      	beq.n	80007c8 <button_debounce_fsm+0x40>
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d006      	beq.n	80007b0 <button_debounce_fsm+0x28>
 80007a2:	2300      	movs	r3, #0
	button->debounce_fsm_state = debounce_fsm_state;
 80007a4:	7323      	strb	r3, [r4, #12]
	button->edge = edge;
 80007a6:	7066      	strb	r6, [r4, #1]
	button->debounce_idx = debounce_idx;
 80007a8:	6125      	str	r5, [r4, #16]
}
 80007aa:	2000      	movs	r0, #0
 80007ac:	b002      	add	sp, #8
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
			if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 80007b0:	7b41      	ldrb	r1, [r0, #13]
 80007b2:	2900      	cmp	r1, #0
 80007b4:	d1f6      	bne.n	80007a4 <button_debounce_fsm+0x1c>
				if(debounce_count_limit == 0)
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d112      	bne.n	80007e0 <button_debounce_fsm+0x58>
					debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80007ba:	3302      	adds	r3, #2
 80007bc:	e7f2      	b.n	80007a4 <button_debounce_fsm+0x1c>
			if(debounce_idx >= debounce_count_limit)
 80007be:	4295      	cmp	r5, r2
 80007c0:	d300      	bcc.n	80007c4 <button_debounce_fsm+0x3c>
				debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80007c2:	2302      	movs	r3, #2
			debounce_idx++;
 80007c4:	3501      	adds	r5, #1
			break;
 80007c6:	e7ed      	b.n	80007a4 <button_debounce_fsm+0x1c>
			button->edge_attended = BUTTON_ISR_UNATTENDED;
 80007c8:	2302      	movs	r3, #2
 80007ca:	70c3      	strb	r3, [r0, #3]
			button->debounce_idx = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	6103      	str	r3, [r0, #16]
			button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 80007d0:	3301      	adds	r3, #1
 80007d2:	7343      	strb	r3, [r0, #13]
			button_get_status(button, &button_status);
 80007d4:	466b      	mov	r3, sp
 80007d6:	1dd9      	adds	r1, r3, #7
 80007d8:	f7ff ffc4 	bl	8000764 <button_get_status>
			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 80007dc:	2300      	movs	r3, #0
			break;
 80007de:	e7e1      	b.n	80007a4 <button_debounce_fsm+0x1c>
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
 80007e0:	2301      	movs	r3, #1
 80007e2:	e7df      	b.n	80007a4 <button_debounce_fsm+0x1c>

080007e4 <button_check_isr_request>:


uint8_t button_check_isr_request(button_t button,
									button_isr_status_t *button_isr_status,
									button_edge_t *edge)
{
 80007e4:	b084      	sub	sp, #16
 80007e6:	9000      	str	r0, [sp, #0]
 80007e8:	9101      	str	r1, [sp, #4]
 80007ea:	9202      	str	r2, [sp, #8]
 80007ec:	9303      	str	r3, [sp, #12]
	*button_isr_status = button.edge_attended;
 80007ee:	466b      	mov	r3, sp
 80007f0:	78db      	ldrb	r3, [r3, #3]
 80007f2:	9a06      	ldr	r2, [sp, #24]
 80007f4:	7013      	strb	r3, [r2, #0]
	*edge = button.edge;
 80007f6:	466b      	mov	r3, sp
 80007f8:	785b      	ldrb	r3, [r3, #1]
 80007fa:	9a07      	ldr	r2, [sp, #28]
 80007fc:	7013      	strb	r3, [r2, #0]
	return 0;
}
 80007fe:	2000      	movs	r0, #0
 8000800:	b004      	add	sp, #16
 8000802:	4770      	bx	lr

08000804 <led_signal_setup>:
 */

#include "BoardSupport/led_indicator.h"

uint8_t led_signal_setup(led_signal_t *led_signal, led_signal_gpio_t gpio)
{
 8000804:	b510      	push	{r4, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	466b      	mov	r3, sp
 800080a:	9100      	str	r1, [sp, #0]
 800080c:	605a      	str	r2, [r3, #4]
	led_signal->gpio = gpio;
 800080e:	0002      	movs	r2, r0
 8000810:	cb12      	ldmia	r3!, {r1, r4}
 8000812:	c212      	stmia	r2!, {r1, r4}
	led_signal->type = LED_SIGNAL_OFF;
 8000814:	2300      	movs	r3, #0
 8000816:	7243      	strb	r3, [r0, #9]

	return 0;
}
 8000818:	2000      	movs	r0, #0
 800081a:	b002      	add	sp, #8
 800081c:	bd10      	pop	{r4, pc}

0800081e <led_signal_type_selector>:


uint8_t led_signal_type_selector(led_signal_t *led_signal,
												led_signal_type_t type)
{
	led_signal->type = type;
 800081e:	7241      	strb	r1, [r0, #9]
	return 0;
}
 8000820:	2000      	movs	r0, #0
 8000822:	4770      	bx	lr

08000824 <led_signal_start>:
}


uint8_t led_signal_start(led_signal_t *led_signal)
{
	led_signal->control = LED_SIGNAL_CTRL_START;
 8000824:	2300      	movs	r3, #0
 8000826:	7203      	strb	r3, [r0, #8]

	return 0;
}
 8000828:	2000      	movs	r0, #0
 800082a:	4770      	bx	lr

0800082c <led_signal_stop>:
uint8_t led_signal_stop(led_signal_t *led_signal)
{
	led_signal->control = LED_SIGNAL_CTRL_STOP;
 800082c:	2301      	movs	r3, #1
 800082e:	7203      	strb	r3, [r0, #8]

	return 0;
}
 8000830:	2000      	movs	r0, #0
 8000832:	4770      	bx	lr

08000834 <led_signal_turn_on>:

uint8_t led_signal_turn_on(led_signal_t led_signal)
{
 8000834:	b500      	push	{lr}
 8000836:	b085      	sub	sp, #20
 8000838:	ab01      	add	r3, sp, #4
 800083a:	9001      	str	r0, [sp, #4]
 800083c:	9102      	str	r1, [sp, #8]
 800083e:	9203      	str	r2, [sp, #12]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin, GPIO_PIN_SET);
 8000840:	8899      	ldrh	r1, [r3, #4]
 8000842:	2201      	movs	r2, #1
 8000844:	f002 f91f 	bl	8002a86 <HAL_GPIO_WritePin>
	return 0;
}
 8000848:	2000      	movs	r0, #0
 800084a:	b005      	add	sp, #20
 800084c:	bd00      	pop	{pc}

0800084e <led_signal_turn_off>:

uint8_t led_signal_turn_off(led_signal_t led_signal)
{
 800084e:	b500      	push	{lr}
 8000850:	b085      	sub	sp, #20
 8000852:	ab01      	add	r3, sp, #4
 8000854:	9001      	str	r0, [sp, #4]
 8000856:	9102      	str	r1, [sp, #8]
 8000858:	9203      	str	r2, [sp, #12]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 800085a:	8899      	ldrh	r1, [r3, #4]
 800085c:	2200      	movs	r2, #0
 800085e:	f002 f912 	bl	8002a86 <HAL_GPIO_WritePin>
													GPIO_PIN_RESET);
	return 0;
}
 8000862:	2000      	movs	r0, #0
 8000864:	b005      	add	sp, #20
 8000866:	bd00      	pop	{pc}

08000868 <led_signal_solid_fsm>:
{
 8000868:	b510      	push	{r4, lr}
 800086a:	0004      	movs	r4, r0
	led_signal_fsm_state_t state = led_signal->state;
 800086c:	7a83      	ldrb	r3, [r0, #10]
	led_signal_ctrl_t control = led_signal->control;
 800086e:	7a02      	ldrb	r2, [r0, #8]
	switch(state)
 8000870:	2b02      	cmp	r3, #2
 8000872:	d01a      	beq.n	80008aa <led_signal_solid_fsm+0x42>
 8000874:	d80c      	bhi.n	8000890 <led_signal_solid_fsm+0x28>
 8000876:	2b00      	cmp	r3, #0
 8000878:	d013      	beq.n	80008a2 <led_signal_solid_fsm+0x3a>
 800087a:	2b01      	cmp	r3, #1
 800087c:	d119      	bne.n	80008b2 <led_signal_solid_fsm+0x4a>
			led_signal_turn_on(*led_signal);
 800087e:	6800      	ldr	r0, [r0, #0]
 8000880:	6861      	ldr	r1, [r4, #4]
 8000882:	68a2      	ldr	r2, [r4, #8]
 8000884:	f7ff ffd6 	bl	8000834 <led_signal_turn_on>
			state = LED_SIGNAL_STATE_SOLID_ON;
 8000888:	2302      	movs	r3, #2
	led_signal->state = state;
 800088a:	72a3      	strb	r3, [r4, #10]
}
 800088c:	2000      	movs	r0, #0
 800088e:	bd10      	pop	{r4, pc}
	switch(state)
 8000890:	2b04      	cmp	r3, #4
 8000892:	d10e      	bne.n	80008b2 <led_signal_solid_fsm+0x4a>
			led_signal_turn_off(*led_signal);
 8000894:	6800      	ldr	r0, [r0, #0]
 8000896:	6861      	ldr	r1, [r4, #4]
 8000898:	68a2      	ldr	r2, [r4, #8]
 800089a:	f7ff ffd8 	bl	800084e <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 800089e:	2300      	movs	r3, #0
			break;
 80008a0:	e7f3      	b.n	800088a <led_signal_solid_fsm+0x22>
			if(control == LED_SIGNAL_CTRL_START)
 80008a2:	2a00      	cmp	r2, #0
 80008a4:	d1f1      	bne.n	800088a <led_signal_solid_fsm+0x22>
				state = LED_SIGNAL_STATE_ON;
 80008a6:	2301      	movs	r3, #1
 80008a8:	e7ef      	b.n	800088a <led_signal_solid_fsm+0x22>
			if(control == LED_SIGNAL_CTRL_STOP)
 80008aa:	2a01      	cmp	r2, #1
 80008ac:	d1ed      	bne.n	800088a <led_signal_solid_fsm+0x22>
				state = LED_SIGNAL_STATE_END;
 80008ae:	2304      	movs	r3, #4
 80008b0:	e7eb      	b.n	800088a <led_signal_solid_fsm+0x22>
			led_signal_turn_off(*led_signal);
 80008b2:	6820      	ldr	r0, [r4, #0]
 80008b4:	6861      	ldr	r1, [r4, #4]
 80008b6:	68a2      	ldr	r2, [r4, #8]
 80008b8:	f7ff ffc9 	bl	800084e <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 80008bc:	2300      	movs	r3, #0
			break;
 80008be:	e7e4      	b.n	800088a <led_signal_solid_fsm+0x22>

080008c0 <led_signal_toggle>:

uint8_t led_signal_toggle(led_signal_t led_signal)
{
 80008c0:	b500      	push	{lr}
 80008c2:	b085      	sub	sp, #20
 80008c4:	ab01      	add	r3, sp, #4
 80008c6:	9001      	str	r0, [sp, #4]
 80008c8:	9102      	str	r1, [sp, #8]
 80008ca:	9203      	str	r2, [sp, #12]
	HAL_GPIO_TogglePin(led_signal.gpio.port, led_signal.gpio.pin);
 80008cc:	8899      	ldrh	r1, [r3, #4]
 80008ce:	f002 f8e0 	bl	8002a92 <HAL_GPIO_TogglePin>
	return 0;
}
 80008d2:	2000      	movs	r0, #0
 80008d4:	b005      	add	sp, #20
 80008d6:	bd00      	pop	{pc}

080008d8 <led_signal_togle_fsm>:
{
 80008d8:	b570      	push	{r4, r5, r6, lr}
 80008da:	0004      	movs	r4, r0
	led_signal_fsm_state_t state = led_signal->state;
 80008dc:	7a85      	ldrb	r5, [r0, #10]
	led_signal_ctrl_t control = led_signal->control;
 80008de:	7a06      	ldrb	r6, [r0, #8]
	switch(state)
 80008e0:	2d03      	cmp	r5, #3
 80008e2:	d01a      	beq.n	800091a <led_signal_togle_fsm+0x42>
 80008e4:	d80c      	bhi.n	8000900 <led_signal_togle_fsm+0x28>
 80008e6:	2d00      	cmp	r5, #0
 80008e8:	d013      	beq.n	8000912 <led_signal_togle_fsm+0x3a>
 80008ea:	2d01      	cmp	r5, #1
 80008ec:	d11e      	bne.n	800092c <led_signal_togle_fsm+0x54>
			led_signal_turn_on(*led_signal);
 80008ee:	6800      	ldr	r0, [r0, #0]
 80008f0:	6861      	ldr	r1, [r4, #4]
 80008f2:	68a2      	ldr	r2, [r4, #8]
 80008f4:	f7ff ff9e 	bl	8000834 <led_signal_turn_on>
			state = LED_SIGNAL_STATE_TOGLE;
 80008f8:	2503      	movs	r5, #3
	led_signal->state = state;
 80008fa:	72a5      	strb	r5, [r4, #10]
}
 80008fc:	2000      	movs	r0, #0
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
	switch(state)
 8000900:	2d04      	cmp	r5, #4
 8000902:	d113      	bne.n	800092c <led_signal_togle_fsm+0x54>
			led_signal_turn_off(*led_signal);
 8000904:	6800      	ldr	r0, [r0, #0]
 8000906:	6861      	ldr	r1, [r4, #4]
 8000908:	68a2      	ldr	r2, [r4, #8]
 800090a:	f7ff ffa0 	bl	800084e <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 800090e:	2500      	movs	r5, #0
			break;
 8000910:	e7f3      	b.n	80008fa <led_signal_togle_fsm+0x22>
			if(control == LED_SIGNAL_CTRL_START)
 8000912:	2e00      	cmp	r6, #0
 8000914:	d1f1      	bne.n	80008fa <led_signal_togle_fsm+0x22>
				state = LED_SIGNAL_STATE_ON;
 8000916:	2501      	movs	r5, #1
 8000918:	e7ef      	b.n	80008fa <led_signal_togle_fsm+0x22>
			led_signal_toggle(*led_signal);
 800091a:	6800      	ldr	r0, [r0, #0]
 800091c:	6861      	ldr	r1, [r4, #4]
 800091e:	68a2      	ldr	r2, [r4, #8]
 8000920:	f7ff ffce 	bl	80008c0 <led_signal_toggle>
			if(control == LED_SIGNAL_CTRL_STOP)
 8000924:	2e01      	cmp	r6, #1
 8000926:	d1e8      	bne.n	80008fa <led_signal_togle_fsm+0x22>
				state = LED_SIGNAL_STATE_END;
 8000928:	2504      	movs	r5, #4
 800092a:	e7e6      	b.n	80008fa <led_signal_togle_fsm+0x22>
			led_signal_turn_off(*led_signal);
 800092c:	6820      	ldr	r0, [r4, #0]
 800092e:	6861      	ldr	r1, [r4, #4]
 8000930:	68a2      	ldr	r2, [r4, #8]
 8000932:	f7ff ff8c 	bl	800084e <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 8000936:	2500      	movs	r5, #0
			break;
 8000938:	e7df      	b.n	80008fa <led_signal_togle_fsm+0x22>

0800093a <led_signal_fsm>:
{
 800093a:	b510      	push	{r4, lr}
 800093c:	0004      	movs	r4, r0
	led_signal_type_t type = led_signal->type;
 800093e:	7a43      	ldrb	r3, [r0, #9]
	switch(type)
 8000940:	2b01      	cmp	r3, #1
 8000942:	d00d      	beq.n	8000960 <led_signal_fsm+0x26>
 8000944:	2b02      	cmp	r3, #2
 8000946:	d00e      	beq.n	8000966 <led_signal_fsm+0x2c>
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <led_signal_fsm+0x16>
}
 800094c:	2000      	movs	r0, #0
 800094e:	bd10      	pop	{r4, pc}
			led_signal_turn_off(*led_signal);
 8000950:	6800      	ldr	r0, [r0, #0]
 8000952:	6861      	ldr	r1, [r4, #4]
 8000954:	68a2      	ldr	r2, [r4, #8]
 8000956:	f7ff ff7a 	bl	800084e <led_signal_turn_off>
			led_signal->state = LED_SIGNAL_STATE_IDDLE;
 800095a:	2300      	movs	r3, #0
 800095c:	72a3      	strb	r3, [r4, #10]
			break;
 800095e:	e7f5      	b.n	800094c <led_signal_fsm+0x12>
			led_signal_solid_fsm(led_signal);
 8000960:	f7ff ff82 	bl	8000868 <led_signal_solid_fsm>
			break;
 8000964:	e7f2      	b.n	800094c <led_signal_fsm+0x12>
			led_signal_togle_fsm(led_signal);
 8000966:	f7ff ffb7 	bl	80008d8 <led_signal_togle_fsm>
			break;
 800096a:	e7ef      	b.n	800094c <led_signal_fsm+0x12>

0800096c <pyd1598_direct_link_setup>:

}

void pyd1598_direct_link_setup(pyd1598_direct_link_t *direct_link,
							pyd1598_hardware_interface_t hardware_inteface)
{
 800096c:	b530      	push	{r4, r5, lr}
 800096e:	b083      	sub	sp, #12
 8000970:	466b      	mov	r3, sp
 8000972:	9100      	str	r1, [sp, #0]
 8000974:	605a      	str	r2, [r3, #4]
	//Hardware initializations
	direct_link->hardware_inteface = hardware_inteface;
 8000976:	0002      	movs	r2, r0
 8000978:	3224      	adds	r2, #36	@ 0x24
 800097a:	cb12      	ldmia	r3!, {r1, r4}
 800097c:	c212      	stmia	r2!, {r1, r4}

	//Sensor variables initializations
	//This will be updated after the first comm
	direct_link->config.blind_time = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	7043      	strb	r3, [r0, #1]
	direct_link->config.count_mode = 0;
 8000982:	71c3      	strb	r3, [r0, #7]
	direct_link->config.hpf_cutoff = 0;
 8000984:	7183      	strb	r3, [r0, #6]
	direct_link->config.op_mode = 0;
 8000986:	7103      	strb	r3, [r0, #4]
	direct_link->config.pulse_counter = 0;
 8000988:	7083      	strb	r3, [r0, #2]
	direct_link->config.signal_source = 0;
 800098a:	7143      	strb	r3, [r0, #5]
	direct_link->config.threshold = 0;
 800098c:	7003      	strb	r3, [r0, #0]
	direct_link->config.window_time = 0;
 800098e:	70c3      	strb	r3, [r0, #3]

	direct_link->status = PYD1598_OUT_OF_RANGE_NORMAL;
 8000990:	7383      	strb	r3, [r0, #14]
	direct_link->source_value.pir_bpf = 0;
 8000992:	2200      	movs	r2, #0
 8000994:	8103      	strh	r3, [r0, #8]
	direct_link->source_value.pir_lpf = 0;
 8000996:	8143      	strh	r3, [r0, #10]
	direct_link->source_value.temperature = 0;
 8000998:	8183      	strh	r3, [r0, #12]

	//Finite State Machine initializations
	direct_link->forced_state = PYD_STATE_FORCED_DRIVE_ONE;
 800099a:	7702      	strb	r2, [r0, #28]
	direct_link->datagram_bufffer = 0;
 800099c:	2400      	movs	r4, #0
 800099e:	2500      	movs	r5, #0
 80009a0:	6104      	str	r4, [r0, #16]
 80009a2:	6145      	str	r5, [r0, #20]
	direct_link->start_fsm = 0;
 80009a4:	3321      	adds	r3, #33	@ 0x21
 80009a6:	54c2      	strb	r2, [r0, r3]
	direct_link->time_update_idx = 0;
 80009a8:	3301      	adds	r3, #1
 80009aa:	54c2      	strb	r2, [r0, r3]
//	else
//	{
//		pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
//	}

}
 80009ac:	b003      	add	sp, #12
 80009ae:	bd30      	pop	{r4, r5, pc}

080009b0 <pyd1598_request_write>:

/*____________________________________SERIN FSM_______________________________*/

void pyd1598_request_write(pyd1598_sensor_t *sensor)
{
	sensor->serin.start_fsm = true;
 80009b0:	2301      	movs	r3, #1
 80009b2:	7543      	strb	r3, [r0, #21]
}
 80009b4:	4770      	bx	lr

080009b6 <pyd1598_check_isr_request>:
/*---------------------------Middleware Level functions-----------------------*/
/*____________________________Direct link functions___________________________*/

uint8_t pyd1598_check_isr_request(pyd1598_sensor_t sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 80009b6:	b084      	sub	sp, #16
 80009b8:	9000      	str	r0, [sp, #0]
 80009ba:	9101      	str	r1, [sp, #4]
 80009bc:	9202      	str	r2, [sp, #8]
 80009be:	9303      	str	r3, [sp, #12]
	*motion_isr_status = sensor.motion_sensed;
 80009c0:	466a      	mov	r2, sp
 80009c2:	2358      	movs	r3, #88	@ 0x58
 80009c4:	5cd3      	ldrb	r3, [r2, r3]
 80009c6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80009c8:	7013      	strb	r3, [r2, #0]
	return 0;
}
 80009ca:	2000      	movs	r0, #0
 80009cc:	b004      	add	sp, #16
 80009ce:	4770      	bx	lr

080009d0 <pyd1598_read_wakeup_signal>:
//Use this in the main loop
uint8_t pyd1598_read_wakeup_signal(pyd1598_sensor_t *sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{

	if( sensor->direct_link.wakeup_isr_status == PYD1598_WAKEUP_ISR_UNATTENDED)
 80009d0:	2343      	movs	r3, #67	@ 0x43
 80009d2:	5cc3      	ldrb	r3, [r0, r3]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d001      	beq.n	80009dc <pyd1598_read_wakeup_signal+0xc>
		*motion_isr_status = PYD1598_MOTION_ISR_UNATTENDED;
		sensor->motion_sensed = PYD1598_MOTION_ISR_UNATTENDED;
	}

	return 0;
}
 80009d8:	2000      	movs	r0, #0
 80009da:	4770      	bx	lr
		sensor->direct_link.wakeup_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80009dc:	3341      	adds	r3, #65	@ 0x41
 80009de:	2200      	movs	r2, #0
 80009e0:	54c2      	strb	r2, [r0, r3]
		*motion_isr_status = PYD1598_MOTION_ISR_UNATTENDED;
 80009e2:	3b41      	subs	r3, #65	@ 0x41
 80009e4:	700b      	strb	r3, [r1, #0]
		sensor->motion_sensed = PYD1598_MOTION_ISR_UNATTENDED;
 80009e6:	3258      	adds	r2, #88	@ 0x58
 80009e8:	5483      	strb	r3, [r0, r2]
 80009ea:	e7f5      	b.n	80009d8 <pyd1598_read_wakeup_signal+0x8>

080009ec <pyd1598_serin_add_to_datagram>:
	return status;
}

uint8_t pyd1598_serin_add_to_datagram(uint8_t data, uint32_t *datagram,
												uint32_t mask, uint8_t shift)
{
 80009ec:	b510      	push	{r4, lr}
	uint32_t old_config = 0;
	uint32_t new_config = 0;

	//generating copy of the datagram to handle the changes
	//(protecting from possible changes due to interrupts)
	old_config = *datagram;
 80009ee:	680c      	ldr	r4, [r1, #0]

	//Clear section of the datagram copy to set the new data
	old_config &= mask;
 80009f0:	4022      	ands	r2, r4

	//Shifting data to the position of the datagram copy
	new_config |= (((uint32_t) data) << shift);
 80009f2:	4098      	lsls	r0, r3

	//Adding data to the datagram copy
	new_config |= old_config;
 80009f4:	4310      	orrs	r0, r2

	//substitute the values of the datagram with the new configuration
	*datagram = new_config;
 80009f6:	6008      	str	r0, [r1, #0]

	return 0;
}
 80009f8:	2000      	movs	r0, #0
 80009fa:	bd10      	pop	{r4, pc}

080009fc <pyd1598_serin_add_threshold>:
{
 80009fc:	b510      	push	{r4, lr}
	serin->config.threshold = new_threshold;
 80009fe:	7008      	strb	r0, [r1, #0]
	status = pyd1598_serin_add_to_datagram(new_threshold, &serin->conf_datagram,
 8000a00:	3108      	adds	r1, #8
 8000a02:	2311      	movs	r3, #17
 8000a04:	4a01      	ldr	r2, [pc, #4]	@ (8000a0c <pyd1598_serin_add_threshold+0x10>)
 8000a06:	f7ff fff1 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a0a:	bd10      	pop	{r4, pc}
 8000a0c:	0001ffff 	.word	0x0001ffff

08000a10 <pyd1598_serin_add_blind_time>:
{
 8000a10:	b510      	push	{r4, lr}
	new_blind_time &= 0x0F;
 8000a12:	230f      	movs	r3, #15
 8000a14:	4018      	ands	r0, r3
	serin->config.blind_time = new_blind_time;
 8000a16:	7048      	strb	r0, [r1, #1]
	status = pyd1598_serin_add_to_datagram(new_blind_time,
 8000a18:	3108      	adds	r1, #8
 8000a1a:	3b02      	subs	r3, #2
 8000a1c:	4a01      	ldr	r2, [pc, #4]	@ (8000a24 <pyd1598_serin_add_blind_time+0x14>)
 8000a1e:	f7ff ffe5 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a22:	bd10      	pop	{r4, pc}
 8000a24:	01fe1fff 	.word	0x01fe1fff

08000a28 <pyd1598_serin_add_pulse_counter>:
{
 8000a28:	b510      	push	{r4, lr}
	pulse_counter &= 0x03;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	4018      	ands	r0, r3
	serin->config.pulse_counter = pulse_counter;
 8000a2e:	7088      	strb	r0, [r1, #2]
	status = pyd1598_serin_add_to_datagram(pulse_counter, &serin->conf_datagram,
 8000a30:	3108      	adds	r1, #8
 8000a32:	3308      	adds	r3, #8
 8000a34:	4a01      	ldr	r2, [pc, #4]	@ (8000a3c <pyd1598_serin_add_pulse_counter+0x14>)
 8000a36:	f7ff ffd9 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a3a:	bd10      	pop	{r4, pc}
 8000a3c:	01ffe7ff 	.word	0x01ffe7ff

08000a40 <pyd1598_serin_add_window_time>:
{
 8000a40:	b510      	push	{r4, lr}
	window_time &= 0x03;
 8000a42:	2303      	movs	r3, #3
 8000a44:	4018      	ands	r0, r3
	serin->config.window_time = window_time;
 8000a46:	70c8      	strb	r0, [r1, #3]
	status = pyd1598_serin_add_to_datagram(window_time, &serin->conf_datagram,
 8000a48:	3108      	adds	r1, #8
 8000a4a:	3306      	adds	r3, #6
 8000a4c:	4a01      	ldr	r2, [pc, #4]	@ (8000a54 <pyd1598_serin_add_window_time+0x14>)
 8000a4e:	f7ff ffcd 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a52:	bd10      	pop	{r4, pc}
 8000a54:	01fff9ff 	.word	0x01fff9ff

08000a58 <pyd1598_serin_add_operation_mode>:
{
 8000a58:	b510      	push	{r4, lr}
	serin->config.op_mode = new_op_mode;
 8000a5a:	7108      	strb	r0, [r1, #4]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_op_mode,
 8000a5c:	3108      	adds	r1, #8
 8000a5e:	2307      	movs	r3, #7
 8000a60:	4a01      	ldr	r2, [pc, #4]	@ (8000a68 <pyd1598_serin_add_operation_mode+0x10>)
 8000a62:	f7ff ffc3 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a66:	bd10      	pop	{r4, pc}
 8000a68:	01fffe7f 	.word	0x01fffe7f

08000a6c <pyd1598_serin_add_signal_source>:
{
 8000a6c:	b510      	push	{r4, lr}
	signal_source &= 0x03;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	4018      	ands	r0, r3
	serin->config.signal_source = signal_source;
 8000a72:	7148      	strb	r0, [r1, #5]
	status = pyd1598_serin_add_to_datagram((uint8_t) signal_source,
 8000a74:	3108      	adds	r1, #8
 8000a76:	3302      	adds	r3, #2
 8000a78:	4a01      	ldr	r2, [pc, #4]	@ (8000a80 <pyd1598_serin_add_signal_source+0x14>)
 8000a7a:	f7ff ffb7 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a7e:	bd10      	pop	{r4, pc}
 8000a80:	01ffff9f 	.word	0x01ffff9f

08000a84 <pyd1598_serin_add_hpf_cutoff>:
{
 8000a84:	b510      	push	{r4, lr}
	new_hpf_cutoff &= 0x03;
 8000a86:	2303      	movs	r3, #3
 8000a88:	4018      	ands	r0, r3
	serin->config.hpf_cutoff = new_hpf_cutoff;
 8000a8a:	7188      	strb	r0, [r1, #6]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_hpf_cutoff,
 8000a8c:	3108      	adds	r1, #8
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	4a01      	ldr	r2, [pc, #4]	@ (8000a98 <pyd1598_serin_add_hpf_cutoff+0x14>)
 8000a92:	f7ff ffab 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000a96:	bd10      	pop	{r4, pc}
 8000a98:	01fffffb 	.word	0x01fffffb

08000a9c <pyd1598_serin_add_count_mode>:
{
 8000a9c:	b510      	push	{r4, lr}
	new_count_mode &= 0x03;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	4018      	ands	r0, r3
	serin->config.count_mode = new_count_mode;
 8000aa2:	71c8      	strb	r0, [r1, #7]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_count_mode,
 8000aa4:	3108      	adds	r1, #8
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	4a01      	ldr	r2, [pc, #4]	@ (8000ab0 <pyd1598_serin_add_count_mode+0x14>)
 8000aaa:	f7ff ff9f 	bl	80009ec <pyd1598_serin_add_to_datagram>
}
 8000aae:	bd10      	pop	{r4, pc}
 8000ab0:	01fffffd 	.word	0x01fffffd

08000ab4 <pyd1598_serin_add_all_conf>:
{
 8000ab4:	b510      	push	{r4, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	9000      	str	r0, [sp, #0]
 8000aba:	9101      	str	r1, [sp, #4]
 8000abc:	0014      	movs	r4, r2
	pyd1598_serin_add_threshold(config.threshold, serin);
 8000abe:	466b      	mov	r3, sp
 8000ac0:	7818      	ldrb	r0, [r3, #0]
 8000ac2:	0011      	movs	r1, r2
 8000ac4:	f7ff ff9a 	bl	80009fc <pyd1598_serin_add_threshold>
	pyd1598_serin_add_blind_time(config.blind_time, serin);
 8000ac8:	466b      	mov	r3, sp
 8000aca:	7858      	ldrb	r0, [r3, #1]
 8000acc:	0021      	movs	r1, r4
 8000ace:	f7ff ff9f 	bl	8000a10 <pyd1598_serin_add_blind_time>
	pyd1598_serin_add_pulse_counter(config.pulse_counter, serin);
 8000ad2:	466b      	mov	r3, sp
 8000ad4:	7898      	ldrb	r0, [r3, #2]
 8000ad6:	0021      	movs	r1, r4
 8000ad8:	f7ff ffa6 	bl	8000a28 <pyd1598_serin_add_pulse_counter>
	pyd1598_serin_add_window_time(config.window_time, serin);
 8000adc:	466b      	mov	r3, sp
 8000ade:	78d8      	ldrb	r0, [r3, #3]
 8000ae0:	0021      	movs	r1, r4
 8000ae2:	f7ff ffad 	bl	8000a40 <pyd1598_serin_add_window_time>
	pyd1598_serin_add_operation_mode(config.op_mode, serin);
 8000ae6:	466b      	mov	r3, sp
 8000ae8:	7918      	ldrb	r0, [r3, #4]
 8000aea:	0021      	movs	r1, r4
 8000aec:	f7ff ffb4 	bl	8000a58 <pyd1598_serin_add_operation_mode>
	pyd1598_serin_add_signal_source(config.signal_source, serin);
 8000af0:	466b      	mov	r3, sp
 8000af2:	7958      	ldrb	r0, [r3, #5]
 8000af4:	0021      	movs	r1, r4
 8000af6:	f7ff ffb9 	bl	8000a6c <pyd1598_serin_add_signal_source>
	pyd1598_serin_add_hpf_cutoff(config.hpf_cutoff, serin);
 8000afa:	466b      	mov	r3, sp
 8000afc:	7998      	ldrb	r0, [r3, #6]
 8000afe:	0021      	movs	r1, r4
 8000b00:	f7ff ffc0 	bl	8000a84 <pyd1598_serin_add_hpf_cutoff>
	pyd1598_serin_add_count_mode(config.count_mode, serin);
 8000b04:	466b      	mov	r3, sp
 8000b06:	79d8      	ldrb	r0, [r3, #7]
 8000b08:	0021      	movs	r1, r4
 8000b0a:	f7ff ffc7 	bl	8000a9c <pyd1598_serin_add_count_mode>
}
 8000b0e:	2000      	movs	r0, #0
 8000b10:	b002      	add	sp, #8
 8000b12:	bd10      	pop	{r4, pc}

08000b14 <pyd1598_serin_setup>:
{
 8000b14:	b082      	sub	sp, #8
 8000b16:	b530      	push	{r4, r5, lr}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	0004      	movs	r4, r0
 8000b1c:	4668      	mov	r0, sp
 8000b1e:	9100      	str	r1, [sp, #0]
 8000b20:	6042      	str	r2, [r0, #4]
 8000b22:	ad07      	add	r5, sp, #28
 8000b24:	9307      	str	r3, [sp, #28]
	serin->config = initial_config;
 8000b26:	0023      	movs	r3, r4
 8000b28:	c806      	ldmia	r0!, {r1, r2}
 8000b2a:	c306      	stmia	r3!, {r1, r2}
	pyd1598_serin_add_all_conf(serin->config, serin);
 8000b2c:	0022      	movs	r2, r4
 8000b2e:	6820      	ldr	r0, [r4, #0]
 8000b30:	6861      	ldr	r1, [r4, #4]
 8000b32:	f7ff ffbf 	bl	8000ab4 <pyd1598_serin_add_all_conf>
	serin->hardware_inteface = hardware_inteface;
 8000b36:	0023      	movs	r3, r4
 8000b38:	3318      	adds	r3, #24
 8000b3a:	cd06      	ldmia	r5!, {r1, r2}
 8000b3c:	c306      	stmia	r3!, {r1, r2}
	serin->data_idx = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	6123      	str	r3, [r4, #16]
	serin->mask = PYD1598_SERIN_BIT_24_MASK;
 8000b42:	2280      	movs	r2, #128	@ 0x80
 8000b44:	0452      	lsls	r2, r2, #17
 8000b46:	60e2      	str	r2, [r4, #12]
	serin->state = PYD1598_SERIN_IDLE;
 8000b48:	7523      	strb	r3, [r4, #20]
	serin->start_fsm = false;
 8000b4a:	7563      	strb	r3, [r4, #21]
}
 8000b4c:	b003      	add	sp, #12
 8000b4e:	bc30      	pop	{r4, r5}
 8000b50:	bc08      	pop	{r3}
 8000b52:	b002      	add	sp, #8
 8000b54:	4718      	bx	r3

08000b56 <pyd1598_setup>:
{
 8000b56:	b082      	sub	sp, #8
 8000b58:	b510      	push	{r4, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	0004      	movs	r4, r0
 8000b5e:	9102      	str	r1, [sp, #8]
 8000b60:	9203      	str	r2, [sp, #12]
 8000b62:	9307      	str	r3, [sp, #28]
	pyd1598_serin_setup(&(sensor->serin), initial_config, serin_inteface);
 8000b64:	9b08      	ldr	r3, [sp, #32]
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	9b07      	ldr	r3, [sp, #28]
 8000b6a:	f7ff ffd3 	bl	8000b14 <pyd1598_serin_setup>
	pyd1598_direct_link_setup(&(sensor->direct_link), direct_link_inteface);
 8000b6e:	0020      	movs	r0, r4
 8000b70:	3020      	adds	r0, #32
 8000b72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000b74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8000b76:	f7ff fef9 	bl	800096c <pyd1598_direct_link_setup>
	sensor->current_config.blind_time = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	2251      	movs	r2, #81	@ 0x51
 8000b7e:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.count_mode = 0;
 8000b80:	3206      	adds	r2, #6
 8000b82:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.hpf_cutoff = 0;
 8000b84:	3a01      	subs	r2, #1
 8000b86:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.op_mode = 0;
 8000b88:	3a02      	subs	r2, #2
 8000b8a:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.pulse_counter = 0;
 8000b8c:	3a02      	subs	r2, #2
 8000b8e:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.signal_source = 0;
 8000b90:	3203      	adds	r2, #3
 8000b92:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.threshold = 0;
 8000b94:	3a05      	subs	r2, #5
 8000b96:	54a3      	strb	r3, [r4, r2]
	sensor->current_config.window_time = 0;
 8000b98:	3203      	adds	r2, #3
 8000b9a:	54a3      	strb	r3, [r4, r2]
}
 8000b9c:	b004      	add	sp, #16
 8000b9e:	bc10      	pop	{r4}
 8000ba0:	bc08      	pop	{r3}
 8000ba2:	b002      	add	sp, #8
 8000ba4:	4718      	bx	r3

08000ba6 <pyd1598_serin_set_zero_pulse>:
//Information from:
//https://www.excelitas.com/product/pyd-1588-pyd-1598-low-power-digipyros

//TODO: (high) change this to decouple from the main.h header.
void pyd1598_serin_set_zero_pulse(pyd1598_hardware_interface_t gpio)
{
 8000ba6:	b530      	push	{r4, r5, lr}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	9000      	str	r0, [sp, #0]
 8000bac:	9101      	str	r1, [sp, #4]
	//This should takes less than t_{DL}=200-2000ns
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000bae:	0004      	movs	r4, r0
 8000bb0:	466b      	mov	r3, sp
 8000bb2:	889d      	ldrh	r5, [r3, #4]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	0029      	movs	r1, r5
 8000bb8:	f001 ff65 	bl	8002a86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	0029      	movs	r1, r5
 8000bc0:	0020      	movs	r0, r4
 8000bc2:	f001 ff60 	bl	8002a86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	0029      	movs	r1, r5
 8000bca:	0020      	movs	r0, r4
 8000bcc:	f001 ff5b 	bl	8002a86 <HAL_GPIO_WritePin>
}
 8000bd0:	b003      	add	sp, #12
 8000bd2:	bd30      	pop	{r4, r5, pc}

08000bd4 <pyd1598_serin_set_one_pulse>:

void pyd1598_serin_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 8000bd4:	b530      	push	{r4, r5, lr}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	9000      	str	r0, [sp, #0]
 8000bda:	9101      	str	r1, [sp, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000bdc:	0004      	movs	r4, r0
 8000bde:	466b      	mov	r3, sp
 8000be0:	889d      	ldrh	r5, [r3, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	0029      	movs	r1, r5
 8000be6:	f001 ff4e 	bl	8002a86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8000bea:	2201      	movs	r2, #1
 8000bec:	0029      	movs	r1, r5
 8000bee:	0020      	movs	r0, r4
 8000bf0:	f001 ff49 	bl	8002a86 <HAL_GPIO_WritePin>
}
 8000bf4:	b003      	add	sp, #12
 8000bf6:	bd30      	pop	{r4, r5, pc}

08000bf8 <pyd1598_direct_link_set_as_output>:
{
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}

void pyd1598_direct_link_set_as_output(pyd1598_hardware_interface_t gpio)
{
 8000bf8:	b500      	push	{lr}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	9000      	str	r0, [sp, #0]
 8000bfe:	9101      	str	r1, [sp, #4]
	HAL_DIRECT_LINK_conf_as_output(gpio.port, gpio.pin, gpio.irq_type);
 8000c00:	466b      	mov	r3, sp
 8000c02:	2206      	movs	r2, #6
 8000c04:	569a      	ldrsb	r2, [r3, r2]
 8000c06:	8899      	ldrh	r1, [r3, #4]
 8000c08:	f000 fe1a 	bl	8001840 <HAL_DIRECT_LINK_conf_as_output>
}
 8000c0c:	b003      	add	sp, #12
 8000c0e:	bd00      	pop	{pc}

08000c10 <pyd1598_direct_link_set_as_input>:

void pyd1598_direct_link_set_as_input(pyd1598_hardware_interface_t gpio)
{
 8000c10:	b500      	push	{lr}
 8000c12:	b083      	sub	sp, #12
 8000c14:	9000      	str	r0, [sp, #0]
 8000c16:	9101      	str	r1, [sp, #4]
	HAL_DIRECT_LINK_conf_as_input(gpio.port, gpio.pin, gpio.irq_type);
 8000c18:	466b      	mov	r3, sp
 8000c1a:	2206      	movs	r2, #6
 8000c1c:	569a      	ldrsb	r2, [r3, r2]
 8000c1e:	8899      	ldrh	r1, [r3, #4]
 8000c20:	f000 fdd0 	bl	80017c4 <HAL_DIRECT_LINK_conf_as_input>
}
 8000c24:	b003      	add	sp, #12
 8000c26:	bd00      	pop	{pc}

08000c28 <pyd1598_direct_link_set_as_interrupt_input>:

void pyd1598_direct_link_set_as_interrupt_input(pyd1598_hardware_interface_t gpio)
{
 8000c28:	b500      	push	{lr}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	9000      	str	r0, [sp, #0]
 8000c2e:	9101      	str	r1, [sp, #4]
	HAL_DIRECT_LINK_conf_as_interrupt_input(gpio.port, gpio.pin, gpio.irq_type);
 8000c30:	466b      	mov	r3, sp
 8000c32:	2206      	movs	r2, #6
 8000c34:	569a      	ldrsb	r2, [r3, r2]
 8000c36:	8899      	ldrh	r1, [r3, #4]
 8000c38:	f000 fdde 	bl	80017f8 <HAL_DIRECT_LINK_conf_as_interrupt_input>
}
 8000c3c:	b003      	add	sp, #12
 8000c3e:	bd00      	pop	{pc}

08000c40 <pyd1598_direct_link_set_one_pulse>:
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}
void pyd1598_direct_link_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 8000c40:	b530      	push	{r4, r5, lr}
 8000c42:	b083      	sub	sp, #12
 8000c44:	9000      	str	r0, [sp, #0]
 8000c46:	9101      	str	r1, [sp, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000c48:	0004      	movs	r4, r0
 8000c4a:	466b      	mov	r3, sp
 8000c4c:	889d      	ldrh	r5, [r3, #4]
 8000c4e:	2200      	movs	r2, #0
 8000c50:	0029      	movs	r1, r5
 8000c52:	f001 ff18 	bl	8002a86 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8000c56:	2201      	movs	r2, #1
 8000c58:	0029      	movs	r1, r5
 8000c5a:	0020      	movs	r0, r4
 8000c5c:	f001 ff13 	bl	8002a86 <HAL_GPIO_WritePin>
}
 8000c60:	b003      	add	sp, #12
 8000c62:	bd30      	pop	{r4, r5, pc}

08000c64 <pyd1598_direct_link_set_negative_edge>:
void pyd1598_direct_link_set_negative_edge(pyd1598_hardware_interface_t gpio)
{
 8000c64:	b500      	push	{lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	9000      	str	r0, [sp, #0]
 8000c6a:	9101      	str	r1, [sp, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8000c6c:	466b      	mov	r3, sp
 8000c6e:	8899      	ldrh	r1, [r3, #4]
 8000c70:	2200      	movs	r2, #0
 8000c72:	f001 ff08 	bl	8002a86 <HAL_GPIO_WritePin>
}
 8000c76:	b003      	add	sp, #12
 8000c78:	bd00      	pop	{pc}
	...

08000c7c <pyd1598_serin_send_datagram_fsm>:
{
 8000c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c7e:	46ce      	mov	lr, r9
 8000c80:	4647      	mov	r7, r8
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b087      	sub	sp, #28
 8000c86:	0004      	movs	r4, r0
 8000c88:	9100      	str	r1, [sp, #0]
 8000c8a:	9201      	str	r2, [sp, #4]
	pyd1598_serin_state_t state = serin->state;//Define if it requires to be static
 8000c8c:	7d05      	ldrb	r5, [r0, #20]
	uint32_t data_idx = serin->data_idx;
 8000c8e:	6907      	ldr	r7, [r0, #16]
	bool start_fsm = serin->start_fsm;
 8000c90:	7d43      	ldrb	r3, [r0, #21]
 8000c92:	4698      	mov	r8, r3
	pyd1598_config_t config = serin->config;
 8000c94:	ab04      	add	r3, sp, #16
 8000c96:	0002      	movs	r2, r0
 8000c98:	ca41      	ldmia	r2!, {r0, r6}
 8000c9a:	c341      	stmia	r3!, {r0, r6}
	uint32_t mask = serin->mask;
 8000c9c:	68e6      	ldr	r6, [r4, #12]
	uint32_t conf_datagram = serin->conf_datagram;
 8000c9e:	68a3      	ldr	r3, [r4, #8]
 8000ca0:	469c      	mov	ip, r3
	pyd1598_hardware_interface_t output = serin->hardware_inteface;
 8000ca2:	aa02      	add	r2, sp, #8
 8000ca4:	0023      	movs	r3, r4
 8000ca6:	3318      	adds	r3, #24
 8000ca8:	cb03      	ldmia	r3!, {r0, r1}
 8000caa:	c203      	stmia	r2!, {r0, r1}
	switch(state)
 8000cac:	2d05      	cmp	r5, #5
 8000cae:	d855      	bhi.n	8000d5c <pyd1598_serin_send_datagram_fsm+0xe0>
 8000cb0:	00ab      	lsls	r3, r5, #2
 8000cb2:	4a2d      	ldr	r2, [pc, #180]	@ (8000d68 <pyd1598_serin_send_datagram_fsm+0xec>)
 8000cb4:	58d3      	ldr	r3, [r2, r3]
 8000cb6:	469f      	mov	pc, r3
 8000cb8:	2680      	movs	r6, #128	@ 0x80
 8000cba:	0476      	lsls	r6, r6, #17
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	2502      	movs	r5, #2
	serin->state = state;
 8000cc0:	7525      	strb	r5, [r4, #20]
	serin->data_idx = data_idx;
 8000cc2:	6127      	str	r7, [r4, #16]
	serin->start_fsm = false;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	7563      	strb	r3, [r4, #21]
	serin->mask = mask;
 8000cc8:	60e6      	str	r6, [r4, #12]
	serin->start_fsm = start_fsm;
 8000cca:	4643      	mov	r3, r8
 8000ccc:	7563      	strb	r3, [r4, #21]
}
 8000cce:	b007      	add	sp, #28
 8000cd0:	bcc0      	pop	{r6, r7}
 8000cd2:	46b9      	mov	r9, r7
 8000cd4:	46b0      	mov	r8, r6
 8000cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if(start_fsm == true)
 8000cd8:	4643      	mov	r3, r8
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0f0      	beq.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
				pyd1598_direct_link_set_as_output(data_link_pin);
 8000cde:	9800      	ldr	r0, [sp, #0]
 8000ce0:	9901      	ldr	r1, [sp, #4]
 8000ce2:	f7ff ff89 	bl	8000bf8 <pyd1598_direct_link_set_as_output>
				pyd1598_direct_link_set_negative_edge(data_link_pin);
 8000ce6:	9800      	ldr	r0, [sp, #0]
 8000ce8:	9901      	ldr	r1, [sp, #4]
 8000cea:	f7ff ffbb 	bl	8000c64 <pyd1598_direct_link_set_negative_edge>
				start_fsm = false;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	4698      	mov	r8, r3
				state = PYD1598_SERIN_SETUP_FOR_MESSAGE;
 8000cf2:	2501      	movs	r5, #1
 8000cf4:	e7e4      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
			if((conf_datagram & mask) == 0)
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	4233      	tst	r3, r6
 8000cfa:	d107      	bne.n	8000d0c <pyd1598_serin_send_datagram_fsm+0x90>
				pyd1598_serin_set_zero_pulse(output);
 8000cfc:	9802      	ldr	r0, [sp, #8]
 8000cfe:	9903      	ldr	r1, [sp, #12]
 8000d00:	f7ff ff51 	bl	8000ba6 <pyd1598_serin_set_zero_pulse>
			mask >>= 1;
 8000d04:	0876      	lsrs	r6, r6, #1
			if(mask == 0)
 8000d06:	d02b      	beq.n	8000d60 <pyd1598_serin_send_datagram_fsm+0xe4>
				data_idx++;
 8000d08:	3701      	adds	r7, #1
 8000d0a:	e7d9      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
				pyd1598_serin_set_one_pulse(output);
 8000d0c:	9802      	ldr	r0, [sp, #8]
 8000d0e:	9903      	ldr	r1, [sp, #12]
 8000d10:	f7ff ff60 	bl	8000bd4 <pyd1598_serin_set_one_pulse>
 8000d14:	e7f6      	b.n	8000d04 <pyd1598_serin_send_datagram_fsm+0x88>
			pyd1598_direct_link_set_as_output(data_link_pin);
 8000d16:	9800      	ldr	r0, [sp, #0]
 8000d18:	9901      	ldr	r1, [sp, #4]
 8000d1a:	f7ff ff6d 	bl	8000bf8 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(data_link_pin);
 8000d1e:	9800      	ldr	r0, [sp, #0]
 8000d20:	9901      	ldr	r1, [sp, #4]
 8000d22:	f7ff ff9f 	bl	8000c64 <pyd1598_direct_link_set_negative_edge>
			state = PYD1598_SERIN_WAIT_LOAD_TIME;
 8000d26:	2504      	movs	r5, #4
			break;
 8000d28:	e7ca      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
			if(data_idx >= PYD1598_SERIN_COUNT_TSLT)
 8000d2a:	2f22      	cmp	r7, #34	@ 0x22
 8000d2c:	d81a      	bhi.n	8000d64 <pyd1598_serin_send_datagram_fsm+0xe8>
				data_idx++;
 8000d2e:	3701      	adds	r7, #1
 8000d30:	e7c6      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
			if(config.op_mode == PYD1598_FORCE_READOUT)
 8000d32:	ab04      	add	r3, sp, #16
 8000d34:	791d      	ldrb	r5, [r3, #4]
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	d005      	beq.n	8000d46 <pyd1598_serin_send_datagram_fsm+0xca>
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000d3a:	3d01      	subs	r5, #1
 8000d3c:	b2ed      	uxtb	r5, r5
 8000d3e:	2d01      	cmp	r5, #1
 8000d40:	d906      	bls.n	8000d50 <pyd1598_serin_send_datagram_fsm+0xd4>
			state = PYD1598_SERIN_IDLE;
 8000d42:	2500      	movs	r5, #0
 8000d44:	e7bc      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
				pyd1598_direct_link_set_as_input(data_link_pin);
 8000d46:	9800      	ldr	r0, [sp, #0]
 8000d48:	9901      	ldr	r1, [sp, #4]
 8000d4a:	f7ff ff61 	bl	8000c10 <pyd1598_direct_link_set_as_input>
 8000d4e:	e7b7      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
				pyd1598_direct_link_set_as_interrupt_input(data_link_pin);
 8000d50:	9800      	ldr	r0, [sp, #0]
 8000d52:	9901      	ldr	r1, [sp, #4]
 8000d54:	f7ff ff68 	bl	8000c28 <pyd1598_direct_link_set_as_interrupt_input>
			state = PYD1598_SERIN_IDLE;
 8000d58:	2500      	movs	r5, #0
 8000d5a:	e7b1      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
			state = PYD1598_SERIN_IDLE;
 8000d5c:	2500      	movs	r5, #0
 8000d5e:	e7af      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
				state = PYD1598_SERIN_SEND_DOWN;
 8000d60:	2503      	movs	r5, #3
 8000d62:	e7ad      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
				state = PYD1598_SERIN_END_COM;
 8000d64:	2505      	movs	r5, #5
 8000d66:	e7ab      	b.n	8000cc0 <pyd1598_serin_send_datagram_fsm+0x44>
 8000d68:	08003bbc 	.word	0x08003bbc

08000d6c <pyd1598_direct_link_read_pin>:
}


uint8_t pyd1598_direct_link_read_pin(pyd1598_hardware_interface_t gpio,
											uint64_t *buffer, uint32_t shift)
{
 8000d6c:	b510      	push	{r4, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	9000      	str	r0, [sp, #0]
 8000d72:	9101      	str	r1, [sp, #4]
 8000d74:	0014      	movs	r4, r2
	static uint64_t readout_mask = (uint64_t) PYD1598_DIRECT_LINK_MASK;
	GPIO_PinState pin_value = GPIO_PIN_RESET;

	pin_value = HAL_GPIO_ReadPin(gpio.port, gpio.pin);
 8000d76:	466b      	mov	r3, sp
 8000d78:	8899      	ldrh	r1, [r3, #4]
 8000d7a:	f001 fe7d 	bl	8002a78 <HAL_GPIO_ReadPin>

	if(pin_value == GPIO_PIN_SET)
 8000d7e:	2801      	cmp	r0, #1
 8000d80:	d00b      	beq.n	8000d9a <pyd1598_direct_link_read_pin+0x2e>
	{
		*buffer  |= readout_mask;
	}
	else if(pin_value == GPIO_PIN_RESET)
 8000d82:	2800      	cmp	r0, #0
 8000d84:	d125      	bne.n	8000dd2 <pyd1598_direct_link_read_pin+0x66>
	{
		*buffer  &= ~readout_mask;
 8000d86:	6822      	ldr	r2, [r4, #0]
 8000d88:	6863      	ldr	r3, [r4, #4]
 8000d8a:	4913      	ldr	r1, [pc, #76]	@ (8000dd8 <pyd1598_direct_link_read_pin+0x6c>)
 8000d8c:	6808      	ldr	r0, [r1, #0]
 8000d8e:	6849      	ldr	r1, [r1, #4]
 8000d90:	4382      	bics	r2, r0
 8000d92:	6022      	str	r2, [r4, #0]
 8000d94:	438b      	bics	r3, r1
 8000d96:	6063      	str	r3, [r4, #4]
 8000d98:	e008      	b.n	8000dac <pyd1598_direct_link_read_pin+0x40>
		*buffer  |= readout_mask;
 8000d9a:	6820      	ldr	r0, [r4, #0]
 8000d9c:	6861      	ldr	r1, [r4, #4]
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <pyd1598_direct_link_read_pin+0x6c>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	4302      	orrs	r2, r0
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	430b      	orrs	r3, r1
 8000da8:	6022      	str	r2, [r4, #0]
 8000daa:	6063      	str	r3, [r4, #4]
	else
	{
		__NOP();
	}

	readout_mask = (readout_mask >> 1);
 8000dac:	490a      	ldr	r1, [pc, #40]	@ (8000dd8 <pyd1598_direct_link_read_pin+0x6c>)
 8000dae:	684a      	ldr	r2, [r1, #4]
 8000db0:	07d0      	lsls	r0, r2, #31
 8000db2:	680b      	ldr	r3, [r1, #0]
 8000db4:	085b      	lsrs	r3, r3, #1
 8000db6:	4303      	orrs	r3, r0
 8000db8:	0852      	lsrs	r2, r2, #1
 8000dba:	600b      	str	r3, [r1, #0]
 8000dbc:	604a      	str	r2, [r1, #4]

	if(readout_mask == ((uint64_t) 0))
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	d104      	bne.n	8000dcc <pyd1598_direct_link_read_pin+0x60>
	{
		readout_mask  = (uint64_t) PYD1598_DIRECT_LINK_MASK;
 8000dc2:	000b      	movs	r3, r1
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	2180      	movs	r1, #128	@ 0x80
 8000dc8:	6018      	str	r0, [r3, #0]
 8000dca:	6059      	str	r1, [r3, #4]
	}
	return 0;

}
 8000dcc:	2000      	movs	r0, #0
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd10      	pop	{r4, pc}
		__NOP();
 8000dd2:	46c0      	nop			@ (mov r8, r8)
 8000dd4:	e7ea      	b.n	8000dac <pyd1598_direct_link_read_pin+0x40>
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	20000000 	.word	0x20000000

08000ddc <pyd1598_dl_readout_fsm>:
{
 8000ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dde:	46d6      	mov	lr, sl
 8000de0:	464f      	mov	r7, r9
 8000de2:	4646      	mov	r6, r8
 8000de4:	b5c0      	push	{r6, r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	0004      	movs	r4, r0
 8000dea:	000d      	movs	r5, r1
	uint64_t datagram_bufffer = direct_link->datagram_bufffer;
 8000dec:	6902      	ldr	r2, [r0, #16]
 8000dee:	6943      	ldr	r3, [r0, #20]
 8000df0:	9200      	str	r2, [sp, #0]
 8000df2:	9301      	str	r3, [sp, #4]
	pyd1598_wakeup_conf_t wakeup_mode = direct_link->wakeup_mode;
 8000df4:	7f43      	ldrb	r3, [r0, #29]
 8000df6:	469a      	mov	sl, r3
	pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8000df8:	7fc1      	ldrb	r1, [r0, #31]
	pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000dfa:	2320      	movs	r3, #32
 8000dfc:	5cc6      	ldrb	r6, [r0, r3]
	uint8_t time_update_idx = direct_link->time_update_idx;
 8000dfe:	3302      	adds	r3, #2
 8000e00:	5cc7      	ldrb	r7, [r0, r3]
	bool start_fsm = direct_link->start_fsm;
 8000e02:	3b01      	subs	r3, #1
 8000e04:	5cc3      	ldrb	r3, [r0, r3]
 8000e06:	4698      	mov	r8, r3
	pyd1598_wakeup_isr_status_t wakeup_isr_status = direct_link->wakeup_isr_status;
 8000e08:	2323      	movs	r3, #35	@ 0x23
 8000e0a:	5cc3      	ldrb	r3, [r0, r3]
 8000e0c:	4699      	mov	r9, r3
	switch(readout_state)
 8000e0e:	2e04      	cmp	r6, #4
 8000e10:	d900      	bls.n	8000e14 <pyd1598_dl_readout_fsm+0x38>
 8000e12:	e0a5      	b.n	8000f60 <pyd1598_dl_readout_fsm+0x184>
 8000e14:	00b3      	lsls	r3, r6, #2
 8000e16:	4a5e      	ldr	r2, [pc, #376]	@ (8000f90 <pyd1598_dl_readout_fsm+0x1b4>)
 8000e18:	58d3      	ldr	r3, [r2, r3]
 8000e1a:	469f      	mov	pc, r3
			if(start_fsm == true)
 8000e1c:	4643      	mov	r3, r8
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d100      	bne.n	8000e24 <pyd1598_dl_readout_fsm+0x48>
 8000e22:	e0a0      	b.n	8000f66 <pyd1598_dl_readout_fsm+0x18a>
				if(op_mode == PYD1598_FORCE_READOUT)
 8000e24:	2d00      	cmp	r5, #0
 8000e26:	d008      	beq.n	8000e3a <pyd1598_dl_readout_fsm+0x5e>
				else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000e28:	1e6b      	subs	r3, r5, #1
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d911      	bls.n	8000e54 <pyd1598_dl_readout_fsm+0x78>
	pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000e30:	0035      	movs	r5, r6
				start_fsm = false;
 8000e32:	2300      	movs	r3, #0
 8000e34:	4698      	mov	r8, r3
				readout_status = READOUT_BUSY;
 8000e36:	2601      	movs	r6, #1
 8000e38:	e041      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000e3a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000e3c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e3e:	f7ff fedb 	bl	8000bf8 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8000e42:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e44:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e46:	f7ff fefb 	bl	8000c40 <pyd1598_direct_link_set_one_pulse>
				start_fsm = false;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	4698      	mov	r8, r3
					readout_state = PYD1598_READOUT_GET_MSG;
 8000e4e:	3501      	adds	r5, #1
				readout_status = READOUT_BUSY;
 8000e50:	2601      	movs	r6, #1
 8000e52:	e034      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000e54:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000e56:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e58:	f7ff fece 	bl	8000bf8 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000e5c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e5e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e60:	f7ff ff00 	bl	8000c64 <pyd1598_direct_link_set_negative_edge>
					if((op_mode != PYD1598_INTERRUPT_READOUT) &&
 8000e64:	2d01      	cmp	r5, #1
 8000e66:	d100      	bne.n	8000e6a <pyd1598_dl_readout_fsm+0x8e>
 8000e68:	e080      	b.n	8000f6c <pyd1598_dl_readout_fsm+0x190>
 8000e6a:	4653      	mov	r3, sl
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d100      	bne.n	8000e72 <pyd1598_dl_readout_fsm+0x96>
 8000e70:	e081      	b.n	8000f76 <pyd1598_dl_readout_fsm+0x19a>
				start_fsm = false;
 8000e72:	2300      	movs	r3, #0
 8000e74:	4698      	mov	r8, r3
						readout_state = PYD1598_READOUT_GET_MSG;
 8000e76:	2501      	movs	r5, #1
				readout_status = READOUT_BUSY;
 8000e78:	2601      	movs	r6, #1
 8000e7a:	e020      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
			datagram_bufffer = 0;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2300      	movs	r3, #0
 8000e80:	9200      	str	r2, [sp, #0]
 8000e82:	9301      	str	r3, [sp, #4]
			for(idx = 0; idx < 40; idx++)
 8000e84:	2500      	movs	r5, #0
 8000e86:	e016      	b.n	8000eb6 <pyd1598_dl_readout_fsm+0xda>
				pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8000e88:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e8a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e8c:	f7ff fed8 	bl	8000c40 <pyd1598_direct_link_set_one_pulse>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8000e90:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e92:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e94:	f7ff febc 	bl	8000c10 <pyd1598_direct_link_set_as_input>
				pyd1598_direct_link_read_pin(direct_link->hardware_inteface,
 8000e98:	002b      	movs	r3, r5
 8000e9a:	466a      	mov	r2, sp
 8000e9c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000e9e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000ea0:	f7ff ff64 	bl	8000d6c <pyd1598_direct_link_read_pin>
				pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000ea4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000ea6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000ea8:	f7ff fedc 	bl	8000c64 <pyd1598_direct_link_set_negative_edge>
				pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000eac:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000eae:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000eb0:	f7ff fea2 	bl	8000bf8 <pyd1598_direct_link_set_as_output>
			for(idx = 0; idx < 40; idx++)
 8000eb4:	3501      	adds	r5, #1
 8000eb6:	2d27      	cmp	r5, #39	@ 0x27
 8000eb8:	d9e6      	bls.n	8000e88 <pyd1598_dl_readout_fsm+0xac>
			time_update_idx = 0;
 8000eba:	2700      	movs	r7, #0
			readout_state = PYD1598_READOUT_SIGNAL_DOWN;
 8000ebc:	2503      	movs	r5, #3
	direct_link->readout_state = readout_state;
 8000ebe:	2320      	movs	r3, #32
 8000ec0:	54e5      	strb	r5, [r4, r3]
	direct_link->readout_status = readout_status;
 8000ec2:	77e6      	strb	r6, [r4, #31]
	direct_link->time_update_idx = time_update_idx;
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	54e7      	strb	r7, [r4, r3]
	direct_link->start_fsm = start_fsm;
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	4642      	mov	r2, r8
 8000ecc:	54e2      	strb	r2, [r4, r3]
	direct_link->datagram_bufffer = datagram_bufffer;
 8000ece:	9a00      	ldr	r2, [sp, #0]
 8000ed0:	9b01      	ldr	r3, [sp, #4]
 8000ed2:	6122      	str	r2, [r4, #16]
 8000ed4:	6163      	str	r3, [r4, #20]
	direct_link->wakeup_isr_status = wakeup_isr_status;
 8000ed6:	2323      	movs	r3, #35	@ 0x23
 8000ed8:	464a      	mov	r2, r9
 8000eda:	54e2      	strb	r2, [r4, r3]
}
 8000edc:	b002      	add	sp, #8
 8000ede:	bce0      	pop	{r5, r6, r7}
 8000ee0:	46ba      	mov	sl, r7
 8000ee2:	46b1      	mov	r9, r6
 8000ee4:	46a8      	mov	r8, r5
 8000ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8000ee8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000eea:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000eec:	f7ff fe84 	bl	8000bf8 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8000ef0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000ef2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000ef4:	f7ff feb6 	bl	8000c64 <pyd1598_direct_link_set_negative_edge>
			if( (op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000ef8:	1e6b      	subs	r3, r5, #1
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d908      	bls.n	8000f12 <pyd1598_dl_readout_fsm+0x136>
				readout_state = PYD1598_READOUT_UPDATE;
 8000f00:	2602      	movs	r6, #2
				readout_status = READOUT_BUSY;
 8000f02:	2101      	movs	r1, #1
			time_update_idx++;
 8000f04:	3701      	adds	r7, #1
 8000f06:	b2ff      	uxtb	r7, r7
			if(time_update_idx >= 11)
 8000f08:	2f0a      	cmp	r7, #10
 8000f0a:	d839      	bhi.n	8000f80 <pyd1598_dl_readout_fsm+0x1a4>
 8000f0c:	0035      	movs	r5, r6
 8000f0e:	000e      	movs	r6, r1
 8000f10:	e7d5      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8000f12:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000f14:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000f16:	f7ff fe87 	bl	8000c28 <pyd1598_direct_link_set_as_interrupt_input>
				if(op_mode == PYD1598_WAKE_UP)
 8000f1a:	2d02      	cmp	r5, #2
 8000f1c:	d003      	beq.n	8000f26 <pyd1598_dl_readout_fsm+0x14a>
				time_update_idx = 0;
 8000f1e:	2700      	movs	r7, #0
				readout_state = PYD1598_READOUT_IDLE;
 8000f20:	2600      	movs	r6, #0
				readout_status = READOUT_READY;
 8000f22:	2100      	movs	r1, #0
 8000f24:	e7ee      	b.n	8000f04 <pyd1598_dl_readout_fsm+0x128>
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 8000f26:	46a9      	mov	r9, r5
				time_update_idx = 0;
 8000f28:	2700      	movs	r7, #0
				readout_state = PYD1598_READOUT_IDLE;
 8000f2a:	2600      	movs	r6, #0
				readout_status = READOUT_READY;
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	e7e9      	b.n	8000f04 <pyd1598_dl_readout_fsm+0x128>
			if(op_mode == PYD1598_FORCE_READOUT)
 8000f30:	2d00      	cmp	r5, #0
 8000f32:	d006      	beq.n	8000f42 <pyd1598_dl_readout_fsm+0x166>
			else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8000f34:	1e6b      	subs	r3, r5, #1
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d908      	bls.n	8000f4e <pyd1598_dl_readout_fsm+0x172>
			readout_state = PYD1598_READOUT_IDLE;
 8000f3c:	2500      	movs	r5, #0
			readout_status = READOUT_READY;
 8000f3e:	2600      	movs	r6, #0
 8000f40:	e7bd      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8000f42:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000f44:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000f46:	f7ff fe63 	bl	8000c10 <pyd1598_direct_link_set_as_input>
			readout_status = READOUT_READY;
 8000f4a:	002e      	movs	r6, r5
 8000f4c:	e7b7      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8000f4e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000f50:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000f52:	f7ff fe69 	bl	8000c28 <pyd1598_direct_link_set_as_interrupt_input>
				if(op_mode == PYD1598_WAKE_UP)
 8000f56:	2d02      	cmp	r5, #2
 8000f58:	d016      	beq.n	8000f88 <pyd1598_dl_readout_fsm+0x1ac>
			readout_state = PYD1598_READOUT_IDLE;
 8000f5a:	2500      	movs	r5, #0
			readout_status = READOUT_READY;
 8000f5c:	2600      	movs	r6, #0
 8000f5e:	e7ae      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
	switch(readout_state)
 8000f60:	2500      	movs	r5, #0
 8000f62:	002e      	movs	r6, r5
 8000f64:	e7ab      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
	pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8000f66:	0035      	movs	r5, r6
	pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8000f68:	000e      	movs	r6, r1
 8000f6a:	e7a8      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
				start_fsm = false;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	4698      	mov	r8, r3
						readout_state = PYD1598_READOUT_GET_MSG;
 8000f70:	2501      	movs	r5, #1
				readout_status = READOUT_BUSY;
 8000f72:	2601      	movs	r6, #1
 8000f74:	e7a3      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
 8000f76:	4656      	mov	r6, sl
				start_fsm = false;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4698      	mov	r8, r3
						readout_state = PYD1598_READOUT_END_COM;
 8000f7c:	2504      	movs	r5, #4
 8000f7e:	e79e      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
				time_update_idx = 0;
 8000f80:	2700      	movs	r7, #0
				readout_state = PYD1598_READOUT_END_COM;
 8000f82:	2504      	movs	r5, #4
				readout_status = READOUT_BUSY;
 8000f84:	2601      	movs	r6, #1
 8000f86:	e79a      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 8000f88:	46a9      	mov	r9, r5
			readout_state = PYD1598_READOUT_IDLE;
 8000f8a:	2500      	movs	r5, #0
			readout_status = READOUT_READY;
 8000f8c:	2600      	movs	r6, #0
 8000f8e:	e796      	b.n	8000ebe <pyd1598_dl_readout_fsm+0xe2>
 8000f90:	08003bd4 	.word	0x08003bd4

08000f94 <relay_ask_off_pulse_fsm>:
//	else
//	{
//		status = 1;
//	}

	if(relay->fsm_run_off == RELAY_RUN_FALSE)
 8000f94:	2322      	movs	r3, #34	@ 0x22
 8000f96:	5cc3      	ldrb	r3, [r0, r3]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d001      	beq.n	8000fa0 <relay_ask_off_pulse_fsm+0xc>
		relay->fsm_state = RELAY_STATE_IDLE;
		status = 0;
	}

	return status;
}
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	4770      	bx	lr
		relay->fsm_run_on = RELAY_RUN_FALSE;
 8000fa0:	3320      	adds	r3, #32
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	54c2      	strb	r2, [r0, r3]
		relay->fsm_run_off = RELAY_RUN_TRUE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	3221      	adds	r2, #33	@ 0x21
 8000faa:	5483      	strb	r3, [r0, r2]
		relay->fsm_init = RELAY_INIT_TRUE;
 8000fac:	3201      	adds	r2, #1
 8000fae:	5483      	strb	r3, [r0, r2]
		relay->fsm_state = RELAY_STATE_IDLE;
 8000fb0:	3a03      	subs	r2, #3
 8000fb2:	5483      	strb	r3, [r0, r2]
		status = 0;
 8000fb4:	e7f2      	b.n	8000f9c <relay_ask_off_pulse_fsm+0x8>

08000fb6 <relay_ask_on_pulse_fsm>:
//		status = 1;
//	}


	//TODO: (high) Test this change (conditional) intensively
	if(relay->fsm_run_on == RELAY_RUN_FALSE)
 8000fb6:	2321      	movs	r3, #33	@ 0x21
 8000fb8:	5cc3      	ldrb	r3, [r0, r3]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d001      	beq.n	8000fc2 <relay_ask_on_pulse_fsm+0xc>
		relay->fsm_run_off = RELAY_RUN_FALSE;
		relay->fsm_init = RELAY_INIT_TRUE;
		relay->fsm_state = RELAY_STATE_IDLE;
	}
	return status;
}
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	4770      	bx	lr
		relay->fsm_run_on = RELAY_RUN_TRUE;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2221      	movs	r2, #33	@ 0x21
 8000fc6:	5483      	strb	r3, [r0, r2]
		relay->fsm_run_off = RELAY_RUN_FALSE;
 8000fc8:	3201      	adds	r2, #1
 8000fca:	2101      	movs	r1, #1
 8000fcc:	5481      	strb	r1, [r0, r2]
		relay->fsm_init = RELAY_INIT_TRUE;
 8000fce:	3201      	adds	r2, #1
 8000fd0:	5483      	strb	r3, [r0, r2]
		relay->fsm_state = RELAY_STATE_IDLE;
 8000fd2:	3a03      	subs	r2, #3
 8000fd4:	5483      	strb	r3, [r0, r2]
 8000fd6:	e7f2      	b.n	8000fbe <relay_ask_on_pulse_fsm+0x8>

08000fd8 <relay_check_init_fsm>:
uint8_t relay_check_init_fsm(relay_t relay, relay_fsm_init_t *init)
{
 8000fd8:	b084      	sub	sp, #16
 8000fda:	9000      	str	r0, [sp, #0]
 8000fdc:	9101      	str	r1, [sp, #4]
 8000fde:	9202      	str	r2, [sp, #8]
 8000fe0:	9303      	str	r3, [sp, #12]
	*init = relay.fsm_init;
 8000fe2:	466a      	mov	r2, sp
 8000fe4:	2323      	movs	r3, #35	@ 0x23
 8000fe6:	5cd3      	ldrb	r3, [r2, r3]
 8000fe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000fea:	7013      	strb	r3, [r2, #0]
	return 0;
}
 8000fec:	2000      	movs	r0, #0
 8000fee:	b004      	add	sp, #16
 8000ff0:	4770      	bx	lr

08000ff2 <relay_acknowledge_init_fsm>:

uint8_t relay_acknowledge_init_fsm(relay_t *relay)
{
	relay->fsm_init = RELAY_INIT_FALSE;
 8000ff2:	2323      	movs	r3, #35	@ 0x23
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	54c2      	strb	r2, [r0, r3]
	return 0;
}
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	4770      	bx	lr

08000ffc <relay_on>:

	return 0;
}

uint8_t relay_on(relay_t *relay)
{
 8000ffc:	b510      	push	{r4, lr}
 8000ffe:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8001000:	8901      	ldrh	r1, [r0, #8]
 8001002:	6840      	ldr	r0, [r0, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	f001 fd3e 	bl	8002a86 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 800100a:	8a21      	ldrh	r1, [r4, #16]
 800100c:	68e0      	ldr	r0, [r4, #12]
 800100e:	2201      	movs	r2, #1
 8001010:	f001 fd39 	bl	8002a86 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_SET);

	relay->relay_status = RELAY_ON;
 8001014:	2301      	movs	r3, #1
 8001016:	7023      	strb	r3, [r4, #0]
	relay->power_status = RELAY_POWER_STATUS_ENERGIZED_ON;
 8001018:	7063      	strb	r3, [r4, #1]
	return 0;
}
 800101a:	2000      	movs	r0, #0
 800101c:	bd10      	pop	{r4, pc}

0800101e <relay_off>:

uint8_t relay_off(relay_t *relay)
{
 800101e:	b510      	push	{r4, lr}
 8001020:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8001022:	8901      	ldrh	r1, [r0, #8]
 8001024:	6840      	ldr	r0, [r0, #4]
 8001026:	2201      	movs	r2, #1
 8001028:	f001 fd2d 	bl	8002a86 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_SET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 800102c:	8a21      	ldrh	r1, [r4, #16]
 800102e:	68e0      	ldr	r0, [r4, #12]
 8001030:	2200      	movs	r2, #0
 8001032:	f001 fd28 	bl	8002a86 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_RESET);

	relay->relay_status = RELAY_OFF;
 8001036:	2300      	movs	r3, #0
 8001038:	7023      	strb	r3, [r4, #0]
	relay->power_status = RELAY_POWER_STATUS_ENERGIZED_OFF;
 800103a:	7063      	strb	r3, [r4, #1]
	return 0;
}
 800103c:	2000      	movs	r0, #0
 800103e:	bd10      	pop	{r4, pc}

08001040 <relay_deenergize>:


uint8_t relay_deenergize(relay_t *relay)
{
 8001040:	b510      	push	{r4, lr}
 8001042:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(relay->hardware_output_1.port,
 8001044:	8901      	ldrh	r1, [r0, #8]
 8001046:	6840      	ldr	r0, [r0, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f001 fd1c 	bl	8002a86 <HAL_GPIO_WritePin>
						relay->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(relay->hardware_output_2.port,
 800104e:	8a21      	ldrh	r1, [r4, #16]
 8001050:	68e0      	ldr	r0, [r4, #12]
 8001052:	2200      	movs	r2, #0
 8001054:	f001 fd17 	bl	8002a86 <HAL_GPIO_WritePin>
						relay->hardware_output_2.pin,
						GPIO_PIN_RESET);

	relay->power_status = RELAY_POWER_STATUS_DEENERGIZED;
 8001058:	2302      	movs	r3, #2
 800105a:	7063      	strb	r3, [r4, #1]
	return 0;
}
 800105c:	2000      	movs	r0, #0
 800105e:	bd10      	pop	{r4, pc}

08001060 <relay_setup>:
{
 8001060:	b082      	sub	sp, #8
 8001062:	b530      	push	{r4, r5, lr}
 8001064:	b083      	sub	sp, #12
 8001066:	0004      	movs	r4, r0
 8001068:	4668      	mov	r0, sp
 800106a:	9100      	str	r1, [sp, #0]
 800106c:	6042      	str	r2, [r0, #4]
 800106e:	aa07      	add	r2, sp, #28
 8001070:	9307      	str	r3, [sp, #28]
	relay->hardware_output_1 = hardware_output_1;
 8001072:	1d23      	adds	r3, r4, #4
 8001074:	c822      	ldmia	r0!, {r1, r5}
 8001076:	c322      	stmia	r3!, {r1, r5}
	relay->hardware_output_2 = hardware_output_2;
 8001078:	ca03      	ldmia	r2!, {r0, r1}
 800107a:	c303      	stmia	r3!, {r0, r1}
	relay_deenergize(relay);
 800107c:	0020      	movs	r0, r4
 800107e:	f7ff ffdf 	bl	8001040 <relay_deenergize>
	relay->relay_status = RELAY_OFF;
 8001082:	2300      	movs	r3, #0
 8001084:	7023      	strb	r3, [r4, #0]
	relay->fsm_run_on = RELAY_RUN_FALSE;
 8001086:	3301      	adds	r3, #1
 8001088:	2221      	movs	r2, #33	@ 0x21
 800108a:	54a3      	strb	r3, [r4, r2]
	relay->fsm_run_off = RELAY_RUN_FALSE;
 800108c:	3201      	adds	r2, #1
 800108e:	54a3      	strb	r3, [r4, r2]
	relay->fsm_pulse_counts = 1;
 8001090:	61a3      	str	r3, [r4, #24]
}
 8001092:	2000      	movs	r0, #0
 8001094:	b003      	add	sp, #12
 8001096:	bc30      	pop	{r4, r5}
 8001098:	bc08      	pop	{r3}
 800109a:	b002      	add	sp, #8
 800109c:	4718      	bx	r3

0800109e <relay_pulse_fsm>:
{
 800109e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010a0:	0004      	movs	r4, r0
	relay_fsm_state_t state = relay->fsm_state;
 80010a2:	2320      	movs	r3, #32
 80010a4:	5cc3      	ldrb	r3, [r0, r3]
	uint32_t fsm_pulse_counts = relay->fsm_pulse_counts;
 80010a6:	6987      	ldr	r7, [r0, #24]
	uint32_t fsm_pulse_idx = relay->fsm_pulse_idx;
 80010a8:	69c6      	ldr	r6, [r0, #28]
	relay_fsm_status_t fsm_status = relay->fsm_status;
 80010aa:	7d02      	ldrb	r2, [r0, #20]
	relay_fsm_init_t fsm_init = relay->fsm_init;
 80010ac:	2023      	movs	r0, #35	@ 0x23
 80010ae:	5c25      	ldrb	r5, [r4, r0]
	switch(state)
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d019      	beq.n	80010e8 <relay_pulse_fsm+0x4a>
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d01c      	beq.n	80010f2 <relay_pulse_fsm+0x54>
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d007      	beq.n	80010cc <relay_pulse_fsm+0x2e>
	relay->fsm_state = state;
 80010bc:	2120      	movs	r1, #32
 80010be:	5463      	strb	r3, [r4, r1]
	relay->fsm_init = fsm_init;
 80010c0:	2323      	movs	r3, #35	@ 0x23
 80010c2:	54e5      	strb	r5, [r4, r3]
	relay->fsm_pulse_idx = fsm_pulse_idx;
 80010c4:	61e6      	str	r6, [r4, #28]
	relay->fsm_status = fsm_status;
 80010c6:	7522      	strb	r2, [r4, #20]
}
 80010c8:	2000      	movs	r0, #0
 80010ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(new_status == RELAY_ON)
 80010cc:	2901      	cmp	r1, #1
 80010ce:	d007      	beq.n	80010e0 <relay_pulse_fsm+0x42>
				relay_off(relay);
 80010d0:	0020      	movs	r0, r4
 80010d2:	f7ff ffa4 	bl	800101e <relay_off>
			if(fsm_pulse_counts == 0)
 80010d6:	2f00      	cmp	r7, #0
 80010d8:	d111      	bne.n	80010fe <relay_pulse_fsm+0x60>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 80010da:	2201      	movs	r2, #1
				state = RELAY_STATE_DEENERGIZING;
 80010dc:	2303      	movs	r3, #3
 80010de:	e7ed      	b.n	80010bc <relay_pulse_fsm+0x1e>
				relay_on(relay);
 80010e0:	0020      	movs	r0, r4
 80010e2:	f7ff ff8b 	bl	8000ffc <relay_on>
 80010e6:	e7f6      	b.n	80010d6 <relay_pulse_fsm+0x38>
			fsm_pulse_idx++;
 80010e8:	3601      	adds	r6, #1
			if(fsm_pulse_idx > fsm_pulse_counts)
 80010ea:	42b7      	cmp	r7, r6
 80010ec:	d30a      	bcc.n	8001104 <relay_pulse_fsm+0x66>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 80010ee:	2201      	movs	r2, #1
 80010f0:	e7e4      	b.n	80010bc <relay_pulse_fsm+0x1e>
			relay_deenergize(relay);
 80010f2:	0020      	movs	r0, r4
 80010f4:	f7ff ffa4 	bl	8001040 <relay_deenergize>
			fsm_status = RELAY_STATE_STATUS_READY;
 80010f8:	2200      	movs	r2, #0
			state = RELAY_STATE_IDLE;
 80010fa:	2300      	movs	r3, #0
			break;
 80010fc:	e7de      	b.n	80010bc <relay_pulse_fsm+0x1e>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 80010fe:	2201      	movs	r2, #1
				state = RELAY_STATE_WAIT;
 8001100:	2302      	movs	r3, #2
 8001102:	e7db      	b.n	80010bc <relay_pulse_fsm+0x1e>
			fsm_status = RELAY_STATE_STATUS_BUSY;
 8001104:	2201      	movs	r2, #1
				fsm_pulse_idx = 0;
 8001106:	2600      	movs	r6, #0
				state = RELAY_STATE_DEENERGIZING;
 8001108:	2303      	movs	r3, #3
 800110a:	e7d7      	b.n	80010bc <relay_pulse_fsm+0x1e>

0800110c <relay_on_pulse_fsm>:
{
 800110c:	b510      	push	{r4, lr}
 800110e:	0004      	movs	r4, r0
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 8001110:	2321      	movs	r3, #33	@ 0x21
 8001112:	5cc3      	ldrb	r3, [r0, r3]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d103      	bne.n	8001120 <relay_on_pulse_fsm+0x14>
		(relay->fsm_run_off != RELAY_RUN_TRUE) )
 8001118:	3322      	adds	r3, #34	@ 0x22
 800111a:	5cc3      	ldrb	r3, [r0, r3]
	if( (relay->fsm_run_on == RELAY_RUN_TRUE) &&
 800111c:	2b00      	cmp	r3, #0
 800111e:	d101      	bne.n	8001124 <relay_on_pulse_fsm+0x18>
}
 8001120:	2000      	movs	r0, #0
 8001122:	bd10      	pop	{r4, pc}
		relay_pulse_fsm(relay, RELAY_ON);
 8001124:	2101      	movs	r1, #1
 8001126:	f7ff ffba 	bl	800109e <relay_pulse_fsm>
		if(relay->fsm_status == RELAY_STATE_STATUS_READY)
 800112a:	7d23      	ldrb	r3, [r4, #20]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1f7      	bne.n	8001120 <relay_on_pulse_fsm+0x14>
			relay->fsm_run_on = RELAY_RUN_FALSE;
 8001130:	3321      	adds	r3, #33	@ 0x21
 8001132:	2201      	movs	r2, #1
 8001134:	54e2      	strb	r2, [r4, r3]
 8001136:	e7f3      	b.n	8001120 <relay_on_pulse_fsm+0x14>

08001138 <relay_off_pulse_fsm>:
{
 8001138:	b510      	push	{r4, lr}
 800113a:	0004      	movs	r4, r0
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 800113c:	2322      	movs	r3, #34	@ 0x22
 800113e:	5cc3      	ldrb	r3, [r0, r3]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d103      	bne.n	800114c <relay_off_pulse_fsm+0x14>
			(relay->fsm_run_on != RELAY_RUN_TRUE) )
 8001144:	3321      	adds	r3, #33	@ 0x21
 8001146:	5cc3      	ldrb	r3, [r0, r3]
	if( (relay->fsm_run_off == RELAY_RUN_TRUE) &&
 8001148:	2b00      	cmp	r3, #0
 800114a:	d101      	bne.n	8001150 <relay_off_pulse_fsm+0x18>
}
 800114c:	2000      	movs	r0, #0
 800114e:	bd10      	pop	{r4, pc}
		relay_pulse_fsm(relay, RELAY_OFF);
 8001150:	2100      	movs	r1, #0
 8001152:	f7ff ffa4 	bl	800109e <relay_pulse_fsm>
		if(relay->fsm_status == RELAY_STATE_STATUS_READY)
 8001156:	7d23      	ldrb	r3, [r4, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f7      	bne.n	800114c <relay_off_pulse_fsm+0x14>
			relay->fsm_run_off = RELAY_RUN_FALSE;
 800115c:	3322      	adds	r3, #34	@ 0x22
 800115e:	2201      	movs	r2, #1
 8001160:	54e2      	strb	r2, [r4, r3]
 8001162:	e7f3      	b.n	800114c <relay_off_pulse_fsm+0x14>

08001164 <switch_selector_read_bit>:

uint8_t switch_selector_read_bit(switch_selector_t *switch_selector,
										uint8_t pin,
										switch_selector_status_t *pin_status,
										uint32_t *value)
{
 8001164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001166:	46c6      	mov	lr, r8
 8001168:	b500      	push	{lr}
 800116a:	0004      	movs	r4, r0
 800116c:	0017      	movs	r7, r2
 800116e:	001e      	movs	r6, r3
	GPIO_PinState pin_value;
	uint32_t switch_mask = 0x00000001;

	switch_mask <<= pin;
 8001170:	2301      	movs	r3, #1
 8001172:	408b      	lsls	r3, r1
 8001174:	4698      	mov	r8, r3

	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8001176:	6800      	ldr	r0, [r0, #0]
 8001178:	00cd      	lsls	r5, r1, #3
 800117a:	1941      	adds	r1, r0, r5
 800117c:	6808      	ldr	r0, [r1, #0]
 800117e:	8889      	ldrh	r1, [r1, #4]
 8001180:	f001 fc7a 	bl	8002a78 <HAL_GPIO_ReadPin>
							(switch_selector->switch_selector_gpio + pin)->pin);

	if(pin_value == GPIO_PIN_SET)
 8001184:	2801      	cmp	r0, #1
 8001186:	d011      	beq.n	80011ac <switch_selector_read_bit+0x48>

		switch_selector->value |= switch_mask;
	}
	else
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_OFF;
 8001188:	6823      	ldr	r3, [r4, #0]
 800118a:	195b      	adds	r3, r3, r5
 800118c:	2200      	movs	r2, #0
 800118e:	719a      	strb	r2, [r3, #6]

		switch_selector->value &= ~switch_mask;
 8001190:	68a3      	ldr	r3, [r4, #8]
 8001192:	4642      	mov	r2, r8
 8001194:	4393      	bics	r3, r2
 8001196:	60a3      	str	r3, [r4, #8]
	}

	*pin_status = (switch_selector->switch_selector_gpio + pin)->status;
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	195b      	adds	r3, r3, r5
 800119c:	799b      	ldrb	r3, [r3, #6]
 800119e:	703b      	strb	r3, [r7, #0]

	*value = switch_selector->value;
 80011a0:	68a3      	ldr	r3, [r4, #8]
 80011a2:	6033      	str	r3, [r6, #0]

	return 0;
}
 80011a4:	2000      	movs	r0, #0
 80011a6:	bc80      	pop	{r7}
 80011a8:	46b8      	mov	r8, r7
 80011aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_ON;
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	195b      	adds	r3, r3, r5
 80011b0:	2201      	movs	r2, #1
 80011b2:	719a      	strb	r2, [r3, #6]
		switch_selector->value |= switch_mask;
 80011b4:	68a3      	ldr	r3, [r4, #8]
 80011b6:	4642      	mov	r2, r8
 80011b8:	4313      	orrs	r3, r2
 80011ba:	60a3      	str	r3, [r4, #8]
 80011bc:	e7ec      	b.n	8001198 <switch_selector_read_bit+0x34>

080011be <switch_selector_setup>:
{
 80011be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c0:	46c6      	mov	lr, r8
 80011c2:	b500      	push	{lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	0006      	movs	r6, r0
 80011c8:	4688      	mov	r8, r1
 80011ca:	0017      	movs	r7, r2
	if(switch_size > 32)
 80011cc:	2a20      	cmp	r2, #32
 80011ce:	d81e      	bhi.n	800120e <switch_selector_setup+0x50>
	switch_selector->value = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	6083      	str	r3, [r0, #8]
	switch_selector->switch_size = switch_size;
 80011d4:	7102      	strb	r2, [r0, #4]
	switch_selector->switch_selector_gpio = (switch_selector_gpio_t*)malloc(switch_size * sizeof(switch_selector_gpio_t) );
 80011d6:	00d0      	lsls	r0, r2, #3
 80011d8:	f002 fbb6 	bl	8003948 <malloc>
 80011dc:	6030      	str	r0, [r6, #0]
	for(idx = 0; idx < switch_size; idx++)
 80011de:	2400      	movs	r4, #0
 80011e0:	42bc      	cmp	r4, r7
 80011e2:	d212      	bcs.n	800120a <switch_selector_setup+0x4c>
		if((switch_selector_gpio + idx) != NULL)
 80011e4:	00e2      	lsls	r2, r4, #3
 80011e6:	4643      	mov	r3, r8
 80011e8:	189b      	adds	r3, r3, r2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d014      	beq.n	8001218 <switch_selector_setup+0x5a>
			*(switch_selector->switch_selector_gpio + idx) = *(switch_selector_gpio + idx);
 80011ee:	6835      	ldr	r5, [r6, #0]
 80011f0:	18ad      	adds	r5, r5, r2
 80011f2:	cb03      	ldmia	r3!, {r0, r1}
 80011f4:	c503      	stmia	r5!, {r0, r1}
		switch_selector_read_bit(switch_selector, idx, &pin_status, &value);
 80011f6:	ab01      	add	r3, sp, #4
 80011f8:	466a      	mov	r2, sp
 80011fa:	3203      	adds	r2, #3
 80011fc:	0021      	movs	r1, r4
 80011fe:	0030      	movs	r0, r6
 8001200:	f7ff ffb0 	bl	8001164 <switch_selector_read_bit>
	for(idx = 0; idx < switch_size; idx++)
 8001204:	3401      	adds	r4, #1
 8001206:	b2e4      	uxtb	r4, r4
 8001208:	e7ea      	b.n	80011e0 <switch_selector_setup+0x22>
 800120a:	2000      	movs	r0, #0
 800120c:	e000      	b.n	8001210 <switch_selector_setup+0x52>
		return 2;
 800120e:	2002      	movs	r0, #2
}
 8001210:	b002      	add	sp, #8
 8001212:	bc80      	pop	{r7}
 8001214:	46b8      	mov	r8, r7
 8001216:	bdf0      	pop	{r4, r5, r6, r7, pc}
			status = 1;
 8001218:	2001      	movs	r0, #1
 800121a:	e7f9      	b.n	8001210 <switch_selector_setup+0x52>

0800121c <nutone_setup>:

void nutone_setup(nutone_t *exhaust_fan, nutone_relay_handler_t *lights,
											nutone_relay_handler_t *fan,
											deadline_timer_t *ctrl_timer,
											deadline_timer_t *vyv_timeoff)
{
 800121c:	b530      	push	{r4, r5, lr}
 800121e:	b08b      	sub	sp, #44	@ 0x2c
 8001220:	0004      	movs	r4, r0
 8001222:	001d      	movs	r5, r3

	timer_clock_t deadline;


	exhaust_fan->lights = lights;
 8001224:	6001      	str	r1, [r0, #0]
	exhaust_fan->fan = fan;
 8001226:	6042      	str	r2, [r0, #4]

	exhaust_fan->ctrl_timer = ctrl_timer;
 8001228:	6083      	str	r3, [r0, #8]
	deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 800122a:	2364      	movs	r3, #100	@ 0x64
 800122c:	9306      	str	r3, [sp, #24]
	deadline_timer_setup(exhaust_fan->ctrl_timer, deadline);
 800122e:	2210      	movs	r2, #16
 8001230:	a906      	add	r1, sp, #24
 8001232:	4668      	mov	r0, sp
 8001234:	f002 fc8a 	bl	8003b4c <memcpy>
 8001238:	9a04      	ldr	r2, [sp, #16]
 800123a:	9b05      	ldr	r3, [sp, #20]
 800123c:	0028      	movs	r0, r5
 800123e:	f000 f9d7 	bl	80015f0 <deadline_timer_setup>
//	exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;

	exhaust_fan->vyv_timeoff = vyv_timeoff;
 8001242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001244:	60e3      	str	r3, [r4, #12]
	deadline.msec = NUTONE_VYV_TIMEOUT;
 8001246:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <nutone_setup+0x58>)
 8001248:	9306      	str	r3, [sp, #24]
	deadline_timer_setup(exhaust_fan->vyv_timeoff, deadline);
 800124a:	2210      	movs	r2, #16
 800124c:	a906      	add	r1, sp, #24
 800124e:	4668      	mov	r0, sp
 8001250:	f002 fc7c 	bl	8003b4c <memcpy>
 8001254:	9a04      	ldr	r2, [sp, #16]
 8001256:	9b05      	ldr	r3, [sp, #20]
 8001258:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800125a:	f000 f9c9 	bl	80015f0 <deadline_timer_setup>
//	exhaust_fan->vyv_timeoff->deadline.msec = NUTONE_VYV_TIMEOUT;



	exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 800125e:	2302      	movs	r3, #2
 8001260:	75e3      	strb	r3, [r4, #23]
	exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001262:	2300      	movs	r3, #0
 8001264:	75a3      	strb	r3, [r4, #22]

	exhaust_fan->light_on_pulses = NUTONE_WHITE_LIGHT_ON_PULSES;
 8001266:	2203      	movs	r2, #3
 8001268:	7562      	strb	r2, [r4, #21]
	exhaust_fan->light_on_pulses_idx = 0;
 800126a:	7523      	strb	r3, [r4, #20]

	exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 800126c:	74e3      	strb	r3, [r4, #19]
	exhaust_fan->command = NUTONE_CMD_NONE;
 800126e:	74a3      	strb	r3, [r4, #18]


}
 8001270:	b00b      	add	sp, #44	@ 0x2c
 8001272:	bd30      	pop	{r4, r5, pc}
 8001274:	00002710 	.word	0x00002710

08001278 <nutone_set_command>:

}

uint8_t nutone_set_command(nutone_t *exhaust_fan, nutone_command_e command)
{
	exhaust_fan->command = command;
 8001278:	7481      	strb	r1, [r0, #18]
	return 0;
}
 800127a:	2000      	movs	r0, #0
 800127c:	4770      	bx	lr
	...

08001280 <nutone_select_state>:


//#define NO_MEMORY

uint8_t nutone_select_state(nutone_t *exhaust_fan)
{
 8001280:	0003      	movs	r3, r0
	if(exhaust_fan->cmd_state != NUTONE_CMD_STE_READY)
 8001282:	7cc0      	ldrb	r0, [r0, #19]
 8001284:	2800      	cmp	r0, #0
 8001286:	d12f      	bne.n	80012e8 <nutone_select_state+0x68>
	{
		return 1;
	}
	switch(exhaust_fan->command)
 8001288:	7c9a      	ldrb	r2, [r3, #18]
 800128a:	2a06      	cmp	r2, #6
 800128c:	d82d      	bhi.n	80012ea <nutone_select_state+0x6a>
 800128e:	0092      	lsls	r2, r2, #2
 8001290:	4916      	ldr	r1, [pc, #88]	@ (80012ec <nutone_select_state+0x6c>)
 8001292:	588a      	ldr	r2, [r1, r2]
 8001294:	4697      	mov	pc, r2
	{
		case NUTONE_CMD_FAN_TURN_ON:
			exhaust_fan->fsm_state = NUTONE_STE_FAN_SET_ON;
 8001296:	2201      	movs	r2, #1
 8001298:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 800129a:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 800129c:	2200      	movs	r2, #0
 800129e:	749a      	strb	r2, [r3, #18]
			break;
 80012a0:	e023      	b.n	80012ea <nutone_select_state+0x6a>
		case NUTONE_CMD_FAN_TURN_OFF:
			exhaust_fan->fsm_state = NUTONE_STE_FAN_SET_OFF;
 80012a2:	2203      	movs	r2, #3
 80012a4:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80012a6:	3a02      	subs	r2, #2
 80012a8:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80012aa:	2200      	movs	r2, #0
 80012ac:	749a      	strb	r2, [r3, #18]
			break;
 80012ae:	e01c      	b.n	80012ea <nutone_select_state+0x6a>
		case NUTONE_CMD_WHITE_TURN_ON:
#ifdef 	NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_SET_ON;
#else	//NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_L_SET_ON;
 80012b0:	220d      	movs	r2, #13
 80012b2:	741a      	strb	r2, [r3, #16]
#endif	//NO_MEMORY
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80012b4:	3a0c      	subs	r2, #12
 80012b6:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80012b8:	2200      	movs	r2, #0
 80012ba:	749a      	strb	r2, [r3, #18]
			break;
 80012bc:	e015      	b.n	80012ea <nutone_select_state+0x6a>
		case NUTONE_CMD_WHITE_TURN_OFF:
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_OFF;
 80012be:	220f      	movs	r2, #15
 80012c0:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80012c2:	3a0e      	subs	r2, #14
 80012c4:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80012c6:	2200      	movs	r2, #0
 80012c8:	749a      	strb	r2, [r3, #18]
			break;
 80012ca:	e00e      	b.n	80012ea <nutone_select_state+0x6a>
		case NUTONE_CMD_VYV_TURN_ON:
#ifdef 	NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_VYV_SET_ON;
#else	//NO_MEMORY
			exhaust_fan->fsm_state = NUTONE_STE_VYV_L_SET_ON;
 80012cc:	220e      	movs	r2, #14
 80012ce:	741a      	strb	r2, [r3, #16]
#endif	//NO_MEMORY
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80012d0:	3a0d      	subs	r2, #13
 80012d2:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80012d4:	2200      	movs	r2, #0
 80012d6:	749a      	strb	r2, [r3, #18]
			break;
 80012d8:	e007      	b.n	80012ea <nutone_select_state+0x6a>
		case NUTONE_CMD_VYV_TURN_OFF:
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_OFF;
 80012da:	220f      	movs	r2, #15
 80012dc:	741a      	strb	r2, [r3, #16]
			exhaust_fan->cmd_state = NUTONE_CMD_STE_BUSY;
 80012de:	3a0e      	subs	r2, #14
 80012e0:	74da      	strb	r2, [r3, #19]
			exhaust_fan->command = NUTONE_CMD_NONE;
 80012e2:	2200      	movs	r2, #0
 80012e4:	749a      	strb	r2, [r3, #18]
			break;
 80012e6:	e000      	b.n	80012ea <nutone_select_state+0x6a>
		return 1;
 80012e8:	2001      	movs	r0, #1
			break;
	}


	return 0;
}
 80012ea:	4770      	bx	lr
 80012ec:	08003be8 	.word	0x08003be8

080012f0 <nutone_fsm>:
{
 80012f0:	b570      	push	{r4, r5, r6, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	0004      	movs	r4, r0
	deadline_timer_expired_t is_expired = TIMER_EXPIRED_FALSE;
 80012f6:	2300      	movs	r3, #0
 80012f8:	466a      	mov	r2, sp
 80012fa:	71d3      	strb	r3, [r2, #7]
	deadline_timer_expired_t is_expired_vyv = TIMER_EXPIRED_FALSE;
 80012fc:	466a      	mov	r2, sp
 80012fe:	7193      	strb	r3, [r2, #6]
	switch(exhaust_fan->fsm_state)
 8001300:	7c03      	ldrb	r3, [r0, #16]
 8001302:	2b11      	cmp	r3, #17
 8001304:	d805      	bhi.n	8001312 <nutone_fsm+0x22>
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4aa8      	ldr	r2, [pc, #672]	@ (80015ac <nutone_fsm+0x2bc>)
 800130a:	58d3      	ldr	r3, [r2, r3]
 800130c:	469f      	mov	pc, r3
			nutone_select_state(exhaust_fan);
 800130e:	f7ff ffb7 	bl	8001280 <nutone_select_state>
}
 8001312:	2000      	movs	r0, #0
 8001314:	b002      	add	sp, #8
 8001316:	bd70      	pop	{r4, r5, r6, pc}
			relay_ask_on_pulse_fsm(exhaust_fan->fan->relay);
 8001318:	6843      	ldr	r3, [r0, #4]
 800131a:	6818      	ldr	r0, [r3, #0]
 800131c:	f7ff fe4b 	bl	8000fb6 <relay_ask_on_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_FAN_TURNING_ON;
 8001320:	2302      	movs	r3, #2
 8001322:	7423      	strb	r3, [r4, #16]
			break;
 8001324:	e7f5      	b.n	8001312 <nutone_fsm+0x22>
			if(exhaust_fan->fan->relay->fsm_run_on == RELAY_RUN_FALSE)
 8001326:	6843      	ldr	r3, [r0, #4]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	2321      	movs	r3, #33	@ 0x21
 800132c:	5cd3      	ldrb	r3, [r2, r3]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d1ef      	bne.n	8001312 <nutone_fsm+0x22>
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001332:	2300      	movs	r3, #0
 8001334:	74c3      	strb	r3, [r0, #19]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001336:	7403      	strb	r3, [r0, #16]
 8001338:	e7eb      	b.n	8001312 <nutone_fsm+0x22>
			relay_ask_off_pulse_fsm(exhaust_fan->fan->relay);
 800133a:	6843      	ldr	r3, [r0, #4]
 800133c:	6818      	ldr	r0, [r3, #0]
 800133e:	f7ff fe29 	bl	8000f94 <relay_ask_off_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_FAN_TURNING_OFF;
 8001342:	2304      	movs	r3, #4
 8001344:	7423      	strb	r3, [r4, #16]
			break;
 8001346:	e7e4      	b.n	8001312 <nutone_fsm+0x22>
			if(exhaust_fan->fan->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001348:	6843      	ldr	r3, [r0, #4]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	2322      	movs	r3, #34	@ 0x22
 800134e:	5cd3      	ldrb	r3, [r2, r3]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d1de      	bne.n	8001312 <nutone_fsm+0x22>
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001354:	2300      	movs	r3, #0
 8001356:	74c3      	strb	r3, [r0, #19]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001358:	7403      	strb	r3, [r0, #16]
 800135a:	e7da      	b.n	8001312 <nutone_fsm+0x22>
			exhaust_fan->light_on_pulses = NUTONE_WHITE_LIGHT_ON_PULSES;
 800135c:	2303      	movs	r3, #3
 800135e:	7543      	strb	r3, [r0, #21]
			exhaust_fan->light_on_pulses_idx = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	7503      	strb	r3, [r0, #20]
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001364:	6880      	ldr	r0, [r0, #8]
 8001366:	f000 f928 	bl	80015ba <deadline_timer_set_initial_time>
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 800136a:	2301      	movs	r3, #1
 800136c:	75a3      	strb	r3, [r4, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 800136e:	3301      	adds	r3, #1
 8001370:	75e3      	strb	r3, [r4, #23]
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_WHITE_LIGHT_ON_PULSE_TIME;
 8001372:	68a3      	ldr	r3, [r4, #8]
 8001374:	2264      	movs	r2, #100	@ 0x64
 8001376:	621a      	str	r2, [r3, #32]
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 8001378:	2306      	movs	r3, #6
 800137a:	7423      	strb	r3, [r4, #16]
			break;
 800137c:	e7c9      	b.n	8001312 <nutone_fsm+0x22>
			relay_ask_on_pulse_fsm(exhaust_fan->lights->relay);
 800137e:	6803      	ldr	r3, [r0, #0]
 8001380:	6818      	ldr	r0, [r3, #0]
 8001382:	f7ff fe18 	bl	8000fb6 <relay_ask_on_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001386:	68a0      	ldr	r0, [r4, #8]
 8001388:	f000 f917 	bl	80015ba <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_TURNING_ON;
 800138c:	2308      	movs	r3, #8
 800138e:	7423      	strb	r3, [r4, #16]
			break;
 8001390:	e7bf      	b.n	8001312 <nutone_fsm+0x22>
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 8001392:	6803      	ldr	r3, [r0, #0]
 8001394:	6818      	ldr	r0, [r3, #0]
 8001396:	f7ff fdfd 	bl	8000f94 <relay_ask_off_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 800139a:	68a0      	ldr	r0, [r4, #8]
 800139c:	f000 f90d 	bl	80015ba <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_TURNING_ON;
 80013a0:	2308      	movs	r3, #8
 80013a2:	7423      	strb	r3, [r4, #16]
			break;
 80013a4:	e7b5      	b.n	8001312 <nutone_fsm+0x22>
			deadline_timer_check(exhaust_fan->ctrl_timer, &is_expired);
 80013a6:	466b      	mov	r3, sp
 80013a8:	1ddd      	adds	r5, r3, #7
 80013aa:	6880      	ldr	r0, [r0, #8]
 80013ac:	0029      	movs	r1, r5
 80013ae:	f000 f975 	bl	800169c <deadline_timer_check>
			if(is_expired != TIMER_EXPIRED_TRUE)
 80013b2:	782b      	ldrb	r3, [r5, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d1ac      	bne.n	8001312 <nutone_fsm+0x22>
			if(exhaust_fan->lights->relay->relay_status == RELAY_ON)
 80013b8:	6823      	ldr	r3, [r4, #0]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	781a      	ldrb	r2, [r3, #0]
 80013be:	2a01      	cmp	r2, #1
 80013c0:	d006      	beq.n	80013d0 <nutone_fsm+0xe0>
				if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 80013c2:	2222      	movs	r2, #34	@ 0x22
 80013c4:	5c9b      	ldrb	r3, [r3, r2]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d1a3      	bne.n	8001312 <nutone_fsm+0x22>
					exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 80013ca:	3305      	adds	r3, #5
 80013cc:	7423      	strb	r3, [r4, #16]
 80013ce:	e7a0      	b.n	8001312 <nutone_fsm+0x22>
				if(exhaust_fan->lights->relay->fsm_run_on == RELAY_RUN_FALSE)
 80013d0:	3220      	adds	r2, #32
 80013d2:	5c9b      	ldrb	r3, [r3, r2]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d19c      	bne.n	8001312 <nutone_fsm+0x22>
					if((exhaust_fan->light_on_pulses_idx) >=
 80013d8:	7d23      	ldrb	r3, [r4, #20]
												exhaust_fan->light_on_pulses)
 80013da:	7d62      	ldrb	r2, [r4, #21]
					if((exhaust_fan->light_on_pulses_idx) >=
 80013dc:	4293      	cmp	r3, r2
 80013de:	d305      	bcc.n	80013ec <nutone_fsm+0xfc>
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 80013e0:	2200      	movs	r2, #0
 80013e2:	74e2      	strb	r2, [r4, #19]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 80013e4:	7422      	strb	r2, [r4, #16]
					exhaust_fan->light_on_pulses_idx++;
 80013e6:	3301      	adds	r3, #1
 80013e8:	7523      	strb	r3, [r4, #20]
 80013ea:	e792      	b.n	8001312 <nutone_fsm+0x22>
						exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 80013ec:	2207      	movs	r2, #7
 80013ee:	7422      	strb	r2, [r4, #16]
 80013f0:	e7f9      	b.n	80013e6 <nutone_fsm+0xf6>
			exhaust_fan->light_on_pulses = NUTONE_VYV_ON_PULSES;
 80013f2:	2502      	movs	r5, #2
 80013f4:	7545      	strb	r5, [r0, #21]
			exhaust_fan->light_on_pulses_idx = 0;
 80013f6:	2600      	movs	r6, #0
 80013f8:	7506      	strb	r6, [r0, #20]
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 80013fa:	6880      	ldr	r0, [r0, #8]
 80013fc:	f000 f8dd 	bl	80015ba <deadline_timer_set_initial_time>
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001400:	75a6      	strb	r6, [r4, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001402:	75e5      	strb	r5, [r4, #23]
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 8001404:	68a3      	ldr	r3, [r4, #8]
 8001406:	2264      	movs	r2, #100	@ 0x64
 8001408:	621a      	str	r2, [r3, #32]
			exhaust_fan->fsm_state = NUTONE_STE_VYV_OFF;
 800140a:	230b      	movs	r3, #11
 800140c:	7423      	strb	r3, [r4, #16]
			break;
 800140e:	e780      	b.n	8001312 <nutone_fsm+0x22>
			relay_ask_on_pulse_fsm(exhaust_fan->lights->relay);
 8001410:	6803      	ldr	r3, [r0, #0]
 8001412:	6818      	ldr	r0, [r3, #0]
 8001414:	f7ff fdcf 	bl	8000fb6 <relay_ask_on_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 8001418:	68a0      	ldr	r0, [r4, #8]
 800141a:	f000 f8ce 	bl	80015ba <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_VYV_TURNING_ON;
 800141e:	230c      	movs	r3, #12
 8001420:	7423      	strb	r3, [r4, #16]
			break;
 8001422:	e776      	b.n	8001312 <nutone_fsm+0x22>
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 8001424:	6803      	ldr	r3, [r0, #0]
 8001426:	6818      	ldr	r0, [r3, #0]
 8001428:	f7ff fdb4 	bl	8000f94 <relay_ask_off_pulse_fsm>
			deadline_timer_set_initial_time(exhaust_fan->ctrl_timer);
 800142c:	68a0      	ldr	r0, [r4, #8]
 800142e:	f000 f8c4 	bl	80015ba <deadline_timer_set_initial_time>
			exhaust_fan->fsm_state = NUTONE_STE_VYV_TURNING_ON;
 8001432:	230c      	movs	r3, #12
 8001434:	7423      	strb	r3, [r4, #16]
			break;
 8001436:	e76c      	b.n	8001312 <nutone_fsm+0x22>
			deadline_timer_check(exhaust_fan->ctrl_timer, &is_expired_vyv);
 8001438:	466b      	mov	r3, sp
 800143a:	1d9d      	adds	r5, r3, #6
 800143c:	6880      	ldr	r0, [r0, #8]
 800143e:	0029      	movs	r1, r5
 8001440:	f000 f92c 	bl	800169c <deadline_timer_check>
			if(is_expired_vyv != TIMER_EXPIRED_TRUE)
 8001444:	782b      	ldrb	r3, [r5, #0]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d000      	beq.n	800144c <nutone_fsm+0x15c>
 800144a:	e762      	b.n	8001312 <nutone_fsm+0x22>
			if(exhaust_fan->lights->relay->relay_status == RELAY_ON)
 800144c:	6823      	ldr	r3, [r4, #0]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	781a      	ldrb	r2, [r3, #0]
 8001452:	2a01      	cmp	r2, #1
 8001454:	d007      	beq.n	8001466 <nutone_fsm+0x176>
				if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001456:	2222      	movs	r2, #34	@ 0x22
 8001458:	5c9b      	ldrb	r3, [r3, r2]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d000      	beq.n	8001460 <nutone_fsm+0x170>
 800145e:	e758      	b.n	8001312 <nutone_fsm+0x22>
					exhaust_fan->fsm_state = NUTONE_STE_VYV_ON;
 8001460:	3309      	adds	r3, #9
 8001462:	7423      	strb	r3, [r4, #16]
 8001464:	e755      	b.n	8001312 <nutone_fsm+0x22>
				if(exhaust_fan->lights->relay->fsm_run_on == RELAY_RUN_FALSE)
 8001466:	3220      	adds	r2, #32
 8001468:	5c9b      	ldrb	r3, [r3, r2]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d000      	beq.n	8001470 <nutone_fsm+0x180>
 800146e:	e750      	b.n	8001312 <nutone_fsm+0x22>
					if((exhaust_fan->light_on_pulses_idx) >=
 8001470:	7d22      	ldrb	r2, [r4, #20]
												exhaust_fan->light_on_pulses)
 8001472:	7d63      	ldrb	r3, [r4, #21]
					if((exhaust_fan->light_on_pulses_idx) >=
 8001474:	429a      	cmp	r2, r3
 8001476:	d307      	bcc.n	8001488 <nutone_fsm+0x198>
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001478:	2300      	movs	r3, #0
 800147a:	74e3      	strb	r3, [r4, #19]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 800147c:	7423      	strb	r3, [r4, #16]
						exhaust_fan->light_on_pulses_idx = 0;
 800147e:	7523      	strb	r3, [r4, #20]
					exhaust_fan->light_on_pulses_idx++;
 8001480:	7d23      	ldrb	r3, [r4, #20]
 8001482:	3301      	adds	r3, #1
 8001484:	7523      	strb	r3, [r4, #20]
 8001486:	e744      	b.n	8001312 <nutone_fsm+0x22>
						exhaust_fan->fsm_state = NUTONE_STE_VYV_OFF;
 8001488:	230b      	movs	r3, #11
 800148a:	7423      	strb	r3, [r4, #16]
 800148c:	e7f8      	b.n	8001480 <nutone_fsm+0x190>
			exhaust_fan->ctrl_timer->deadline.msec =
 800148e:	6883      	ldr	r3, [r0, #8]
 8001490:	2264      	movs	r2, #100	@ 0x64
 8001492:	621a      	str	r2, [r3, #32]
			exhaust_fan->light_on_pulses_idx = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	7503      	strb	r3, [r0, #20]
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001498:	7d83      	ldrb	r3, [r0, #22]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d005      	beq.n	80014aa <nutone_fsm+0x1ba>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10b      	bne.n	80014ba <nutone_fsm+0x1ca>
				exhaust_fan->light_on_pulses = 0;
 80014a2:	7543      	strb	r3, [r0, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 80014a4:	3307      	adds	r3, #7
 80014a6:	7403      	strb	r3, [r0, #16]
 80014a8:	e002      	b.n	80014b0 <nutone_fsm+0x1c0>
				exhaust_fan->light_on_pulses = 1;
 80014aa:	7543      	strb	r3, [r0, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 80014ac:	3306      	adds	r3, #6
 80014ae:	7403      	strb	r3, [r0, #16]
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_WHITE;
 80014b0:	2301      	movs	r3, #1
 80014b2:	75a3      	strb	r3, [r4, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 80014b4:	3301      	adds	r3, #1
 80014b6:	75e3      	strb	r3, [r4, #23]
			break;
 80014b8:	e72b      	b.n	8001312 <nutone_fsm+0x22>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 80014ba:	7dc3      	ldrb	r3, [r0, #23]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d104      	bne.n	80014ca <nutone_fsm+0x1da>
					exhaust_fan->light_on_pulses = 1;
 80014c0:	3301      	adds	r3, #1
 80014c2:	7543      	strb	r3, [r0, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 80014c4:	2306      	movs	r3, #6
 80014c6:	7423      	strb	r3, [r4, #16]
 80014c8:	e7f2      	b.n	80014b0 <nutone_fsm+0x1c0>
				else if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_WHITE)
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d1fa      	bne.n	80014c4 <nutone_fsm+0x1d4>
					exhaust_fan->light_on_pulses = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	7543      	strb	r3, [r0, #21]
 80014d2:	e7f7      	b.n	80014c4 <nutone_fsm+0x1d4>
			exhaust_fan->ctrl_timer->deadline.msec = NUTONE_VYV_ON_PULSE_TIME;
 80014d4:	6883      	ldr	r3, [r0, #8]
 80014d6:	2264      	movs	r2, #100	@ 0x64
 80014d8:	621a      	str	r2, [r3, #32]
			exhaust_fan->light_on_pulses_idx = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	7503      	strb	r3, [r0, #20]
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 80014de:	7d83      	ldrb	r3, [r0, #22]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d006      	beq.n	80014f2 <nutone_fsm+0x202>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d10d      	bne.n	8001504 <nutone_fsm+0x214>
				exhaust_fan->light_on_pulses = 1;
 80014e8:	3301      	adds	r3, #1
 80014ea:	7543      	strb	r3, [r0, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 80014ec:	3306      	adds	r3, #6
 80014ee:	7403      	strb	r3, [r0, #16]
 80014f0:	e003      	b.n	80014fa <nutone_fsm+0x20a>
				exhaust_fan->light_on_pulses = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	7543      	strb	r3, [r0, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_OFF;
 80014f6:	3307      	adds	r3, #7
 80014f8:	7403      	strb	r3, [r0, #16]
			exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_VYV;
 80014fa:	2300      	movs	r3, #0
 80014fc:	75a3      	strb	r3, [r4, #22]
			exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_OFF;
 80014fe:	3302      	adds	r3, #2
 8001500:	75e3      	strb	r3, [r4, #23]
			break;
 8001502:	e706      	b.n	8001312 <nutone_fsm+0x22>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001504:	7dc3      	ldrb	r3, [r0, #23]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d103      	bne.n	8001512 <nutone_fsm+0x222>
					exhaust_fan->light_on_pulses = 0;
 800150a:	7543      	strb	r3, [r0, #21]
				exhaust_fan->fsm_state = NUTONE_STE_WHITE_LIGHT_ON;
 800150c:	2306      	movs	r3, #6
 800150e:	7423      	strb	r3, [r4, #16]
 8001510:	e7f3      	b.n	80014fa <nutone_fsm+0x20a>
				else if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_WHITE)
 8001512:	2b01      	cmp	r3, #1
 8001514:	d1fa      	bne.n	800150c <nutone_fsm+0x21c>
					exhaust_fan->light_on_pulses = 1;
 8001516:	7543      	strb	r3, [r0, #21]
 8001518:	e7f8      	b.n	800150c <nutone_fsm+0x21c>
			relay_ask_off_pulse_fsm(exhaust_fan->lights->relay);
 800151a:	6803      	ldr	r3, [r0, #0]
 800151c:	6818      	ldr	r0, [r3, #0]
 800151e:	f7ff fd39 	bl	8000f94 <relay_ask_off_pulse_fsm>
			exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_TURNING_OFF;
 8001522:	2310      	movs	r3, #16
 8001524:	7423      	strb	r3, [r4, #16]
			break;
 8001526:	e6f4      	b.n	8001312 <nutone_fsm+0x22>
			if(exhaust_fan->lights->relay->fsm_run_off == RELAY_RUN_FALSE)
 8001528:	6803      	ldr	r3, [r0, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	2322      	movs	r3, #34	@ 0x22
 800152e:	5cd3      	ldrb	r3, [r2, r3]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d000      	beq.n	8001536 <nutone_fsm+0x246>
 8001534:	e6ed      	b.n	8001312 <nutone_fsm+0x22>
				deadline_timer_set_initial_time(exhaust_fan->vyv_timeoff);
 8001536:	68c0      	ldr	r0, [r0, #12]
 8001538:	f000 f83f 	bl	80015ba <deadline_timer_set_initial_time>
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 800153c:	2300      	movs	r3, #0
 800153e:	74e3      	strb	r3, [r4, #19]
				exhaust_fan->fsm_state = NUTONE_STE_LIGHTS_TURNED_OFF;
 8001540:	3311      	adds	r3, #17
 8001542:	7423      	strb	r3, [r4, #16]
 8001544:	e6e5      	b.n	8001312 <nutone_fsm+0x22>
			if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001546:	7d83      	ldrb	r3, [r0, #22]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d107      	bne.n	800155c <nutone_fsm+0x26c>
				exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 800154c:	3302      	adds	r3, #2
 800154e:	7583      	strb	r3, [r0, #22]
				exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_WHITE;
 8001550:	3b01      	subs	r3, #1
 8001552:	75c3      	strb	r3, [r0, #23]
				exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 8001554:	2300      	movs	r3, #0
 8001556:	7403      	strb	r3, [r0, #16]
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001558:	74c3      	strb	r3, [r0, #19]
 800155a:	e6da      	b.n	8001312 <nutone_fsm+0x22>
			else if(exhaust_fan->current_light_mode == NUTONE_LIGHT_MODE_WHITE)
 800155c:	2b01      	cmp	r3, #1
 800155e:	d105      	bne.n	800156c <nutone_fsm+0x27c>
				exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 8001560:	3301      	adds	r3, #1
 8001562:	7583      	strb	r3, [r0, #22]
				exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_VYV;
 8001564:	2300      	movs	r3, #0
 8001566:	75c3      	strb	r3, [r0, #23]
				exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001568:	74c3      	strb	r3, [r0, #19]
 800156a:	e6d2      	b.n	8001312 <nutone_fsm+0x22>
				nutone_select_state(exhaust_fan);
 800156c:	f7ff fe88 	bl	8001280 <nutone_select_state>
				if(exhaust_fan->next_light_mode == NUTONE_LIGHT_MODE_VYV)
 8001570:	7de3      	ldrb	r3, [r4, #23]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <nutone_fsm+0x28e>
					exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 8001576:	2300      	movs	r3, #0
 8001578:	74e3      	strb	r3, [r4, #19]
					exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 800157a:	7423      	strb	r3, [r4, #16]
 800157c:	e6c9      	b.n	8001312 <nutone_fsm+0x22>
					deadline_timer_check(exhaust_fan->vyv_timeoff,
 800157e:	466b      	mov	r3, sp
 8001580:	1d5d      	adds	r5, r3, #5
 8001582:	68e0      	ldr	r0, [r4, #12]
 8001584:	0029      	movs	r1, r5
 8001586:	f000 f889 	bl	800169c <deadline_timer_check>
					if( (vyv_timeout_is_expired == TIMER_EXPIRED_TRUE) &&
 800158a:	782b      	ldrb	r3, [r5, #0]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d000      	beq.n	8001592 <nutone_fsm+0x2a2>
 8001590:	e6bf      	b.n	8001312 <nutone_fsm+0x22>
						(exhaust_fan->cmd_state == NUTONE_CMD_STE_READY))
 8001592:	7ce3      	ldrb	r3, [r4, #19]
					if( (vyv_timeout_is_expired == TIMER_EXPIRED_TRUE) &&
 8001594:	2b00      	cmp	r3, #0
 8001596:	d000      	beq.n	800159a <nutone_fsm+0x2aa>
 8001598:	e6bb      	b.n	8001312 <nutone_fsm+0x22>
						exhaust_fan->current_light_mode = NUTONE_LIGHT_MODE_OFF;
 800159a:	3302      	adds	r3, #2
 800159c:	75a3      	strb	r3, [r4, #22]
						exhaust_fan->next_light_mode = NUTONE_LIGHT_MODE_WHITE;
 800159e:	3b01      	subs	r3, #1
 80015a0:	75e3      	strb	r3, [r4, #23]
						exhaust_fan->fsm_state = NUTONE_STE_IDLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	7423      	strb	r3, [r4, #16]
						exhaust_fan->cmd_state = NUTONE_CMD_STE_READY;
 80015a6:	74e3      	strb	r3, [r4, #19]
 80015a8:	e6b3      	b.n	8001312 <nutone_fsm+0x22>
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	08003c04 	.word	0x08003c04

080015b0 <deadline_timer_force_expiration>:
}


uint8_t deadline_timer_force_expiration(deadline_timer_t *deadline_timer)
{
	deadline_timer->deadline_expired = TIMER_EXPIRED_TRUE;
 80015b0:	2360      	movs	r3, #96	@ 0x60
 80015b2:	2201      	movs	r2, #1
 80015b4:	54c2      	strb	r2, [r0, r3]
	return 0;
}
 80015b6:	2000      	movs	r0, #0
 80015b8:	4770      	bx	lr

080015ba <deadline_timer_set_initial_time>:

uint8_t deadline_timer_set_initial_time(deadline_timer_t *deadline_timer)
{
	//memcpy fails after several assignations.
	//copy uint32_t variables directly to avoid a race condition
	deadline_timer->time_initial.counts = deadline_timer->time_current.counts;
 80015ba:	6802      	ldr	r2, [r0, #0]
 80015bc:	6843      	ldr	r3, [r0, #4]
 80015be:	6302      	str	r2, [r0, #48]	@ 0x30
 80015c0:	6343      	str	r3, [r0, #52]	@ 0x34
	deadline_timer->time_initial.msec = deadline_timer->time_current.msec;
 80015c2:	6883      	ldr	r3, [r0, #8]
 80015c4:	6383      	str	r3, [r0, #56]	@ 0x38


	return 0;
}
 80015c6:	2000      	movs	r0, #0
 80015c8:	4770      	bx	lr

080015ca <timer_clock_clear>:
}


uint8_t timer_clock_clear(timer_clock_t *timer)
{
	timer->counts = 0;
 80015ca:	2200      	movs	r2, #0
 80015cc:	2300      	movs	r3, #0
 80015ce:	6002      	str	r2, [r0, #0]
 80015d0:	6043      	str	r3, [r0, #4]
	timer->msec = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	6083      	str	r3, [r0, #8]
	timer->sec = 0;
 80015d6:	60c3      	str	r3, [r0, #12]
	return 0;
}
 80015d8:	2000      	movs	r0, #0
 80015da:	4770      	bx	lr

080015dc <timer_clock_set_time>:

uint8_t timer_clock_set_time(timer_clock_t *timer, timer_clock_t new_time)
{
 80015dc:	b082      	sub	sp, #8
 80015de:	9200      	str	r2, [sp, #0]
 80015e0:	9301      	str	r3, [sp, #4]
	timer->msec = new_time.msec;
 80015e2:	9b02      	ldr	r3, [sp, #8]
 80015e4:	6083      	str	r3, [r0, #8]
	timer->sec = new_time.sec;
 80015e6:	9b03      	ldr	r3, [sp, #12]
 80015e8:	60c3      	str	r3, [r0, #12]
	return 0;
}
 80015ea:	2000      	movs	r0, #0
 80015ec:	b002      	add	sp, #8
 80015ee:	4770      	bx	lr

080015f0 <deadline_timer_setup>:
{
 80015f0:	b082      	sub	sp, #8
 80015f2:	b510      	push	{r4, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	0004      	movs	r4, r0
 80015f8:	9206      	str	r2, [sp, #24]
 80015fa:	9307      	str	r3, [sp, #28]
	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 80015fc:	2360      	movs	r3, #96	@ 0x60
 80015fe:	2200      	movs	r2, #0
 8001600:	54c2      	strb	r2, [r0, r3]
	timer_clock_clear(&deadline_timer->time_current);
 8001602:	f7ff ffe2 	bl	80015ca <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_initial);
 8001606:	0020      	movs	r0, r4
 8001608:	3030      	adds	r0, #48	@ 0x30
 800160a:	f7ff ffde 	bl	80015ca <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_goal);
 800160e:	0020      	movs	r0, r4
 8001610:	3048      	adds	r0, #72	@ 0x48
 8001612:	f7ff ffda 	bl	80015ca <timer_clock_clear>
	timer_clock_set_time(&deadline_timer->deadline, deadline);
 8001616:	3418      	adds	r4, #24
 8001618:	2210      	movs	r2, #16
 800161a:	a908      	add	r1, sp, #32
 800161c:	4668      	mov	r0, sp
 800161e:	f002 fa95 	bl	8003b4c <memcpy>
 8001622:	9a06      	ldr	r2, [sp, #24]
 8001624:	9b07      	ldr	r3, [sp, #28]
 8001626:	0020      	movs	r0, r4
 8001628:	f7ff ffd8 	bl	80015dc <timer_clock_set_time>
}
 800162c:	2000      	movs	r0, #0
 800162e:	b004      	add	sp, #16
 8001630:	bc10      	pop	{r4}
 8001632:	bc08      	pop	{r3}
 8001634:	b002      	add	sp, #8
 8001636:	4718      	bx	r3

08001638 <deadline_timer_increment>:
	sec = timer.sec;
	return 0;
}

uint8_t deadline_timer_increment(timer_clock_t *timer)
{
 8001638:	b530      	push	{r4, r5, lr}

	timer->msec++;
 800163a:	6881      	ldr	r1, [r0, #8]
 800163c:	3101      	adds	r1, #1
 800163e:	6081      	str	r1, [r0, #8]
	timer->counts++;
 8001640:	6802      	ldr	r2, [r0, #0]
 8001642:	6843      	ldr	r3, [r0, #4]
 8001644:	2401      	movs	r4, #1
 8001646:	2500      	movs	r5, #0
 8001648:	1912      	adds	r2, r2, r4
 800164a:	416b      	adcs	r3, r5
 800164c:	6002      	str	r2, [r0, #0]
 800164e:	6043      	str	r3, [r0, #4]

	if(timer->msec >= DEADLINE_MAX_MSEC )
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <deadline_timer_increment+0x28>)
 8001652:	4299      	cmp	r1, r3
 8001654:	d901      	bls.n	800165a <deadline_timer_increment+0x22>
	{
//		timer->sec++;
		timer->msec = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	6083      	str	r3, [r0, #8]
//	{
//		timer->counts = 0;
//	}

	return 0;
}
 800165a:	2000      	movs	r0, #0
 800165c:	bd30      	pop	{r4, r5, pc}
 800165e:	46c0      	nop			@ (mov r8, r8)
 8001660:	3b9ac9ff 	.word	0x3b9ac9ff

08001664 <deadline_timer_count>:
{
 8001664:	b510      	push	{r4, lr}
	deadline_timer_increment(&deadline_timer->time_current);
 8001666:	f7ff ffe7 	bl	8001638 <deadline_timer_increment>
}
 800166a:	2000      	movs	r0, #0
 800166c:	bd10      	pop	{r4, pc}

0800166e <deadline_timer_compare_check>:
uint8_t deadline_timer_compare_check(uint32_t time_current,
								uint32_t deadline,
								uint32_t time_initial,
								uint32_t max_time,
								deadline_timer_expired_t *deadline_expired)
{
 800166e:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t status = 0;
	int64_t remaining = 0;
	int32_t deadline_difference = 0;

	remaining = ((int64_t) time_current) - ((int64_t) time_initial);
 8001670:	0004      	movs	r4, r0
 8001672:	2500      	movs	r5, #0
 8001674:	0016      	movs	r6, r2
 8001676:	2700      	movs	r7, #0
 8001678:	1ba4      	subs	r4, r4, r6
 800167a:	41bd      	sbcs	r5, r7

	if(remaining < 0)
 800167c:	2d00      	cmp	r5, #0
 800167e:	db06      	blt.n	800168e <deadline_timer_compare_check+0x20>
		remaining = (max_time - time_initial) + time_current;

	}
	deadline_difference = (uint32_t) remaining;

	if(deadline_difference >= deadline)
 8001680:	42a1      	cmp	r1, r4
 8001682:	d807      	bhi.n	8001694 <deadline_timer_compare_check+0x26>
	{
		*deadline_expired = TIMER_EXPIRED_TRUE;
 8001684:	2301      	movs	r3, #1
 8001686:	9a05      	ldr	r2, [sp, #20]
 8001688:	7013      	strb	r3, [r2, #0]
	{
		*deadline_expired = TIMER_EXPIRED_FALSE;
	}

	return status;
}
 800168a:	2000      	movs	r0, #0
 800168c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		remaining = (max_time - time_initial) + time_current;
 800168e:	1a9b      	subs	r3, r3, r2
 8001690:	181c      	adds	r4, r3, r0
 8001692:	e7f5      	b.n	8001680 <deadline_timer_compare_check+0x12>
		*deadline_expired = TIMER_EXPIRED_FALSE;
 8001694:	2300      	movs	r3, #0
 8001696:	9a05      	ldr	r2, [sp, #20]
 8001698:	7013      	strb	r3, [r2, #0]
 800169a:	e7f6      	b.n	800168a <deadline_timer_compare_check+0x1c>

0800169c <deadline_timer_check>:
{
 800169c:	b570      	push	{r4, r5, r6, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	0004      	movs	r4, r0
 80016a2:	000d      	movs	r5, r1
	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 80016a4:	260f      	movs	r6, #15
 80016a6:	446e      	add	r6, sp
 80016a8:	2300      	movs	r3, #0
 80016aa:	7033      	strb	r3, [r6, #0]
	deadline_timer_compare_check(deadline_timer->time_current.msec,
 80016ac:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 80016ae:	6a01      	ldr	r1, [r0, #32]
 80016b0:	6880      	ldr	r0, [r0, #8]
 80016b2:	9600      	str	r6, [sp, #0]
 80016b4:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <deadline_timer_check+0x2c>)
 80016b6:	f7ff ffda 	bl	800166e <deadline_timer_compare_check>
	*deadline_expired = deadline_expired_msec;
 80016ba:	7833      	ldrb	r3, [r6, #0]
 80016bc:	702b      	strb	r3, [r5, #0]
	deadline_timer->deadline_expired = deadline_expired_msec;
 80016be:	2260      	movs	r2, #96	@ 0x60
 80016c0:	54a3      	strb	r3, [r4, r2]
}
 80016c2:	2000      	movs	r0, #0
 80016c4:	b004      	add	sp, #16
 80016c6:	bd70      	pop	{r4, r5, r6, pc}
 80016c8:	3b9aca00 	.word	0x3b9aca00

080016cc <output_fsm_ctrl>:




void output_fsm_ctrl(relay_t *actuator, deadline_timer_t *deadline_timer)
{
 80016cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ce:	b089      	sub	sp, #36	@ 0x24
 80016d0:	0004      	movs	r4, r0
 80016d2:	000d      	movs	r5, r1
	relay_fsm_init_t init = RELAY_INIT_FALSE;
 80016d4:	231f      	movs	r3, #31
 80016d6:	446b      	add	r3, sp
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
	deadline_timer_expired_t expired;

	if(actuator->fsm_run_on == RELAY_RUN_TRUE)
 80016dc:	2321      	movs	r3, #33	@ 0x21
 80016de:	5cc3      	ldrb	r3, [r0, r3]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <output_fsm_ctrl+0x24>
			relay_on_pulse_fsm(actuator);
			deadline_timer_set_initial_time(deadline_timer);
		}
	}

	if(actuator->fsm_run_off == RELAY_RUN_TRUE)
 80016e4:	2322      	movs	r3, #34	@ 0x22
 80016e6:	5ce3      	ldrb	r3, [r4, r3]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d02b      	beq.n	8001744 <output_fsm_ctrl+0x78>
	  {
		  relay_off_pulse_fsm(actuator);
		  deadline_timer_set_initial_time(deadline_timer);
	  }
	}
}
 80016ec:	b009      	add	sp, #36	@ 0x24
 80016ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		relay_check_init_fsm(*actuator, &init);
 80016f0:	261f      	movs	r6, #31
 80016f2:	446e      	add	r6, sp
 80016f4:	9605      	str	r6, [sp, #20]
 80016f6:	0003      	movs	r3, r0
 80016f8:	3310      	adds	r3, #16
 80016fa:	466a      	mov	r2, sp
 80016fc:	cb83      	ldmia	r3!, {r0, r1, r7}
 80016fe:	c283      	stmia	r2!, {r0, r1, r7}
 8001700:	cb03      	ldmia	r3!, {r0, r1}
 8001702:	c203      	stmia	r2!, {r0, r1}
 8001704:	6820      	ldr	r0, [r4, #0]
 8001706:	6861      	ldr	r1, [r4, #4]
 8001708:	68a2      	ldr	r2, [r4, #8]
 800170a:	68e3      	ldr	r3, [r4, #12]
 800170c:	f7ff fc64 	bl	8000fd8 <relay_check_init_fsm>
		if(init == RELAY_INIT_TRUE)
 8001710:	7833      	ldrb	r3, [r6, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00f      	beq.n	8001736 <output_fsm_ctrl+0x6a>
		deadline_timer_check(deadline_timer, &expired);
 8001716:	261e      	movs	r6, #30
 8001718:	446e      	add	r6, sp
 800171a:	0031      	movs	r1, r6
 800171c:	0028      	movs	r0, r5
 800171e:	f7ff ffbd 	bl	800169c <deadline_timer_check>
		if(expired == TIMER_EXPIRED_TRUE)
 8001722:	7833      	ldrb	r3, [r6, #0]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d1dd      	bne.n	80016e4 <output_fsm_ctrl+0x18>
			relay_on_pulse_fsm(actuator);
 8001728:	0020      	movs	r0, r4
 800172a:	f7ff fcef 	bl	800110c <relay_on_pulse_fsm>
			deadline_timer_set_initial_time(deadline_timer);
 800172e:	0028      	movs	r0, r5
 8001730:	f7ff ff43 	bl	80015ba <deadline_timer_set_initial_time>
 8001734:	e7d6      	b.n	80016e4 <output_fsm_ctrl+0x18>
			deadline_timer_set_initial_time(deadline_timer);
 8001736:	0028      	movs	r0, r5
 8001738:	f7ff ff3f 	bl	80015ba <deadline_timer_set_initial_time>
			relay_acknowledge_init_fsm(actuator);
 800173c:	0020      	movs	r0, r4
 800173e:	f7ff fc58 	bl	8000ff2 <relay_acknowledge_init_fsm>
 8001742:	e7e8      	b.n	8001716 <output_fsm_ctrl+0x4a>
	  relay_check_init_fsm(*actuator, &init);
 8001744:	261f      	movs	r6, #31
 8001746:	446e      	add	r6, sp
 8001748:	9605      	str	r6, [sp, #20]
 800174a:	0023      	movs	r3, r4
 800174c:	3310      	adds	r3, #16
 800174e:	466a      	mov	r2, sp
 8001750:	cb83      	ldmia	r3!, {r0, r1, r7}
 8001752:	c283      	stmia	r2!, {r0, r1, r7}
 8001754:	cb03      	ldmia	r3!, {r0, r1}
 8001756:	c203      	stmia	r2!, {r0, r1}
 8001758:	6820      	ldr	r0, [r4, #0]
 800175a:	6861      	ldr	r1, [r4, #4]
 800175c:	68a2      	ldr	r2, [r4, #8]
 800175e:	68e3      	ldr	r3, [r4, #12]
 8001760:	f7ff fc3a 	bl	8000fd8 <relay_check_init_fsm>
	  if(init == RELAY_INIT_TRUE)
 8001764:	7833      	ldrb	r3, [r6, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d00f      	beq.n	800178a <output_fsm_ctrl+0xbe>
	  deadline_timer_check(deadline_timer, &expired);
 800176a:	261e      	movs	r6, #30
 800176c:	446e      	add	r6, sp
 800176e:	0031      	movs	r1, r6
 8001770:	0028      	movs	r0, r5
 8001772:	f7ff ff93 	bl	800169c <deadline_timer_check>
	  if(expired == TIMER_EXPIRED_TRUE)
 8001776:	7833      	ldrb	r3, [r6, #0]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d1b7      	bne.n	80016ec <output_fsm_ctrl+0x20>
		  relay_off_pulse_fsm(actuator);
 800177c:	0020      	movs	r0, r4
 800177e:	f7ff fcdb 	bl	8001138 <relay_off_pulse_fsm>
		  deadline_timer_set_initial_time(deadline_timer);
 8001782:	0028      	movs	r0, r5
 8001784:	f7ff ff19 	bl	80015ba <deadline_timer_set_initial_time>
}
 8001788:	e7b0      	b.n	80016ec <output_fsm_ctrl+0x20>
		  deadline_timer_set_initial_time(deadline_timer);
 800178a:	0028      	movs	r0, r5
 800178c:	f7ff ff15 	bl	80015ba <deadline_timer_set_initial_time>
		  relay_acknowledge_init_fsm(actuator);
 8001790:	0020      	movs	r0, r4
 8001792:	f7ff fc2e 	bl	8000ff2 <relay_acknowledge_init_fsm>
 8001796:	e7e8      	b.n	800176a <output_fsm_ctrl+0x9e>

08001798 <output_led_indicator>:


void output_led_indicator(led_signal_t *led_signal,
								deadline_timer_t *deadline_timer)
{
 8001798:	b570      	push	{r4, r5, r6, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	0005      	movs	r5, r0
 800179e:	000c      	movs	r4, r1
	deadline_timer_expired_t indicator_timer_expired;
	deadline_timer_check(deadline_timer, &indicator_timer_expired);
 80017a0:	466b      	mov	r3, sp
 80017a2:	1dde      	adds	r6, r3, #7
 80017a4:	0031      	movs	r1, r6
 80017a6:	0020      	movs	r0, r4
 80017a8:	f7ff ff78 	bl	800169c <deadline_timer_check>

	if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 80017ac:	7833      	ldrb	r3, [r6, #0]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d001      	beq.n	80017b6 <output_led_indicator+0x1e>
	{
		led_signal_fsm(led_signal);
		deadline_timer_set_initial_time(deadline_timer);
	}
}
 80017b2:	b002      	add	sp, #8
 80017b4:	bd70      	pop	{r4, r5, r6, pc}
		led_signal_fsm(led_signal);
 80017b6:	0028      	movs	r0, r5
 80017b8:	f7ff f8bf 	bl	800093a <led_signal_fsm>
		deadline_timer_set_initial_time(deadline_timer);
 80017bc:	0020      	movs	r0, r4
 80017be:	f7ff fefc 	bl	80015ba <deadline_timer_set_initial_time>
}
 80017c2:	e7f6      	b.n	80017b2 <output_led_indicator+0x1a>

080017c4 <HAL_DIRECT_LINK_conf_as_input>:

/* USER CODE BEGIN 0 */

void HAL_DIRECT_LINK_conf_as_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80017c4:	b530      	push	{r4, r5, lr}
 80017c6:	b087      	sub	sp, #28
 80017c8:	0004      	movs	r4, r0
 80017ca:	000d      	movs	r5, r1
 80017cc:	0010      	movs	r0, r2
	HAL_NVIC_DisableIRQ(irq_type);
 80017ce:	f000 ffe7 	bl	80027a0 <HAL_NVIC_DisableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d2:	2214      	movs	r2, #20
 80017d4:	2100      	movs	r1, #0
 80017d6:	a801      	add	r0, sp, #4
 80017d8:	f002 f972 	bl	8003ac0 <memset>

	HAL_GPIO_DeInit(port, pin);
 80017dc:	0029      	movs	r1, r5
 80017de:	0020      	movs	r0, r4
 80017e0:	f001 f8ca 	bl	8002978 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 80017e4:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e6:	2300      	movs	r3, #0
 80017e8:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 80017ec:	a901      	add	r1, sp, #4
 80017ee:	0020      	movs	r0, r4
 80017f0:	f000 ffea 	bl	80027c8 <HAL_GPIO_Init>

//	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);

}
 80017f4:	b007      	add	sp, #28
 80017f6:	bd30      	pop	{r4, r5, pc}

080017f8 <HAL_DIRECT_LINK_conf_as_interrupt_input>:

void HAL_DIRECT_LINK_conf_as_interrupt_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80017f8:	b570      	push	{r4, r5, r6, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	0005      	movs	r5, r0
 80017fe:	000e      	movs	r6, r1
 8001800:	0014      	movs	r4, r2
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	2214      	movs	r2, #20
 8001804:	2100      	movs	r1, #0
 8001806:	a801      	add	r0, sp, #4
 8001808:	f002 f95a 	bl	8003ac0 <memset>
	HAL_GPIO_DeInit(port, pin);
 800180c:	0031      	movs	r1, r6
 800180e:	0028      	movs	r0, r5
 8001810:	f001 f8b2 	bl	8002978 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 8001814:	9601      	str	r6, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001816:	4b09      	ldr	r3, [pc, #36]	@ (800183c <HAL_DIRECT_LINK_conf_as_interrupt_input+0x44>)
 8001818:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800181e:	a901      	add	r1, sp, #4
 8001820:	0028      	movs	r0, r5
 8001822:	f000 ffd1 	bl	80027c8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(irq_type, 0, 3);
 8001826:	2203      	movs	r2, #3
 8001828:	2100      	movs	r1, #0
 800182a:	0020      	movs	r0, r4
 800182c:	f000 ffa8 	bl	8002780 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(irq_type);
 8001830:	0020      	movs	r0, r4
 8001832:	f000 ffa9 	bl	8002788 <HAL_NVIC_EnableIRQ>


}
 8001836:	b006      	add	sp, #24
 8001838:	bd70      	pop	{r4, r5, r6, pc}
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	10110000 	.word	0x10110000

08001840 <HAL_DIRECT_LINK_conf_as_output>:



void HAL_DIRECT_LINK_conf_as_output(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8001840:	b570      	push	{r4, r5, r6, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	0004      	movs	r4, r0
 8001846:	000d      	movs	r5, r1
 8001848:	0016      	movs	r6, r2
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184a:	2214      	movs	r2, #20
 800184c:	2100      	movs	r1, #0
 800184e:	a801      	add	r0, sp, #4
 8001850:	f002 f936 	bl	8003ac0 <memset>

	HAL_NVIC_DisableIRQ(irq_type);
 8001854:	0030      	movs	r0, r6
 8001856:	f000 ffa3 	bl	80027a0 <HAL_NVIC_DisableIRQ>
	HAL_GPIO_DeInit(port, pin);
 800185a:	0029      	movs	r1, r5
 800185c:	0020      	movs	r0, r4
 800185e:	f001 f88b 	bl	8002978 <HAL_GPIO_DeInit>


	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 8001862:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001864:	2301      	movs	r3, #1
 8001866:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186c:	3303      	adds	r3, #3
 800186e:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8001870:	a901      	add	r1, sp, #4
 8001872:	0020      	movs	r0, r4
 8001874:	f000 ffa8 	bl	80027c8 <HAL_GPIO_Init>


	__HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 8001878:	4a03      	ldr	r2, [pc, #12]	@ (8001888 <HAL_DIRECT_LINK_conf_as_output+0x48>)
 800187a:	6811      	ldr	r1, [r2, #0]
 800187c:	2380      	movs	r3, #128	@ 0x80
 800187e:	029b      	lsls	r3, r3, #10
 8001880:	430b      	orrs	r3, r1
 8001882:	6013      	str	r3, [r2, #0]

}
 8001884:	b006      	add	sp, #24
 8001886:	bd70      	pop	{r4, r5, r6, pc}
 8001888:	40010000 	.word	0x40010000

0800188c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800188c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800188e:	46d6      	mov	lr, sl
 8001890:	464f      	mov	r7, r9
 8001892:	4646      	mov	r6, r8
 8001894:	b5c0      	push	{r6, r7, lr}
 8001896:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	2214      	movs	r2, #20
 800189a:	2100      	movs	r1, #0
 800189c:	a805      	add	r0, sp, #20
 800189e:	f002 f90f 	bl	8003ac0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a2:	4b4d      	ldr	r3, [pc, #308]	@ (80019d8 <MX_GPIO_Init+0x14c>)
 80018a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018a6:	2704      	movs	r7, #4
 80018a8:	433a      	orrs	r2, r7
 80018aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80018ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018ae:	403a      	ands	r2, r7
 80018b0:	9201      	str	r2, [sp, #4]
 80018b2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80018b6:	2220      	movs	r2, #32
 80018b8:	4311      	orrs	r1, r2
 80018ba:	6359      	str	r1, [r3, #52]	@ 0x34
 80018bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80018be:	400a      	ands	r2, r1
 80018c0:	9202      	str	r2, [sp, #8]
 80018c2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018c6:	2501      	movs	r5, #1
 80018c8:	432a      	orrs	r2, r5
 80018ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80018cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018ce:	402a      	ands	r2, r5
 80018d0:	9203      	str	r2, [sp, #12]
 80018d2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80018d6:	2202      	movs	r2, #2
 80018d8:	4311      	orrs	r1, r2
 80018da:	6359      	str	r1, [r3, #52]	@ 0x34
 80018dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018de:	401a      	ands	r2, r3
 80018e0:	9204      	str	r2, [sp, #16]
 80018e2:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UV_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 80018e4:	24c0      	movs	r4, #192	@ 0xc0
 80018e6:	0224      	lsls	r4, r4, #8
 80018e8:	4b3c      	ldr	r3, [pc, #240]	@ (80019dc <MX_GPIO_Init+0x150>)
 80018ea:	469a      	mov	sl, r3
 80018ec:	2200      	movs	r2, #0
 80018ee:	0021      	movs	r1, r4
 80018f0:	0018      	movs	r0, r3
 80018f2:	f001 f8c8 	bl	8002a86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 80018f6:	4b3a      	ldr	r3, [pc, #232]	@ (80019e0 <MX_GPIO_Init+0x154>)
 80018f8:	4699      	mov	r9, r3
 80018fa:	26a0      	movs	r6, #160	@ 0xa0
 80018fc:	05f6      	lsls	r6, r6, #23
 80018fe:	2200      	movs	r2, #0
 8001900:	0019      	movs	r1, r3
 8001902:	0030      	movs	r0, r6
 8001904:	f001 f8bf 	bl	8002a86 <HAL_GPIO_WritePin>
                          |LAMP1_OUTB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAMP1_OUTA_GPIO_Port, LAMP1_OUTA_Pin, GPIO_PIN_RESET);
 8001908:	4b36      	ldr	r3, [pc, #216]	@ (80019e4 <MX_GPIO_Init+0x158>)
 800190a:	4698      	mov	r8, r3
 800190c:	2200      	movs	r2, #0
 800190e:	2140      	movs	r1, #64	@ 0x40
 8001910:	0018      	movs	r0, r3
 8001912:	f001 f8b8 	bl	8002a86 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = UV_OUTB_Pin|SERIN_Pin;
 8001916:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2400      	movs	r4, #0
 800191c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001920:	a905      	add	r1, sp, #20
 8001922:	4650      	mov	r0, sl
 8001924:	f000 ff50 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001928:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800192e:	a905      	add	r1, sp, #20
 8001930:	482d      	ldr	r0, [pc, #180]	@ (80019e8 <MX_GPIO_Init+0x15c>)
 8001932:	f000 ff49 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 8001936:	464b      	mov	r3, r9
 8001938:	9305      	str	r3, [sp, #20]
                          |LAMP1_OUTB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	a905      	add	r1, sp, #20
 8001942:	0030      	movs	r0, r6
 8001944:	f000 ff40 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UV_IN_Pin;
 8001948:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800194a:	4b28      	ldr	r3, [pc, #160]	@ (80019ec <MX_GPIO_Init+0x160>)
 800194c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(UV_IN_GPIO_Port, &GPIO_InitStruct);
 8001950:	a905      	add	r1, sp, #20
 8001952:	0030      	movs	r0, r6
 8001954:	f000 ff38 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LAMP2_IN_Pin|LAMP1_IN_Pin;
 8001958:	2382      	movs	r3, #130	@ 0x82
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800195e:	4b24      	ldr	r3, [pc, #144]	@ (80019f0 <MX_GPIO_Init+0x164>)
 8001960:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001964:	a905      	add	r1, sp, #20
 8001966:	0030      	movs	r0, r6
 8001968:	f000 ff2e 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIP_IN1_Pin|DIP_IN2_Pin;
 800196c:	2360      	movs	r3, #96	@ 0x60
 800196e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001970:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	a905      	add	r1, sp, #20
 8001976:	0030      	movs	r0, r6
 8001978:	f000 ff26 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP1_OUTA_Pin;
 800197c:	2340      	movs	r3, #64	@ 0x40
 800197e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001980:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001984:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LAMP1_OUTA_GPIO_Port, &GPIO_InitStruct);
 8001986:	a905      	add	r1, sp, #20
 8001988:	4640      	mov	r0, r8
 800198a:	f000 ff1d 	bl	80027c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRLINK_Pin;
 800198e:	2380      	movs	r3, #128	@ 0x80
 8001990:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001992:	4b18      	ldr	r3, [pc, #96]	@ (80019f4 <MX_GPIO_Init+0x168>)
 8001994:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DIRLINK_GPIO_Port, &GPIO_InitStruct);
 8001998:	a905      	add	r1, sp, #20
 800199a:	4640      	mov	r0, r8
 800199c:	f000 ff14 	bl	80027c8 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PC14);
 80019a0:	4a15      	ldr	r2, [pc, #84]	@ (80019f8 <MX_GPIO_Init+0x16c>)
 80019a2:	6811      	ldr	r1, [r2, #0]
 80019a4:	2380      	movs	r3, #128	@ 0x80
 80019a6:	045b      	lsls	r3, r3, #17
 80019a8:	430b      	orrs	r3, r1
 80019aa:	6013      	str	r3, [r2, #0]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2100      	movs	r1, #0
 80019b0:	2006      	movs	r0, #6
 80019b2:	f000 fee5 	bl	8002780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80019b6:	2006      	movs	r0, #6
 80019b8:	f000 fee6 	bl	8002788 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80019bc:	2200      	movs	r2, #0
 80019be:	2100      	movs	r1, #0
 80019c0:	2007      	movs	r0, #7
 80019c2:	f000 fedd 	bl	8002780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80019c6:	2007      	movs	r0, #7
 80019c8:	f000 fede 	bl	8002788 <HAL_NVIC_EnableIRQ>

}
 80019cc:	b00a      	add	sp, #40	@ 0x28
 80019ce:	bce0      	pop	{r5, r6, r7}
 80019d0:	46ba      	mov	sl, r7
 80019d2:	46b1      	mov	r9, r6
 80019d4:	46a8      	mov	r8, r5
 80019d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019d8:	40021000 	.word	0x40021000
 80019dc:	50000800 	.word	0x50000800
 80019e0:	00000583 	.word	0x00000583
 80019e4:	50000400 	.word	0x50000400
 80019e8:	50001400 	.word	0x50001400
 80019ec:	10210000 	.word	0x10210000
 80019f0:	10310000 	.word	0x10310000
 80019f4:	10110000 	.word	0x10110000
 80019f8:	40010000 	.word	0x40010000

080019fc <HAL_TIM_PeriodElapsedCallback>:

/**********************************ISR*****************************************/

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019fc:	b510      	push	{r4, lr}
 80019fe:	0004      	movs	r4, r0

	if (htim == &htim17)
 8001a00:	4b20      	ldr	r3, [pc, #128]	@ (8001a84 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001a02:	4298      	cmp	r0, r3
 8001a04:	d006      	beq.n	8001a14 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		pyd1598_dl_readout_fsm(&motion_sensor.direct_link,
											motion_sensor.serin.config.op_mode);
	}
	if (htim == &htim14)
 8001a06:	4b20      	ldr	r3, [pc, #128]	@ (8001a88 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001a08:	429c      	cmp	r4, r3
 8001a0a:	d009      	beq.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0x24>
	if (htim == &htim1)
	{
//		increment_timer();
	}

	if (htim == &htim16)
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a8c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001a0e:	429c      	cmp	r4, r3
 8001a10:	d00c      	beq.n	8001a2c <HAL_TIM_PeriodElapsedCallback+0x30>

	}



}
 8001a12:	bd10      	pop	{r4, pc}
		pyd1598_dl_readout_fsm(&motion_sensor.direct_link,
 8001a14:	481e      	ldr	r0, [pc, #120]	@ (8001a90 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001a16:	7901      	ldrb	r1, [r0, #4]
 8001a18:	3020      	adds	r0, #32
 8001a1a:	f7ff f9df 	bl	8000ddc <pyd1598_dl_readout_fsm>
 8001a1e:	e7f2      	b.n	8001a06 <HAL_TIM_PeriodElapsedCallback+0xa>
		pyd1598_serin_send_datagram_fsm(&motion_sensor.serin,
 8001a20:	481b      	ldr	r0, [pc, #108]	@ (8001a90 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001a22:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8001a24:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8001a26:	f7ff f929 	bl	8000c7c <pyd1598_serin_send_datagram_fsm>
 8001a2a:	e7ef      	b.n	8001a0c <HAL_TIM_PeriodElapsedCallback+0x10>
		deadline_timer_count(&deadline_timer_light_1);
 8001a2c:	4819      	ldr	r0, [pc, #100]	@ (8001a94 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001a2e:	f7ff fe19 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_light_2);
 8001a32:	4819      	ldr	r0, [pc, #100]	@ (8001a98 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001a34:	f7ff fe16 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_uv);
 8001a38:	4818      	ldr	r0, [pc, #96]	@ (8001a9c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a3a:	f7ff fe13 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_buttons);
 8001a3e:	4818      	ldr	r0, [pc, #96]	@ (8001aa0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a40:	f7ff fe10 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_1);
 8001a44:	4817      	ldr	r0, [pc, #92]	@ (8001aa4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a46:	f7ff fe0d 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_2);
 8001a4a:	4817      	ldr	r0, [pc, #92]	@ (8001aa8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a4c:	f7ff fe0a 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv);
 8001a50:	4816      	ldr	r0, [pc, #88]	@ (8001aac <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001a52:	f7ff fe07 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_safe);
 8001a56:	4816      	ldr	r0, [pc, #88]	@ (8001ab0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001a58:	f7ff fe04 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_led_indicator);
 8001a5c:	4815      	ldr	r0, [pc, #84]	@ (8001ab4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001a5e:	f7ff fe01 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_timeout);
 8001a62:	4815      	ldr	r0, [pc, #84]	@ (8001ab8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001a64:	f7ff fdfe 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&deadline_uv_wait_timeout);
 8001a68:	4814      	ldr	r0, [pc, #80]	@ (8001abc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001a6a:	f7ff fdfb 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&ctrl_timer);
 8001a6e:	4814      	ldr	r0, [pc, #80]	@ (8001ac0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001a70:	f7ff fdf8 	bl	8001664 <deadline_timer_count>
		deadline_timer_count(&vyv_timeoff);
 8001a74:	4813      	ldr	r0, [pc, #76]	@ (8001ac4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001a76:	f7ff fdf5 	bl	8001664 <deadline_timer_count>
		deadline_timer_increment(&general_clock);
 8001a7a:	4813      	ldr	r0, [pc, #76]	@ (8001ac8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001a7c:	f7ff fddc 	bl	8001638 <deadline_timer_increment>
}
 8001a80:	e7c7      	b.n	8001a12 <HAL_TIM_PeriodElapsedCallback+0x16>
 8001a82:	46c0      	nop			@ (mov r8, r8)
 8001a84:	2000079c 	.word	0x2000079c
 8001a88:	20000834 	.word	0x20000834
 8001a8c:	200007e8 	.word	0x200007e8
 8001a90:	20000738 	.word	0x20000738
 8001a94:	200006b0 	.word	0x200006b0
 8001a98:	20000648 	.word	0x20000648
 8001a9c:	200005e0 	.word	0x200005e0
 8001aa0:	20000560 	.word	0x20000560
 8001aa4:	20000428 	.word	0x20000428
 8001aa8:	200003a0 	.word	0x200003a0
 8001aac:	20000318 	.word	0x20000318
 8001ab0:	20000298 	.word	0x20000298
 8001ab4:	20000490 	.word	0x20000490
 8001ab8:	20000218 	.word	0x20000218
 8001abc:	20000198 	.word	0x20000198
 8001ac0:	20000128 	.word	0x20000128
 8001ac4:	200000c0 	.word	0x200000c0
 8001ac8:	200005c8 	.word	0x200005c8

08001acc <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001acc:	b510      	push	{r4, lr}
 8001ace:	0004      	movs	r4, r0


	if(GPIO_Pin == motion_sensor.direct_link.hardware_inteface.pin)
 8001ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b48 <HAL_GPIO_EXTI_Rising_Callback+0x7c>)
 8001ad2:	2248      	movs	r2, #72	@ 0x48
 8001ad4:	5a9b      	ldrh	r3, [r3, r2]
 8001ad6:	4283      	cmp	r3, r0
 8001ad8:	d00d      	beq.n	8001af6 <HAL_GPIO_EXTI_Rising_Callback+0x2a>
		motion_sensor.direct_link.start_fsm = true;
		TIM17->CNT = 0;
	}
	else
	{
		__NOP();
 8001ada:	46c0      	nop			@ (mov r8, r8)
	}

	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8001adc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b4c <HAL_GPIO_EXTI_Rising_Callback+0x80>)
 8001ade:	891b      	ldrh	r3, [r3, #8]
 8001ae0:	42a3      	cmp	r3, r4
 8001ae2:	d010      	beq.n	8001b06 <HAL_GPIO_EXTI_Rising_Callback+0x3a>
			button_positive_edge_detected(&button_light_1);
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
		}

	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8001ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <HAL_GPIO_EXTI_Rising_Callback+0x84>)
 8001ae6:	891b      	ldrh	r3, [r3, #8]
 8001ae8:	42a3      	cmp	r3, r4
 8001aea:	d017      	beq.n	8001b1c <HAL_GPIO_EXTI_Rising_Callback+0x50>
		{
			button_positive_edge_detected(&button_light_2);
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
		}
	}
	if(GPIO_Pin == button_uv.hardware_input.pin)
 8001aec:	4b19      	ldr	r3, [pc, #100]	@ (8001b54 <HAL_GPIO_EXTI_Rising_Callback+0x88>)
 8001aee:	891b      	ldrh	r3, [r3, #8]
 8001af0:	42a3      	cmp	r3, r4
 8001af2:	d01e      	beq.n	8001b32 <HAL_GPIO_EXTI_Rising_Callback+0x66>
		{
			button_positive_edge_detected(&button_uv);
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
		}
	}
}
 8001af4:	bd10      	pop	{r4, pc}
		motion_sensor.direct_link.start_fsm = true;
 8001af6:	4b14      	ldr	r3, [pc, #80]	@ (8001b48 <HAL_GPIO_EXTI_Rising_Callback+0x7c>)
 8001af8:	3a07      	subs	r2, #7
 8001afa:	2101      	movs	r1, #1
 8001afc:	5499      	strb	r1, [r3, r2]
		TIM17->CNT = 0;
 8001afe:	4b16      	ldr	r3, [pc, #88]	@ (8001b58 <HAL_GPIO_EXTI_Rising_Callback+0x8c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	625a      	str	r2, [r3, #36]	@ 0x24
 8001b04:	e7ea      	b.n	8001adc <HAL_GPIO_EXTI_Rising_Callback+0x10>
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001b06:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <HAL_GPIO_EXTI_Rising_Callback+0x80>)
 8001b08:	7b5b      	ldrb	r3, [r3, #13]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d1ea      	bne.n	8001ae4 <HAL_GPIO_EXTI_Rising_Callback+0x18>
			button_positive_edge_detected(&button_light_1);
 8001b0e:	480f      	ldr	r0, [pc, #60]	@ (8001b4c <HAL_GPIO_EXTI_Rising_Callback+0x80>)
 8001b10:	f7fe fe15 	bl	800073e <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001b14:	4811      	ldr	r0, [pc, #68]	@ (8001b5c <HAL_GPIO_EXTI_Rising_Callback+0x90>)
 8001b16:	f7ff fd50 	bl	80015ba <deadline_timer_set_initial_time>
 8001b1a:	e7e3      	b.n	8001ae4 <HAL_GPIO_EXTI_Rising_Callback+0x18>
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <HAL_GPIO_EXTI_Rising_Callback+0x84>)
 8001b1e:	7b5b      	ldrb	r3, [r3, #13]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d1e3      	bne.n	8001aec <HAL_GPIO_EXTI_Rising_Callback+0x20>
			button_positive_edge_detected(&button_light_2);
 8001b24:	480a      	ldr	r0, [pc, #40]	@ (8001b50 <HAL_GPIO_EXTI_Rising_Callback+0x84>)
 8001b26:	f7fe fe0a 	bl	800073e <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001b2a:	480c      	ldr	r0, [pc, #48]	@ (8001b5c <HAL_GPIO_EXTI_Rising_Callback+0x90>)
 8001b2c:	f7ff fd45 	bl	80015ba <deadline_timer_set_initial_time>
 8001b30:	e7dc      	b.n	8001aec <HAL_GPIO_EXTI_Rising_Callback+0x20>
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001b32:	4b08      	ldr	r3, [pc, #32]	@ (8001b54 <HAL_GPIO_EXTI_Rising_Callback+0x88>)
 8001b34:	7b5b      	ldrb	r3, [r3, #13]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d1dc      	bne.n	8001af4 <HAL_GPIO_EXTI_Rising_Callback+0x28>
			button_positive_edge_detected(&button_uv);
 8001b3a:	4806      	ldr	r0, [pc, #24]	@ (8001b54 <HAL_GPIO_EXTI_Rising_Callback+0x88>)
 8001b3c:	f7fe fdff 	bl	800073e <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001b40:	4806      	ldr	r0, [pc, #24]	@ (8001b5c <HAL_GPIO_EXTI_Rising_Callback+0x90>)
 8001b42:	f7ff fd3a 	bl	80015ba <deadline_timer_set_initial_time>
}
 8001b46:	e7d5      	b.n	8001af4 <HAL_GPIO_EXTI_Rising_Callback+0x28>
 8001b48:	20000738 	.word	0x20000738
 8001b4c:	2000052c 	.word	0x2000052c
 8001b50:	20000514 	.word	0x20000514
 8001b54:	200004fc 	.word	0x200004fc
 8001b58:	40014800 	.word	0x40014800
 8001b5c:	20000560 	.word	0x20000560

08001b60 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001b60:	b510      	push	{r4, lr}
 8001b62:	0004      	movs	r4, r0


	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8001b64:	4b16      	ldr	r3, [pc, #88]	@ (8001bc0 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8001b66:	891b      	ldrh	r3, [r3, #8]
 8001b68:	4283      	cmp	r3, r0
 8001b6a:	d008      	beq.n	8001b7e <HAL_GPIO_EXTI_Falling_Callback+0x1e>
		{
			button_negative_edge_detected(&button_light_1);
			deadline_timer_set_initial_time(&deadline_buttons);
		}
	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8001b6c:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <HAL_GPIO_EXTI_Falling_Callback+0x64>)
 8001b6e:	891b      	ldrh	r3, [r3, #8]
 8001b70:	42a3      	cmp	r3, r4
 8001b72:	d00f      	beq.n	8001b94 <HAL_GPIO_EXTI_Falling_Callback+0x34>
			button_negative_edge_detected(&button_light_2);
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
		}
	}

	if(GPIO_Pin == button_uv.hardware_input.pin)
 8001b74:	4b14      	ldr	r3, [pc, #80]	@ (8001bc8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8001b76:	891b      	ldrh	r3, [r3, #8]
 8001b78:	42a3      	cmp	r3, r4
 8001b7a:	d016      	beq.n	8001baa <HAL_GPIO_EXTI_Falling_Callback+0x4a>
		{
			button_negative_edge_detected(&button_uv);
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
		}
	}
}
 8001b7c:	bd10      	pop	{r4, pc}
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8001b80:	7b5b      	ldrb	r3, [r3, #13]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d1f2      	bne.n	8001b6c <HAL_GPIO_EXTI_Falling_Callback+0xc>
			button_negative_edge_detected(&button_light_1);
 8001b86:	480e      	ldr	r0, [pc, #56]	@ (8001bc0 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 8001b88:	f7fe fde3 	bl	8000752 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);
 8001b8c:	480f      	ldr	r0, [pc, #60]	@ (8001bcc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8001b8e:	f7ff fd14 	bl	80015ba <deadline_timer_set_initial_time>
 8001b92:	e7eb      	b.n	8001b6c <HAL_GPIO_EXTI_Falling_Callback+0xc>
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_GPIO_EXTI_Falling_Callback+0x64>)
 8001b96:	7b5b      	ldrb	r3, [r3, #13]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d1eb      	bne.n	8001b74 <HAL_GPIO_EXTI_Falling_Callback+0x14>
			button_negative_edge_detected(&button_light_2);
 8001b9c:	4809      	ldr	r0, [pc, #36]	@ (8001bc4 <HAL_GPIO_EXTI_Falling_Callback+0x64>)
 8001b9e:	f7fe fdd8 	bl	8000752 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001ba2:	480a      	ldr	r0, [pc, #40]	@ (8001bcc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8001ba4:	f7ff fd09 	bl	80015ba <deadline_timer_set_initial_time>
 8001ba8:	e7e4      	b.n	8001b74 <HAL_GPIO_EXTI_Falling_Callback+0x14>
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001baa:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8001bac:	7b5b      	ldrb	r3, [r3, #13]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d1e4      	bne.n	8001b7c <HAL_GPIO_EXTI_Falling_Callback+0x1c>
			button_negative_edge_detected(&button_uv);
 8001bb2:	4805      	ldr	r0, [pc, #20]	@ (8001bc8 <HAL_GPIO_EXTI_Falling_Callback+0x68>)
 8001bb4:	f7fe fdcd 	bl	8000752 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001bb8:	4804      	ldr	r0, [pc, #16]	@ (8001bcc <HAL_GPIO_EXTI_Falling_Callback+0x6c>)
 8001bba:	f7ff fcfe 	bl	80015ba <deadline_timer_set_initial_time>
}
 8001bbe:	e7dd      	b.n	8001b7c <HAL_GPIO_EXTI_Falling_Callback+0x1c>
 8001bc0:	2000052c 	.word	0x2000052c
 8001bc4:	20000514 	.word	0x20000514
 8001bc8:	200004fc 	.word	0x200004fc
 8001bcc:	20000560 	.word	0x20000560

08001bd0 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd2:	e7fe      	b.n	8001bd2 <Error_Handler+0x2>

08001bd4 <SystemClock_Config>:
{
 8001bd4:	b500      	push	{lr}
 8001bd6:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bd8:	221c      	movs	r2, #28
 8001bda:	2100      	movs	r1, #0
 8001bdc:	a805      	add	r0, sp, #20
 8001bde:	f001 ff6f 	bl	8003ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be2:	2214      	movs	r2, #20
 8001be4:	2100      	movs	r1, #0
 8001be6:	4668      	mov	r0, sp
 8001be8:	f001 ff6a 	bl	8003ac0 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bec:	2302      	movs	r3, #2
 8001bee:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bf0:	33fe      	adds	r3, #254	@ 0xfe
 8001bf2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bf4:	3bc0      	subs	r3, #192	@ 0xc0
 8001bf6:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bf8:	a805      	add	r0, sp, #20
 8001bfa:	f000 ff6b 	bl	8002ad4 <HAL_RCC_OscConfig>
 8001bfe:	2800      	cmp	r0, #0
 8001c00:	d10e      	bne.n	8001c20 <SystemClock_Config+0x4c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c02:	2307      	movs	r3, #7
 8001c04:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c06:	2300      	movs	r3, #0
 8001c08:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001c0a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001c0c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001c0e:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c10:	2101      	movs	r1, #1
 8001c12:	4668      	mov	r0, sp
 8001c14:	f001 f8f4 	bl	8002e00 <HAL_RCC_ClockConfig>
 8001c18:	2800      	cmp	r0, #0
 8001c1a:	d103      	bne.n	8001c24 <SystemClock_Config+0x50>
}
 8001c1c:	b00d      	add	sp, #52	@ 0x34
 8001c1e:	bd00      	pop	{pc}
    Error_Handler();
 8001c20:	f7ff ffd6 	bl	8001bd0 <Error_Handler>
    Error_Handler();
 8001c24:	f7ff ffd4 	bl	8001bd0 <Error_Handler>

08001c28 <main>:
{
 8001c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c2a:	46de      	mov	lr, fp
 8001c2c:	4657      	mov	r7, sl
 8001c2e:	464e      	mov	r6, r9
 8001c30:	4645      	mov	r5, r8
 8001c32:	b5e0      	push	{r5, r6, r7, lr}
 8001c34:	b0d7      	sub	sp, #348	@ 0x15c
  HAL_Init();
 8001c36:	f000 fd1f 	bl	8002678 <HAL_Init>
  SystemClock_Config();
 8001c3a:	f7ff ffcb 	bl	8001bd4 <SystemClock_Config>
  MX_GPIO_Init();
 8001c3e:	f7ff fe25 	bl	800188c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001c42:	f000 fb53 	bl	80022ec <MX_TIM1_Init>
  MX_TIM14_Init();
 8001c46:	f000 fbf7 	bl	8002438 <MX_TIM14_Init>
  MX_TIM3_Init();
 8001c4a:	f000 fb8f 	bl	800236c <MX_TIM3_Init>
  MX_TIM17_Init();
 8001c4e:	f000 fc25 	bl	800249c <MX_TIM17_Init>
  MX_TIM16_Init();
 8001c52:	f000 fc09 	bl	8002468 <MX_TIM16_Init>
  general_clock.counts = 0;
 8001c56:	4ba3      	ldr	r3, [pc, #652]	@ (8001ee4 <main+0x2bc>)
 8001c58:	2000      	movs	r0, #0
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	6018      	str	r0, [r3, #0]
 8001c5e:	6059      	str	r1, [r3, #4]
  general_clock.msec = 0;
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 8001c64:	23a0      	movs	r3, #160	@ 0xa0
 8001c66:	05db      	lsls	r3, r3, #23
 8001c68:	934f      	str	r3, [sp, #316]	@ 0x13c
  switch_selector_gpio[0].pin = DIP_IN1_Pin;
 8001c6a:	3220      	adds	r2, #32
 8001c6c:	4669      	mov	r1, sp
 8001c6e:	3041      	adds	r0, #65	@ 0x41
 8001c70:	30ff      	adds	r0, #255	@ 0xff
 8001c72:	1809      	adds	r1, r1, r0
 8001c74:	800a      	strh	r2, [r1, #0]
  switch_selector_gpio[1].port = DIP_IN2_GPIO_Port;
 8001c76:	9351      	str	r3, [sp, #324]	@ 0x144
  switch_selector_gpio[1].pin = DIP_IN2_Pin;
 8001c78:	2340      	movs	r3, #64	@ 0x40
 8001c7a:	466a      	mov	r2, sp
 8001c7c:	21a4      	movs	r1, #164	@ 0xa4
 8001c7e:	0049      	lsls	r1, r1, #1
 8001c80:	1852      	adds	r2, r2, r1
 8001c82:	8013      	strh	r3, [r2, #0]
  switch_selector_setup(&switch_selector, switch_selector_gpio, 2);
 8001c84:	2202      	movs	r2, #2
 8001c86:	a94f      	add	r1, sp, #316	@ 0x13c
 8001c88:	a853      	add	r0, sp, #332	@ 0x14c
 8001c8a:	f7ff fa98 	bl	80011be <switch_selector_setup>
  switch(switch_selector.value)
 8001c8e:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d100      	bne.n	8001c96 <main+0x6e>
 8001c94:	e108      	b.n	8001ea8 <main+0x280>
 8001c96:	d80a      	bhi.n	8001cae <main+0x86>
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d012      	beq.n	8001cc2 <main+0x9a>
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d000      	beq.n	8001ca2 <main+0x7a>
 8001ca0:	e109      	b.n	8001eb6 <main+0x28e>
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 8001ca2:	4b91      	ldr	r3, [pc, #580]	@ (8001ee8 <main+0x2c0>)
 8001ca4:	22ff      	movs	r2, #255	@ 0xff
 8001ca6:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 8001ca8:	3afc      	subs	r2, #252	@ 0xfc
 8001caa:	70da      	strb	r2, [r3, #3]
	  break;
 8001cac:	e00e      	b.n	8001ccc <main+0xa4>
  switch(switch_selector.value)
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d000      	beq.n	8001cb4 <main+0x8c>
 8001cb2:	e100      	b.n	8001eb6 <main+0x28e>
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 8001cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8001ee8 <main+0x2c0>)
 8001cb6:	22ff      	movs	r2, #255	@ 0xff
 8001cb8:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 8001cba:	3afc      	subs	r2, #252	@ 0xfc
 8001cbc:	70da      	strb	r2, [r3, #3]
		__NOP();
 8001cbe:	46c0      	nop			@ (mov r8, r8)
		break;
 8001cc0:	e004      	b.n	8001ccc <main+0xa4>
		motion_initial_conf.threshold = OFFICE_MOTION_SENSOR_DETECTION_THRESHOLD;
 8001cc2:	4b89      	ldr	r3, [pc, #548]	@ (8001ee8 <main+0x2c0>)
 8001cc4:	225a      	movs	r2, #90	@ 0x5a
 8001cc6:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = OFFICE_MOTION_SENSOR_WINDOW;
 8001cc8:	2200      	movs	r2, #0
 8001cca:	70da      	strb	r2, [r3, #3]
  motion_initial_conf.blind_time = PYD1598_BT_0_5_SEC;
 8001ccc:	4a86      	ldr	r2, [pc, #536]	@ (8001ee8 <main+0x2c0>)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	7053      	strb	r3, [r2, #1]
  motion_initial_conf.count_mode = PYD1598_COUNT_MODE_NO_BPF_SIGN_CHANGE;
 8001cd2:	71d3      	strb	r3, [r2, #7]
  motion_initial_conf.hpf_cutoff = PYD1598_HPF_0_2HZ;
 8001cd4:	2601      	movs	r6, #1
 8001cd6:	7196      	strb	r6, [r2, #6]
  motion_initial_conf.op_mode = PYD1598_WAKE_UP;
 8001cd8:	2102      	movs	r1, #2
 8001cda:	7111      	strb	r1, [r2, #4]
  motion_initial_conf.pulse_counter = PYD1598_PC_2_PULSES;
 8001cdc:	7096      	strb	r6, [r2, #2]
  motion_initial_conf.signal_source = PYD1598_SOURCE_PIR_BFP;
 8001cde:	7153      	strb	r3, [r2, #5]
  setin_pin.pin = SERIN_Pin;
 8001ce0:	a94d      	add	r1, sp, #308	@ 0x134
 8001ce2:	2380      	movs	r3, #128	@ 0x80
 8001ce4:	01db      	lsls	r3, r3, #7
 8001ce6:	808b      	strh	r3, [r1, #4]
  setin_pin.port = SERIN_GPIO_Port;
 8001ce8:	4880      	ldr	r0, [pc, #512]	@ (8001eec <main+0x2c4>)
 8001cea:	904d      	str	r0, [sp, #308]	@ 0x134
  setin_pin.irq_type = EXTI4_15_IRQn;
 8001cec:	2007      	movs	r0, #7
 8001cee:	7188      	strb	r0, [r1, #6]
  direct_link_pin.pin = DIRLINK_Pin;
 8001cf0:	ab4b      	add	r3, sp, #300	@ 0x12c
 8001cf2:	2480      	movs	r4, #128	@ 0x80
 8001cf4:	46a1      	mov	r9, r4
 8001cf6:	809c      	strh	r4, [r3, #4]
  direct_link_pin.port = DIRLINK_GPIO_Port;
 8001cf8:	4c7d      	ldr	r4, [pc, #500]	@ (8001ef0 <main+0x2c8>)
 8001cfa:	944b      	str	r4, [sp, #300]	@ 0x12c
  direct_link_pin.irq_type = EXTI4_15_IRQn;
 8001cfc:	7198      	strb	r0, [r3, #6]
  pyd1598_setup(&motion_sensor, motion_initial_conf, setin_pin, direct_link_pin);
 8001cfe:	487d      	ldr	r0, [pc, #500]	@ (8001ef4 <main+0x2cc>)
 8001d00:	ac01      	add	r4, sp, #4
 8001d02:	cba0      	ldmia	r3!, {r5, r7}
 8001d04:	c4a0      	stmia	r4!, {r5, r7}
 8001d06:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	4b78      	ldr	r3, [pc, #480]	@ (8001eec <main+0x2c4>)
 8001d0c:	6811      	ldr	r1, [r2, #0]
 8001d0e:	6852      	ldr	r2, [r2, #4]
 8001d10:	0004      	movs	r4, r0
 8001d12:	f7fe ff20 	bl	8000b56 <pyd1598_setup>
  HAL_Delay(1000);
 8001d16:	20fa      	movs	r0, #250	@ 0xfa
 8001d18:	0080      	lsls	r0, r0, #2
 8001d1a:	f000 fccb 	bl	80026b4 <HAL_Delay>
  pyd1598_request_write(&motion_sensor);
 8001d1e:	0020      	movs	r0, r4
 8001d20:	f7fe fe46 	bl	80009b0 <pyd1598_request_write>
  deadline.msec = 80;
 8001d24:	4c74      	ldr	r4, [pc, #464]	@ (8001ef8 <main+0x2d0>)
 8001d26:	2350      	movs	r3, #80	@ 0x50
 8001d28:	60a3      	str	r3, [r4, #8]
  deadline_timer_setup(&deadline_timer_light_1, deadline);
 8001d2a:	4f74      	ldr	r7, [pc, #464]	@ (8001efc <main+0x2d4>)
 8001d2c:	0025      	movs	r5, r4
 8001d2e:	3508      	adds	r5, #8
 8001d30:	2210      	movs	r2, #16
 8001d32:	0029      	movs	r1, r5
 8001d34:	4668      	mov	r0, sp
 8001d36:	f001 ff09 	bl	8003b4c <memcpy>
 8001d3a:	6822      	ldr	r2, [r4, #0]
 8001d3c:	6863      	ldr	r3, [r4, #4]
 8001d3e:	0038      	movs	r0, r7
 8001d40:	f7ff fc56 	bl	80015f0 <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_light_2, deadline);
 8001d44:	4f6e      	ldr	r7, [pc, #440]	@ (8001f00 <main+0x2d8>)
 8001d46:	2210      	movs	r2, #16
 8001d48:	0029      	movs	r1, r5
 8001d4a:	4668      	mov	r0, sp
 8001d4c:	f001 fefe 	bl	8003b4c <memcpy>
 8001d50:	6822      	ldr	r2, [r4, #0]
 8001d52:	6863      	ldr	r3, [r4, #4]
 8001d54:	0038      	movs	r0, r7
 8001d56:	f7ff fc4b 	bl	80015f0 <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_uv, deadline);
 8001d5a:	4f6a      	ldr	r7, [pc, #424]	@ (8001f04 <main+0x2dc>)
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	0029      	movs	r1, r5
 8001d60:	4668      	mov	r0, sp
 8001d62:	f001 fef3 	bl	8003b4c <memcpy>
 8001d66:	6822      	ldr	r2, [r4, #0]
 8001d68:	6863      	ldr	r3, [r4, #4]
 8001d6a:	0038      	movs	r0, r7
 8001d6c:	f7ff fc40 	bl	80015f0 <deadline_timer_setup>
  light_1_output_a.pin = LAMP1_OUTA_Pin;
 8001d70:	aa2e      	add	r2, sp, #184	@ 0xb8
 8001d72:	2340      	movs	r3, #64	@ 0x40
 8001d74:	8093      	strh	r3, [r2, #4]
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 8001d76:	af2a      	add	r7, sp, #168	@ 0xa8
 8001d78:	46ba      	mov	sl, r7
 8001d7a:	33c0      	adds	r3, #192	@ 0xc0
 8001d7c:	80bb      	strh	r3, [r7, #4]
  light_uv_output_a.pin = UV_OUTA_Pin;
 8001d7e:	af26      	add	r7, sp, #152	@ 0x98
 8001d80:	46b8      	mov	r8, r7
 8001d82:	80be      	strh	r6, [r7, #4]
  light_1_output_b.pin = LAMP1_OUTB_Pin;
 8001d84:	ab2c      	add	r3, sp, #176	@ 0xb0
 8001d86:	2180      	movs	r1, #128	@ 0x80
 8001d88:	00c9      	lsls	r1, r1, #3
 8001d8a:	8099      	strh	r1, [r3, #4]
  light_2_output_b.pin = LAMP2_OUTB_Pin;
 8001d8c:	af28      	add	r7, sp, #160	@ 0xa0
 8001d8e:	46bb      	mov	fp, r7
 8001d90:	4649      	mov	r1, r9
 8001d92:	80b9      	strh	r1, [r7, #4]
  light_uv_output_b.pin = UV_OUTB_Pin;
 8001d94:	af24      	add	r7, sp, #144	@ 0x90
 8001d96:	46b9      	mov	r9, r7
 8001d98:	495b      	ldr	r1, [pc, #364]	@ (8001f08 <main+0x2e0>)
 8001d9a:	80b9      	strh	r1, [r7, #4]
  light_1_output_a.port = LAMP1_OUTA_GPIO_Port;
 8001d9c:	4f54      	ldr	r7, [pc, #336]	@ (8001ef0 <main+0x2c8>)
 8001d9e:	972e      	str	r7, [sp, #184]	@ 0xb8
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 8001da0:	27a0      	movs	r7, #160	@ 0xa0
 8001da2:	05ff      	lsls	r7, r7, #23
 8001da4:	972a      	str	r7, [sp, #168]	@ 0xa8
  light_uv_output_a.port = UV_OUTA_GPIO_Port;
 8001da6:	9726      	str	r7, [sp, #152]	@ 0x98
  light_1_output_b.port = LAMP1_OUTB_GPIO_Port;
 8001da8:	972c      	str	r7, [sp, #176]	@ 0xb0
  light_2_output_b.port = LAMP2_OUTB_GPIO_Port;
 8001daa:	9728      	str	r7, [sp, #160]	@ 0xa0
  light_uv_output_b.port = UV_OUTB_GPIO_Port;
 8001dac:	484f      	ldr	r0, [pc, #316]	@ (8001eec <main+0x2c4>)
 8001dae:	9024      	str	r0, [sp, #144]	@ 0x90
  relay_setup(&light_1, light_1_output_a, light_1_output_b);
 8001db0:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	003b      	movs	r3, r7
 8001db6:	494e      	ldr	r1, [pc, #312]	@ (8001ef0 <main+0x2c8>)
 8001db8:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8001dba:	a842      	add	r0, sp, #264	@ 0x108
 8001dbc:	f7ff f950 	bl	8001060 <relay_setup>
  relay_setup(&light_2, light_2_output_a, light_2_output_b);
 8001dc0:	465a      	mov	r2, fp
 8001dc2:	6853      	ldr	r3, [r2, #4]
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8001dc8:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 8001dca:	4652      	mov	r2, sl
 8001dcc:	6852      	ldr	r2, [r2, #4]
 8001dce:	a839      	add	r0, sp, #228	@ 0xe4
 8001dd0:	f7ff f946 	bl	8001060 <relay_setup>
  relay_setup(&light_uv, light_uv_output_a, light_uv_output_b);
 8001dd4:	464a      	mov	r2, r9
 8001dd6:	6853      	ldr	r3, [r2, #4]
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8001ddc:	9926      	ldr	r1, [sp, #152]	@ 0x98
 8001dde:	4642      	mov	r2, r8
 8001de0:	6852      	ldr	r2, [r2, #4]
 8001de2:	a830      	add	r0, sp, #192	@ 0xc0
 8001de4:	f7ff f93c 	bl	8001060 <relay_setup>
  timer_buttons.msec = 1;
 8001de8:	4a48      	ldr	r2, [pc, #288]	@ (8001f0c <main+0x2e4>)
 8001dea:	4690      	mov	r8, r2
 8001dec:	6096      	str	r6, [r2, #8]
  deadline_timer_setup(&deadline_buttons, timer_buttons);
 8001dee:	4e48      	ldr	r6, [pc, #288]	@ (8001f10 <main+0x2e8>)
 8001df0:	3208      	adds	r2, #8
 8001df2:	0011      	movs	r1, r2
 8001df4:	2210      	movs	r2, #16
 8001df6:	4668      	mov	r0, sp
 8001df8:	f001 fea8 	bl	8003b4c <memcpy>
 8001dfc:	4642      	mov	r2, r8
 8001dfe:	6812      	ldr	r2, [r2, #0]
 8001e00:	4640      	mov	r0, r8
 8001e02:	6843      	ldr	r3, [r0, #4]
 8001e04:	0030      	movs	r0, r6
 8001e06:	f7ff fbf3 	bl	80015f0 <deadline_timer_setup>
  button_input.pin = LAMP1_IN_Pin;
 8001e0a:	ae22      	add	r6, sp, #136	@ 0x88
 8001e0c:	2380      	movs	r3, #128	@ 0x80
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	80b3      	strh	r3, [r6, #4]
  button_input.port = LAMP1_IN_GPIO_Port;
 8001e12:	9722      	str	r7, [sp, #136]	@ 0x88
  button_setup(&button_light_1, button_input);
 8001e14:	483f      	ldr	r0, [pc, #252]	@ (8001f14 <main+0x2ec>)
 8001e16:	0039      	movs	r1, r7
 8001e18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8001e1a:	f7fe fc7c 	bl	8000716 <button_setup>
  button_input.pin = LAMP2_IN_Pin;
 8001e1e:	2308      	movs	r3, #8
 8001e20:	80b3      	strh	r3, [r6, #4]
  button_setup(&button_light_2, button_input);
 8001e22:	483d      	ldr	r0, [pc, #244]	@ (8001f18 <main+0x2f0>)
 8001e24:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8001e26:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8001e28:	f7fe fc75 	bl	8000716 <button_setup>
  button_input.pin = UV_IN_Pin;
 8001e2c:	2304      	movs	r3, #4
 8001e2e:	80b3      	strh	r3, [r6, #4]
  button_setup(&button_uv, button_input);
 8001e30:	483a      	ldr	r0, [pc, #232]	@ (8001f1c <main+0x2f4>)
 8001e32:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8001e34:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8001e36:	f7fe fc6e 	bl	8000716 <button_setup>
  signal_led_gpio.pin = LED_Pin;
 8001e3a:	ab1d      	add	r3, sp, #116	@ 0x74
 8001e3c:	2102      	movs	r1, #2
 8001e3e:	8099      	strh	r1, [r3, #4]
  signal_led_gpio.port = LED_GPIO_Port;
 8001e40:	971d      	str	r7, [sp, #116]	@ 0x74
  led_signal_setup(&signal_led, signal_led_gpio);
 8001e42:	0039      	movs	r1, r7
 8001e44:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8001e46:	a81f      	add	r0, sp, #124	@ 0x7c
 8001e48:	f7fe fcdc 	bl	8000804 <led_signal_setup>
  deadline.msec = 500;
 8001e4c:	23fa      	movs	r3, #250	@ 0xfa
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	60a3      	str	r3, [r4, #8]
  deadline.sec = 0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60e3      	str	r3, [r4, #12]
  deadline_timer_setup(&deadline_led_indicator, deadline);
 8001e56:	4e32      	ldr	r6, [pc, #200]	@ (8001f20 <main+0x2f8>)
 8001e58:	2210      	movs	r2, #16
 8001e5a:	0029      	movs	r1, r5
 8001e5c:	4668      	mov	r0, sp
 8001e5e:	f001 fe75 	bl	8003b4c <memcpy>
 8001e62:	6822      	ldr	r2, [r4, #0]
 8001e64:	6863      	ldr	r3, [r4, #4]
 8001e66:	0030      	movs	r0, r6
 8001e68:	f7ff fbc2 	bl	80015f0 <deadline_timer_setup>
  led_signal_type_selector(&signal_led, LED_SIGNAL_SOLID);
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	a81f      	add	r0, sp, #124	@ 0x7c
 8001e70:	f7fe fcd5 	bl	800081e <led_signal_type_selector>
    switch(switch_selector.value)
 8001e74:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d100      	bne.n	8001e7c <main+0x254>
 8001e7a:	e104      	b.n	8002086 <main+0x45e>
 8001e7c:	d81d      	bhi.n	8001eba <main+0x292>
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d05e      	beq.n	8001f40 <main+0x318>
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d000      	beq.n	8001e88 <main+0x260>
 8001e86:	e10e      	b.n	80020a6 <main+0x47e>
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8001e88:	4b26      	ldr	r3, [pc, #152]	@ (8001f24 <main+0x2fc>)
 8001e8a:	4a27      	ldr	r2, [pc, #156]	@ (8001f28 <main+0x300>)
 8001e8c:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8001e8e:	4b27      	ldr	r3, [pc, #156]	@ (8001f2c <main+0x304>)
 8001e90:	2100      	movs	r1, #0
 8001e92:	6099      	str	r1, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8001e94:	4b26      	ldr	r3, [pc, #152]	@ (8001f30 <main+0x308>)
 8001e96:	21e1      	movs	r1, #225	@ 0xe1
 8001e98:	0089      	lsls	r1, r1, #2
 8001e9a:	6099      	str	r1, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8001e9c:	4b25      	ldr	r3, [pc, #148]	@ (8001f34 <main+0x30c>)
 8001e9e:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 8001ea0:	4b25      	ldr	r3, [pc, #148]	@ (8001f38 <main+0x310>)
 8001ea2:	4a26      	ldr	r2, [pc, #152]	@ (8001f3c <main+0x314>)
 8001ea4:	609a      	str	r2, [r3, #8]
    	  break;
 8001ea6:	e05a      	b.n	8001f5e <main+0x336>
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee8 <main+0x2c0>)
 8001eaa:	22ff      	movs	r2, #255	@ 0xff
 8001eac:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 8001eae:	3afc      	subs	r2, #252	@ 0xfc
 8001eb0:	70da      	strb	r2, [r3, #3]
		__NOP();
 8001eb2:	46c0      	nop			@ (mov r8, r8)
		break;
 8001eb4:	e70a      	b.n	8001ccc <main+0xa4>
		__NOP();
 8001eb6:	46c0      	nop			@ (mov r8, r8)
	  break;
 8001eb8:	e708      	b.n	8001ccc <main+0xa4>
    switch(switch_selector.value)
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	d000      	beq.n	8001ec0 <main+0x298>
 8001ebe:	e0f2      	b.n	80020a6 <main+0x47e>
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8001ec0:	4b18      	ldr	r3, [pc, #96]	@ (8001f24 <main+0x2fc>)
 8001ec2:	4a19      	ldr	r2, [pc, #100]	@ (8001f28 <main+0x300>)
 8001ec4:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 8001ec6:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <main+0x304>)
 8001ec8:	2100      	movs	r1, #0
 8001eca:	6099      	str	r1, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8001ecc:	4b18      	ldr	r3, [pc, #96]	@ (8001f30 <main+0x308>)
 8001ece:	21e1      	movs	r1, #225	@ 0xe1
 8001ed0:	0089      	lsls	r1, r1, #2
 8001ed2:	6099      	str	r1, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8001ed4:	4b17      	ldr	r3, [pc, #92]	@ (8001f34 <main+0x30c>)
 8001ed6:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 8001ed8:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <main+0x310>)
 8001eda:	4a18      	ldr	r2, [pc, #96]	@ (8001f3c <main+0x314>)
 8001edc:	609a      	str	r2, [r3, #8]
    	  __NOP();
 8001ede:	46c0      	nop			@ (mov r8, r8)
    	  break;
 8001ee0:	e03d      	b.n	8001f5e <main+0x336>
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	200005c8 	.word	0x200005c8
 8001ee8:	20000730 	.word	0x20000730
 8001eec:	50000800 	.word	0x50000800
 8001ef0:	50000400 	.word	0x50000400
 8001ef4:	20000738 	.word	0x20000738
 8001ef8:	20000718 	.word	0x20000718
 8001efc:	200006b0 	.word	0x200006b0
 8001f00:	20000648 	.word	0x20000648
 8001f04:	200005e0 	.word	0x200005e0
 8001f08:	ffff8000 	.word	0xffff8000
 8001f0c:	20000548 	.word	0x20000548
 8001f10:	20000560 	.word	0x20000560
 8001f14:	2000052c 	.word	0x2000052c
 8001f18:	20000514 	.word	0x20000514
 8001f1c:	200004fc 	.word	0x200004fc
 8001f20:	20000490 	.word	0x20000490
 8001f24:	20000410 	.word	0x20000410
 8001f28:	00002710 	.word	0x00002710
 8001f2c:	20000388 	.word	0x20000388
 8001f30:	20000280 	.word	0x20000280
 8001f34:	20000300 	.word	0x20000300
 8001f38:	20000200 	.word	0x20000200
 8001f3c:	00001388 	.word	0x00001388
    	  timer_motion_light_1.msec = OFFICE_LAMP1_ON_TIME_MS;
 8001f40:	4b7e      	ldr	r3, [pc, #504]	@ (800213c <main+0x514>)
 8001f42:	4a7f      	ldr	r2, [pc, #508]	@ (8002140 <main+0x518>)
 8001f44:	609a      	str	r2, [r3, #8]
    	  timer_motion_light_2.msec = OFFICE_LAMP2_ON_TIME_MS;
 8001f46:	4b7f      	ldr	r3, [pc, #508]	@ (8002144 <main+0x51c>)
 8001f48:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv_safe.msec = OFFICE_LAMP_UV_SAFETY_TIME_MS;
 8001f4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002148 <main+0x520>)
 8001f4c:	22e1      	movs	r2, #225	@ 0xe1
 8001f4e:	0092      	lsls	r2, r2, #2
 8001f50:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv.msec = OFFICE_LAMP_UV_ON_TIME_MS;
 8001f52:	4b7e      	ldr	r3, [pc, #504]	@ (800214c <main+0x524>)
 8001f54:	4a7e      	ldr	r2, [pc, #504]	@ (8002150 <main+0x528>)
 8001f56:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv_timeout.msec = OFFICE_LAMP_UV_TIMEOUT_MS;
 8001f58:	4b7e      	ldr	r3, [pc, #504]	@ (8002154 <main+0x52c>)
 8001f5a:	4a7f      	ldr	r2, [pc, #508]	@ (8002158 <main+0x530>)
 8001f5c:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_motion_light_1, timer_motion_light_1);
 8001f5e:	4c77      	ldr	r4, [pc, #476]	@ (800213c <main+0x514>)
 8001f60:	4d7e      	ldr	r5, [pc, #504]	@ (800215c <main+0x534>)
 8001f62:	0027      	movs	r7, r4
 8001f64:	3708      	adds	r7, #8
 8001f66:	2210      	movs	r2, #16
 8001f68:	0039      	movs	r1, r7
 8001f6a:	4668      	mov	r0, sp
 8001f6c:	f001 fdee 	bl	8003b4c <memcpy>
 8001f70:	6822      	ldr	r2, [r4, #0]
 8001f72:	6863      	ldr	r3, [r4, #4]
 8001f74:	0028      	movs	r0, r5
 8001f76:	f7ff fb3b 	bl	80015f0 <deadline_timer_setup>
  light_1_state = MOTION_LIGHT_IDLE;
 8001f7a:	4b79      	ldr	r3, [pc, #484]	@ (8002160 <main+0x538>)
 8001f7c:	2600      	movs	r6, #0
 8001f7e:	701e      	strb	r6, [r3, #0]
  deadline_timer_setup(&deadline_motion_light_2, timer_motion_light_1);
 8001f80:	4d78      	ldr	r5, [pc, #480]	@ (8002164 <main+0x53c>)
 8001f82:	2210      	movs	r2, #16
 8001f84:	0039      	movs	r1, r7
 8001f86:	4668      	mov	r0, sp
 8001f88:	f001 fde0 	bl	8003b4c <memcpy>
 8001f8c:	6822      	ldr	r2, [r4, #0]
 8001f8e:	6863      	ldr	r3, [r4, #4]
 8001f90:	0028      	movs	r0, r5
 8001f92:	f7ff fb2d 	bl	80015f0 <deadline_timer_setup>
  light_2_state = MOTION_LIGHT_IDLE;
 8001f96:	4b74      	ldr	r3, [pc, #464]	@ (8002168 <main+0x540>)
 8001f98:	701e      	strb	r6, [r3, #0]
  deadline_timer_setup(&deadline_motion_uv, timer_motion_uv);
 8001f9a:	4c6c      	ldr	r4, [pc, #432]	@ (800214c <main+0x524>)
 8001f9c:	4d73      	ldr	r5, [pc, #460]	@ (800216c <main+0x544>)
 8001f9e:	0021      	movs	r1, r4
 8001fa0:	3108      	adds	r1, #8
 8001fa2:	2210      	movs	r2, #16
 8001fa4:	4668      	mov	r0, sp
 8001fa6:	f001 fdd1 	bl	8003b4c <memcpy>
 8001faa:	6822      	ldr	r2, [r4, #0]
 8001fac:	6863      	ldr	r3, [r4, #4]
 8001fae:	0028      	movs	r0, r5
 8001fb0:	f7ff fb1e 	bl	80015f0 <deadline_timer_setup>
  deadline_timer_setup(&deadline_motion_uv_safe, timer_motion_uv_safe);
 8001fb4:	4c64      	ldr	r4, [pc, #400]	@ (8002148 <main+0x520>)
 8001fb6:	4d6e      	ldr	r5, [pc, #440]	@ (8002170 <main+0x548>)
 8001fb8:	0021      	movs	r1, r4
 8001fba:	3108      	adds	r1, #8
 8001fbc:	2210      	movs	r2, #16
 8001fbe:	4668      	mov	r0, sp
 8001fc0:	f001 fdc4 	bl	8003b4c <memcpy>
 8001fc4:	6822      	ldr	r2, [r4, #0]
 8001fc6:	6863      	ldr	r3, [r4, #4]
 8001fc8:	0028      	movs	r0, r5
 8001fca:	f7ff fb11 	bl	80015f0 <deadline_timer_setup>
  deadline_timer_setup(&deadline_motion_uv_timeout, timer_motion_uv_timeout);
 8001fce:	4c61      	ldr	r4, [pc, #388]	@ (8002154 <main+0x52c>)
 8001fd0:	4d68      	ldr	r5, [pc, #416]	@ (8002174 <main+0x54c>)
 8001fd2:	0021      	movs	r1, r4
 8001fd4:	3108      	adds	r1, #8
 8001fd6:	2210      	movs	r2, #16
 8001fd8:	4668      	mov	r0, sp
 8001fda:	f001 fdb7 	bl	8003b4c <memcpy>
 8001fde:	6822      	ldr	r2, [r4, #0]
 8001fe0:	6863      	ldr	r3, [r4, #4]
 8001fe2:	0028      	movs	r0, r5
 8001fe4:	f7ff fb04 	bl	80015f0 <deadline_timer_setup>
  deadline.msec = 5000;
 8001fe8:	4c63      	ldr	r4, [pc, #396]	@ (8002178 <main+0x550>)
 8001fea:	4b64      	ldr	r3, [pc, #400]	@ (800217c <main+0x554>)
 8001fec:	60a3      	str	r3, [r4, #8]
  deadline_timer_setup(&deadline_uv_wait_timeout, deadline);
 8001fee:	4d64      	ldr	r5, [pc, #400]	@ (8002180 <main+0x558>)
 8001ff0:	0021      	movs	r1, r4
 8001ff2:	3108      	adds	r1, #8
 8001ff4:	2210      	movs	r2, #16
 8001ff6:	4668      	mov	r0, sp
 8001ff8:	f001 fda8 	bl	8003b4c <memcpy>
 8001ffc:	6822      	ldr	r2, [r4, #0]
 8001ffe:	6863      	ldr	r3, [r4, #4]
 8002000:	0028      	movs	r0, r5
 8002002:	f7ff faf5 	bl	80015f0 <deadline_timer_setup>
  if(switch_selector.value == MOTION_SWITCH_MODE_3)
 8002006:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 8002008:	2b03      	cmp	r3, #3
 800200a:	d04e      	beq.n	80020aa <main+0x482>
	HAL_TIM_Base_Start_IT(&htim1);
 800200c:	485d      	ldr	r0, [pc, #372]	@ (8002184 <main+0x55c>)
 800200e:	f001 f90b 	bl	8003228 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);//SERIN communication timer
 8002012:	485d      	ldr	r0, [pc, #372]	@ (8002188 <main+0x560>)
 8002014:	f001 f908 	bl	8003228 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);//Used to generate a clock
 8002018:	485c      	ldr	r0, [pc, #368]	@ (800218c <main+0x564>)
 800201a:	f001 f905 	bl	8003228 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800201e:	2200      	movs	r2, #0
 8002020:	2100      	movs	r1, #0
 8002022:	2016      	movs	r0, #22
 8002024:	f000 fbac 	bl	8002780 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002028:	2016      	movs	r0, #22
 800202a:	f000 fbad 	bl	8002788 <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&htim17);
 800202e:	4858      	ldr	r0, [pc, #352]	@ (8002190 <main+0x568>)
 8002030:	f001 f8fa 	bl	8003228 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 1);
 8002034:	2201      	movs	r2, #1
 8002036:	2100      	movs	r1, #0
 8002038:	2007      	movs	r0, #7
 800203a:	f000 fba1 	bl	8002780 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800203e:	2007      	movs	r0, #7
 8002040:	f000 fba2 	bl	8002788 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8002044:	2200      	movs	r2, #0
 8002046:	2103      	movs	r1, #3
 8002048:	2006      	movs	r0, #6
 800204a:	f000 fb99 	bl	8002780 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800204e:	2006      	movs	r0, #6
 8002050:	f000 fb9a 	bl	8002788 <HAL_NVIC_EnableIRQ>
  relay_ask_off_pulse_fsm(&light_1);
 8002054:	a842      	add	r0, sp, #264	@ 0x108
 8002056:	f7fe ff9d 	bl	8000f94 <relay_ask_off_pulse_fsm>
  relay_ask_off_pulse_fsm(&light_2);
 800205a:	a839      	add	r0, sp, #228	@ 0xe4
 800205c:	f7fe ff9a 	bl	8000f94 <relay_ask_off_pulse_fsm>
  relay_ask_off_pulse_fsm(&light_uv);
 8002060:	a830      	add	r0, sp, #192	@ 0xc0
 8002062:	f7fe ff97 	bl	8000f94 <relay_ask_off_pulse_fsm>
  uv_state = MOTION_LIGHT_UV_IDLE;
 8002066:	4a4b      	ldr	r2, [pc, #300]	@ (8002194 <main+0x56c>)
 8002068:	2300      	movs	r3, #0
 800206a:	7013      	strb	r3, [r2, #0]
  abort_uv = MOTION_ABORT_FALSE;
 800206c:	4a4a      	ldr	r2, [pc, #296]	@ (8002198 <main+0x570>)
 800206e:	2101      	movs	r1, #1
 8002070:	7011      	strb	r1, [r2, #0]
  motion_sensed_light_1 = MOTION_ISR_ATTENDED;
 8002072:	4a4a      	ldr	r2, [pc, #296]	@ (800219c <main+0x574>)
 8002074:	7013      	strb	r3, [r2, #0]
  motion_sensed_light_2 = MOTION_ISR_ATTENDED;
 8002076:	4a4a      	ldr	r2, [pc, #296]	@ (80021a0 <main+0x578>)
 8002078:	7013      	strb	r3, [r2, #0]
  motion_sensed_uv = MOTION_ISR_ATTENDED;
 800207a:	4a4a      	ldr	r2, [pc, #296]	@ (80021a4 <main+0x57c>)
 800207c:	7013      	strb	r3, [r2, #0]
  led_signal_stop(&signal_led);
 800207e:	a81f      	add	r0, sp, #124	@ 0x7c
 8002080:	f7fe fbd4 	bl	800082c <led_signal_stop>
 8002084:	e04a      	b.n	800211c <main+0x4f4>
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8002086:	4b2d      	ldr	r3, [pc, #180]	@ (800213c <main+0x514>)
 8002088:	4a33      	ldr	r2, [pc, #204]	@ (8002158 <main+0x530>)
 800208a:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 800208c:	4b2d      	ldr	r3, [pc, #180]	@ (8002144 <main+0x51c>)
 800208e:	2100      	movs	r1, #0
 8002090:	6099      	str	r1, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8002092:	4b2d      	ldr	r3, [pc, #180]	@ (8002148 <main+0x520>)
 8002094:	21e1      	movs	r1, #225	@ 0xe1
 8002096:	0089      	lsls	r1, r1, #2
 8002098:	6099      	str	r1, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 800209a:	4b2c      	ldr	r3, [pc, #176]	@ (800214c <main+0x524>)
 800209c:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 800209e:	4b2d      	ldr	r3, [pc, #180]	@ (8002154 <main+0x52c>)
 80020a0:	4a36      	ldr	r2, [pc, #216]	@ (800217c <main+0x554>)
 80020a2:	609a      	str	r2, [r3, #8]
    	  break;
 80020a4:	e75b      	b.n	8001f5e <main+0x336>
    	  __NOP();
 80020a6:	46c0      	nop			@ (mov r8, r8)
    	  break;
 80020a8:	e759      	b.n	8001f5e <main+0x336>
	  lights.relay = &light_2;
 80020aa:	ab39      	add	r3, sp, #228	@ 0xe4
 80020ac:	930b      	str	r3, [sp, #44]	@ 0x2c
	  lights.deadline_timer = &deadline_timer_light_1;
 80020ae:	4b3e      	ldr	r3, [pc, #248]	@ (80021a8 <main+0x580>)
 80020b0:	930c      	str	r3, [sp, #48]	@ 0x30
	  fan.relay = &light_1;
 80020b2:	ab42      	add	r3, sp, #264	@ 0x108
 80020b4:	9309      	str	r3, [sp, #36]	@ 0x24
	  fan.deadline_timer = &deadline_timer_light_2;
 80020b6:	4b3d      	ldr	r3, [pc, #244]	@ (80021ac <main+0x584>)
 80020b8:	930a      	str	r3, [sp, #40]	@ 0x28
	  nutone_setup(&exhaust_fan, &lights, &fan, &ctrl_timer, &vyv_timeoff);
 80020ba:	4b3d      	ldr	r3, [pc, #244]	@ (80021b0 <main+0x588>)
 80020bc:	4a3d      	ldr	r2, [pc, #244]	@ (80021b4 <main+0x58c>)
 80020be:	9200      	str	r2, [sp, #0]
 80020c0:	aa09      	add	r2, sp, #36	@ 0x24
 80020c2:	a90b      	add	r1, sp, #44	@ 0x2c
 80020c4:	a817      	add	r0, sp, #92	@ 0x5c
 80020c6:	f7ff f8a9 	bl	800121c <nutone_setup>
	  button_white.button = &button_light_1;
 80020ca:	4b3b      	ldr	r3, [pc, #236]	@ (80021b8 <main+0x590>)
 80020cc:	9313      	str	r3, [sp, #76]	@ 0x4c
	  button_white.btn_timer = &deadline_buttons;
 80020ce:	4b3b      	ldr	r3, [pc, #236]	@ (80021bc <main+0x594>)
 80020d0:	9314      	str	r3, [sp, #80]	@ 0x50
	  button_fan.button = &button_light_2;
 80020d2:	4a3b      	ldr	r2, [pc, #236]	@ (80021c0 <main+0x598>)
 80020d4:	9215      	str	r2, [sp, #84]	@ 0x54
	  button_fan.btn_timer = &deadline_buttons;
 80020d6:	9316      	str	r3, [sp, #88]	@ 0x58
	  button_vyv.button = &button_uv;
 80020d8:	4a3a      	ldr	r2, [pc, #232]	@ (80021c4 <main+0x59c>)
 80020da:	9211      	str	r2, [sp, #68]	@ 0x44
	  button_vyv.btn_timer = &deadline_buttons;
 80020dc:	9312      	str	r3, [sp, #72]	@ 0x48
	  motion_sensor_hand.motion_sensor = &motion_sensor;
 80020de:	4b3a      	ldr	r3, [pc, #232]	@ (80021c8 <main+0x5a0>)
 80020e0:	930f      	str	r3, [sp, #60]	@ 0x3c
	  led_signal_hand.led_signal = &signal_led;
 80020e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80020e4:	930d      	str	r3, [sp, #52]	@ 0x34
	  led_signal_hand.led_signal_timer = &deadline_led_indicator;
 80020e6:	4b39      	ldr	r3, [pc, #228]	@ (80021cc <main+0x5a4>)
 80020e8:	930e      	str	r3, [sp, #56]	@ 0x38
	  nutone_app_config(&nutone_app_hand, &exhaust_fan, &motion_sensor_hand,
 80020ea:	4839      	ldr	r0, [pc, #228]	@ (80021d0 <main+0x5a8>)
 80020ec:	4b20      	ldr	r3, [pc, #128]	@ (8002170 <main+0x548>)
 80020ee:	9307      	str	r3, [sp, #28]
 80020f0:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <main+0x54c>)
 80020f2:	9306      	str	r3, [sp, #24]
 80020f4:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <main+0x544>)
 80020f6:	9305      	str	r3, [sp, #20]
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <main+0x534>)
 80020fa:	9304      	str	r3, [sp, #16]
 80020fc:	4b19      	ldr	r3, [pc, #100]	@ (8002164 <main+0x53c>)
 80020fe:	9303      	str	r3, [sp, #12]
 8002100:	ab0d      	add	r3, sp, #52	@ 0x34
 8002102:	9302      	str	r3, [sp, #8]
 8002104:	ab11      	add	r3, sp, #68	@ 0x44
 8002106:	9301      	str	r3, [sp, #4]
 8002108:	ab13      	add	r3, sp, #76	@ 0x4c
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	ab15      	add	r3, sp, #84	@ 0x54
 800210e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002110:	a917      	add	r1, sp, #92	@ 0x5c
 8002112:	f7fe f885 	bl	8000220 <nutone_app_config>
 8002116:	e779      	b.n	800200c <main+0x3e4>
	  switch(switch_selector.value)
 8002118:	2b01      	cmp	r3, #1
 800211a:	d80d      	bhi.n	8002138 <main+0x510>
 800211c:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 800211e:	2b02      	cmp	r3, #2
 8002120:	d006      	beq.n	8002130 <main+0x508>
 8002122:	d9f9      	bls.n	8002118 <main+0x4f0>
 8002124:	2b03      	cmp	r3, #3
 8002126:	d107      	bne.n	8002138 <main+0x510>
			  nutone_app_process(&nutone_app_hand);
 8002128:	4829      	ldr	r0, [pc, #164]	@ (80021d0 <main+0x5a8>)
 800212a:	f7fe fae8 	bl	80006fe <nutone_app_process>
			  break;
 800212e:	e7f5      	b.n	800211c <main+0x4f4>
			  signal_led.type = LED_SIGNAL_BLINK;
 8002130:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002132:	2202      	movs	r2, #2
 8002134:	725a      	strb	r2, [r3, #9]
			  break;
 8002136:	e7f1      	b.n	800211c <main+0x4f4>
			  __NOP();
 8002138:	46c0      	nop			@ (mov r8, r8)
			  break;
 800213a:	e7ef      	b.n	800211c <main+0x4f4>
 800213c:	20000410 	.word	0x20000410
 8002140:	0000ea60 	.word	0x0000ea60
 8002144:	20000388 	.word	0x20000388
 8002148:	20000280 	.word	0x20000280
 800214c:	20000300 	.word	0x20000300
 8002150:	0001d4c0 	.word	0x0001d4c0
 8002154:	20000200 	.word	0x20000200
 8002158:	00002710 	.word	0x00002710
 800215c:	20000428 	.word	0x20000428
 8002160:	20000408 	.word	0x20000408
 8002164:	200003a0 	.word	0x200003a0
 8002168:	20000380 	.word	0x20000380
 800216c:	20000318 	.word	0x20000318
 8002170:	20000298 	.word	0x20000298
 8002174:	20000218 	.word	0x20000218
 8002178:	20000718 	.word	0x20000718
 800217c:	00001388 	.word	0x00001388
 8002180:	20000198 	.word	0x20000198
 8002184:	200008cc 	.word	0x200008cc
 8002188:	20000834 	.word	0x20000834
 800218c:	200007e8 	.word	0x200007e8
 8002190:	2000079c 	.word	0x2000079c
 8002194:	20000190 	.word	0x20000190
 8002198:	20000008 	.word	0x20000008
 800219c:	200004fa 	.word	0x200004fa
 80021a0:	200004f9 	.word	0x200004f9
 80021a4:	200004f8 	.word	0x200004f8
 80021a8:	200006b0 	.word	0x200006b0
 80021ac:	20000648 	.word	0x20000648
 80021b0:	20000128 	.word	0x20000128
 80021b4:	200000c0 	.word	0x200000c0
 80021b8:	2000052c 	.word	0x2000052c
 80021bc:	20000560 	.word	0x20000560
 80021c0:	20000514 	.word	0x20000514
 80021c4:	200004fc 	.word	0x200004fc
 80021c8:	20000738 	.word	0x20000738
 80021cc:	20000490 	.word	0x20000490
 80021d0:	20000084 	.word	0x20000084

080021d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d4:	b500      	push	{lr}
 80021d6:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <HAL_MspInit+0x38>)
 80021da:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80021dc:	2201      	movs	r2, #1
 80021de:	4311      	orrs	r1, r2
 80021e0:	6419      	str	r1, [r3, #64]	@ 0x40
 80021e2:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80021e4:	400a      	ands	r2, r1
 80021e6:	9200      	str	r2, [sp, #0]
 80021e8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021ec:	2180      	movs	r1, #128	@ 0x80
 80021ee:	0549      	lsls	r1, r1, #21
 80021f0:	430a      	orrs	r2, r1
 80021f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021f6:	400b      	ands	r3, r1
 80021f8:	9301      	str	r3, [sp, #4]
 80021fa:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 80021fc:	2008      	movs	r0, #8
 80021fe:	f000 fa6b 	bl	80026d8 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8002202:	2010      	movs	r0, #16
 8002204:	f000 fa68 	bl	80026d8 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002208:	b003      	add	sp, #12
 800220a:	bd00      	pop	{pc}
 800220c:	40021000 	.word	0x40021000

08002210 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002210:	e7fe      	b.n	8002210 <NMI_Handler>

08002212 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002212:	e7fe      	b.n	8002212 <HardFault_Handler>

08002214 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002214:	4770      	bx	lr

08002216 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002216:	4770      	bx	lr

08002218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002218:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800221a:	f000 fa39 	bl	8002690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800221e:	bd10      	pop	{r4, pc}

08002220 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002220:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UV_IN_Pin);
 8002222:	2004      	movs	r0, #4
 8002224:	f000 fc3e 	bl	8002aa4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP2_IN_Pin);
 8002228:	2008      	movs	r0, #8
 800222a:	f000 fc3b 	bl	8002aa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800222e:	bd10      	pop	{r4, pc}

08002230 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002230:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIRLINK_Pin);
 8002232:	2080      	movs	r0, #128	@ 0x80
 8002234:	f000 fc36 	bl	8002aa4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP1_IN_Pin);
 8002238:	2080      	movs	r0, #128	@ 0x80
 800223a:	0080      	lsls	r0, r0, #2
 800223c:	f000 fc32 	bl	8002aa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002240:	bd10      	pop	{r4, pc}
	...

08002244 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8002244:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002246:	4802      	ldr	r0, [pc, #8]	@ (8002250 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 8002248:	f001 f828 	bl	800329c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800224c:	bd10      	pop	{r4, pc}
 800224e:	46c0      	nop			@ (mov r8, r8)
 8002250:	200008cc 	.word	0x200008cc

08002254 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002254:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002256:	4802      	ldr	r0, [pc, #8]	@ (8002260 <TIM1_CC_IRQHandler+0xc>)
 8002258:	f001 f820 	bl	800329c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800225c:	bd10      	pop	{r4, pc}
 800225e:	46c0      	nop			@ (mov r8, r8)
 8002260:	200008cc 	.word	0x200008cc

08002264 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002264:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002266:	4802      	ldr	r0, [pc, #8]	@ (8002270 <TIM14_IRQHandler+0xc>)
 8002268:	f001 f818 	bl	800329c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800226c:	bd10      	pop	{r4, pc}
 800226e:	46c0      	nop			@ (mov r8, r8)
 8002270:	20000834 	.word	0x20000834

08002274 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002274:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002276:	4802      	ldr	r0, [pc, #8]	@ (8002280 <TIM16_IRQHandler+0xc>)
 8002278:	f001 f810 	bl	800329c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800227c:	bd10      	pop	{r4, pc}
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	200007e8 	.word	0x200007e8

08002284 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002284:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002286:	4802      	ldr	r0, [pc, #8]	@ (8002290 <TIM17_IRQHandler+0xc>)
 8002288:	f001 f808 	bl	800329c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800228c:	bd10      	pop	{r4, pc}
 800228e:	46c0      	nop			@ (mov r8, r8)
 8002290:	2000079c 	.word	0x2000079c

08002294 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002294:	b510      	push	{r4, lr}
 8002296:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002298:	4a0c      	ldr	r2, [pc, #48]	@ (80022cc <_sbrk+0x38>)
 800229a:	490d      	ldr	r1, [pc, #52]	@ (80022d0 <_sbrk+0x3c>)
 800229c:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800229e:	490d      	ldr	r1, [pc, #52]	@ (80022d4 <_sbrk+0x40>)
 80022a0:	6809      	ldr	r1, [r1, #0]
 80022a2:	2900      	cmp	r1, #0
 80022a4:	d007      	beq.n	80022b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022a6:	490b      	ldr	r1, [pc, #44]	@ (80022d4 <_sbrk+0x40>)
 80022a8:	6808      	ldr	r0, [r1, #0]
 80022aa:	18c3      	adds	r3, r0, r3
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d806      	bhi.n	80022be <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80022b0:	4a08      	ldr	r2, [pc, #32]	@ (80022d4 <_sbrk+0x40>)
 80022b2:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80022b4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80022b6:	4907      	ldr	r1, [pc, #28]	@ (80022d4 <_sbrk+0x40>)
 80022b8:	4807      	ldr	r0, [pc, #28]	@ (80022d8 <_sbrk+0x44>)
 80022ba:	6008      	str	r0, [r1, #0]
 80022bc:	e7f3      	b.n	80022a6 <_sbrk+0x12>
    errno = ENOMEM;
 80022be:	f001 fc19 	bl	8003af4 <__errno>
 80022c2:	230c      	movs	r3, #12
 80022c4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80022c6:	2001      	movs	r0, #1
 80022c8:	4240      	negs	r0, r0
 80022ca:	e7f3      	b.n	80022b4 <_sbrk+0x20>
 80022cc:	20001800 	.word	0x20001800
 80022d0:	00000400 	.word	0x00000400
 80022d4:	20000798 	.word	0x20000798
 80022d8:	20000a68 	.word	0x20000a68

080022dc <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022dc:	4b02      	ldr	r3, [pc, #8]	@ (80022e8 <SystemInit+0xc>)
 80022de:	2280      	movs	r2, #128	@ 0x80
 80022e0:	0512      	lsls	r2, r2, #20
 80022e2:	609a      	str	r2, [r3, #8]
#endif
}
 80022e4:	4770      	bx	lr
 80022e6:	46c0      	nop			@ (mov r8, r8)
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022ec:	b500      	push	{lr}
 80022ee:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022f0:	2210      	movs	r2, #16
 80022f2:	2100      	movs	r1, #0
 80022f4:	a804      	add	r0, sp, #16
 80022f6:	f001 fbe3 	bl	8003ac0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022fa:	220c      	movs	r2, #12
 80022fc:	2100      	movs	r1, #0
 80022fe:	a801      	add	r0, sp, #4
 8002300:	f001 fbde 	bl	8003ac0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002304:	4817      	ldr	r0, [pc, #92]	@ (8002364 <MX_TIM1_Init+0x78>)
 8002306:	4b18      	ldr	r3, [pc, #96]	@ (8002368 <MX_TIM1_Init+0x7c>)
 8002308:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 48-1;
 800230a:	232f      	movs	r3, #47	@ 0x2f
 800230c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800230e:	2300      	movs	r3, #0
 8002310:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 1000;
 8002312:	22fa      	movs	r2, #250	@ 0xfa
 8002314:	0092      	lsls	r2, r2, #2
 8002316:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002318:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800231a:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800231c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800231e:	f001 f8b5 	bl	800348c <HAL_TIM_Base_Init>
 8002322:	2800      	cmp	r0, #0
 8002324:	d115      	bne.n	8002352 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002326:	2380      	movs	r3, #128	@ 0x80
 8002328:	015b      	lsls	r3, r3, #5
 800232a:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800232c:	480d      	ldr	r0, [pc, #52]	@ (8002364 <MX_TIM1_Init+0x78>)
 800232e:	a904      	add	r1, sp, #16
 8002330:	f001 f9ba 	bl	80036a8 <HAL_TIM_ConfigClockSource>
 8002334:	2800      	cmp	r0, #0
 8002336:	d10f      	bne.n	8002358 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002338:	2340      	movs	r3, #64	@ 0x40
 800233a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800233c:	2300      	movs	r3, #0
 800233e:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002340:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002342:	4808      	ldr	r0, [pc, #32]	@ (8002364 <MX_TIM1_Init+0x78>)
 8002344:	a901      	add	r1, sp, #4
 8002346:	f001 fac3 	bl	80038d0 <HAL_TIMEx_MasterConfigSynchronization>
 800234a:	2800      	cmp	r0, #0
 800234c:	d107      	bne.n	800235e <MX_TIM1_Init+0x72>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800234e:	b009      	add	sp, #36	@ 0x24
 8002350:	bd00      	pop	{pc}
    Error_Handler();
 8002352:	f7ff fc3d 	bl	8001bd0 <Error_Handler>
 8002356:	e7e6      	b.n	8002326 <MX_TIM1_Init+0x3a>
    Error_Handler();
 8002358:	f7ff fc3a 	bl	8001bd0 <Error_Handler>
 800235c:	e7ec      	b.n	8002338 <MX_TIM1_Init+0x4c>
    Error_Handler();
 800235e:	f7ff fc37 	bl	8001bd0 <Error_Handler>
}
 8002362:	e7f4      	b.n	800234e <MX_TIM1_Init+0x62>
 8002364:	200008cc 	.word	0x200008cc
 8002368:	40012c00 	.word	0x40012c00

0800236c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800236c:	b500      	push	{lr}
 800236e:	b091      	sub	sp, #68	@ 0x44

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002370:	2214      	movs	r2, #20
 8002372:	2100      	movs	r1, #0
 8002374:	a80b      	add	r0, sp, #44	@ 0x2c
 8002376:	f001 fba3 	bl	8003ac0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800237a:	220c      	movs	r2, #12
 800237c:	2100      	movs	r1, #0
 800237e:	a808      	add	r0, sp, #32
 8002380:	f001 fb9e 	bl	8003ac0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002384:	221c      	movs	r2, #28
 8002386:	2100      	movs	r1, #0
 8002388:	a801      	add	r0, sp, #4
 800238a:	f001 fb99 	bl	8003ac0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800238e:	4827      	ldr	r0, [pc, #156]	@ (800242c <MX_TIM3_Init+0xc0>)
 8002390:	4b27      	ldr	r3, [pc, #156]	@ (8002430 <MX_TIM3_Init+0xc4>)
 8002392:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 47;
 8002394:	232f      	movs	r3, #47	@ 0x2f
 8002396:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002398:	2300      	movs	r3, #0
 800239a:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 800239c:	4a25      	ldr	r2, [pc, #148]	@ (8002434 <MX_TIM3_Init+0xc8>)
 800239e:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a0:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023a4:	f001 f872 	bl	800348c <HAL_TIM_Base_Init>
 80023a8:	2800      	cmp	r0, #0
 80023aa:	d12c      	bne.n	8002406 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80023ac:	481f      	ldr	r0, [pc, #124]	@ (800242c <MX_TIM3_Init+0xc0>)
 80023ae:	f001 f89d 	bl	80034ec <HAL_TIM_OC_Init>
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d12a      	bne.n	800240c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 80023b6:	481d      	ldr	r0, [pc, #116]	@ (800242c <MX_TIM3_Init+0xc0>)
 80023b8:	2108      	movs	r1, #8
 80023ba:	f001 f8c7 	bl	800354c <HAL_TIM_OnePulse_Init>
 80023be:	2800      	cmp	r0, #0
 80023c0:	d127      	bne.n	8002412 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	930b      	str	r3, [sp, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80023c6:	3310      	adds	r3, #16
 80023c8:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80023ca:	4818      	ldr	r0, [pc, #96]	@ (800242c <MX_TIM3_Init+0xc0>)
 80023cc:	a90b      	add	r1, sp, #44	@ 0x2c
 80023ce:	f001 fa51 	bl	8003874 <HAL_TIM_SlaveConfigSynchro>
 80023d2:	2800      	cmp	r0, #0
 80023d4:	d120      	bne.n	8002418 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d6:	2300      	movs	r3, #0
 80023d8:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023da:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023dc:	4813      	ldr	r0, [pc, #76]	@ (800242c <MX_TIM3_Init+0xc0>)
 80023de:	a908      	add	r1, sp, #32
 80023e0:	f001 fa76 	bl	80038d0 <HAL_TIMEx_MasterConfigSynchronization>
 80023e4:	2800      	cmp	r0, #0
 80023e6:	d11a      	bne.n	800241e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80023e8:	2300      	movs	r3, #0
 80023ea:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 130;
 80023ec:	2282      	movs	r2, #130	@ 0x82
 80023ee:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023f0:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f2:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023f4:	480d      	ldr	r0, [pc, #52]	@ (800242c <MX_TIM3_Init+0xc0>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	a901      	add	r1, sp, #4
 80023fa:	f001 f913 	bl	8003624 <HAL_TIM_OC_ConfigChannel>
 80023fe:	2800      	cmp	r0, #0
 8002400:	d110      	bne.n	8002424 <MX_TIM3_Init+0xb8>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002402:	b011      	add	sp, #68	@ 0x44
 8002404:	bd00      	pop	{pc}
    Error_Handler();
 8002406:	f7ff fbe3 	bl	8001bd0 <Error_Handler>
 800240a:	e7cf      	b.n	80023ac <MX_TIM3_Init+0x40>
    Error_Handler();
 800240c:	f7ff fbe0 	bl	8001bd0 <Error_Handler>
 8002410:	e7d1      	b.n	80023b6 <MX_TIM3_Init+0x4a>
    Error_Handler();
 8002412:	f7ff fbdd 	bl	8001bd0 <Error_Handler>
 8002416:	e7d4      	b.n	80023c2 <MX_TIM3_Init+0x56>
    Error_Handler();
 8002418:	f7ff fbda 	bl	8001bd0 <Error_Handler>
 800241c:	e7db      	b.n	80023d6 <MX_TIM3_Init+0x6a>
    Error_Handler();
 800241e:	f7ff fbd7 	bl	8001bd0 <Error_Handler>
 8002422:	e7e1      	b.n	80023e8 <MX_TIM3_Init+0x7c>
    Error_Handler();
 8002424:	f7ff fbd4 	bl	8001bd0 <Error_Handler>
}
 8002428:	e7eb      	b.n	8002402 <MX_TIM3_Init+0x96>
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	20000880 	.word	0x20000880
 8002430:	40000400 	.word	0x40000400
 8002434:	0000ffff 	.word	0x0000ffff

08002438 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002438:	b510      	push	{r4, lr}
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800243a:	4809      	ldr	r0, [pc, #36]	@ (8002460 <MX_TIM14_Init+0x28>)
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <MX_TIM14_Init+0x2c>)
 800243e:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 48-1;
 8002440:	232f      	movs	r3, #47	@ 0x2f
 8002442:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002444:	2300      	movs	r3, #0
 8002446:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 145;
 8002448:	2291      	movs	r2, #145	@ 0x91
 800244a:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244c:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002450:	f001 f81c 	bl	800348c <HAL_TIM_Base_Init>
 8002454:	2800      	cmp	r0, #0
 8002456:	d100      	bne.n	800245a <MX_TIM14_Init+0x22>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002458:	bd10      	pop	{r4, pc}
    Error_Handler();
 800245a:	f7ff fbb9 	bl	8001bd0 <Error_Handler>
}
 800245e:	e7fb      	b.n	8002458 <MX_TIM14_Init+0x20>
 8002460:	20000834 	.word	0x20000834
 8002464:	40002000 	.word	0x40002000

08002468 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002468:	b510      	push	{r4, lr}
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800246a:	480a      	ldr	r0, [pc, #40]	@ (8002494 <MX_TIM16_Init+0x2c>)
 800246c:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <MX_TIM16_Init+0x30>)
 800246e:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 48-1;
 8002470:	232f      	movs	r3, #47	@ 0x2f
 8002472:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002474:	2300      	movs	r3, #0
 8002476:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 1000;
 8002478:	22fa      	movs	r2, #250	@ 0xfa
 800247a:	0092      	lsls	r2, r2, #2
 800247c:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800247e:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8002480:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002482:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002484:	f001 f802 	bl	800348c <HAL_TIM_Base_Init>
 8002488:	2800      	cmp	r0, #0
 800248a:	d100      	bne.n	800248e <MX_TIM16_Init+0x26>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800248c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800248e:	f7ff fb9f 	bl	8001bd0 <Error_Handler>
}
 8002492:	e7fb      	b.n	800248c <MX_TIM16_Init+0x24>
 8002494:	200007e8 	.word	0x200007e8
 8002498:	40014400 	.word	0x40014400

0800249c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800249c:	b510      	push	{r4, lr}
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800249e:	480a      	ldr	r0, [pc, #40]	@ (80024c8 <MX_TIM17_Init+0x2c>)
 80024a0:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <MX_TIM17_Init+0x30>)
 80024a2:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 48-1;
 80024a4:	232f      	movs	r3, #47	@ 0x2f
 80024a6:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a8:	2300      	movs	r3, #0
 80024aa:	6083      	str	r3, [r0, #8]
  htim17.Init.Period = 130;
 80024ac:	2282      	movs	r2, #130	@ 0x82
 80024ae:	60c2      	str	r2, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b0:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 80024b2:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80024b6:	f000 ffe9 	bl	800348c <HAL_TIM_Base_Init>
 80024ba:	2800      	cmp	r0, #0
 80024bc:	d100      	bne.n	80024c0 <MX_TIM17_Init+0x24>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80024be:	bd10      	pop	{r4, pc}
    Error_Handler();
 80024c0:	f7ff fb86 	bl	8001bd0 <Error_Handler>
}
 80024c4:	e7fb      	b.n	80024be <MX_TIM17_Init+0x22>
 80024c6:	46c0      	nop			@ (mov r8, r8)
 80024c8:	2000079c 	.word	0x2000079c
 80024cc:	40014800 	.word	0x40014800

080024d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024d0:	b500      	push	{lr}
 80024d2:	b087      	sub	sp, #28

  if(tim_baseHandle->Instance==TIM1)
 80024d4:	6803      	ldr	r3, [r0, #0]
 80024d6:	4a37      	ldr	r2, [pc, #220]	@ (80025b4 <HAL_TIM_Base_MspInit+0xe4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d00d      	beq.n	80024f8 <HAL_TIM_Base_MspInit+0x28>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM3)
 80024dc:	4a36      	ldr	r2, [pc, #216]	@ (80025b8 <HAL_TIM_Base_MspInit+0xe8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d025      	beq.n	800252e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM14)
 80024e2:	4a36      	ldr	r2, [pc, #216]	@ (80025bc <HAL_TIM_Base_MspInit+0xec>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d02c      	beq.n	8002542 <HAL_TIM_Base_MspInit+0x72>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM16)
 80024e8:	4a35      	ldr	r2, [pc, #212]	@ (80025c0 <HAL_TIM_Base_MspInit+0xf0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d03c      	beq.n	8002568 <HAL_TIM_Base_MspInit+0x98>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM17)
 80024ee:	4a35      	ldr	r2, [pc, #212]	@ (80025c4 <HAL_TIM_Base_MspInit+0xf4>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d04c      	beq.n	800258e <HAL_TIM_Base_MspInit+0xbe>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80024f4:	b007      	add	sp, #28
 80024f6:	bd00      	pop	{pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024f8:	4b33      	ldr	r3, [pc, #204]	@ (80025c8 <HAL_TIM_Base_MspInit+0xf8>)
 80024fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024fc:	2180      	movs	r1, #128	@ 0x80
 80024fe:	0109      	lsls	r1, r1, #4
 8002500:	430a      	orrs	r2, r1
 8002502:	641a      	str	r2, [r3, #64]	@ 0x40
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	400b      	ands	r3, r1
 8002508:	9301      	str	r3, [sp, #4]
 800250a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800250c:	2200      	movs	r2, #0
 800250e:	2100      	movs	r1, #0
 8002510:	200d      	movs	r0, #13
 8002512:	f000 f935 	bl	8002780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8002516:	200d      	movs	r0, #13
 8002518:	f000 f936 	bl	8002788 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800251c:	2200      	movs	r2, #0
 800251e:	2100      	movs	r1, #0
 8002520:	200e      	movs	r0, #14
 8002522:	f000 f92d 	bl	8002780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002526:	200e      	movs	r0, #14
 8002528:	f000 f92e 	bl	8002788 <HAL_NVIC_EnableIRQ>
 800252c:	e7e2      	b.n	80024f4 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800252e:	4a26      	ldr	r2, [pc, #152]	@ (80025c8 <HAL_TIM_Base_MspInit+0xf8>)
 8002530:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002532:	2302      	movs	r3, #2
 8002534:	4319      	orrs	r1, r3
 8002536:	63d1      	str	r1, [r2, #60]	@ 0x3c
 8002538:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800253a:	4013      	ands	r3, r2
 800253c:	9302      	str	r3, [sp, #8]
 800253e:	9b02      	ldr	r3, [sp, #8]
 8002540:	e7d8      	b.n	80024f4 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002542:	4b21      	ldr	r3, [pc, #132]	@ (80025c8 <HAL_TIM_Base_MspInit+0xf8>)
 8002544:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002546:	2180      	movs	r1, #128	@ 0x80
 8002548:	0209      	lsls	r1, r1, #8
 800254a:	430a      	orrs	r2, r1
 800254c:	641a      	str	r2, [r3, #64]	@ 0x40
 800254e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002550:	400b      	ands	r3, r1
 8002552:	9303      	str	r3, [sp, #12]
 8002554:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002556:	2200      	movs	r2, #0
 8002558:	2100      	movs	r1, #0
 800255a:	2013      	movs	r0, #19
 800255c:	f000 f910 	bl	8002780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002560:	2013      	movs	r0, #19
 8002562:	f000 f911 	bl	8002788 <HAL_NVIC_EnableIRQ>
 8002566:	e7c5      	b.n	80024f4 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002568:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <HAL_TIM_Base_MspInit+0xf8>)
 800256a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800256c:	2180      	movs	r1, #128	@ 0x80
 800256e:	0289      	lsls	r1, r1, #10
 8002570:	430a      	orrs	r2, r1
 8002572:	641a      	str	r2, [r3, #64]	@ 0x40
 8002574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002576:	400b      	ands	r3, r1
 8002578:	9304      	str	r3, [sp, #16]
 800257a:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800257c:	2200      	movs	r2, #0
 800257e:	2100      	movs	r1, #0
 8002580:	2015      	movs	r0, #21
 8002582:	f000 f8fd 	bl	8002780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002586:	2015      	movs	r0, #21
 8002588:	f000 f8fe 	bl	8002788 <HAL_NVIC_EnableIRQ>
 800258c:	e7b2      	b.n	80024f4 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800258e:	4b0e      	ldr	r3, [pc, #56]	@ (80025c8 <HAL_TIM_Base_MspInit+0xf8>)
 8002590:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002592:	2180      	movs	r1, #128	@ 0x80
 8002594:	02c9      	lsls	r1, r1, #11
 8002596:	430a      	orrs	r2, r1
 8002598:	641a      	str	r2, [r3, #64]	@ 0x40
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	400b      	ands	r3, r1
 800259e:	9305      	str	r3, [sp, #20]
 80025a0:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	2016      	movs	r0, #22
 80025a8:	f000 f8ea 	bl	8002780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80025ac:	2016      	movs	r0, #22
 80025ae:	f000 f8eb 	bl	8002788 <HAL_NVIC_EnableIRQ>
}
 80025b2:	e79f      	b.n	80024f4 <HAL_TIM_Base_MspInit+0x24>
 80025b4:	40012c00 	.word	0x40012c00
 80025b8:	40000400 	.word	0x40000400
 80025bc:	40002000 	.word	0x40002000
 80025c0:	40014400 	.word	0x40014400
 80025c4:	40014800 	.word	0x40014800
 80025c8:	40021000 	.word	0x40021000

080025cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025cc:	480d      	ldr	r0, [pc, #52]	@ (8002604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80025d0:	f7ff fe84 	bl	80022dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80025d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80025d6:	e003      	b.n	80025e0 <LoopCopyDataInit>

080025d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80025d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002608 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80025da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80025dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80025de:	3104      	adds	r1, #4

080025e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80025e0:	480a      	ldr	r0, [pc, #40]	@ (800260c <LoopForever+0xa>)
  ldr r3, =_edata
 80025e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <LoopForever+0xe>)
  adds r2, r0, r1
 80025e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80025e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80025e8:	d3f6      	bcc.n	80025d8 <CopyDataInit>
  ldr r2, =_sbss
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <LoopForever+0x12>)
  b LoopFillZerobss
 80025ec:	e002      	b.n	80025f4 <LoopFillZerobss>

080025ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  str  r3, [r2]
 80025f0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f2:	3204      	adds	r2, #4

080025f4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80025f4:	4b08      	ldr	r3, [pc, #32]	@ (8002618 <LoopForever+0x16>)
  cmp r2, r3
 80025f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80025f8:	d3f9      	bcc.n	80025ee <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80025fa:	f001 fa81 	bl	8003b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025fe:	f7ff fb13 	bl	8001c28 <main>

08002602 <LoopForever>:

LoopForever:
    b LoopForever
 8002602:	e7fe      	b.n	8002602 <LoopForever>
  ldr   r0, =_estack
 8002604:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8002608:	08003ce8 	.word	0x08003ce8
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002610:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8002614:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8002618:	20000a64 	.word	0x20000a64

0800261c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800261c:	e7fe      	b.n	800261c <ADC1_IRQHandler>
	...

08002620 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002620:	b510      	push	{r4, lr}
 8002622:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8002624:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_InitTick+0x4c>)
 8002626:	7819      	ldrb	r1, [r3, #0]
 8002628:	2900      	cmp	r1, #0
 800262a:	d101      	bne.n	8002630 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800262c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800262e:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002630:	20fa      	movs	r0, #250	@ 0xfa
 8002632:	0080      	lsls	r0, r0, #2
 8002634:	f7fd fd68 	bl	8000108 <__udivsi3>
 8002638:	0001      	movs	r1, r0
 800263a:	4b0d      	ldr	r3, [pc, #52]	@ (8002670 <HAL_InitTick+0x50>)
 800263c:	6818      	ldr	r0, [r3, #0]
 800263e:	f7fd fd63 	bl	8000108 <__udivsi3>
 8002642:	f000 f8bd 	bl	80027c0 <HAL_SYSTICK_Config>
 8002646:	2800      	cmp	r0, #0
 8002648:	d10d      	bne.n	8002666 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800264a:	2c03      	cmp	r4, #3
 800264c:	d901      	bls.n	8002652 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800264e:	2001      	movs	r0, #1
 8002650:	e7ed      	b.n	800262e <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002652:	3001      	adds	r0, #1
 8002654:	2200      	movs	r2, #0
 8002656:	0021      	movs	r1, r4
 8002658:	4240      	negs	r0, r0
 800265a:	f000 f891 	bl	8002780 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800265e:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <HAL_InitTick+0x54>)
 8002660:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002662:	2000      	movs	r0, #0
 8002664:	e7e3      	b.n	800262e <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8002666:	2001      	movs	r0, #1
 8002668:	e7e1      	b.n	800262e <HAL_InitTick+0xe>
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	20000010 	.word	0x20000010
 8002670:	2000000c 	.word	0x2000000c
 8002674:	20000014 	.word	0x20000014

08002678 <HAL_Init>:
{
 8002678:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800267a:	2003      	movs	r0, #3
 800267c:	f7ff ffd0 	bl	8002620 <HAL_InitTick>
 8002680:	1e04      	subs	r4, r0, #0
 8002682:	d002      	beq.n	800268a <HAL_Init+0x12>
    status = HAL_ERROR;
 8002684:	2401      	movs	r4, #1
}
 8002686:	0020      	movs	r0, r4
 8002688:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 800268a:	f7ff fda3 	bl	80021d4 <HAL_MspInit>
 800268e:	e7fa      	b.n	8002686 <HAL_Init+0xe>

08002690 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002690:	4b03      	ldr	r3, [pc, #12]	@ (80026a0 <HAL_IncTick+0x10>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	4a03      	ldr	r2, [pc, #12]	@ (80026a4 <HAL_IncTick+0x14>)
 8002696:	6811      	ldr	r1, [r2, #0]
 8002698:	185b      	adds	r3, r3, r1
 800269a:	6013      	str	r3, [r2, #0]
}
 800269c:	4770      	bx	lr
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	20000010 	.word	0x20000010
 80026a4:	20000918 	.word	0x20000918

080026a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80026a8:	4b01      	ldr	r3, [pc, #4]	@ (80026b0 <HAL_GetTick+0x8>)
 80026aa:	6818      	ldr	r0, [r3, #0]
}
 80026ac:	4770      	bx	lr
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	20000918 	.word	0x20000918

080026b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026b4:	b570      	push	{r4, r5, r6, lr}
 80026b6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80026b8:	f7ff fff6 	bl	80026a8 <HAL_GetTick>
 80026bc:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026be:	1c63      	adds	r3, r4, #1
 80026c0:	d002      	beq.n	80026c8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c2:	4b04      	ldr	r3, [pc, #16]	@ (80026d4 <HAL_Delay+0x20>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026c8:	f7ff ffee 	bl	80026a8 <HAL_GetTick>
 80026cc:	1b40      	subs	r0, r0, r5
 80026ce:	42a0      	cmp	r0, r4
 80026d0:	d3fa      	bcc.n	80026c8 <HAL_Delay+0x14>
  {
  }
}
 80026d2:	bd70      	pop	{r4, r5, r6, pc}
 80026d4:	20000010 	.word	0x20000010

080026d8 <HAL_SYSCFG_EnableRemap>:
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 80026d8:	4a02      	ldr	r2, [pc, #8]	@ (80026e4 <HAL_SYSCFG_EnableRemap+0xc>)
 80026da:	6813      	ldr	r3, [r2, #0]
 80026dc:	4303      	orrs	r3, r0
 80026de:	6013      	str	r3, [r2, #0]
}
 80026e0:	4770      	bx	lr
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	40010000 	.word	0x40010000

080026e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026e8:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 80026ea:	2800      	cmp	r0, #0
 80026ec:	db11      	blt.n	8002712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026ee:	0883      	lsrs	r3, r0, #2
 80026f0:	4d13      	ldr	r5, [pc, #76]	@ (8002740 <__NVIC_SetPriority+0x58>)
 80026f2:	33c0      	adds	r3, #192	@ 0xc0
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	595c      	ldr	r4, [r3, r5]
 80026f8:	2203      	movs	r2, #3
 80026fa:	4010      	ands	r0, r2
 80026fc:	00c0      	lsls	r0, r0, #3
 80026fe:	32fc      	adds	r2, #252	@ 0xfc
 8002700:	0016      	movs	r6, r2
 8002702:	4086      	lsls	r6, r0
 8002704:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002706:	0189      	lsls	r1, r1, #6
 8002708:	400a      	ands	r2, r1
 800270a:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800270c:	4322      	orrs	r2, r4
 800270e:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002710:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002712:	230f      	movs	r3, #15
 8002714:	4003      	ands	r3, r0
 8002716:	3b08      	subs	r3, #8
 8002718:	089b      	lsrs	r3, r3, #2
 800271a:	3306      	adds	r3, #6
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4a09      	ldr	r2, [pc, #36]	@ (8002744 <__NVIC_SetPriority+0x5c>)
 8002720:	4694      	mov	ip, r2
 8002722:	4463      	add	r3, ip
 8002724:	685c      	ldr	r4, [r3, #4]
 8002726:	2203      	movs	r2, #3
 8002728:	4010      	ands	r0, r2
 800272a:	00c0      	lsls	r0, r0, #3
 800272c:	32fc      	adds	r2, #252	@ 0xfc
 800272e:	0015      	movs	r5, r2
 8002730:	4085      	lsls	r5, r0
 8002732:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002734:	0189      	lsls	r1, r1, #6
 8002736:	400a      	ands	r2, r1
 8002738:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800273a:	4322      	orrs	r2, r4
 800273c:	605a      	str	r2, [r3, #4]
}
 800273e:	e7e7      	b.n	8002710 <__NVIC_SetPriority+0x28>
 8002740:	e000e100 	.word	0xe000e100
 8002744:	e000ed00 	.word	0xe000ed00

08002748 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002748:	3801      	subs	r0, #1
 800274a:	2380      	movs	r3, #128	@ 0x80
 800274c:	045b      	lsls	r3, r3, #17
 800274e:	4298      	cmp	r0, r3
 8002750:	d20f      	bcs.n	8002772 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002752:	4a09      	ldr	r2, [pc, #36]	@ (8002778 <SysTick_Config+0x30>)
 8002754:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002756:	4809      	ldr	r0, [pc, #36]	@ (800277c <SysTick_Config+0x34>)
 8002758:	6a03      	ldr	r3, [r0, #32]
 800275a:	021b      	lsls	r3, r3, #8
 800275c:	0a1b      	lsrs	r3, r3, #8
 800275e:	21c0      	movs	r1, #192	@ 0xc0
 8002760:	0609      	lsls	r1, r1, #24
 8002762:	430b      	orrs	r3, r1
 8002764:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002766:	2300      	movs	r3, #0
 8002768:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800276a:	3307      	adds	r3, #7
 800276c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800276e:	2000      	movs	r0, #0
}
 8002770:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002772:	2001      	movs	r0, #1
 8002774:	e7fc      	b.n	8002770 <SysTick_Config+0x28>
 8002776:	46c0      	nop			@ (mov r8, r8)
 8002778:	e000e010 	.word	0xe000e010
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002780:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002782:	f7ff ffb1 	bl	80026e8 <__NVIC_SetPriority>
}
 8002786:	bd10      	pop	{r4, pc}

08002788 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002788:	2800      	cmp	r0, #0
 800278a:	db05      	blt.n	8002798 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278c:	221f      	movs	r2, #31
 800278e:	4002      	ands	r2, r0
 8002790:	2301      	movs	r3, #1
 8002792:	4093      	lsls	r3, r2
 8002794:	4a01      	ldr	r2, [pc, #4]	@ (800279c <HAL_NVIC_EnableIRQ+0x14>)
 8002796:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002798:	4770      	bx	lr
 800279a:	46c0      	nop			@ (mov r8, r8)
 800279c:	e000e100 	.word	0xe000e100

080027a0 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80027a0:	2800      	cmp	r0, #0
 80027a2:	db0a      	blt.n	80027ba <HAL_NVIC_DisableIRQ+0x1a>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027a4:	221f      	movs	r2, #31
 80027a6:	4002      	ands	r2, r0
 80027a8:	2301      	movs	r3, #1
 80027aa:	4093      	lsls	r3, r2
 80027ac:	4903      	ldr	r1, [pc, #12]	@ (80027bc <HAL_NVIC_DisableIRQ+0x1c>)
 80027ae:	2280      	movs	r2, #128	@ 0x80
 80027b0:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80027b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80027b6:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80027ba:	4770      	bx	lr
 80027bc:	e000e100 	.word	0xe000e100

080027c0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027c0:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 80027c2:	f7ff ffc1 	bl	8002748 <SysTick_Config>
}
 80027c6:	bd10      	pop	{r4, pc}

080027c8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80027c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ca:	46d6      	mov	lr, sl
 80027cc:	464f      	mov	r7, r9
 80027ce:	4646      	mov	r6, r8
 80027d0:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80027d2:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80027d4:	e03b      	b.n	800284e <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80027d6:	2505      	movs	r5, #5
 80027d8:	e000      	b.n	80027dc <HAL_GPIO_Init+0x14>
 80027da:	2500      	movs	r5, #0
 80027dc:	40a5      	lsls	r5, r4
 80027de:	002c      	movs	r4, r5
 80027e0:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 80027e2:	4d61      	ldr	r5, [pc, #388]	@ (8002968 <HAL_GPIO_Init+0x1a0>)
 80027e4:	3218      	adds	r2, #24
 80027e6:	0092      	lsls	r2, r2, #2
 80027e8:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 80027ee:	464a      	mov	r2, r9
 80027f0:	43d2      	mvns	r2, r2
 80027f2:	003d      	movs	r5, r7
 80027f4:	464c      	mov	r4, r9
 80027f6:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027f8:	684c      	ldr	r4, [r1, #4]
 80027fa:	03e4      	lsls	r4, r4, #15
 80027fc:	d502      	bpl.n	8002804 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 80027fe:	003d      	movs	r5, r7
 8002800:	464c      	mov	r4, r9
 8002802:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 8002804:	4c58      	ldr	r4, [pc, #352]	@ (8002968 <HAL_GPIO_Init+0x1a0>)
 8002806:	2780      	movs	r7, #128	@ 0x80
 8002808:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 800280a:	2584      	movs	r5, #132	@ 0x84
 800280c:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 800280e:	003d      	movs	r5, r7
 8002810:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002812:	684c      	ldr	r4, [r1, #4]
 8002814:	03a4      	lsls	r4, r4, #14
 8002816:	d502      	bpl.n	800281e <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8002818:	003d      	movs	r5, r7
 800281a:	464c      	mov	r4, r9
 800281c:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 800281e:	4c52      	ldr	r4, [pc, #328]	@ (8002968 <HAL_GPIO_Init+0x1a0>)
 8002820:	2784      	movs	r7, #132	@ 0x84
 8002822:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002824:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 8002826:	003d      	movs	r5, r7
 8002828:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800282a:	684c      	ldr	r4, [r1, #4]
 800282c:	02e4      	lsls	r4, r4, #11
 800282e:	d502      	bpl.n	8002836 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 8002830:	003d      	movs	r5, r7
 8002832:	464c      	mov	r4, r9
 8002834:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 8002836:	4c4c      	ldr	r4, [pc, #304]	@ (8002968 <HAL_GPIO_Init+0x1a0>)
 8002838:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 800283a:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 800283c:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800283e:	684c      	ldr	r4, [r1, #4]
 8002840:	02a4      	lsls	r4, r4, #10
 8002842:	d501      	bpl.n	8002848 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 8002844:	464a      	mov	r2, r9
 8002846:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 8002848:	4c47      	ldr	r4, [pc, #284]	@ (8002968 <HAL_GPIO_Init+0x1a0>)
 800284a:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 800284c:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800284e:	680c      	ldr	r4, [r1, #0]
 8002850:	0022      	movs	r2, r4
 8002852:	40da      	lsrs	r2, r3
 8002854:	d100      	bne.n	8002858 <HAL_GPIO_Init+0x90>
 8002856:	e081      	b.n	800295c <HAL_GPIO_Init+0x194>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002858:	2201      	movs	r2, #1
 800285a:	409a      	lsls	r2, r3
 800285c:	0026      	movs	r6, r4
 800285e:	4016      	ands	r6, r2
 8002860:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 8002862:	4214      	tst	r4, r2
 8002864:	d0f2      	beq.n	800284c <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002866:	684c      	ldr	r4, [r1, #4]
 8002868:	2c02      	cmp	r4, #2
 800286a:	d001      	beq.n	8002870 <HAL_GPIO_Init+0xa8>
 800286c:	2c12      	cmp	r4, #18
 800286e:	d118      	bne.n	80028a2 <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 8002870:	08dd      	lsrs	r5, r3, #3
 8002872:	3508      	adds	r5, #8
 8002874:	00ad      	lsls	r5, r5, #2
 8002876:	582c      	ldr	r4, [r5, r0]
 8002878:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800287a:	2707      	movs	r7, #7
 800287c:	401f      	ands	r7, r3
 800287e:	00bf      	lsls	r7, r7, #2
 8002880:	240f      	movs	r4, #15
 8002882:	46a2      	mov	sl, r4
 8002884:	0026      	movs	r6, r4
 8002886:	40be      	lsls	r6, r7
 8002888:	46b0      	mov	r8, r6
 800288a:	4666      	mov	r6, ip
 800288c:	4644      	mov	r4, r8
 800288e:	43a6      	bics	r6, r4
 8002890:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002892:	690c      	ldr	r4, [r1, #16]
 8002894:	4656      	mov	r6, sl
 8002896:	4026      	ands	r6, r4
 8002898:	0034      	movs	r4, r6
 800289a:	40bc      	lsls	r4, r7
 800289c:	4666      	mov	r6, ip
 800289e:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 80028a0:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 80028a2:	6804      	ldr	r4, [r0, #0]
 80028a4:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80028a6:	005d      	lsls	r5, r3, #1
 80028a8:	2403      	movs	r4, #3
 80028aa:	46a2      	mov	sl, r4
 80028ac:	0027      	movs	r7, r4
 80028ae:	40af      	lsls	r7, r5
 80028b0:	46b8      	mov	r8, r7
 80028b2:	43ff      	mvns	r7, r7
 80028b4:	4666      	mov	r6, ip
 80028b6:	4644      	mov	r4, r8
 80028b8:	43a6      	bics	r6, r4
 80028ba:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80028bc:	684c      	ldr	r4, [r1, #4]
 80028be:	4656      	mov	r6, sl
 80028c0:	4026      	ands	r6, r4
 80028c2:	0034      	movs	r4, r6
 80028c4:	40ac      	lsls	r4, r5
 80028c6:	4666      	mov	r6, ip
 80028c8:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 80028ca:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028cc:	684c      	ldr	r4, [r1, #4]
 80028ce:	1e66      	subs	r6, r4, #1
 80028d0:	2e01      	cmp	r6, #1
 80028d2:	d903      	bls.n	80028dc <HAL_GPIO_Init+0x114>
 80028d4:	2c11      	cmp	r4, #17
 80028d6:	d001      	beq.n	80028dc <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028d8:	2c12      	cmp	r4, #18
 80028da:	d112      	bne.n	8002902 <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 80028dc:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80028de:	403c      	ands	r4, r7
 80028e0:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80028e2:	68cc      	ldr	r4, [r1, #12]
 80028e4:	40ac      	lsls	r4, r5
 80028e6:	4666      	mov	r6, ip
 80028e8:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 80028ea:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 80028ec:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028ee:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80028f0:	684a      	ldr	r2, [r1, #4]
 80028f2:	0912      	lsrs	r2, r2, #4
 80028f4:	4694      	mov	ip, r2
 80028f6:	2201      	movs	r2, #1
 80028f8:	4666      	mov	r6, ip
 80028fa:	4032      	ands	r2, r6
 80028fc:	409a      	lsls	r2, r3
 80028fe:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 8002900:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002902:	684a      	ldr	r2, [r1, #4]
 8002904:	2a03      	cmp	r2, #3
 8002906:	d005      	beq.n	8002914 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 8002908:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800290a:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800290c:	688a      	ldr	r2, [r1, #8]
 800290e:	40aa      	lsls	r2, r5
 8002910:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 8002912:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002914:	684a      	ldr	r2, [r1, #4]
 8002916:	00d2      	lsls	r2, r2, #3
 8002918:	d598      	bpl.n	800284c <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 800291a:	089a      	lsrs	r2, r3, #2
 800291c:	0014      	movs	r4, r2
 800291e:	3418      	adds	r4, #24
 8002920:	00a4      	lsls	r4, r4, #2
 8002922:	4d11      	ldr	r5, [pc, #68]	@ (8002968 <HAL_GPIO_Init+0x1a0>)
 8002924:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002926:	2403      	movs	r4, #3
 8002928:	401c      	ands	r4, r3
 800292a:	00e4      	lsls	r4, r4, #3
 800292c:	250f      	movs	r5, #15
 800292e:	40a5      	lsls	r5, r4
 8002930:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002932:	25a0      	movs	r5, #160	@ 0xa0
 8002934:	05ed      	lsls	r5, r5, #23
 8002936:	42a8      	cmp	r0, r5
 8002938:	d100      	bne.n	800293c <HAL_GPIO_Init+0x174>
 800293a:	e74e      	b.n	80027da <HAL_GPIO_Init+0x12>
 800293c:	4d0b      	ldr	r5, [pc, #44]	@ (800296c <HAL_GPIO_Init+0x1a4>)
 800293e:	42a8      	cmp	r0, r5
 8002940:	d008      	beq.n	8002954 <HAL_GPIO_Init+0x18c>
 8002942:	4d0b      	ldr	r5, [pc, #44]	@ (8002970 <HAL_GPIO_Init+0x1a8>)
 8002944:	42a8      	cmp	r0, r5
 8002946:	d007      	beq.n	8002958 <HAL_GPIO_Init+0x190>
 8002948:	4d0a      	ldr	r5, [pc, #40]	@ (8002974 <HAL_GPIO_Init+0x1ac>)
 800294a:	42a8      	cmp	r0, r5
 800294c:	d100      	bne.n	8002950 <HAL_GPIO_Init+0x188>
 800294e:	e742      	b.n	80027d6 <HAL_GPIO_Init+0xe>
 8002950:	2506      	movs	r5, #6
 8002952:	e743      	b.n	80027dc <HAL_GPIO_Init+0x14>
 8002954:	2501      	movs	r5, #1
 8002956:	e741      	b.n	80027dc <HAL_GPIO_Init+0x14>
 8002958:	2502      	movs	r5, #2
 800295a:	e73f      	b.n	80027dc <HAL_GPIO_Init+0x14>
  }
}
 800295c:	bce0      	pop	{r5, r6, r7}
 800295e:	46ba      	mov	sl, r7
 8002960:	46b1      	mov	r9, r6
 8002962:	46a8      	mov	r8, r5
 8002964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002966:	46c0      	nop			@ (mov r8, r8)
 8002968:	40021800 	.word	0x40021800
 800296c:	50000400 	.word	0x50000400
 8002970:	50000800 	.word	0x50000800
 8002974:	50001400 	.word	0x50001400

08002978 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800297a:	46ce      	mov	lr, r9
 800297c:	4647      	mov	r7, r8
 800297e:	b580      	push	{r7, lr}
 8002980:	4689      	mov	r9, r1
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002982:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002984:	e023      	b.n	80029ce <HAL_GPIO_DeInit+0x56>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002986:	2105      	movs	r1, #5
 8002988:	4688      	mov	r8, r1
 800298a:	e001      	b.n	8002990 <HAL_GPIO_DeInit+0x18>
 800298c:	2100      	movs	r1, #0
 800298e:	4688      	mov	r8, r1
 8002990:	4641      	mov	r1, r8
 8002992:	40a1      	lsls	r1, r4
 8002994:	42a9      	cmp	r1, r5
 8002996:	d047      	beq.n	8002a28 <HAL_GPIO_DeInit+0xb0>
        EXTI->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002998:	6804      	ldr	r4, [r0, #0]
 800299a:	005e      	lsls	r6, r3, #1
 800299c:	2503      	movs	r5, #3
 800299e:	40b5      	lsls	r5, r6
 80029a0:	432c      	orrs	r4, r5
 80029a2:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80029a4:	08dc      	lsrs	r4, r3, #3
 80029a6:	3408      	adds	r4, #8
 80029a8:	00a4      	lsls	r4, r4, #2
 80029aa:	5827      	ldr	r7, [r4, r0]
 80029ac:	2607      	movs	r6, #7
 80029ae:	401e      	ands	r6, r3
 80029b0:	00b6      	lsls	r6, r6, #2
 80029b2:	210f      	movs	r1, #15
 80029b4:	40b1      	lsls	r1, r6
 80029b6:	438f      	bics	r7, r1
 80029b8:	5027      	str	r7, [r4, r0]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80029ba:	6884      	ldr	r4, [r0, #8]
 80029bc:	43ac      	bics	r4, r5
 80029be:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80029c0:	6844      	ldr	r4, [r0, #4]
 80029c2:	4394      	bics	r4, r2
 80029c4:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80029c6:	68c2      	ldr	r2, [r0, #12]
 80029c8:	43aa      	bics	r2, r5
 80029ca:	60c2      	str	r2, [r0, #12]
    }

    position++;
 80029cc:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 80029ce:	464a      	mov	r2, r9
 80029d0:	40da      	lsrs	r2, r3
 80029d2:	d045      	beq.n	8002a60 <HAL_GPIO_DeInit+0xe8>
    iocurrent = (GPIO_Pin) & (1UL << position);
 80029d4:	2201      	movs	r2, #1
 80029d6:	409a      	lsls	r2, r3
 80029d8:	464c      	mov	r4, r9
 80029da:	4014      	ands	r4, r2
 80029dc:	46a4      	mov	ip, r4
    if (iocurrent != 0U)
 80029de:	4649      	mov	r1, r9
 80029e0:	4211      	tst	r1, r2
 80029e2:	d0f3      	beq.n	80029cc <HAL_GPIO_DeInit+0x54>
      tmp = EXTI->EXTICR[position >> 2U];
 80029e4:	089f      	lsrs	r7, r3, #2
 80029e6:	003c      	movs	r4, r7
 80029e8:	3418      	adds	r4, #24
 80029ea:	00a4      	lsls	r4, r4, #2
 80029ec:	4d1e      	ldr	r5, [pc, #120]	@ (8002a68 <HAL_GPIO_DeInit+0xf0>)
 80029ee:	5965      	ldr	r5, [r4, r5]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80029f0:	2603      	movs	r6, #3
 80029f2:	401e      	ands	r6, r3
 80029f4:	00f4      	lsls	r4, r6, #3
 80029f6:	260f      	movs	r6, #15
 80029f8:	40a6      	lsls	r6, r4
 80029fa:	4035      	ands	r5, r6
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80029fc:	21a0      	movs	r1, #160	@ 0xa0
 80029fe:	05c9      	lsls	r1, r1, #23
 8002a00:	4288      	cmp	r0, r1
 8002a02:	d0c3      	beq.n	800298c <HAL_GPIO_DeInit+0x14>
 8002a04:	4919      	ldr	r1, [pc, #100]	@ (8002a6c <HAL_GPIO_DeInit+0xf4>)
 8002a06:	4288      	cmp	r0, r1
 8002a08:	d008      	beq.n	8002a1c <HAL_GPIO_DeInit+0xa4>
 8002a0a:	4919      	ldr	r1, [pc, #100]	@ (8002a70 <HAL_GPIO_DeInit+0xf8>)
 8002a0c:	4288      	cmp	r0, r1
 8002a0e:	d008      	beq.n	8002a22 <HAL_GPIO_DeInit+0xaa>
 8002a10:	4918      	ldr	r1, [pc, #96]	@ (8002a74 <HAL_GPIO_DeInit+0xfc>)
 8002a12:	4288      	cmp	r0, r1
 8002a14:	d0b7      	beq.n	8002986 <HAL_GPIO_DeInit+0xe>
 8002a16:	2106      	movs	r1, #6
 8002a18:	4688      	mov	r8, r1
 8002a1a:	e7b9      	b.n	8002990 <HAL_GPIO_DeInit+0x18>
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	4688      	mov	r8, r1
 8002a20:	e7b6      	b.n	8002990 <HAL_GPIO_DeInit+0x18>
 8002a22:	2102      	movs	r1, #2
 8002a24:	4688      	mov	r8, r1
 8002a26:	e7b3      	b.n	8002990 <HAL_GPIO_DeInit+0x18>
        EXTI->IMR1 &= ~(iocurrent);
 8002a28:	4d0f      	ldr	r5, [pc, #60]	@ (8002a68 <HAL_GPIO_DeInit+0xf0>)
 8002a2a:	2180      	movs	r1, #128	@ 0x80
 8002a2c:	4688      	mov	r8, r1
 8002a2e:	586c      	ldr	r4, [r5, r1]
 8002a30:	4661      	mov	r1, ip
 8002a32:	438c      	bics	r4, r1
 8002a34:	4641      	mov	r1, r8
 8002a36:	506c      	str	r4, [r5, r1]
        EXTI->EMR1 &= ~(iocurrent);
 8002a38:	3104      	adds	r1, #4
 8002a3a:	4688      	mov	r8, r1
 8002a3c:	586c      	ldr	r4, [r5, r1]
 8002a3e:	4661      	mov	r1, ip
 8002a40:	438c      	bics	r4, r1
 8002a42:	4641      	mov	r1, r8
 8002a44:	506c      	str	r4, [r5, r1]
        EXTI->RTSR1 &= ~(iocurrent);
 8002a46:	682c      	ldr	r4, [r5, #0]
 8002a48:	4661      	mov	r1, ip
 8002a4a:	438c      	bics	r4, r1
 8002a4c:	602c      	str	r4, [r5, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002a4e:	686c      	ldr	r4, [r5, #4]
 8002a50:	438c      	bics	r4, r1
 8002a52:	606c      	str	r4, [r5, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002a54:	3718      	adds	r7, #24
 8002a56:	00bc      	lsls	r4, r7, #2
 8002a58:	5967      	ldr	r7, [r4, r5]
 8002a5a:	43b7      	bics	r7, r6
 8002a5c:	5167      	str	r7, [r4, r5]
 8002a5e:	e79b      	b.n	8002998 <HAL_GPIO_DeInit+0x20>
  }
}
 8002a60:	bcc0      	pop	{r6, r7}
 8002a62:	46b9      	mov	r9, r7
 8002a64:	46b0      	mov	r8, r6
 8002a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a68:	40021800 	.word	0x40021800
 8002a6c:	50000400 	.word	0x50000400
 8002a70:	50000800 	.word	0x50000800
 8002a74:	50001400 	.word	0x50001400

08002a78 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8002a78:	6903      	ldr	r3, [r0, #16]
 8002a7a:	420b      	tst	r3, r1
 8002a7c:	d001      	beq.n	8002a82 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8002a7e:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002a80:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 8002a82:	2000      	movs	r0, #0
 8002a84:	e7fc      	b.n	8002a80 <HAL_GPIO_ReadPin+0x8>

08002a86 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a86:	2a00      	cmp	r2, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a8a:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a8c:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a8e:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002a90:	e7fc      	b.n	8002a8c <HAL_GPIO_WritePin+0x6>

08002a92 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a92:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a94:	0013      	movs	r3, r2
 8002a96:	400b      	ands	r3, r1
 8002a98:	041b      	lsls	r3, r3, #16
 8002a9a:	4391      	bics	r1, r2
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	6183      	str	r3, [r0, #24]
}
 8002aa0:	4770      	bx	lr
	...

08002aa4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002aa4:	b510      	push	{r4, lr}
 8002aa6:	0004      	movs	r4, r0
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002aa8:	4b09      	ldr	r3, [pc, #36]	@ (8002ad0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4218      	tst	r0, r3
 8002aae:	d104      	bne.n	8002aba <HAL_GPIO_EXTI_IRQHandler+0x16>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002ab0:	4b07      	ldr	r3, [pc, #28]	@ (8002ad0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	4223      	tst	r3, r4
 8002ab6:	d105      	bne.n	8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x20>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
  }
}
 8002ab8:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002aba:	4b05      	ldr	r3, [pc, #20]	@ (8002ad0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002abc:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002abe:	f7ff f805 	bl	8001acc <HAL_GPIO_EXTI_Rising_Callback>
 8002ac2:	e7f5      	b.n	8002ab0 <HAL_GPIO_EXTI_IRQHandler+0xc>
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002ac4:	4b02      	ldr	r3, [pc, #8]	@ (8002ad0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ac6:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002ac8:	0020      	movs	r0, r4
 8002aca:	f7ff f849 	bl	8001b60 <HAL_GPIO_EXTI_Falling_Callback>
}
 8002ace:	e7f3      	b.n	8002ab8 <HAL_GPIO_EXTI_IRQHandler+0x14>
 8002ad0:	40021800 	.word	0x40021800

08002ad4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ad8:	d100      	bne.n	8002adc <HAL_RCC_OscConfig+0x8>
 8002ada:	e139      	b.n	8002d50 <HAL_RCC_OscConfig+0x27c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002adc:	6803      	ldr	r3, [r0, #0]
 8002ade:	07db      	lsls	r3, r3, #31
 8002ae0:	d52c      	bpl.n	8002b3c <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ae2:	4ba1      	ldr	r3, [pc, #644]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	2338      	movs	r3, #56	@ 0x38
 8002ae8:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002aea:	2b08      	cmp	r3, #8
 8002aec:	d022      	beq.n	8002b34 <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aee:	6843      	ldr	r3, [r0, #4]
 8002af0:	2280      	movs	r2, #128	@ 0x80
 8002af2:	0252      	lsls	r2, r2, #9
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d02e      	beq.n	8002b56 <HAL_RCC_OscConfig+0x82>
 8002af8:	22a0      	movs	r2, #160	@ 0xa0
 8002afa:	02d2      	lsls	r2, r2, #11
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d031      	beq.n	8002b64 <HAL_RCC_OscConfig+0x90>
 8002b00:	4b99      	ldr	r3, [pc, #612]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	4999      	ldr	r1, [pc, #612]	@ (8002d6c <HAL_RCC_OscConfig+0x298>)
 8002b06:	400a      	ands	r2, r1
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4998      	ldr	r1, [pc, #608]	@ (8002d70 <HAL_RCC_OscConfig+0x29c>)
 8002b0e:	400a      	ands	r2, r1
 8002b10:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b12:	6863      	ldr	r3, [r4, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d031      	beq.n	8002b7c <HAL_RCC_OscConfig+0xa8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b18:	f7ff fdc6 	bl	80026a8 <HAL_GetTick>
 8002b1c:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b1e:	4b92      	ldr	r3, [pc, #584]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	039b      	lsls	r3, r3, #14
 8002b24:	d40a      	bmi.n	8002b3c <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002b26:	f7ff fdbf 	bl	80026a8 <HAL_GetTick>
 8002b2a:	1b40      	subs	r0, r0, r5
 8002b2c:	2864      	cmp	r0, #100	@ 0x64
 8002b2e:	d9f6      	bls.n	8002b1e <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 8002b30:	2003      	movs	r0, #3
 8002b32:	e10e      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002b34:	6843      	ldr	r3, [r0, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d100      	bne.n	8002b3c <HAL_RCC_OscConfig+0x68>
 8002b3a:	e10b      	b.n	8002d54 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	079b      	lsls	r3, r3, #30
 8002b40:	d547      	bpl.n	8002bd2 <HAL_RCC_OscConfig+0xfe>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b42:	4b89      	ldr	r3, [pc, #548]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2238      	movs	r2, #56	@ 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002b48:	421a      	tst	r2, r3
 8002b4a:	d161      	bne.n	8002c10 <HAL_RCC_OscConfig+0x13c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002b4c:	68e3      	ldr	r3, [r4, #12]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d122      	bne.n	8002b98 <HAL_RCC_OscConfig+0xc4>
      {
        return HAL_ERROR;
 8002b52:	2001      	movs	r0, #1
 8002b54:	e0fd      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b56:	4a84      	ldr	r2, [pc, #528]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b58:	6811      	ldr	r1, [r2, #0]
 8002b5a:	2380      	movs	r3, #128	@ 0x80
 8002b5c:	025b      	lsls	r3, r3, #9
 8002b5e:	430b      	orrs	r3, r1
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	e7d6      	b.n	8002b12 <HAL_RCC_OscConfig+0x3e>
 8002b64:	4b80      	ldr	r3, [pc, #512]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b66:	6819      	ldr	r1, [r3, #0]
 8002b68:	2280      	movs	r2, #128	@ 0x80
 8002b6a:	02d2      	lsls	r2, r2, #11
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	6819      	ldr	r1, [r3, #0]
 8002b72:	2280      	movs	r2, #128	@ 0x80
 8002b74:	0252      	lsls	r2, r2, #9
 8002b76:	430a      	orrs	r2, r1
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	e7ca      	b.n	8002b12 <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 8002b7c:	f7ff fd94 	bl	80026a8 <HAL_GetTick>
 8002b80:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b82:	4b79      	ldr	r3, [pc, #484]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	039b      	lsls	r3, r3, #14
 8002b88:	d5d8      	bpl.n	8002b3c <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002b8a:	f7ff fd8d 	bl	80026a8 <HAL_GetTick>
 8002b8e:	1b40      	subs	r0, r0, r5
 8002b90:	2864      	cmp	r0, #100	@ 0x64
 8002b92:	d9f6      	bls.n	8002b82 <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 8002b94:	2003      	movs	r0, #3
 8002b96:	e0dc      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b98:	4b73      	ldr	r3, [pc, #460]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	4975      	ldr	r1, [pc, #468]	@ (8002d74 <HAL_RCC_OscConfig+0x2a0>)
 8002b9e:	400a      	ands	r2, r1
 8002ba0:	6961      	ldr	r1, [r4, #20]
 8002ba2:	0209      	lsls	r1, r1, #8
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	4973      	ldr	r1, [pc, #460]	@ (8002d78 <HAL_RCC_OscConfig+0x2a4>)
 8002bac:	400a      	ands	r2, r1
 8002bae:	6921      	ldr	r1, [r4, #16]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	0adb      	lsrs	r3, r3, #11
 8002bb8:	2207      	movs	r2, #7
 8002bba:	401a      	ands	r2, r3
 8002bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8002d7c <HAL_RCC_OscConfig+0x2a8>)
 8002bbe:	40d3      	lsrs	r3, r2
 8002bc0:	4a6f      	ldr	r2, [pc, #444]	@ (8002d80 <HAL_RCC_OscConfig+0x2ac>)
 8002bc2:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002bc4:	4b6f      	ldr	r3, [pc, #444]	@ (8002d84 <HAL_RCC_OscConfig+0x2b0>)
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	f7ff fd2a 	bl	8002620 <HAL_InitTick>
 8002bcc:	2800      	cmp	r0, #0
 8002bce:	d000      	beq.n	8002bd2 <HAL_RCC_OscConfig+0xfe>
 8002bd0:	e0c2      	b.n	8002d58 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	071b      	lsls	r3, r3, #28
 8002bd6:	d557      	bpl.n	8002c88 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002bd8:	4b63      	ldr	r3, [pc, #396]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	2338      	movs	r3, #56	@ 0x38
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b18      	cmp	r3, #24
 8002be2:	d04e      	beq.n	8002c82 <HAL_RCC_OscConfig+0x1ae>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002be4:	69a3      	ldr	r3, [r4, #24]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d077      	beq.n	8002cda <HAL_RCC_OscConfig+0x206>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002bea:	4a5f      	ldr	r2, [pc, #380]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002bec:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8002bee:	2101      	movs	r1, #1
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7ff fd58 	bl	80026a8 <HAL_GetTick>
 8002bf8:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002bfa:	4b5b      	ldr	r3, [pc, #364]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002bfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bfe:	079b      	lsls	r3, r3, #30
 8002c00:	d442      	bmi.n	8002c88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002c02:	f7ff fd51 	bl	80026a8 <HAL_GetTick>
 8002c06:	1b40      	subs	r0, r0, r5
 8002c08:	2802      	cmp	r0, #2
 8002c0a:	d9f6      	bls.n	8002bfa <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8002c0c:	2003      	movs	r0, #3
 8002c0e:	e0a0      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c10:	68e3      	ldr	r3, [r4, #12]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d022      	beq.n	8002c5c <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002c16:	4a54      	ldr	r2, [pc, #336]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002c18:	6813      	ldr	r3, [r2, #0]
 8002c1a:	4957      	ldr	r1, [pc, #348]	@ (8002d78 <HAL_RCC_OscConfig+0x2a4>)
 8002c1c:	400b      	ands	r3, r1
 8002c1e:	6921      	ldr	r1, [r4, #16]
 8002c20:	430b      	orrs	r3, r1
 8002c22:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 8002c24:	6811      	ldr	r1, [r2, #0]
 8002c26:	2380      	movs	r3, #128	@ 0x80
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	430b      	orrs	r3, r1
 8002c2c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c2e:	f7ff fd3b 	bl	80026a8 <HAL_GetTick>
 8002c32:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c34:	4b4c      	ldr	r3, [pc, #304]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	055b      	lsls	r3, r3, #21
 8002c3a:	d406      	bmi.n	8002c4a <HAL_RCC_OscConfig+0x176>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002c3c:	f7ff fd34 	bl	80026a8 <HAL_GetTick>
 8002c40:	1b40      	subs	r0, r0, r5
 8002c42:	2802      	cmp	r0, #2
 8002c44:	d9f6      	bls.n	8002c34 <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 8002c46:	2003      	movs	r0, #3
 8002c48:	e083      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c4a:	4947      	ldr	r1, [pc, #284]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002c4c:	684b      	ldr	r3, [r1, #4]
 8002c4e:	4a49      	ldr	r2, [pc, #292]	@ (8002d74 <HAL_RCC_OscConfig+0x2a0>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	6962      	ldr	r2, [r4, #20]
 8002c54:	0212      	lsls	r2, r2, #8
 8002c56:	4313      	orrs	r3, r2
 8002c58:	604b      	str	r3, [r1, #4]
 8002c5a:	e7ba      	b.n	8002bd2 <HAL_RCC_OscConfig+0xfe>
        __HAL_RCC_HSI_DISABLE();
 8002c5c:	4a42      	ldr	r2, [pc, #264]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002c5e:	6813      	ldr	r3, [r2, #0]
 8002c60:	4949      	ldr	r1, [pc, #292]	@ (8002d88 <HAL_RCC_OscConfig+0x2b4>)
 8002c62:	400b      	ands	r3, r1
 8002c64:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c66:	f7ff fd1f 	bl	80026a8 <HAL_GetTick>
 8002c6a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c6c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	055b      	lsls	r3, r3, #21
 8002c72:	d5ae      	bpl.n	8002bd2 <HAL_RCC_OscConfig+0xfe>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002c74:	f7ff fd18 	bl	80026a8 <HAL_GetTick>
 8002c78:	1b40      	subs	r0, r0, r5
 8002c7a:	2802      	cmp	r0, #2
 8002c7c:	d9f6      	bls.n	8002c6c <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8002c7e:	2003      	movs	r0, #3
 8002c80:	e067      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002c82:	69a3      	ldr	r3, [r4, #24]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d069      	beq.n	8002d5c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	075b      	lsls	r3, r3, #29
 8002c8c:	d568      	bpl.n	8002d60 <HAL_RCC_OscConfig+0x28c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002c8e:	4b36      	ldr	r3, [pc, #216]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002c90:	689a      	ldr	r2, [r3, #8]
 8002c92:	2338      	movs	r3, #56	@ 0x38
 8002c94:	4013      	ands	r3, r2
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	d032      	beq.n	8002d00 <HAL_RCC_OscConfig+0x22c>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c9a:	68a3      	ldr	r3, [r4, #8]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d034      	beq.n	8002d0a <HAL_RCC_OscConfig+0x236>
 8002ca0:	2b05      	cmp	r3, #5
 8002ca2:	d038      	beq.n	8002d16 <HAL_RCC_OscConfig+0x242>
 8002ca4:	4b30      	ldr	r3, [pc, #192]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002ca6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ca8:	2101      	movs	r1, #1
 8002caa:	438a      	bics	r2, r1
 8002cac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002cae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb0:	3103      	adds	r1, #3
 8002cb2:	438a      	bics	r2, r1
 8002cb4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cb6:	68a3      	ldr	r3, [r4, #8]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d038      	beq.n	8002d2e <HAL_RCC_OscConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbc:	f7ff fcf4 	bl	80026a8 <HAL_GetTick>
 8002cc0:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002cc2:	4b29      	ldr	r3, [pc, #164]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cc6:	079b      	lsls	r3, r3, #30
 8002cc8:	d42f      	bmi.n	8002d2a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cca:	f7ff fced 	bl	80026a8 <HAL_GetTick>
 8002cce:	1b00      	subs	r0, r0, r4
 8002cd0:	4b2e      	ldr	r3, [pc, #184]	@ (8002d8c <HAL_RCC_OscConfig+0x2b8>)
 8002cd2:	4298      	cmp	r0, r3
 8002cd4:	d9f5      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002cd6:	2003      	movs	r0, #3
 8002cd8:	e03b      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_LSI_DISABLE();
 8002cda:	4a23      	ldr	r2, [pc, #140]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002cdc:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8002cde:	2101      	movs	r1, #1
 8002ce0:	438b      	bics	r3, r1
 8002ce2:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002ce4:	f7ff fce0 	bl	80026a8 <HAL_GetTick>
 8002ce8:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002cea:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cee:	079b      	lsls	r3, r3, #30
 8002cf0:	d5ca      	bpl.n	8002c88 <HAL_RCC_OscConfig+0x1b4>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002cf2:	f7ff fcd9 	bl	80026a8 <HAL_GetTick>
 8002cf6:	1b40      	subs	r0, r0, r5
 8002cf8:	2802      	cmp	r0, #2
 8002cfa:	d9f6      	bls.n	8002cea <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8002cfc:	2003      	movs	r0, #3
 8002cfe:	e028      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002d00:	68a3      	ldr	r3, [r4, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d02e      	beq.n	8002d64 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002d06:	2000      	movs	r0, #0
 8002d08:	e023      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d0a:	4a17      	ldr	r2, [pc, #92]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002d0c:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8002d0e:	2101      	movs	r1, #1
 8002d10:	430b      	orrs	r3, r1
 8002d12:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002d14:	e7cf      	b.n	8002cb6 <HAL_RCC_OscConfig+0x1e2>
 8002d16:	4b14      	ldr	r3, [pc, #80]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002d18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d1a:	2104      	movs	r1, #4
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d22:	3903      	subs	r1, #3
 8002d24:	430a      	orrs	r2, r1
 8002d26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d28:	e7c5      	b.n	8002cb6 <HAL_RCC_OscConfig+0x1e2>
  return HAL_OK;
 8002d2a:	2000      	movs	r0, #0
 8002d2c:	e011      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8002d2e:	f7ff fcbb 	bl	80026a8 <HAL_GetTick>
 8002d32:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002d34:	4b0c      	ldr	r3, [pc, #48]	@ (8002d68 <HAL_RCC_OscConfig+0x294>)
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	079b      	lsls	r3, r3, #30
 8002d3a:	d507      	bpl.n	8002d4c <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3c:	f7ff fcb4 	bl	80026a8 <HAL_GetTick>
 8002d40:	1b00      	subs	r0, r0, r4
 8002d42:	4b12      	ldr	r3, [pc, #72]	@ (8002d8c <HAL_RCC_OscConfig+0x2b8>)
 8002d44:	4298      	cmp	r0, r3
 8002d46:	d9f5      	bls.n	8002d34 <HAL_RCC_OscConfig+0x260>
            return HAL_TIMEOUT;
 8002d48:	2003      	movs	r0, #3
 8002d4a:	e002      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8002d4c:	2000      	movs	r0, #0
 8002d4e:	e000      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 8002d50:	2001      	movs	r0, #1
}
 8002d52:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002d54:	2001      	movs	r0, #1
 8002d56:	e7fc      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
          return HAL_ERROR;
 8002d58:	2001      	movs	r0, #1
 8002d5a:	e7fa      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8002d5c:	2001      	movs	r0, #1
 8002d5e:	e7f8      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8002d60:	2000      	movs	r0, #0
 8002d62:	e7f6      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8002d64:	2001      	movs	r0, #1
 8002d66:	e7f4      	b.n	8002d52 <HAL_RCC_OscConfig+0x27e>
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	fffeffff 	.word	0xfffeffff
 8002d70:	fffbffff 	.word	0xfffbffff
 8002d74:	ffff80ff 	.word	0xffff80ff
 8002d78:	ffffc7ff 	.word	0xffffc7ff
 8002d7c:	02dc6c00 	.word	0x02dc6c00
 8002d80:	2000000c 	.word	0x2000000c
 8002d84:	20000014 	.word	0x20000014
 8002d88:	fffffeff 	.word	0xfffffeff
 8002d8c:	00001388 	.word	0x00001388

08002d90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d90:	b510      	push	{r4, lr}
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002d92:	4a18      	ldr	r2, [pc, #96]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002d94:	6813      	ldr	r3, [r2, #0]
 8002d96:	089b      	lsrs	r3, r3, #2
 8002d98:	2107      	movs	r1, #7
 8002d9a:	4019      	ands	r1, r3
 8002d9c:	3101      	adds	r1, #1
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d9e:	6893      	ldr	r3, [r2, #8]
 8002da0:	2238      	movs	r2, #56	@ 0x38
 8002da2:	421a      	tst	r2, r3
 8002da4:	d109      	bne.n	8002dba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002da6:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	0ad2      	lsrs	r2, r2, #11
 8002dac:	2307      	movs	r3, #7
 8002dae:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002db0:	4811      	ldr	r0, [pc, #68]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x68>)
 8002db2:	40d8      	lsrs	r0, r3
  else
  {
    sysclockfreq = 0U;
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8002db4:	f7fd f9a8 	bl	8000108 <__udivsi3>
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8002db8:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002dba:	4b0e      	ldr	r3, [pc, #56]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	2338      	movs	r3, #56	@ 0x38
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	2b08      	cmp	r3, #8
 8002dc4:	d010      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0x58>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	2338      	movs	r3, #56	@ 0x38
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b20      	cmp	r3, #32
 8002dd0:	d00c      	beq.n	8002dec <HAL_RCC_GetSysClockFreq+0x5c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002dd2:	4b08      	ldr	r3, [pc, #32]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	2338      	movs	r3, #56	@ 0x38
 8002dd8:	4013      	ands	r3, r2
 8002dda:	2b18      	cmp	r3, #24
 8002ddc:	d001      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x52>
    sysclockfreq = 0U;
 8002dde:	2000      	movs	r0, #0
 8002de0:	e7e8      	b.n	8002db4 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = LSI_VALUE;
 8002de2:	20fa      	movs	r0, #250	@ 0xfa
 8002de4:	01c0      	lsls	r0, r0, #7
 8002de6:	e7e5      	b.n	8002db4 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = HSE_VALUE;
 8002de8:	4804      	ldr	r0, [pc, #16]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x6c>)
 8002dea:	e7e3      	b.n	8002db4 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = LSE_VALUE;
 8002dec:	2080      	movs	r0, #128	@ 0x80
 8002dee:	0200      	lsls	r0, r0, #8
 8002df0:	e7e0      	b.n	8002db4 <HAL_RCC_GetSysClockFreq+0x24>
 8002df2:	46c0      	nop			@ (mov r8, r8)
 8002df4:	40021000 	.word	0x40021000
 8002df8:	02dc6c00 	.word	0x02dc6c00
 8002dfc:	007a1200 	.word	0x007a1200

08002e00 <HAL_RCC_ClockConfig>:
{
 8002e00:	b570      	push	{r4, r5, r6, lr}
 8002e02:	0004      	movs	r4, r0
 8002e04:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d100      	bne.n	8002e0c <HAL_RCC_ClockConfig+0xc>
 8002e0a:	e0aa      	b.n	8002f62 <HAL_RCC_ClockConfig+0x162>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b57      	ldr	r3, [pc, #348]	@ (8002f6c <HAL_RCC_ClockConfig+0x16c>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2307      	movs	r3, #7
 8002e12:	4013      	ands	r3, r2
 8002e14:	428b      	cmp	r3, r1
 8002e16:	d328      	bcc.n	8002e6a <HAL_RCC_ClockConfig+0x6a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e18:	6823      	ldr	r3, [r4, #0]
 8002e1a:	079a      	lsls	r2, r3, #30
 8002e1c:	d510      	bpl.n	8002e40 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1e:	075b      	lsls	r3, r3, #29
 8002e20:	d507      	bpl.n	8002e32 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e22:	4953      	ldr	r1, [pc, #332]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002e24:	688a      	ldr	r2, [r1, #8]
 8002e26:	4b53      	ldr	r3, [pc, #332]	@ (8002f74 <HAL_RCC_ClockConfig+0x174>)
 8002e28:	401a      	ands	r2, r3
 8002e2a:	23b0      	movs	r3, #176	@ 0xb0
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e32:	4a4f      	ldr	r2, [pc, #316]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002e34:	6893      	ldr	r3, [r2, #8]
 8002e36:	4950      	ldr	r1, [pc, #320]	@ (8002f78 <HAL_RCC_ClockConfig+0x178>)
 8002e38:	400b      	ands	r3, r1
 8002e3a:	68e1      	ldr	r1, [r4, #12]
 8002e3c:	430b      	orrs	r3, r1
 8002e3e:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e40:	6823      	ldr	r3, [r4, #0]
 8002e42:	07db      	lsls	r3, r3, #31
 8002e44:	d552      	bpl.n	8002eec <HAL_RCC_ClockConfig+0xec>
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8002e46:	4a4a      	ldr	r2, [pc, #296]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002e48:	6813      	ldr	r3, [r2, #0]
 8002e4a:	211c      	movs	r1, #28
 8002e4c:	438b      	bics	r3, r1
 8002e4e:	68a1      	ldr	r1, [r4, #8]
 8002e50:	430b      	orrs	r3, r1
 8002e52:	6013      	str	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e54:	6863      	ldr	r3, [r4, #4]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d01e      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x98>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d138      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0xd0>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e5e:	4a44      	ldr	r2, [pc, #272]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	0552      	lsls	r2, r2, #21
 8002e64:	d41b      	bmi.n	8002e9e <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 8002e66:	2001      	movs	r0, #1
 8002e68:	e063      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6a:	4a40      	ldr	r2, [pc, #256]	@ (8002f6c <HAL_RCC_ClockConfig+0x16c>)
 8002e6c:	6813      	ldr	r3, [r2, #0]
 8002e6e:	2107      	movs	r1, #7
 8002e70:	438b      	bics	r3, r1
 8002e72:	432b      	orrs	r3, r5
 8002e74:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002e76:	f7ff fc17 	bl	80026a8 <HAL_GetTick>
 8002e7a:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f6c <HAL_RCC_ClockConfig+0x16c>)
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	2307      	movs	r3, #7
 8002e82:	4013      	ands	r3, r2
 8002e84:	42ab      	cmp	r3, r5
 8002e86:	d0c7      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002e88:	f7ff fc0e 	bl	80026a8 <HAL_GetTick>
 8002e8c:	1b80      	subs	r0, r0, r6
 8002e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8002f7c <HAL_RCC_ClockConfig+0x17c>)
 8002e90:	4290      	cmp	r0, r2
 8002e92:	d9f3      	bls.n	8002e7c <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8002e94:	2003      	movs	r0, #3
 8002e96:	e04c      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	0392      	lsls	r2, r2, #14
 8002e9c:	d563      	bpl.n	8002f66 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e9e:	4934      	ldr	r1, [pc, #208]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002ea0:	688a      	ldr	r2, [r1, #8]
 8002ea2:	2007      	movs	r0, #7
 8002ea4:	4382      	bics	r2, r0
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002eaa:	f7ff fbfd 	bl	80026a8 <HAL_GetTick>
 8002eae:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2238      	movs	r2, #56	@ 0x38
 8002eb6:	401a      	ands	r2, r3
 8002eb8:	6863      	ldr	r3, [r4, #4]
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d015      	beq.n	8002eec <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002ec0:	f7ff fbf2 	bl	80026a8 <HAL_GetTick>
 8002ec4:	1b80      	subs	r0, r0, r6
 8002ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8002f7c <HAL_RCC_ClockConfig+0x17c>)
 8002ec8:	4298      	cmp	r0, r3
 8002eca:	d9f1      	bls.n	8002eb0 <HAL_RCC_ClockConfig+0xb0>
        return HAL_TIMEOUT;
 8002ecc:	2003      	movs	r0, #3
 8002ece:	e030      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0xe0>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002ed4:	4a26      	ldr	r2, [pc, #152]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002ed6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ed8:	0792      	lsls	r2, r2, #30
 8002eda:	d4e0      	bmi.n	8002e9e <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 8002edc:	2001      	movs	r0, #1
 8002ede:	e028      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002ee0:	4a23      	ldr	r2, [pc, #140]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002ee2:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8002ee4:	0792      	lsls	r2, r2, #30
 8002ee6:	d4da      	bmi.n	8002e9e <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 8002ee8:	2001      	movs	r0, #1
 8002eea:	e022      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002eec:	4b1f      	ldr	r3, [pc, #124]	@ (8002f6c <HAL_RCC_ClockConfig+0x16c>)
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	2307      	movs	r3, #7
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	42ab      	cmp	r3, r5
 8002ef6:	d81d      	bhi.n	8002f34 <HAL_RCC_ClockConfig+0x134>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	6823      	ldr	r3, [r4, #0]
 8002efa:	075b      	lsls	r3, r3, #29
 8002efc:	d506      	bpl.n	8002f0c <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002efe:	4a1c      	ldr	r2, [pc, #112]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002f00:	6893      	ldr	r3, [r2, #8]
 8002f02:	491f      	ldr	r1, [pc, #124]	@ (8002f80 <HAL_RCC_ClockConfig+0x180>)
 8002f04:	400b      	ands	r3, r1
 8002f06:	6921      	ldr	r1, [r4, #16]
 8002f08:	430b      	orrs	r3, r1
 8002f0a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002f0c:	f7ff ff40 	bl	8002d90 <HAL_RCC_GetSysClockFreq>
 8002f10:	4b17      	ldr	r3, [pc, #92]	@ (8002f70 <HAL_RCC_ClockConfig+0x170>)
 8002f12:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002f14:	0a12      	lsrs	r2, r2, #8
 8002f16:	230f      	movs	r3, #15
 8002f18:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8002f84 <HAL_RCC_ClockConfig+0x184>)
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002f20:	231f      	movs	r3, #31
 8002f22:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002f24:	40d8      	lsrs	r0, r3
 8002f26:	4b18      	ldr	r3, [pc, #96]	@ (8002f88 <HAL_RCC_ClockConfig+0x188>)
 8002f28:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002f2a:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <HAL_RCC_ClockConfig+0x18c>)
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	f7ff fb77 	bl	8002620 <HAL_InitTick>
}
 8002f32:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f34:	4a0d      	ldr	r2, [pc, #52]	@ (8002f6c <HAL_RCC_ClockConfig+0x16c>)
 8002f36:	6813      	ldr	r3, [r2, #0]
 8002f38:	2107      	movs	r1, #7
 8002f3a:	438b      	bics	r3, r1
 8002f3c:	432b      	orrs	r3, r5
 8002f3e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002f40:	f7ff fbb2 	bl	80026a8 <HAL_GetTick>
 8002f44:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f46:	4b09      	ldr	r3, [pc, #36]	@ (8002f6c <HAL_RCC_ClockConfig+0x16c>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	2307      	movs	r3, #7
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	42ab      	cmp	r3, r5
 8002f50:	d0d2      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002f52:	f7ff fba9 	bl	80026a8 <HAL_GetTick>
 8002f56:	1b80      	subs	r0, r0, r6
 8002f58:	4b08      	ldr	r3, [pc, #32]	@ (8002f7c <HAL_RCC_ClockConfig+0x17c>)
 8002f5a:	4298      	cmp	r0, r3
 8002f5c:	d9f3      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x146>
        return HAL_TIMEOUT;
 8002f5e:	2003      	movs	r0, #3
 8002f60:	e7e7      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
    return HAL_ERROR;
 8002f62:	2001      	movs	r0, #1
 8002f64:	e7e5      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
        return HAL_ERROR;
 8002f66:	2001      	movs	r0, #1
 8002f68:	e7e3      	b.n	8002f32 <HAL_RCC_ClockConfig+0x132>
 8002f6a:	46c0      	nop			@ (mov r8, r8)
 8002f6c:	40022000 	.word	0x40022000
 8002f70:	40021000 	.word	0x40021000
 8002f74:	ffff84ff 	.word	0xffff84ff
 8002f78:	fffff0ff 	.word	0xfffff0ff
 8002f7c:	00001388 	.word	0x00001388
 8002f80:	ffff8fff 	.word	0xffff8fff
 8002f84:	08003c4c 	.word	0x08003c4c
 8002f88:	2000000c 	.word	0x2000000c
 8002f8c:	20000014 	.word	0x20000014

08002f90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f90:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f92:	6a05      	ldr	r5, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f94:	6a03      	ldr	r3, [r0, #32]
 8002f96:	2201      	movs	r2, #1
 8002f98:	4393      	bics	r3, r2
 8002f9a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f9c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f9e:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fa0:	4c16      	ldr	r4, [pc, #88]	@ (8002ffc <TIM_OC1_SetConfig+0x6c>)
 8002fa2:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fa4:	680c      	ldr	r4, [r1, #0]
 8002fa6:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	439d      	bics	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002fac:	688b      	ldr	r3, [r1, #8]
 8002fae:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002fb0:	4d13      	ldr	r5, [pc, #76]	@ (8003000 <TIM_OC1_SetConfig+0x70>)
 8002fb2:	42a8      	cmp	r0, r5
 8002fb4:	d005      	beq.n	8002fc2 <TIM_OC1_SetConfig+0x32>
 8002fb6:	4d13      	ldr	r5, [pc, #76]	@ (8003004 <TIM_OC1_SetConfig+0x74>)
 8002fb8:	42a8      	cmp	r0, r5
 8002fba:	d002      	beq.n	8002fc2 <TIM_OC1_SetConfig+0x32>
 8002fbc:	4d12      	ldr	r5, [pc, #72]	@ (8003008 <TIM_OC1_SetConfig+0x78>)
 8002fbe:	42a8      	cmp	r0, r5
 8002fc0:	d106      	bne.n	8002fd0 <TIM_OC1_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fc2:	2508      	movs	r5, #8
 8002fc4:	43ab      	bics	r3, r5
 8002fc6:	001d      	movs	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002fc8:	68cb      	ldr	r3, [r1, #12]
 8002fca:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fcc:	2504      	movs	r5, #4
 8002fce:	43ab      	bics	r3, r5
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fd0:	4d0b      	ldr	r5, [pc, #44]	@ (8003000 <TIM_OC1_SetConfig+0x70>)
 8002fd2:	42a8      	cmp	r0, r5
 8002fd4:	d005      	beq.n	8002fe2 <TIM_OC1_SetConfig+0x52>
 8002fd6:	4d0b      	ldr	r5, [pc, #44]	@ (8003004 <TIM_OC1_SetConfig+0x74>)
 8002fd8:	42a8      	cmp	r0, r5
 8002fda:	d002      	beq.n	8002fe2 <TIM_OC1_SetConfig+0x52>
 8002fdc:	4d0a      	ldr	r5, [pc, #40]	@ (8003008 <TIM_OC1_SetConfig+0x78>)
 8002fde:	42a8      	cmp	r0, r5
 8002fe0:	d105      	bne.n	8002fee <TIM_OC1_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002fe2:	4d0a      	ldr	r5, [pc, #40]	@ (800300c <TIM_OC1_SetConfig+0x7c>)
 8002fe4:	402a      	ands	r2, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002fe6:	694d      	ldr	r5, [r1, #20]
 8002fe8:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fea:	698a      	ldr	r2, [r1, #24]
 8002fec:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fee:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ff0:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ff2:	684a      	ldr	r2, [r1, #4]
 8002ff4:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ff6:	6203      	str	r3, [r0, #32]
}
 8002ff8:	bd30      	pop	{r4, r5, pc}
 8002ffa:	46c0      	nop			@ (mov r8, r8)
 8002ffc:	fffeff8c 	.word	0xfffeff8c
 8003000:	40012c00 	.word	0x40012c00
 8003004:	40014400 	.word	0x40014400
 8003008:	40014800 	.word	0x40014800
 800300c:	fffffcff 	.word	0xfffffcff

08003010 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003010:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003012:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003014:	6a03      	ldr	r3, [r0, #32]
 8003016:	4a16      	ldr	r2, [pc, #88]	@ (8003070 <TIM_OC3_SetConfig+0x60>)
 8003018:	4013      	ands	r3, r2
 800301a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800301c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800301e:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003020:	4d14      	ldr	r5, [pc, #80]	@ (8003074 <TIM_OC3_SetConfig+0x64>)
 8003022:	402b      	ands	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003024:	680d      	ldr	r5, [r1, #0]
 8003026:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003028:	4b13      	ldr	r3, [pc, #76]	@ (8003078 <TIM_OC3_SetConfig+0x68>)
 800302a:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800302c:	688b      	ldr	r3, [r1, #8]
 800302e:	021b      	lsls	r3, r3, #8
 8003030:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003032:	4c12      	ldr	r4, [pc, #72]	@ (800307c <TIM_OC3_SetConfig+0x6c>)
 8003034:	42a0      	cmp	r0, r4
 8003036:	d006      	beq.n	8003046 <TIM_OC3_SetConfig+0x36>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003038:	4c11      	ldr	r4, [pc, #68]	@ (8003080 <TIM_OC3_SetConfig+0x70>)
 800303a:	42a0      	cmp	r0, r4
 800303c:	d00a      	beq.n	8003054 <TIM_OC3_SetConfig+0x44>
 800303e:	4c11      	ldr	r4, [pc, #68]	@ (8003084 <TIM_OC3_SetConfig+0x74>)
 8003040:	42a0      	cmp	r0, r4
 8003042:	d10f      	bne.n	8003064 <TIM_OC3_SetConfig+0x54>
 8003044:	e006      	b.n	8003054 <TIM_OC3_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC3NP;
 8003046:	4c10      	ldr	r4, [pc, #64]	@ (8003088 <TIM_OC3_SetConfig+0x78>)
 8003048:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800304a:	68cb      	ldr	r3, [r1, #12]
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 8003050:	4c0e      	ldr	r4, [pc, #56]	@ (800308c <TIM_OC3_SetConfig+0x7c>)
 8003052:	4023      	ands	r3, r4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003054:	4c0e      	ldr	r4, [pc, #56]	@ (8003090 <TIM_OC3_SetConfig+0x80>)
 8003056:	4022      	ands	r2, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003058:	694c      	ldr	r4, [r1, #20]
 800305a:	0124      	lsls	r4, r4, #4
 800305c:	4314      	orrs	r4, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800305e:	698a      	ldr	r2, [r1, #24]
 8003060:	0112      	lsls	r2, r2, #4
 8003062:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003064:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003066:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003068:	684a      	ldr	r2, [r1, #4]
 800306a:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800306c:	6203      	str	r3, [r0, #32]
}
 800306e:	bd30      	pop	{r4, r5, pc}
 8003070:	fffffeff 	.word	0xfffffeff
 8003074:	fffeff8c 	.word	0xfffeff8c
 8003078:	fffffdff 	.word	0xfffffdff
 800307c:	40012c00 	.word	0x40012c00
 8003080:	40014400 	.word	0x40014400
 8003084:	40014800 	.word	0x40014800
 8003088:	fffff7ff 	.word	0xfffff7ff
 800308c:	fffffbff 	.word	0xfffffbff
 8003090:	ffffcfff 	.word	0xffffcfff

08003094 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003094:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003096:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003098:	6a03      	ldr	r3, [r0, #32]
 800309a:	4a11      	ldr	r2, [pc, #68]	@ (80030e0 <TIM_OC4_SetConfig+0x4c>)
 800309c:	4013      	ands	r3, r2
 800309e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030a0:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030a2:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80030a4:	4a0f      	ldr	r2, [pc, #60]	@ (80030e4 <TIM_OC4_SetConfig+0x50>)
 80030a6:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030a8:	680a      	ldr	r2, [r1, #0]
 80030aa:	0212      	lsls	r2, r2, #8
 80030ac:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80030ae:	4b0e      	ldr	r3, [pc, #56]	@ (80030e8 <TIM_OC4_SetConfig+0x54>)
 80030b0:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80030b2:	688b      	ldr	r3, [r1, #8]
 80030b4:	031b      	lsls	r3, r3, #12
 80030b6:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030b8:	4c0c      	ldr	r4, [pc, #48]	@ (80030ec <TIM_OC4_SetConfig+0x58>)
 80030ba:	42a0      	cmp	r0, r4
 80030bc:	d005      	beq.n	80030ca <TIM_OC4_SetConfig+0x36>
 80030be:	4c0c      	ldr	r4, [pc, #48]	@ (80030f0 <TIM_OC4_SetConfig+0x5c>)
 80030c0:	42a0      	cmp	r0, r4
 80030c2:	d002      	beq.n	80030ca <TIM_OC4_SetConfig+0x36>
 80030c4:	4c0b      	ldr	r4, [pc, #44]	@ (80030f4 <TIM_OC4_SetConfig+0x60>)
 80030c6:	42a0      	cmp	r0, r4
 80030c8:	d104      	bne.n	80030d4 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80030ca:	4c0b      	ldr	r4, [pc, #44]	@ (80030f8 <TIM_OC4_SetConfig+0x64>)
 80030cc:	402c      	ands	r4, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80030ce:	694d      	ldr	r5, [r1, #20]
 80030d0:	01ad      	lsls	r5, r5, #6
 80030d2:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030d4:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030d6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80030d8:	684a      	ldr	r2, [r1, #4]
 80030da:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030dc:	6203      	str	r3, [r0, #32]
}
 80030de:	bd30      	pop	{r4, r5, pc}
 80030e0:	ffffefff 	.word	0xffffefff
 80030e4:	feff8cff 	.word	0xfeff8cff
 80030e8:	ffffdfff 	.word	0xffffdfff
 80030ec:	40012c00 	.word	0x40012c00
 80030f0:	40014400 	.word	0x40014400
 80030f4:	40014800 	.word	0x40014800
 80030f8:	ffffbfff 	.word	0xffffbfff

080030fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80030fc:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030fe:	6a04      	ldr	r4, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003100:	6a03      	ldr	r3, [r0, #32]
 8003102:	4a11      	ldr	r2, [pc, #68]	@ (8003148 <TIM_OC5_SetConfig+0x4c>)
 8003104:	4013      	ands	r3, r2
 8003106:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003108:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800310a:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800310c:	4d0f      	ldr	r5, [pc, #60]	@ (800314c <TIM_OC5_SetConfig+0x50>)
 800310e:	402b      	ands	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003110:	680d      	ldr	r5, [r1, #0]
 8003112:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003114:	4b0e      	ldr	r3, [pc, #56]	@ (8003150 <TIM_OC5_SetConfig+0x54>)
 8003116:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003118:	688b      	ldr	r3, [r1, #8]
 800311a:	041b      	lsls	r3, r3, #16
 800311c:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800311e:	4c0d      	ldr	r4, [pc, #52]	@ (8003154 <TIM_OC5_SetConfig+0x58>)
 8003120:	42a0      	cmp	r0, r4
 8003122:	d005      	beq.n	8003130 <TIM_OC5_SetConfig+0x34>
 8003124:	4c0c      	ldr	r4, [pc, #48]	@ (8003158 <TIM_OC5_SetConfig+0x5c>)
 8003126:	42a0      	cmp	r0, r4
 8003128:	d002      	beq.n	8003130 <TIM_OC5_SetConfig+0x34>
 800312a:	4c0c      	ldr	r4, [pc, #48]	@ (800315c <TIM_OC5_SetConfig+0x60>)
 800312c:	42a0      	cmp	r0, r4
 800312e:	d104      	bne.n	800313a <TIM_OC5_SetConfig+0x3e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003130:	4c05      	ldr	r4, [pc, #20]	@ (8003148 <TIM_OC5_SetConfig+0x4c>)
 8003132:	4014      	ands	r4, r2
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003134:	694a      	ldr	r2, [r1, #20]
 8003136:	0212      	lsls	r2, r2, #8
 8003138:	4322      	orrs	r2, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800313a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800313c:	6545      	str	r5, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800313e:	684a      	ldr	r2, [r1, #4]
 8003140:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003142:	6203      	str	r3, [r0, #32]
}
 8003144:	bd30      	pop	{r4, r5, pc}
 8003146:	46c0      	nop			@ (mov r8, r8)
 8003148:	fffeffff 	.word	0xfffeffff
 800314c:	fffeff8f 	.word	0xfffeff8f
 8003150:	fffdffff 	.word	0xfffdffff
 8003154:	40012c00 	.word	0x40012c00
 8003158:	40014400 	.word	0x40014400
 800315c:	40014800 	.word	0x40014800

08003160 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003160:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003162:	6a04      	ldr	r4, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003164:	6a03      	ldr	r3, [r0, #32]
 8003166:	4a11      	ldr	r2, [pc, #68]	@ (80031ac <TIM_OC6_SetConfig+0x4c>)
 8003168:	4013      	ands	r3, r2
 800316a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800316c:	6845      	ldr	r5, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800316e:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003170:	4a0f      	ldr	r2, [pc, #60]	@ (80031b0 <TIM_OC6_SetConfig+0x50>)
 8003172:	4013      	ands	r3, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003174:	680a      	ldr	r2, [r1, #0]
 8003176:	0212      	lsls	r2, r2, #8
 8003178:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800317a:	4b0e      	ldr	r3, [pc, #56]	@ (80031b4 <TIM_OC6_SetConfig+0x54>)
 800317c:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800317e:	688b      	ldr	r3, [r1, #8]
 8003180:	051b      	lsls	r3, r3, #20
 8003182:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003184:	4c0c      	ldr	r4, [pc, #48]	@ (80031b8 <TIM_OC6_SetConfig+0x58>)
 8003186:	42a0      	cmp	r0, r4
 8003188:	d005      	beq.n	8003196 <TIM_OC6_SetConfig+0x36>
 800318a:	4c0c      	ldr	r4, [pc, #48]	@ (80031bc <TIM_OC6_SetConfig+0x5c>)
 800318c:	42a0      	cmp	r0, r4
 800318e:	d002      	beq.n	8003196 <TIM_OC6_SetConfig+0x36>
 8003190:	4c0b      	ldr	r4, [pc, #44]	@ (80031c0 <TIM_OC6_SetConfig+0x60>)
 8003192:	42a0      	cmp	r0, r4
 8003194:	d104      	bne.n	80031a0 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003196:	4c0b      	ldr	r4, [pc, #44]	@ (80031c4 <TIM_OC6_SetConfig+0x64>)
 8003198:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800319a:	694d      	ldr	r5, [r1, #20]
 800319c:	02ad      	lsls	r5, r5, #10
 800319e:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031a0:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80031a2:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80031a4:	684a      	ldr	r2, [r1, #4]
 80031a6:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a8:	6203      	str	r3, [r0, #32]
}
 80031aa:	bd30      	pop	{r4, r5, pc}
 80031ac:	ffefffff 	.word	0xffefffff
 80031b0:	feff8fff 	.word	0xfeff8fff
 80031b4:	ffdfffff 	.word	0xffdfffff
 80031b8:	40012c00 	.word	0x40012c00
 80031bc:	40014400 	.word	0x40014400
 80031c0:	40014800 	.word	0x40014800
 80031c4:	fffbffff 	.word	0xfffbffff

080031c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031c8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031ca:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031cc:	6a04      	ldr	r4, [r0, #32]
 80031ce:	2501      	movs	r5, #1
 80031d0:	43ac      	bics	r4, r5
 80031d2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031d4:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031d6:	35ef      	adds	r5, #239	@ 0xef
 80031d8:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031da:	0112      	lsls	r2, r2, #4
 80031dc:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031de:	240a      	movs	r4, #10
 80031e0:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 80031e2:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031e4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80031e6:	6203      	str	r3, [r0, #32]
}
 80031e8:	bd30      	pop	{r4, r5, pc}
	...

080031ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031ec:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80031ee:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031f0:	6a04      	ldr	r4, [r0, #32]
 80031f2:	2510      	movs	r5, #16
 80031f4:	43ac      	bics	r4, r5
 80031f6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031f8:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031fa:	4d05      	ldr	r5, [pc, #20]	@ (8003210 <TIM_TI2_ConfigInputStage+0x24>)
 80031fc:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031fe:	0312      	lsls	r2, r2, #12
 8003200:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003202:	24a0      	movs	r4, #160	@ 0xa0
 8003204:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8003206:	0109      	lsls	r1, r1, #4
 8003208:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800320a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800320c:	6201      	str	r1, [r0, #32]
}
 800320e:	bd30      	pop	{r4, r5, pc}
 8003210:	ffff0fff 	.word	0xffff0fff

08003214 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003214:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003216:	4a03      	ldr	r2, [pc, #12]	@ (8003224 <TIM_ITRx_SetConfig+0x10>)
 8003218:	4013      	ands	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800321a:	430b      	orrs	r3, r1
 800321c:	2207      	movs	r2, #7
 800321e:	4313      	orrs	r3, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003220:	6083      	str	r3, [r0, #8]
}
 8003222:	4770      	bx	lr
 8003224:	ffcfff8f 	.word	0xffcfff8f

08003228 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003228:	233d      	movs	r3, #61	@ 0x3d
 800322a:	5cc3      	ldrb	r3, [r0, r3]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d122      	bne.n	8003276 <HAL_TIM_Base_Start_IT+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8003230:	333c      	adds	r3, #60	@ 0x3c
 8003232:	2202      	movs	r2, #2
 8003234:	54c2      	strb	r2, [r0, r3]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003236:	6802      	ldr	r2, [r0, #0]
 8003238:	68d3      	ldr	r3, [r2, #12]
 800323a:	2101      	movs	r1, #1
 800323c:	430b      	orrs	r3, r1
 800323e:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003240:	6803      	ldr	r3, [r0, #0]
 8003242:	4a10      	ldr	r2, [pc, #64]	@ (8003284 <HAL_TIM_Base_Start_IT+0x5c>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d008      	beq.n	800325a <HAL_TIM_Base_Start_IT+0x32>
 8003248:	4a0f      	ldr	r2, [pc, #60]	@ (8003288 <HAL_TIM_Base_Start_IT+0x60>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d005      	beq.n	800325a <HAL_TIM_Base_Start_IT+0x32>
    __HAL_TIM_ENABLE(htim);
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	2101      	movs	r1, #1
 8003252:	430a      	orrs	r2, r1
 8003254:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003256:	2000      	movs	r0, #0
 8003258:	e00e      	b.n	8003278 <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	490b      	ldr	r1, [pc, #44]	@ (800328c <HAL_TIM_Base_Start_IT+0x64>)
 800325e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003260:	2a06      	cmp	r2, #6
 8003262:	d00a      	beq.n	800327a <HAL_TIM_Base_Start_IT+0x52>
 8003264:	3907      	subs	r1, #7
 8003266:	428a      	cmp	r2, r1
 8003268:	d009      	beq.n	800327e <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	2101      	movs	r1, #1
 800326e:	430a      	orrs	r2, r1
 8003270:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003272:	2000      	movs	r0, #0
 8003274:	e000      	b.n	8003278 <HAL_TIM_Base_Start_IT+0x50>
    return HAL_ERROR;
 8003276:	2001      	movs	r0, #1
}
 8003278:	4770      	bx	lr
  return HAL_OK;
 800327a:	2000      	movs	r0, #0
 800327c:	e7fc      	b.n	8003278 <HAL_TIM_Base_Start_IT+0x50>
 800327e:	2000      	movs	r0, #0
 8003280:	e7fa      	b.n	8003278 <HAL_TIM_Base_Start_IT+0x50>
 8003282:	46c0      	nop			@ (mov r8, r8)
 8003284:	40012c00 	.word	0x40012c00
 8003288:	40000400 	.word	0x40000400
 800328c:	00010007 	.word	0x00010007

08003290 <HAL_TIM_OC_MspInit>:
}
 8003290:	4770      	bx	lr

08003292 <HAL_TIM_OnePulse_MspInit>:
}
 8003292:	4770      	bx	lr

08003294 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003294:	4770      	bx	lr

08003296 <HAL_TIM_IC_CaptureCallback>:
}
 8003296:	4770      	bx	lr

08003298 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003298:	4770      	bx	lr

0800329a <HAL_TIM_TriggerCallback>:
}
 800329a:	4770      	bx	lr

0800329c <HAL_TIM_IRQHandler>:
{
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 80032a0:	6803      	ldr	r3, [r0, #0]
 80032a2:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032a4:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032a6:	07a2      	lsls	r2, r4, #30
 80032a8:	d50e      	bpl.n	80032c8 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032aa:	07b2      	lsls	r2, r6, #30
 80032ac:	d50c      	bpl.n	80032c8 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032ae:	2203      	movs	r2, #3
 80032b0:	4252      	negs	r2, r2
 80032b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032b4:	2301      	movs	r3, #1
 80032b6:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032b8:	6803      	ldr	r3, [r0, #0]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	079b      	lsls	r3, r3, #30
 80032be:	d057      	beq.n	8003370 <HAL_TIM_IRQHandler+0xd4>
          HAL_TIM_IC_CaptureCallback(htim);
 80032c0:	f7ff ffe9 	bl	8003296 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c4:	2300      	movs	r3, #0
 80032c6:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032c8:	0763      	lsls	r3, r4, #29
 80032ca:	d512      	bpl.n	80032f2 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032cc:	0773      	lsls	r3, r6, #29
 80032ce:	d510      	bpl.n	80032f2 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80032d0:	682b      	ldr	r3, [r5, #0]
 80032d2:	2205      	movs	r2, #5
 80032d4:	4252      	negs	r2, r2
 80032d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032d8:	2302      	movs	r3, #2
 80032da:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032dc:	682b      	ldr	r3, [r5, #0]
 80032de:	699a      	ldr	r2, [r3, #24]
 80032e0:	23c0      	movs	r3, #192	@ 0xc0
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	421a      	tst	r2, r3
 80032e6:	d049      	beq.n	800337c <HAL_TIM_IRQHandler+0xe0>
        HAL_TIM_IC_CaptureCallback(htim);
 80032e8:	0028      	movs	r0, r5
 80032ea:	f7ff ffd4 	bl	8003296 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ee:	2300      	movs	r3, #0
 80032f0:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80032f2:	0723      	lsls	r3, r4, #28
 80032f4:	d510      	bpl.n	8003318 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80032f6:	0733      	lsls	r3, r6, #28
 80032f8:	d50e      	bpl.n	8003318 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80032fa:	682b      	ldr	r3, [r5, #0]
 80032fc:	2209      	movs	r2, #9
 80032fe:	4252      	negs	r2, r2
 8003300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003302:	2304      	movs	r3, #4
 8003304:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003306:	682b      	ldr	r3, [r5, #0]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	079b      	lsls	r3, r3, #30
 800330c:	d03d      	beq.n	800338a <HAL_TIM_IRQHandler+0xee>
        HAL_TIM_IC_CaptureCallback(htim);
 800330e:	0028      	movs	r0, r5
 8003310:	f7ff ffc1 	bl	8003296 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003314:	2300      	movs	r3, #0
 8003316:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003318:	06e3      	lsls	r3, r4, #27
 800331a:	d512      	bpl.n	8003342 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800331c:	06f3      	lsls	r3, r6, #27
 800331e:	d510      	bpl.n	8003342 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003320:	682b      	ldr	r3, [r5, #0]
 8003322:	2211      	movs	r2, #17
 8003324:	4252      	negs	r2, r2
 8003326:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003328:	2308      	movs	r3, #8
 800332a:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	69da      	ldr	r2, [r3, #28]
 8003330:	23c0      	movs	r3, #192	@ 0xc0
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	421a      	tst	r2, r3
 8003336:	d02f      	beq.n	8003398 <HAL_TIM_IRQHandler+0xfc>
        HAL_TIM_IC_CaptureCallback(htim);
 8003338:	0028      	movs	r0, r5
 800333a:	f7ff ffac 	bl	8003296 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800333e:	2300      	movs	r3, #0
 8003340:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003342:	07e3      	lsls	r3, r4, #31
 8003344:	d501      	bpl.n	800334a <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003346:	07f3      	lsls	r3, r6, #31
 8003348:	d42d      	bmi.n	80033a6 <HAL_TIM_IRQHandler+0x10a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800334a:	2382      	movs	r3, #130	@ 0x82
 800334c:	019b      	lsls	r3, r3, #6
 800334e:	421c      	tst	r4, r3
 8003350:	d001      	beq.n	8003356 <HAL_TIM_IRQHandler+0xba>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003352:	0633      	lsls	r3, r6, #24
 8003354:	d42f      	bmi.n	80033b6 <HAL_TIM_IRQHandler+0x11a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003356:	05e3      	lsls	r3, r4, #23
 8003358:	d501      	bpl.n	800335e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800335a:	0633      	lsls	r3, r6, #24
 800335c:	d432      	bmi.n	80033c4 <HAL_TIM_IRQHandler+0x128>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800335e:	0663      	lsls	r3, r4, #25
 8003360:	d501      	bpl.n	8003366 <HAL_TIM_IRQHandler+0xca>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003362:	0673      	lsls	r3, r6, #25
 8003364:	d435      	bmi.n	80033d2 <HAL_TIM_IRQHandler+0x136>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003366:	06a4      	lsls	r4, r4, #26
 8003368:	d501      	bpl.n	800336e <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800336a:	06b6      	lsls	r6, r6, #26
 800336c:	d439      	bmi.n	80033e2 <HAL_TIM_IRQHandler+0x146>
}
 800336e:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003370:	f7ff ff90 	bl	8003294 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003374:	0028      	movs	r0, r5
 8003376:	f7ff ff8f 	bl	8003298 <HAL_TIM_PWM_PulseFinishedCallback>
 800337a:	e7a3      	b.n	80032c4 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800337c:	0028      	movs	r0, r5
 800337e:	f7ff ff89 	bl	8003294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003382:	0028      	movs	r0, r5
 8003384:	f7ff ff88 	bl	8003298 <HAL_TIM_PWM_PulseFinishedCallback>
 8003388:	e7b1      	b.n	80032ee <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800338a:	0028      	movs	r0, r5
 800338c:	f7ff ff82 	bl	8003294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003390:	0028      	movs	r0, r5
 8003392:	f7ff ff81 	bl	8003298 <HAL_TIM_PWM_PulseFinishedCallback>
 8003396:	e7bd      	b.n	8003314 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003398:	0028      	movs	r0, r5
 800339a:	f7ff ff7b 	bl	8003294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800339e:	0028      	movs	r0, r5
 80033a0:	f7ff ff7a 	bl	8003298 <HAL_TIM_PWM_PulseFinishedCallback>
 80033a4:	e7cb      	b.n	800333e <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033a6:	682b      	ldr	r3, [r5, #0]
 80033a8:	2202      	movs	r2, #2
 80033aa:	4252      	negs	r2, r2
 80033ac:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80033ae:	0028      	movs	r0, r5
 80033b0:	f7fe fb24 	bl	80019fc <HAL_TIM_PeriodElapsedCallback>
 80033b4:	e7c9      	b.n	800334a <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80033b6:	682b      	ldr	r3, [r5, #0]
 80033b8:	4a0e      	ldr	r2, [pc, #56]	@ (80033f4 <HAL_TIM_IRQHandler+0x158>)
 80033ba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80033bc:	0028      	movs	r0, r5
 80033be:	f000 fac0 	bl	8003942 <HAL_TIMEx_BreakCallback>
 80033c2:	e7c8      	b.n	8003356 <HAL_TIM_IRQHandler+0xba>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033c4:	682b      	ldr	r3, [r5, #0]
 80033c6:	4a0c      	ldr	r2, [pc, #48]	@ (80033f8 <HAL_TIM_IRQHandler+0x15c>)
 80033c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80033ca:	0028      	movs	r0, r5
 80033cc:	f000 faba 	bl	8003944 <HAL_TIMEx_Break2Callback>
 80033d0:	e7c5      	b.n	800335e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033d2:	682b      	ldr	r3, [r5, #0]
 80033d4:	2241      	movs	r2, #65	@ 0x41
 80033d6:	4252      	negs	r2, r2
 80033d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80033da:	0028      	movs	r0, r5
 80033dc:	f7ff ff5d 	bl	800329a <HAL_TIM_TriggerCallback>
 80033e0:	e7c1      	b.n	8003366 <HAL_TIM_IRQHandler+0xca>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033e2:	682b      	ldr	r3, [r5, #0]
 80033e4:	2221      	movs	r2, #33	@ 0x21
 80033e6:	4252      	negs	r2, r2
 80033e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80033ea:	0028      	movs	r0, r5
 80033ec:	f000 faa8 	bl	8003940 <HAL_TIMEx_CommutCallback>
}
 80033f0:	e7bd      	b.n	800336e <HAL_TIM_IRQHandler+0xd2>
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	ffffdf7f 	.word	0xffffdf7f
 80033f8:	fffffeff 	.word	0xfffffeff

080033fc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80033fc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003474 <TIM_Base_SetConfig+0x78>)
 8003400:	4290      	cmp	r0, r2
 8003402:	d002      	beq.n	800340a <TIM_Base_SetConfig+0xe>
 8003404:	4a1c      	ldr	r2, [pc, #112]	@ (8003478 <TIM_Base_SetConfig+0x7c>)
 8003406:	4290      	cmp	r0, r2
 8003408:	d103      	bne.n	8003412 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800340a:	2270      	movs	r2, #112	@ 0x70
 800340c:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800340e:	684a      	ldr	r2, [r1, #4]
 8003410:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003412:	4a18      	ldr	r2, [pc, #96]	@ (8003474 <TIM_Base_SetConfig+0x78>)
 8003414:	4290      	cmp	r0, r2
 8003416:	d00b      	beq.n	8003430 <TIM_Base_SetConfig+0x34>
 8003418:	4a17      	ldr	r2, [pc, #92]	@ (8003478 <TIM_Base_SetConfig+0x7c>)
 800341a:	4290      	cmp	r0, r2
 800341c:	d008      	beq.n	8003430 <TIM_Base_SetConfig+0x34>
 800341e:	4a17      	ldr	r2, [pc, #92]	@ (800347c <TIM_Base_SetConfig+0x80>)
 8003420:	4290      	cmp	r0, r2
 8003422:	d005      	beq.n	8003430 <TIM_Base_SetConfig+0x34>
 8003424:	4a16      	ldr	r2, [pc, #88]	@ (8003480 <TIM_Base_SetConfig+0x84>)
 8003426:	4290      	cmp	r0, r2
 8003428:	d002      	beq.n	8003430 <TIM_Base_SetConfig+0x34>
 800342a:	4a16      	ldr	r2, [pc, #88]	@ (8003484 <TIM_Base_SetConfig+0x88>)
 800342c:	4290      	cmp	r0, r2
 800342e:	d103      	bne.n	8003438 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003430:	4a15      	ldr	r2, [pc, #84]	@ (8003488 <TIM_Base_SetConfig+0x8c>)
 8003432:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003434:	68ca      	ldr	r2, [r1, #12]
 8003436:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003438:	2280      	movs	r2, #128	@ 0x80
 800343a:	4393      	bics	r3, r2
 800343c:	694a      	ldr	r2, [r1, #20]
 800343e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003440:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003442:	688b      	ldr	r3, [r1, #8]
 8003444:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003446:	680b      	ldr	r3, [r1, #0]
 8003448:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800344a:	4b0a      	ldr	r3, [pc, #40]	@ (8003474 <TIM_Base_SetConfig+0x78>)
 800344c:	4298      	cmp	r0, r3
 800344e:	d005      	beq.n	800345c <TIM_Base_SetConfig+0x60>
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <TIM_Base_SetConfig+0x84>)
 8003452:	4298      	cmp	r0, r3
 8003454:	d002      	beq.n	800345c <TIM_Base_SetConfig+0x60>
 8003456:	4b0b      	ldr	r3, [pc, #44]	@ (8003484 <TIM_Base_SetConfig+0x88>)
 8003458:	4298      	cmp	r0, r3
 800345a:	d101      	bne.n	8003460 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 800345c:	690b      	ldr	r3, [r1, #16]
 800345e:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003460:	2301      	movs	r3, #1
 8003462:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003464:	6902      	ldr	r2, [r0, #16]
 8003466:	4213      	tst	r3, r2
 8003468:	d003      	beq.n	8003472 <TIM_Base_SetConfig+0x76>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800346a:	6903      	ldr	r3, [r0, #16]
 800346c:	2201      	movs	r2, #1
 800346e:	4393      	bics	r3, r2
 8003470:	6103      	str	r3, [r0, #16]
}
 8003472:	4770      	bx	lr
 8003474:	40012c00 	.word	0x40012c00
 8003478:	40000400 	.word	0x40000400
 800347c:	40002000 	.word	0x40002000
 8003480:	40014400 	.word	0x40014400
 8003484:	40014800 	.word	0x40014800
 8003488:	fffffcff 	.word	0xfffffcff

0800348c <HAL_TIM_Base_Init>:
{
 800348c:	b570      	push	{r4, r5, r6, lr}
 800348e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003490:	d02a      	beq.n	80034e8 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003492:	233d      	movs	r3, #61	@ 0x3d
 8003494:	5cc3      	ldrb	r3, [r0, r3]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d020      	beq.n	80034dc <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 800349a:	253d      	movs	r5, #61	@ 0x3d
 800349c:	2302      	movs	r3, #2
 800349e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034a0:	0021      	movs	r1, r4
 80034a2:	c901      	ldmia	r1!, {r0}
 80034a4:	f7ff ffaa 	bl	80033fc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a8:	2301      	movs	r3, #1
 80034aa:	2248      	movs	r2, #72	@ 0x48
 80034ac:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ae:	3a0a      	subs	r2, #10
 80034b0:	54a3      	strb	r3, [r4, r2]
 80034b2:	3201      	adds	r2, #1
 80034b4:	54a3      	strb	r3, [r4, r2]
 80034b6:	3201      	adds	r2, #1
 80034b8:	54a3      	strb	r3, [r4, r2]
 80034ba:	3201      	adds	r2, #1
 80034bc:	54a3      	strb	r3, [r4, r2]
 80034be:	3201      	adds	r2, #1
 80034c0:	54a3      	strb	r3, [r4, r2]
 80034c2:	3201      	adds	r2, #1
 80034c4:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034c6:	3201      	adds	r2, #1
 80034c8:	54a3      	strb	r3, [r4, r2]
 80034ca:	3201      	adds	r2, #1
 80034cc:	54a3      	strb	r3, [r4, r2]
 80034ce:	3201      	adds	r2, #1
 80034d0:	54a3      	strb	r3, [r4, r2]
 80034d2:	3201      	adds	r2, #1
 80034d4:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80034d6:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80034d8:	2000      	movs	r0, #0
}
 80034da:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80034dc:	333c      	adds	r3, #60	@ 0x3c
 80034de:	2200      	movs	r2, #0
 80034e0:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80034e2:	f7fe fff5 	bl	80024d0 <HAL_TIM_Base_MspInit>
 80034e6:	e7d8      	b.n	800349a <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80034e8:	2001      	movs	r0, #1
 80034ea:	e7f6      	b.n	80034da <HAL_TIM_Base_Init+0x4e>

080034ec <HAL_TIM_OC_Init>:
{
 80034ec:	b570      	push	{r4, r5, r6, lr}
 80034ee:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80034f0:	d02a      	beq.n	8003548 <HAL_TIM_OC_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80034f2:	233d      	movs	r3, #61	@ 0x3d
 80034f4:	5cc3      	ldrb	r3, [r0, r3]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d020      	beq.n	800353c <HAL_TIM_OC_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 80034fa:	253d      	movs	r5, #61	@ 0x3d
 80034fc:	2302      	movs	r3, #2
 80034fe:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003500:	0021      	movs	r1, r4
 8003502:	c901      	ldmia	r1!, {r0}
 8003504:	f7ff ff7a 	bl	80033fc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003508:	2301      	movs	r3, #1
 800350a:	2248      	movs	r2, #72	@ 0x48
 800350c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800350e:	3a0a      	subs	r2, #10
 8003510:	54a3      	strb	r3, [r4, r2]
 8003512:	3201      	adds	r2, #1
 8003514:	54a3      	strb	r3, [r4, r2]
 8003516:	3201      	adds	r2, #1
 8003518:	54a3      	strb	r3, [r4, r2]
 800351a:	3201      	adds	r2, #1
 800351c:	54a3      	strb	r3, [r4, r2]
 800351e:	3201      	adds	r2, #1
 8003520:	54a3      	strb	r3, [r4, r2]
 8003522:	3201      	adds	r2, #1
 8003524:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003526:	3201      	adds	r2, #1
 8003528:	54a3      	strb	r3, [r4, r2]
 800352a:	3201      	adds	r2, #1
 800352c:	54a3      	strb	r3, [r4, r2]
 800352e:	3201      	adds	r2, #1
 8003530:	54a3      	strb	r3, [r4, r2]
 8003532:	3201      	adds	r2, #1
 8003534:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003536:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003538:	2000      	movs	r0, #0
}
 800353a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800353c:	333c      	adds	r3, #60	@ 0x3c
 800353e:	2200      	movs	r2, #0
 8003540:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OC_MspInit(htim);
 8003542:	f7ff fea5 	bl	8003290 <HAL_TIM_OC_MspInit>
 8003546:	e7d8      	b.n	80034fa <HAL_TIM_OC_Init+0xe>
    return HAL_ERROR;
 8003548:	2001      	movs	r0, #1
 800354a:	e7f6      	b.n	800353a <HAL_TIM_OC_Init+0x4e>

0800354c <HAL_TIM_OnePulse_Init>:
{
 800354c:	b570      	push	{r4, r5, r6, lr}
 800354e:	0004      	movs	r4, r0
 8003550:	000d      	movs	r5, r1
  if (htim == NULL)
 8003552:	2800      	cmp	r0, #0
 8003554:	d027      	beq.n	80035a6 <HAL_TIM_OnePulse_Init+0x5a>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003556:	233d      	movs	r3, #61	@ 0x3d
 8003558:	5cc3      	ldrb	r3, [r0, r3]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d01d      	beq.n	800359a <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 800355e:	263d      	movs	r6, #61	@ 0x3d
 8003560:	2302      	movs	r3, #2
 8003562:	55a3      	strb	r3, [r4, r6]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003564:	0021      	movs	r1, r4
 8003566:	c901      	ldmia	r1!, {r0}
 8003568:	f7ff ff48 	bl	80033fc <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800356c:	6822      	ldr	r2, [r4, #0]
 800356e:	6813      	ldr	r3, [r2, #0]
 8003570:	2108      	movs	r1, #8
 8003572:	438b      	bics	r3, r1
 8003574:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8003576:	6822      	ldr	r2, [r4, #0]
 8003578:	6813      	ldr	r3, [r2, #0]
 800357a:	432b      	orrs	r3, r5
 800357c:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800357e:	2301      	movs	r3, #1
 8003580:	2248      	movs	r2, #72	@ 0x48
 8003582:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003584:	3a0a      	subs	r2, #10
 8003586:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003588:	3201      	adds	r2, #1
 800358a:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800358c:	3205      	adds	r2, #5
 800358e:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003590:	3201      	adds	r2, #1
 8003592:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003594:	55a3      	strb	r3, [r4, r6]
  return HAL_OK;
 8003596:	2000      	movs	r0, #0
}
 8003598:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800359a:	333c      	adds	r3, #60	@ 0x3c
 800359c:	2200      	movs	r2, #0
 800359e:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OnePulse_MspInit(htim);
 80035a0:	f7ff fe77 	bl	8003292 <HAL_TIM_OnePulse_MspInit>
 80035a4:	e7db      	b.n	800355e <HAL_TIM_OnePulse_Init+0x12>
    return HAL_ERROR;
 80035a6:	2001      	movs	r0, #1
 80035a8:	e7f6      	b.n	8003598 <HAL_TIM_OnePulse_Init+0x4c>
	...

080035ac <TIM_OC2_SetConfig>:
{
 80035ac:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 80035ae:	6a02      	ldr	r2, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b0:	6a03      	ldr	r3, [r0, #32]
 80035b2:	2410      	movs	r4, #16
 80035b4:	43a3      	bics	r3, r4
 80035b6:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80035b8:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80035ba:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035bc:	4c14      	ldr	r4, [pc, #80]	@ (8003610 <TIM_OC2_SetConfig+0x64>)
 80035be:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035c0:	680c      	ldr	r4, [r1, #0]
 80035c2:	0224      	lsls	r4, r4, #8
 80035c4:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 80035c6:	2320      	movs	r3, #32
 80035c8:	439a      	bics	r2, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035ca:	688b      	ldr	r3, [r1, #8]
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	4313      	orrs	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035d0:	4a10      	ldr	r2, [pc, #64]	@ (8003614 <TIM_OC2_SetConfig+0x68>)
 80035d2:	4290      	cmp	r0, r2
 80035d4:	d006      	beq.n	80035e4 <TIM_OC2_SetConfig+0x38>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035d6:	4a10      	ldr	r2, [pc, #64]	@ (8003618 <TIM_OC2_SetConfig+0x6c>)
 80035d8:	4290      	cmp	r0, r2
 80035da:	d00b      	beq.n	80035f4 <TIM_OC2_SetConfig+0x48>
 80035dc:	4a0f      	ldr	r2, [pc, #60]	@ (800361c <TIM_OC2_SetConfig+0x70>)
 80035de:	4290      	cmp	r0, r2
 80035e0:	d110      	bne.n	8003604 <TIM_OC2_SetConfig+0x58>
 80035e2:	e007      	b.n	80035f4 <TIM_OC2_SetConfig+0x48>
    tmpccer &= ~TIM_CCER_CC2NP;
 80035e4:	2280      	movs	r2, #128	@ 0x80
 80035e6:	4393      	bics	r3, r2
 80035e8:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035ea:	68cb      	ldr	r3, [r1, #12]
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80035f0:	3a40      	subs	r2, #64	@ 0x40
 80035f2:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003620 <TIM_OC2_SetConfig+0x74>)
 80035f6:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035f8:	694a      	ldr	r2, [r1, #20]
 80035fa:	0092      	lsls	r2, r2, #2
 80035fc:	432a      	orrs	r2, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035fe:	698d      	ldr	r5, [r1, #24]
 8003600:	00ad      	lsls	r5, r5, #2
 8003602:	4315      	orrs	r5, r2
  TIMx->CR2 = tmpcr2;
 8003604:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003606:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003608:	684a      	ldr	r2, [r1, #4]
 800360a:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800360c:	6203      	str	r3, [r0, #32]
}
 800360e:	bd70      	pop	{r4, r5, r6, pc}
 8003610:	feff8cff 	.word	0xfeff8cff
 8003614:	40012c00 	.word	0x40012c00
 8003618:	40014400 	.word	0x40014400
 800361c:	40014800 	.word	0x40014800
 8003620:	fffff3ff 	.word	0xfffff3ff

08003624 <HAL_TIM_OC_ConfigChannel>:
{
 8003624:	b510      	push	{r4, lr}
 8003626:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8003628:	233c      	movs	r3, #60	@ 0x3c
 800362a:	5cc3      	ldrb	r3, [r0, r3]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d02b      	beq.n	8003688 <HAL_TIM_OC_ConfigChannel+0x64>
 8003630:	233c      	movs	r3, #60	@ 0x3c
 8003632:	2001      	movs	r0, #1
 8003634:	54e0      	strb	r0, [r4, r3]
  switch (Channel)
 8003636:	2a14      	cmp	r2, #20
 8003638:	d821      	bhi.n	800367e <HAL_TIM_OC_ConfigChannel+0x5a>
 800363a:	0092      	lsls	r2, r2, #2
 800363c:	4b13      	ldr	r3, [pc, #76]	@ (800368c <HAL_TIM_OC_ConfigChannel+0x68>)
 800363e:	589b      	ldr	r3, [r3, r2]
 8003640:	469f      	mov	pc, r3
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003642:	6820      	ldr	r0, [r4, #0]
 8003644:	f7ff fca4 	bl	8002f90 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003648:	2000      	movs	r0, #0
      break;
 800364a:	e019      	b.n	8003680 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800364c:	6820      	ldr	r0, [r4, #0]
 800364e:	f7ff ffad 	bl	80035ac <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003652:	2000      	movs	r0, #0
      break;
 8003654:	e014      	b.n	8003680 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003656:	6820      	ldr	r0, [r4, #0]
 8003658:	f7ff fcda 	bl	8003010 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800365c:	2000      	movs	r0, #0
      break;
 800365e:	e00f      	b.n	8003680 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003660:	6820      	ldr	r0, [r4, #0]
 8003662:	f7ff fd17 	bl	8003094 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003666:	2000      	movs	r0, #0
      break;
 8003668:	e00a      	b.n	8003680 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800366a:	6820      	ldr	r0, [r4, #0]
 800366c:	f7ff fd46 	bl	80030fc <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003670:	2000      	movs	r0, #0
      break;
 8003672:	e005      	b.n	8003680 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003674:	6820      	ldr	r0, [r4, #0]
 8003676:	f7ff fd73 	bl	8003160 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800367a:	2000      	movs	r0, #0
      break;
 800367c:	e000      	b.n	8003680 <HAL_TIM_OC_ConfigChannel+0x5c>
  switch (Channel)
 800367e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003680:	233c      	movs	r3, #60	@ 0x3c
 8003682:	2200      	movs	r2, #0
 8003684:	54e2      	strb	r2, [r4, r3]
}
 8003686:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8003688:	2002      	movs	r0, #2
 800368a:	e7fc      	b.n	8003686 <HAL_TIM_OC_ConfigChannel+0x62>
 800368c:	08003c8c 	.word	0x08003c8c

08003690 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003690:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003692:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003694:	4d03      	ldr	r5, [pc, #12]	@ (80036a4 <TIM_ETR_SetConfig+0x14>)
 8003696:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003698:	021b      	lsls	r3, r3, #8
 800369a:	4313      	orrs	r3, r2
 800369c:	430b      	orrs	r3, r1
 800369e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036a0:	6083      	str	r3, [r0, #8]
}
 80036a2:	bd30      	pop	{r4, r5, pc}
 80036a4:	ffff00ff 	.word	0xffff00ff

080036a8 <HAL_TIM_ConfigClockSource>:
{
 80036a8:	b510      	push	{r4, lr}
 80036aa:	0004      	movs	r4, r0
 80036ac:	0008      	movs	r0, r1
  __HAL_LOCK(htim);
 80036ae:	233c      	movs	r3, #60	@ 0x3c
 80036b0:	5ce3      	ldrb	r3, [r4, r3]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d100      	bne.n	80036b8 <HAL_TIM_ConfigClockSource+0x10>
 80036b6:	e077      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x100>
 80036b8:	233c      	movs	r3, #60	@ 0x3c
 80036ba:	2201      	movs	r2, #1
 80036bc:	54e2      	strb	r2, [r4, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 80036be:	3301      	adds	r3, #1
 80036c0:	3201      	adds	r2, #1
 80036c2:	54e2      	strb	r2, [r4, r3]
  tmpsmcr = htim->Instance->SMCR;
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036c8:	4938      	ldr	r1, [pc, #224]	@ (80037ac <HAL_TIM_ConfigClockSource+0x104>)
 80036ca:	400b      	ands	r3, r1
  htim->Instance->SMCR = tmpsmcr;
 80036cc:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80036ce:	6801      	ldr	r1, [r0, #0]
 80036d0:	2960      	cmp	r1, #96	@ 0x60
 80036d2:	d04f      	beq.n	8003774 <HAL_TIM_ConfigClockSource+0xcc>
 80036d4:	d829      	bhi.n	800372a <HAL_TIM_ConfigClockSource+0x82>
 80036d6:	2940      	cmp	r1, #64	@ 0x40
 80036d8:	d057      	beq.n	800378a <HAL_TIM_ConfigClockSource+0xe2>
 80036da:	d90c      	bls.n	80036f6 <HAL_TIM_ConfigClockSource+0x4e>
 80036dc:	2950      	cmp	r1, #80	@ 0x50
 80036de:	d122      	bne.n	8003726 <HAL_TIM_ConfigClockSource+0x7e>
                               sClockSourceConfig->ClockPolarity,
 80036e0:	6841      	ldr	r1, [r0, #4]
                               sClockSourceConfig->ClockFilter);
 80036e2:	68c2      	ldr	r2, [r0, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036e4:	6820      	ldr	r0, [r4, #0]
 80036e6:	f7ff fd6f 	bl	80031c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036ea:	6820      	ldr	r0, [r4, #0]
 80036ec:	2150      	movs	r1, #80	@ 0x50
 80036ee:	f7ff fd91 	bl	8003214 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80036f2:	2000      	movs	r0, #0
      break;
 80036f4:	e005      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80036f6:	2920      	cmp	r1, #32
 80036f8:	d00e      	beq.n	8003718 <HAL_TIM_ConfigClockSource+0x70>
 80036fa:	d909      	bls.n	8003710 <HAL_TIM_ConfigClockSource+0x68>
 80036fc:	2930      	cmp	r1, #48	@ 0x30
 80036fe:	d00b      	beq.n	8003718 <HAL_TIM_ConfigClockSource+0x70>
      status = HAL_ERROR;
 8003700:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8003702:	233d      	movs	r3, #61	@ 0x3d
 8003704:	2201      	movs	r2, #1
 8003706:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8003708:	3b01      	subs	r3, #1
 800370a:	2200      	movs	r2, #0
 800370c:	54e2      	strb	r2, [r4, r3]
}
 800370e:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8003710:	2900      	cmp	r1, #0
 8003712:	d001      	beq.n	8003718 <HAL_TIM_ConfigClockSource+0x70>
 8003714:	2910      	cmp	r1, #16
 8003716:	d104      	bne.n	8003722 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003718:	6820      	ldr	r0, [r4, #0]
 800371a:	f7ff fd7b 	bl	8003214 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800371e:	2000      	movs	r0, #0
      break;
 8003720:	e7ef      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8003722:	2001      	movs	r0, #1
 8003724:	e7ed      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
 8003726:	2001      	movs	r0, #1
 8003728:	e7eb      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	0152      	lsls	r2, r2, #5
 800372e:	4291      	cmp	r1, r2
 8003730:	d036      	beq.n	80037a0 <HAL_TIM_ConfigClockSource+0xf8>
 8003732:	2280      	movs	r2, #128	@ 0x80
 8003734:	0192      	lsls	r2, r2, #6
 8003736:	4291      	cmp	r1, r2
 8003738:	d10d      	bne.n	8003756 <HAL_TIM_ConfigClockSource+0xae>
                        sClockSourceConfig->ClockPrescaler,
 800373a:	6881      	ldr	r1, [r0, #8]
                        sClockSourceConfig->ClockPolarity,
 800373c:	6842      	ldr	r2, [r0, #4]
                        sClockSourceConfig->ClockFilter);
 800373e:	68c3      	ldr	r3, [r0, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003740:	6820      	ldr	r0, [r4, #0]
 8003742:	f7ff ffa5 	bl	8003690 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003746:	6822      	ldr	r2, [r4, #0]
 8003748:	6891      	ldr	r1, [r2, #8]
 800374a:	2380      	movs	r3, #128	@ 0x80
 800374c:	01db      	lsls	r3, r3, #7
 800374e:	430b      	orrs	r3, r1
 8003750:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003752:	2000      	movs	r0, #0
      break;
 8003754:	e7d5      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8003756:	2970      	cmp	r1, #112	@ 0x70
 8003758:	d124      	bne.n	80037a4 <HAL_TIM_ConfigClockSource+0xfc>
                        sClockSourceConfig->ClockPrescaler,
 800375a:	6881      	ldr	r1, [r0, #8]
                        sClockSourceConfig->ClockPolarity,
 800375c:	6842      	ldr	r2, [r0, #4]
                        sClockSourceConfig->ClockFilter);
 800375e:	68c3      	ldr	r3, [r0, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003760:	6820      	ldr	r0, [r4, #0]
 8003762:	f7ff ff95 	bl	8003690 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003766:	6822      	ldr	r2, [r4, #0]
 8003768:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800376a:	2177      	movs	r1, #119	@ 0x77
 800376c:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 800376e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	2000      	movs	r0, #0
      break;
 8003772:	e7c6      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
                               sClockSourceConfig->ClockPolarity,
 8003774:	6841      	ldr	r1, [r0, #4]
                               sClockSourceConfig->ClockFilter);
 8003776:	68c2      	ldr	r2, [r0, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003778:	6820      	ldr	r0, [r4, #0]
 800377a:	f7ff fd37 	bl	80031ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800377e:	6820      	ldr	r0, [r4, #0]
 8003780:	2160      	movs	r1, #96	@ 0x60
 8003782:	f7ff fd47 	bl	8003214 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003786:	2000      	movs	r0, #0
      break;
 8003788:	e7bb      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
                               sClockSourceConfig->ClockPolarity,
 800378a:	6841      	ldr	r1, [r0, #4]
                               sClockSourceConfig->ClockFilter);
 800378c:	68c2      	ldr	r2, [r0, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800378e:	6820      	ldr	r0, [r4, #0]
 8003790:	f7ff fd1a 	bl	80031c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003794:	6820      	ldr	r0, [r4, #0]
 8003796:	2140      	movs	r1, #64	@ 0x40
 8003798:	f7ff fd3c 	bl	8003214 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800379c:	2000      	movs	r0, #0
      break;
 800379e:	e7b0      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80037a0:	2000      	movs	r0, #0
 80037a2:	e7ae      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 80037a4:	2001      	movs	r0, #1
 80037a6:	e7ac      	b.n	8003702 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 80037a8:	2002      	movs	r0, #2
 80037aa:	e7b0      	b.n	800370e <HAL_TIM_ConfigClockSource+0x66>
 80037ac:	ffce0088 	.word	0xffce0088

080037b0 <TIM_SlaveTimer_SetConfig>:
{
 80037b0:	b570      	push	{r4, r5, r6, lr}
 80037b2:	000c      	movs	r4, r1
  tmpsmcr = htim->Instance->SMCR;
 80037b4:	6801      	ldr	r1, [r0, #0]
 80037b6:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80037b8:	4b2c      	ldr	r3, [pc, #176]	@ (800386c <TIM_SlaveTimer_SetConfig+0xbc>)
 80037ba:	401a      	ands	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80037bc:	6863      	ldr	r3, [r4, #4]
 80037be:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 80037c0:	4a2b      	ldr	r2, [pc, #172]	@ (8003870 <TIM_SlaveTimer_SetConfig+0xc0>)
 80037c2:	4013      	ands	r3, r2
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80037c4:	6822      	ldr	r2, [r4, #0]
 80037c6:	4313      	orrs	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80037c8:	608b      	str	r3, [r1, #8]
  switch (sSlaveConfig->InputTrigger)
 80037ca:	6863      	ldr	r3, [r4, #4]
 80037cc:	2b50      	cmp	r3, #80	@ 0x50
 80037ce:	d033      	beq.n	8003838 <TIM_SlaveTimer_SetConfig+0x88>
 80037d0:	d90b      	bls.n	80037ea <TIM_SlaveTimer_SetConfig+0x3a>
 80037d2:	2b60      	cmp	r3, #96	@ 0x60
 80037d4:	d037      	beq.n	8003846 <TIM_SlaveTimer_SetConfig+0x96>
 80037d6:	2b70      	cmp	r3, #112	@ 0x70
 80037d8:	d144      	bne.n	8003864 <TIM_SlaveTimer_SetConfig+0xb4>
                        sSlaveConfig->TriggerPrescaler,
 80037da:	68e1      	ldr	r1, [r4, #12]
                        sSlaveConfig->TriggerPolarity,
 80037dc:	68a2      	ldr	r2, [r4, #8]
                        sSlaveConfig->TriggerFilter);
 80037de:	6923      	ldr	r3, [r4, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80037e0:	6800      	ldr	r0, [r0, #0]
 80037e2:	f7ff ff55 	bl	8003690 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80037e6:	2000      	movs	r0, #0
      break;
 80037e8:	e010      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
  switch (sSlaveConfig->InputTrigger)
 80037ea:	2b40      	cmp	r3, #64	@ 0x40
 80037ec:	d00f      	beq.n	800380e <TIM_SlaveTimer_SetConfig+0x5e>
 80037ee:	d901      	bls.n	80037f4 <TIM_SlaveTimer_SetConfig+0x44>
      status = HAL_ERROR;
 80037f0:	2001      	movs	r0, #1
 80037f2:	e00b      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
  switch (sSlaveConfig->InputTrigger)
 80037f4:	2b20      	cmp	r3, #32
 80037f6:	d02d      	beq.n	8003854 <TIM_SlaveTimer_SetConfig+0xa4>
 80037f8:	d903      	bls.n	8003802 <TIM_SlaveTimer_SetConfig+0x52>
 80037fa:	2b30      	cmp	r3, #48	@ 0x30
 80037fc:	d130      	bne.n	8003860 <TIM_SlaveTimer_SetConfig+0xb0>
 80037fe:	2000      	movs	r0, #0
 8003800:	e004      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
 8003802:	2b00      	cmp	r3, #0
 8003804:	d028      	beq.n	8003858 <TIM_SlaveTimer_SetConfig+0xa8>
 8003806:	2b10      	cmp	r3, #16
 8003808:	d128      	bne.n	800385c <TIM_SlaveTimer_SetConfig+0xac>
 800380a:	2000      	movs	r0, #0
}
 800380c:	bd70      	pop	{r4, r5, r6, pc}
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	2b05      	cmp	r3, #5
 8003812:	d029      	beq.n	8003868 <TIM_SlaveTimer_SetConfig+0xb8>
      tmpccer = htim->Instance->CCER;
 8003814:	6803      	ldr	r3, [r0, #0]
 8003816:	6a1d      	ldr	r5, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003818:	6a1a      	ldr	r2, [r3, #32]
 800381a:	2101      	movs	r1, #1
 800381c:	438a      	bics	r2, r1
 800381e:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003820:	6801      	ldr	r1, [r0, #0]
 8003822:	698a      	ldr	r2, [r1, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003824:	23f0      	movs	r3, #240	@ 0xf0
 8003826:	439a      	bics	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003828:	6923      	ldr	r3, [r4, #16]
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 800382e:	618b      	str	r3, [r1, #24]
      htim->Instance->CCER = tmpccer;
 8003830:	6803      	ldr	r3, [r0, #0]
 8003832:	621d      	str	r5, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8003834:	2000      	movs	r0, #0
      break;
 8003836:	e7e9      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
                               sSlaveConfig->TriggerPolarity,
 8003838:	68a1      	ldr	r1, [r4, #8]
                               sSlaveConfig->TriggerFilter);
 800383a:	6922      	ldr	r2, [r4, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800383c:	6800      	ldr	r0, [r0, #0]
 800383e:	f7ff fcc3 	bl	80031c8 <TIM_TI1_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8003842:	2000      	movs	r0, #0
      break;
 8003844:	e7e2      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
                               sSlaveConfig->TriggerPolarity,
 8003846:	68a1      	ldr	r1, [r4, #8]
                               sSlaveConfig->TriggerFilter);
 8003848:	6922      	ldr	r2, [r4, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800384a:	6800      	ldr	r0, [r0, #0]
 800384c:	f7ff fcce 	bl	80031ec <TIM_TI2_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8003850:	2000      	movs	r0, #0
      break;
 8003852:	e7db      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
  switch (sSlaveConfig->InputTrigger)
 8003854:	2000      	movs	r0, #0
 8003856:	e7d9      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
 8003858:	2000      	movs	r0, #0
 800385a:	e7d7      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
      status = HAL_ERROR;
 800385c:	2001      	movs	r0, #1
 800385e:	e7d5      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
 8003860:	2001      	movs	r0, #1
 8003862:	e7d3      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
 8003864:	2001      	movs	r0, #1
 8003866:	e7d1      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
        return HAL_ERROR;
 8003868:	2001      	movs	r0, #1
 800386a:	e7cf      	b.n	800380c <TIM_SlaveTimer_SetConfig+0x5c>
 800386c:	ffcfff8f 	.word	0xffcfff8f
 8003870:	fffefff8 	.word	0xfffefff8

08003874 <HAL_TIM_SlaveConfigSynchro>:
{
 8003874:	b510      	push	{r4, lr}
 8003876:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8003878:	233c      	movs	r3, #60	@ 0x3c
 800387a:	5cc3      	ldrb	r3, [r0, r3]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d022      	beq.n	80038c6 <HAL_TIM_SlaveConfigSynchro+0x52>
 8003880:	233c      	movs	r3, #60	@ 0x3c
 8003882:	2201      	movs	r2, #1
 8003884:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8003886:	3301      	adds	r3, #1
 8003888:	3201      	adds	r2, #1
 800388a:	54c2      	strb	r2, [r0, r3]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800388c:	f7ff ff90 	bl	80037b0 <TIM_SlaveTimer_SetConfig>
 8003890:	2800      	cmp	r0, #0
 8003892:	d110      	bne.n	80038b6 <HAL_TIM_SlaveConfigSynchro+0x42>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003894:	6822      	ldr	r2, [r4, #0]
 8003896:	68d3      	ldr	r3, [r2, #12]
 8003898:	2140      	movs	r1, #64	@ 0x40
 800389a:	438b      	bics	r3, r1
 800389c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800389e:	6822      	ldr	r2, [r4, #0]
 80038a0:	68d3      	ldr	r3, [r2, #12]
 80038a2:	490a      	ldr	r1, [pc, #40]	@ (80038cc <HAL_TIM_SlaveConfigSynchro+0x58>)
 80038a4:	400b      	ands	r3, r1
 80038a6:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80038a8:	233d      	movs	r3, #61	@ 0x3d
 80038aa:	2201      	movs	r2, #1
 80038ac:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80038ae:	3b01      	subs	r3, #1
 80038b0:	2200      	movs	r2, #0
 80038b2:	54e2      	strb	r2, [r4, r3]
}
 80038b4:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 80038b6:	233d      	movs	r3, #61	@ 0x3d
 80038b8:	2201      	movs	r2, #1
 80038ba:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(htim);
 80038bc:	3b01      	subs	r3, #1
 80038be:	2200      	movs	r2, #0
 80038c0:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 80038c2:	2001      	movs	r0, #1
 80038c4:	e7f6      	b.n	80038b4 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_LOCK(htim);
 80038c6:	2002      	movs	r0, #2
 80038c8:	e7f4      	b.n	80038b4 <HAL_TIM_SlaveConfigSynchro+0x40>
 80038ca:	46c0      	nop			@ (mov r8, r8)
 80038cc:	ffffbfff 	.word	0xffffbfff

080038d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038d0:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038d2:	233c      	movs	r3, #60	@ 0x3c
 80038d4:	5cc3      	ldrb	r3, [r0, r3]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d029      	beq.n	800392e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80038da:	233c      	movs	r3, #60	@ 0x3c
 80038dc:	2201      	movs	r2, #1
 80038de:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e0:	3301      	adds	r3, #1
 80038e2:	3201      	adds	r2, #1
 80038e4:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038e6:	6802      	ldr	r2, [r0, #0]
 80038e8:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038ea:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80038ec:	4c11      	ldr	r4, [pc, #68]	@ (8003934 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80038ee:	42a2      	cmp	r2, r4
 80038f0:	d018      	beq.n	8003924 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038f2:	2470      	movs	r4, #112	@ 0x70
 80038f4:	43a3      	bics	r3, r4
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038f6:	680c      	ldr	r4, [r1, #0]
 80038f8:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038fa:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038fc:	6803      	ldr	r3, [r0, #0]
 80038fe:	4a0d      	ldr	r2, [pc, #52]	@ (8003934 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d002      	beq.n	800390a <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8003904:	4a0c      	ldr	r2, [pc, #48]	@ (8003938 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d104      	bne.n	8003914 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800390a:	2280      	movs	r2, #128	@ 0x80
 800390c:	4395      	bics	r5, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800390e:	688a      	ldr	r2, [r1, #8]
 8003910:	432a      	orrs	r2, r5

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003914:	233d      	movs	r3, #61	@ 0x3d
 8003916:	2201      	movs	r2, #1
 8003918:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800391a:	3b01      	subs	r3, #1
 800391c:	2200      	movs	r2, #0
 800391e:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8003920:	2000      	movs	r0, #0
}
 8003922:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003924:	4c05      	ldr	r4, [pc, #20]	@ (800393c <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8003926:	4023      	ands	r3, r4
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003928:	684c      	ldr	r4, [r1, #4]
 800392a:	4323      	orrs	r3, r4
 800392c:	e7e1      	b.n	80038f2 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 800392e:	2002      	movs	r0, #2
 8003930:	e7f7      	b.n	8003922 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8003932:	46c0      	nop			@ (mov r8, r8)
 8003934:	40012c00 	.word	0x40012c00
 8003938:	40000400 	.word	0x40000400
 800393c:	ff0fffff 	.word	0xff0fffff

08003940 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003940:	4770      	bx	lr

08003942 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003942:	4770      	bx	lr

08003944 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003944:	4770      	bx	lr
	...

08003948 <malloc>:
 8003948:	b510      	push	{r4, lr}
 800394a:	4b03      	ldr	r3, [pc, #12]	@ (8003958 <malloc+0x10>)
 800394c:	0001      	movs	r1, r0
 800394e:	6818      	ldr	r0, [r3, #0]
 8003950:	f000 f826 	bl	80039a0 <_malloc_r>
 8003954:	bd10      	pop	{r4, pc}
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	20000018 	.word	0x20000018

0800395c <sbrk_aligned>:
 800395c:	b570      	push	{r4, r5, r6, lr}
 800395e:	4e0f      	ldr	r6, [pc, #60]	@ (800399c <sbrk_aligned+0x40>)
 8003960:	000d      	movs	r5, r1
 8003962:	6831      	ldr	r1, [r6, #0]
 8003964:	0004      	movs	r4, r0
 8003966:	2900      	cmp	r1, #0
 8003968:	d102      	bne.n	8003970 <sbrk_aligned+0x14>
 800396a:	f000 f8b1 	bl	8003ad0 <_sbrk_r>
 800396e:	6030      	str	r0, [r6, #0]
 8003970:	0029      	movs	r1, r5
 8003972:	0020      	movs	r0, r4
 8003974:	f000 f8ac 	bl	8003ad0 <_sbrk_r>
 8003978:	1c43      	adds	r3, r0, #1
 800397a:	d103      	bne.n	8003984 <sbrk_aligned+0x28>
 800397c:	2501      	movs	r5, #1
 800397e:	426d      	negs	r5, r5
 8003980:	0028      	movs	r0, r5
 8003982:	bd70      	pop	{r4, r5, r6, pc}
 8003984:	2303      	movs	r3, #3
 8003986:	1cc5      	adds	r5, r0, #3
 8003988:	439d      	bics	r5, r3
 800398a:	42a8      	cmp	r0, r5
 800398c:	d0f8      	beq.n	8003980 <sbrk_aligned+0x24>
 800398e:	1a29      	subs	r1, r5, r0
 8003990:	0020      	movs	r0, r4
 8003992:	f000 f89d 	bl	8003ad0 <_sbrk_r>
 8003996:	3001      	adds	r0, #1
 8003998:	d1f2      	bne.n	8003980 <sbrk_aligned+0x24>
 800399a:	e7ef      	b.n	800397c <sbrk_aligned+0x20>
 800399c:	2000091c 	.word	0x2000091c

080039a0 <_malloc_r>:
 80039a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039a2:	2203      	movs	r2, #3
 80039a4:	1ccb      	adds	r3, r1, #3
 80039a6:	4393      	bics	r3, r2
 80039a8:	3308      	adds	r3, #8
 80039aa:	0005      	movs	r5, r0
 80039ac:	001f      	movs	r7, r3
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	d234      	bcs.n	8003a1c <_malloc_r+0x7c>
 80039b2:	270c      	movs	r7, #12
 80039b4:	42b9      	cmp	r1, r7
 80039b6:	d833      	bhi.n	8003a20 <_malloc_r+0x80>
 80039b8:	0028      	movs	r0, r5
 80039ba:	f000 f871 	bl	8003aa0 <__malloc_lock>
 80039be:	4e37      	ldr	r6, [pc, #220]	@ (8003a9c <_malloc_r+0xfc>)
 80039c0:	6833      	ldr	r3, [r6, #0]
 80039c2:	001c      	movs	r4, r3
 80039c4:	2c00      	cmp	r4, #0
 80039c6:	d12f      	bne.n	8003a28 <_malloc_r+0x88>
 80039c8:	0039      	movs	r1, r7
 80039ca:	0028      	movs	r0, r5
 80039cc:	f7ff ffc6 	bl	800395c <sbrk_aligned>
 80039d0:	0004      	movs	r4, r0
 80039d2:	1c43      	adds	r3, r0, #1
 80039d4:	d15f      	bne.n	8003a96 <_malloc_r+0xf6>
 80039d6:	6834      	ldr	r4, [r6, #0]
 80039d8:	9400      	str	r4, [sp, #0]
 80039da:	9b00      	ldr	r3, [sp, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d14a      	bne.n	8003a76 <_malloc_r+0xd6>
 80039e0:	2c00      	cmp	r4, #0
 80039e2:	d052      	beq.n	8003a8a <_malloc_r+0xea>
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	0028      	movs	r0, r5
 80039e8:	18e3      	adds	r3, r4, r3
 80039ea:	9900      	ldr	r1, [sp, #0]
 80039ec:	9301      	str	r3, [sp, #4]
 80039ee:	f000 f86f 	bl	8003ad0 <_sbrk_r>
 80039f2:	9b01      	ldr	r3, [sp, #4]
 80039f4:	4283      	cmp	r3, r0
 80039f6:	d148      	bne.n	8003a8a <_malloc_r+0xea>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	0028      	movs	r0, r5
 80039fc:	1aff      	subs	r7, r7, r3
 80039fe:	0039      	movs	r1, r7
 8003a00:	f7ff ffac 	bl	800395c <sbrk_aligned>
 8003a04:	3001      	adds	r0, #1
 8003a06:	d040      	beq.n	8003a8a <_malloc_r+0xea>
 8003a08:	6823      	ldr	r3, [r4, #0]
 8003a0a:	19db      	adds	r3, r3, r7
 8003a0c:	6023      	str	r3, [r4, #0]
 8003a0e:	6833      	ldr	r3, [r6, #0]
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	2a00      	cmp	r2, #0
 8003a14:	d133      	bne.n	8003a7e <_malloc_r+0xde>
 8003a16:	9b00      	ldr	r3, [sp, #0]
 8003a18:	6033      	str	r3, [r6, #0]
 8003a1a:	e019      	b.n	8003a50 <_malloc_r+0xb0>
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	dac9      	bge.n	80039b4 <_malloc_r+0x14>
 8003a20:	230c      	movs	r3, #12
 8003a22:	602b      	str	r3, [r5, #0]
 8003a24:	2000      	movs	r0, #0
 8003a26:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a28:	6821      	ldr	r1, [r4, #0]
 8003a2a:	1bc9      	subs	r1, r1, r7
 8003a2c:	d420      	bmi.n	8003a70 <_malloc_r+0xd0>
 8003a2e:	290b      	cmp	r1, #11
 8003a30:	d90a      	bls.n	8003a48 <_malloc_r+0xa8>
 8003a32:	19e2      	adds	r2, r4, r7
 8003a34:	6027      	str	r7, [r4, #0]
 8003a36:	42a3      	cmp	r3, r4
 8003a38:	d104      	bne.n	8003a44 <_malloc_r+0xa4>
 8003a3a:	6032      	str	r2, [r6, #0]
 8003a3c:	6863      	ldr	r3, [r4, #4]
 8003a3e:	6011      	str	r1, [r2, #0]
 8003a40:	6053      	str	r3, [r2, #4]
 8003a42:	e005      	b.n	8003a50 <_malloc_r+0xb0>
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	e7f9      	b.n	8003a3c <_malloc_r+0x9c>
 8003a48:	6862      	ldr	r2, [r4, #4]
 8003a4a:	42a3      	cmp	r3, r4
 8003a4c:	d10e      	bne.n	8003a6c <_malloc_r+0xcc>
 8003a4e:	6032      	str	r2, [r6, #0]
 8003a50:	0028      	movs	r0, r5
 8003a52:	f000 f82d 	bl	8003ab0 <__malloc_unlock>
 8003a56:	0020      	movs	r0, r4
 8003a58:	2207      	movs	r2, #7
 8003a5a:	300b      	adds	r0, #11
 8003a5c:	1d23      	adds	r3, r4, #4
 8003a5e:	4390      	bics	r0, r2
 8003a60:	1ac2      	subs	r2, r0, r3
 8003a62:	4298      	cmp	r0, r3
 8003a64:	d0df      	beq.n	8003a26 <_malloc_r+0x86>
 8003a66:	1a1b      	subs	r3, r3, r0
 8003a68:	50a3      	str	r3, [r4, r2]
 8003a6a:	e7dc      	b.n	8003a26 <_malloc_r+0x86>
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	e7ef      	b.n	8003a50 <_malloc_r+0xb0>
 8003a70:	0023      	movs	r3, r4
 8003a72:	6864      	ldr	r4, [r4, #4]
 8003a74:	e7a6      	b.n	80039c4 <_malloc_r+0x24>
 8003a76:	9c00      	ldr	r4, [sp, #0]
 8003a78:	6863      	ldr	r3, [r4, #4]
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	e7ad      	b.n	80039da <_malloc_r+0x3a>
 8003a7e:	001a      	movs	r2, r3
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	42a3      	cmp	r3, r4
 8003a84:	d1fb      	bne.n	8003a7e <_malloc_r+0xde>
 8003a86:	2300      	movs	r3, #0
 8003a88:	e7da      	b.n	8003a40 <_malloc_r+0xa0>
 8003a8a:	230c      	movs	r3, #12
 8003a8c:	0028      	movs	r0, r5
 8003a8e:	602b      	str	r3, [r5, #0]
 8003a90:	f000 f80e 	bl	8003ab0 <__malloc_unlock>
 8003a94:	e7c6      	b.n	8003a24 <_malloc_r+0x84>
 8003a96:	6007      	str	r7, [r0, #0]
 8003a98:	e7da      	b.n	8003a50 <_malloc_r+0xb0>
 8003a9a:	46c0      	nop			@ (mov r8, r8)
 8003a9c:	20000920 	.word	0x20000920

08003aa0 <__malloc_lock>:
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	4802      	ldr	r0, [pc, #8]	@ (8003aac <__malloc_lock+0xc>)
 8003aa4:	f000 f850 	bl	8003b48 <__retarget_lock_acquire_recursive>
 8003aa8:	bd10      	pop	{r4, pc}
 8003aaa:	46c0      	nop			@ (mov r8, r8)
 8003aac:	20000a60 	.word	0x20000a60

08003ab0 <__malloc_unlock>:
 8003ab0:	b510      	push	{r4, lr}
 8003ab2:	4802      	ldr	r0, [pc, #8]	@ (8003abc <__malloc_unlock+0xc>)
 8003ab4:	f000 f849 	bl	8003b4a <__retarget_lock_release_recursive>
 8003ab8:	bd10      	pop	{r4, pc}
 8003aba:	46c0      	nop			@ (mov r8, r8)
 8003abc:	20000a60 	.word	0x20000a60

08003ac0 <memset>:
 8003ac0:	0003      	movs	r3, r0
 8003ac2:	1882      	adds	r2, r0, r2
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d100      	bne.n	8003aca <memset+0xa>
 8003ac8:	4770      	bx	lr
 8003aca:	7019      	strb	r1, [r3, #0]
 8003acc:	3301      	adds	r3, #1
 8003ace:	e7f9      	b.n	8003ac4 <memset+0x4>

08003ad0 <_sbrk_r>:
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	b570      	push	{r4, r5, r6, lr}
 8003ad4:	4d06      	ldr	r5, [pc, #24]	@ (8003af0 <_sbrk_r+0x20>)
 8003ad6:	0004      	movs	r4, r0
 8003ad8:	0008      	movs	r0, r1
 8003ada:	602b      	str	r3, [r5, #0]
 8003adc:	f7fe fbda 	bl	8002294 <_sbrk>
 8003ae0:	1c43      	adds	r3, r0, #1
 8003ae2:	d103      	bne.n	8003aec <_sbrk_r+0x1c>
 8003ae4:	682b      	ldr	r3, [r5, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d000      	beq.n	8003aec <_sbrk_r+0x1c>
 8003aea:	6023      	str	r3, [r4, #0]
 8003aec:	bd70      	pop	{r4, r5, r6, pc}
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	20000a5c 	.word	0x20000a5c

08003af4 <__errno>:
 8003af4:	4b01      	ldr	r3, [pc, #4]	@ (8003afc <__errno+0x8>)
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	4770      	bx	lr
 8003afa:	46c0      	nop			@ (mov r8, r8)
 8003afc:	20000018 	.word	0x20000018

08003b00 <__libc_init_array>:
 8003b00:	b570      	push	{r4, r5, r6, lr}
 8003b02:	2600      	movs	r6, #0
 8003b04:	4c0c      	ldr	r4, [pc, #48]	@ (8003b38 <__libc_init_array+0x38>)
 8003b06:	4d0d      	ldr	r5, [pc, #52]	@ (8003b3c <__libc_init_array+0x3c>)
 8003b08:	1b64      	subs	r4, r4, r5
 8003b0a:	10a4      	asrs	r4, r4, #2
 8003b0c:	42a6      	cmp	r6, r4
 8003b0e:	d109      	bne.n	8003b24 <__libc_init_array+0x24>
 8003b10:	2600      	movs	r6, #0
 8003b12:	f000 f825 	bl	8003b60 <_init>
 8003b16:	4c0a      	ldr	r4, [pc, #40]	@ (8003b40 <__libc_init_array+0x40>)
 8003b18:	4d0a      	ldr	r5, [pc, #40]	@ (8003b44 <__libc_init_array+0x44>)
 8003b1a:	1b64      	subs	r4, r4, r5
 8003b1c:	10a4      	asrs	r4, r4, #2
 8003b1e:	42a6      	cmp	r6, r4
 8003b20:	d105      	bne.n	8003b2e <__libc_init_array+0x2e>
 8003b22:	bd70      	pop	{r4, r5, r6, pc}
 8003b24:	00b3      	lsls	r3, r6, #2
 8003b26:	58eb      	ldr	r3, [r5, r3]
 8003b28:	4798      	blx	r3
 8003b2a:	3601      	adds	r6, #1
 8003b2c:	e7ee      	b.n	8003b0c <__libc_init_array+0xc>
 8003b2e:	00b3      	lsls	r3, r6, #2
 8003b30:	58eb      	ldr	r3, [r5, r3]
 8003b32:	4798      	blx	r3
 8003b34:	3601      	adds	r6, #1
 8003b36:	e7f2      	b.n	8003b1e <__libc_init_array+0x1e>
 8003b38:	08003ce0 	.word	0x08003ce0
 8003b3c:	08003ce0 	.word	0x08003ce0
 8003b40:	08003ce4 	.word	0x08003ce4
 8003b44:	08003ce0 	.word	0x08003ce0

08003b48 <__retarget_lock_acquire_recursive>:
 8003b48:	4770      	bx	lr

08003b4a <__retarget_lock_release_recursive>:
 8003b4a:	4770      	bx	lr

08003b4c <memcpy>:
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	b510      	push	{r4, lr}
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d100      	bne.n	8003b56 <memcpy+0xa>
 8003b54:	bd10      	pop	{r4, pc}
 8003b56:	5ccc      	ldrb	r4, [r1, r3]
 8003b58:	54c4      	strb	r4, [r0, r3]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	e7f8      	b.n	8003b50 <memcpy+0x4>
	...

08003b60 <_init>:
 8003b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b66:	bc08      	pop	{r3}
 8003b68:	469e      	mov	lr, r3
 8003b6a:	4770      	bx	lr

08003b6c <_fini>:
 8003b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6e:	46c0      	nop			@ (mov r8, r8)
 8003b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b72:	bc08      	pop	{r3}
 8003b74:	469e      	mov	lr, r3
 8003b76:	4770      	bx	lr
