cocci_test_suite() {
	size_t *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 990 */;
	const char *const *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 989 */;
	enum vsp1_du_crc_source *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 938 */;
	const char *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 937 */;
	struct dpll_info *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 83 */;
	char cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 827 */[16];
	struct drm_plane *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 826 */;
	const char **cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 806 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 794 */;
	bool cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 774 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 768 */;
	unsigned long cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 751 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 750 */;
	struct dpll_info {
		unsigned int output;
		unsigned int fdpll;
		unsigned int n;
		unsigned int m;
	} cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 75 */;
	struct rcar_du_crtc *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 724 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 722 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 721 */;
	void cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 721 */;
	struct rcar_du_device *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 696 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 681 */;
	struct rcar_du_encoder *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 650 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 644 */;
	struct rcar_du_crtc_state *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 643 */;
	int cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 640 */;
	u32 cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 47 */;
	struct drm_pending_vblank_event *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 430 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 364 */;
	struct rcar_du_plane *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 334 */[RCAR_DU_NUM_HW_PLANES];
	struct rcar_du_plane *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 327 */;
	const struct rcar_du_format_info *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 326 */;
	unsigned int cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 321 */;
	struct du_clk_params cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 271 */;
	struct dpll_info cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 221 */;
	const struct soc_device_attribute cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 206 */[];
	struct du_clk_params *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 173 */;
	struct du_clk_params {
		struct clk *clk;
		unsigned long rate;
		unsigned long diff;
		u32 escr;
	} cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 165 */;
	long cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 144 */;
	char *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1141 */;
	char cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1140 */[9];
	struct clk *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1139 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1134 */;
	const unsigned int cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1129 */[];
	struct rcar_du_group *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1126 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1084 */;
	void *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1084 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1055 */;
	enum vsp1_du_crc_source cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1005 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1004 */;
	struct drm_modeset_acquire_ctx cocci_id/* drivers/gpu/drm/rcar-du/rcar_du_crtc.c 1002 */;
}
