

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:51:55 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_43 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.220 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     366|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      60|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      70|     462|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U53  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_4_2_31_1_1_U55        |mux_4_2_31_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U54        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  60|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_226_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln50_fu_371_p2   |         +|   0|  0|  71|          64|          64|
    |empty_fu_243_p2      |         -|   0|  0|  12|           4|           4|
    |icmp_ln44_fu_220_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln50_fu_314_p2  |      icmp|   0|  0|   9|           2|           1|
    |tmp_2_fu_285_p1      |    select|   0|  0|  32|           1|          32|
    |tmp_2_fu_285_p2      |    select|   0|  0|  32|           1|          32|
    |tmp_2_fu_285_p3      |    select|   0|  0|  32|           1|          32|
    |tmp_2_fu_285_p4      |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_344_p1      |    select|   0|  0|  31|           1|          31|
    |tmp_3_fu_344_p2      |    select|   0|  0|  31|           1|          31|
    |tmp_3_fu_344_p3      |    select|   0|  0|  31|           1|          31|
    |tmp_3_fu_344_p4      |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 366|          85|         327|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add8117_fu_86            |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_3_fu_90                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add8117_fu_86            |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_3_fu_90                |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|arr_load_1             |   in|   64|     ap_none|                                        arr_load_1|        scalar|
|arg1_r_1_04_reload     |   in|   32|     ap_none|                                arg1_r_1_04_reload|        scalar|
|arg1_r_0_01_reload     |   in|   32|     ap_none|                                arg1_r_0_01_reload|        scalar|
|arg1_r_1_1_011_reload  |   in|   32|     ap_none|                             arg1_r_1_1_011_reload|        scalar|
|arg1_r_0_1_010_reload  |   in|   32|     ap_none|                             arg1_r_0_1_010_reload|        scalar|
|arg1_r_1_2_014_reload  |   in|   32|     ap_none|                             arg1_r_1_2_014_reload|        scalar|
|arg1_r_0_2_013_reload  |   in|   32|     ap_none|                             arg1_r_0_2_013_reload|        scalar|
|arg1_r_1_3_017_reload  |   in|   32|     ap_none|                             arg1_r_1_3_017_reload|        scalar|
|arg1_r_0_3_016_reload  |   in|   32|     ap_none|                             arg1_r_0_3_016_reload|        scalar|
|arg1_r_1_04_cast       |   in|   31|     ap_none|                                  arg1_r_1_04_cast|        scalar|
|arg1_r_2_07_cast       |   in|   31|     ap_none|                                  arg1_r_2_07_cast|        scalar|
|arg1_r_1_1_011_cast    |   in|   31|     ap_none|                               arg1_r_1_1_011_cast|        scalar|
|arg1_r_2_1_012_cast    |   in|   31|     ap_none|                               arg1_r_2_1_012_cast|        scalar|
|arg1_r_1_2_014_cast    |   in|   31|     ap_none|                               arg1_r_1_2_014_cast|        scalar|
|arg1_r_2_2_015_cast    |   in|   31|     ap_none|                               arg1_r_2_2_015_cast|        scalar|
|arg1_r_1_3_017_cast    |   in|   31|     ap_none|                               arg1_r_1_3_017_cast|        scalar|
|arg1_r_2_3_018_cast    |   in|   31|     ap_none|                               arg1_r_2_3_018_cast|        scalar|
|add8117_out            |  out|   64|      ap_vld|                                       add8117_out|       pointer|
|add8117_out_ap_vld     |  out|    1|      ap_vld|                                       add8117_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add8117 = alloca i32 1"   --->   Operation 4 'alloca' 'add8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_3_018_cast"   --->   Operation 6 'read' 'arg1_r_2_3_018_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_3_017_cast"   --->   Operation 7 'read' 'arg1_r_1_3_017_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_2_015_cast"   --->   Operation 8 'read' 'arg1_r_2_2_015_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_2_014_cast"   --->   Operation 9 'read' 'arg1_r_1_2_014_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_1_012_cast"   --->   Operation 10 'read' 'arg1_r_2_1_012_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_1_011_cast"   --->   Operation 11 'read' 'arg1_r_1_1_011_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_2_07_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_07_cast"   --->   Operation 12 'read' 'arg1_r_2_07_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_04_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_04_cast"   --->   Operation 13 'read' 'arg1_r_1_04_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_3_016_reload"   --->   Operation 14 'read' 'arg1_r_0_3_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_3_017_reload"   --->   Operation 15 'read' 'arg1_r_1_3_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 16 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 17 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 18 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 19 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 20 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 21 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_load_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_1"   --->   Operation 22 'read' 'arr_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_1_read, i64 %add8117"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i3 %i_3" [d3.cpp:50]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i, i3 5" [d3.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i, i3 1" [d3.cpp:44]   --->   Operation 28 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add8117_load = load i64 %add8117" [d3.cpp:50]   --->   Operation 30 'load' 'add8117_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i" [d3.cpp:44]   --->   Operation 31 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i3 %i" [d3.cpp:44]   --->   Operation 32 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d3.cpp:46]   --->   Operation 33 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:44]   --->   Operation 35 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %zext_ln44" [d3.cpp:44]   --->   Operation 36 'sub' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %empty" [d3.cpp:47]   --->   Operation 37 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i, i32 2" [d3.cpp:50]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln50 = select i1 %tmp, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_0_01_reload_read" [d3.cpp:50]   --->   Operation 39 'select' 'select_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln50_1 = select i1 %tmp, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_0_1_010_reload_read" [d3.cpp:50]   --->   Operation 40 'select' 'select_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln50_2 = select i1 %tmp, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_0_2_013_reload_read" [d3.cpp:50]   --->   Operation 41 'select' 'select_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%select_ln50_3 = select i1 %tmp, i32 %arg1_r_1_3_017_reload_read, i32 %arg1_r_0_3_016_reload_read" [d3.cpp:50]   --->   Operation 42 'select' 'select_ln50_3' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.52ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln50, i32 %select_ln50_1, i32 %select_ln50_2, i32 %select_ln50_3, i2 %trunc_ln44" [d3.cpp:50]   --->   Operation 43 'mux' 'tmp_2' <Predicate = (!icmp_ln44)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %tmp_2" [d3.cpp:50]   --->   Operation 44 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:50]   --->   Operation 45 'partselect' 'trunc_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.54ns)   --->   "%icmp_ln50 = icmp_eq  i2 %trunc_ln50_1, i2 1" [d3.cpp:50]   --->   Operation 46 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.41ns)   --->   "%select_ln50_4 = select i1 %icmp_ln50, i31 %arg1_r_1_04_cast_read, i31 %arg1_r_2_07_cast_read" [d3.cpp:50]   --->   Operation 47 'select' 'select_ln50_4' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln50_5 = select i1 %icmp_ln50, i31 %arg1_r_1_1_011_cast_read, i31 %arg1_r_2_1_012_cast_read" [d3.cpp:50]   --->   Operation 48 'select' 'select_ln50_5' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.41ns)   --->   "%select_ln50_6 = select i1 %icmp_ln50, i31 %arg1_r_1_2_014_cast_read, i31 %arg1_r_2_2_015_cast_read" [d3.cpp:50]   --->   Operation 49 'select' 'select_ln50_6' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln50_7 = select i1 %icmp_ln50, i31 %arg1_r_1_3_017_cast_read, i31 %arg1_r_2_3_018_cast_read" [d3.cpp:50]   --->   Operation 50 'select' 'select_ln50_7' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.52ns)   --->   "%tmp_3 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %select_ln50_4, i31 %select_ln50_5, i31 %select_ln50_6, i31 %select_ln50_7, i2 %trunc_ln47" [d3.cpp:50]   --->   Operation 51 'mux' 'tmp_3' <Predicate = (!icmp_ln44)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_3, i1 0" [d3.cpp:50]   --->   Operation 52 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln2" [d3.cpp:50]   --->   Operation 53 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 54 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_2 : Operation 54 [1/1] (2.65ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 54 'mul' 'mul_ln50' <Predicate = (!icmp_ln44)> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8117_load" [d3.cpp:50]   --->   Operation 55 'add' 'add_ln50' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i_3" [d3.cpp:44]   --->   Operation 56 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8117" [d3.cpp:44]   --->   Operation 57 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 58 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add8117_load_1 = load i64 %add8117"   --->   Operation 59 'load' 'add8117_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8117_out, i64 %add8117_load_1"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_017_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_3_016_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_012_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_015_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_017_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_018_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add8117_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add8117                    (alloca           ) [ 011]
i_3                        (alloca           ) [ 011]
arg1_r_2_3_018_cast_read   (read             ) [ 011]
arg1_r_1_3_017_cast_read   (read             ) [ 011]
arg1_r_2_2_015_cast_read   (read             ) [ 011]
arg1_r_1_2_014_cast_read   (read             ) [ 011]
arg1_r_2_1_012_cast_read   (read             ) [ 011]
arg1_r_1_1_011_cast_read   (read             ) [ 011]
arg1_r_2_07_cast_read      (read             ) [ 011]
arg1_r_1_04_cast_read      (read             ) [ 011]
arg1_r_0_3_016_reload_read (read             ) [ 011]
arg1_r_1_3_017_reload_read (read             ) [ 011]
arg1_r_0_2_013_reload_read (read             ) [ 011]
arg1_r_1_2_014_reload_read (read             ) [ 011]
arg1_r_0_1_010_reload_read (read             ) [ 011]
arg1_r_1_1_011_reload_read (read             ) [ 011]
arg1_r_0_01_reload_read    (read             ) [ 011]
arg1_r_1_04_reload_read    (read             ) [ 011]
arr_load_1_read            (read             ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i                          (load             ) [ 000]
icmp_ln44                  (icmp             ) [ 011]
add_ln44                   (add              ) [ 000]
br_ln44                    (br               ) [ 000]
add8117_load               (load             ) [ 000]
zext_ln44                  (zext             ) [ 000]
trunc_ln44                 (trunc            ) [ 000]
specpipeline_ln46          (specpipeline     ) [ 000]
speclooptripcount_ln44     (speclooptripcount) [ 000]
specloopname_ln44          (specloopname     ) [ 000]
empty                      (sub              ) [ 000]
trunc_ln47                 (trunc            ) [ 000]
tmp                        (bitselect        ) [ 000]
select_ln50                (select           ) [ 000]
select_ln50_1              (select           ) [ 000]
select_ln50_2              (select           ) [ 000]
select_ln50_3              (select           ) [ 000]
tmp_2                      (mux              ) [ 000]
zext_ln50                  (zext             ) [ 000]
trunc_ln50_1               (partselect       ) [ 000]
icmp_ln50                  (icmp             ) [ 000]
select_ln50_4              (select           ) [ 000]
select_ln50_5              (select           ) [ 000]
select_ln50_6              (select           ) [ 000]
select_ln50_7              (select           ) [ 000]
tmp_3                      (mux              ) [ 000]
shl_ln2                    (bitconcatenate   ) [ 000]
zext_ln50_1                (zext             ) [ 000]
mul_ln50                   (mul              ) [ 000]
add_ln50                   (add              ) [ 000]
store_ln44                 (store            ) [ 000]
store_ln44                 (store            ) [ 000]
br_ln44                    (br               ) [ 000]
add8117_load_1             (load             ) [ 000]
write_ln0                  (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_1_1_011_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_2_014_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_1_3_017_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_0_3_016_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_1_04_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_2_07_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_1_1_011_cast">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_cast"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_2_1_012_cast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_cast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_1_2_014_cast">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_cast"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_2_2_015_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg1_r_1_3_017_cast">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_cast"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg1_r_2_3_018_cast">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_018_cast"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add8117_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add8117_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i31.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="add8117_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add8117/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_2_3_018_cast_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="0" index="1" bw="31" slack="0"/>
<pin id="97" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_3_018_cast_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_1_3_017_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_017_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_2_2_015_cast_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="31" slack="0"/>
<pin id="109" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_015_cast_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_1_2_014_cast_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="31" slack="0"/>
<pin id="115" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_cast_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_2_1_012_cast_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="31" slack="0"/>
<pin id="121" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_012_cast_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_1_1_011_cast_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_cast_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_2_07_cast_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_cast_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_1_04_cast_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_cast_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_0_3_016_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_3_016_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_1_3_017_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_017_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_1_2_014_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_1_1_011_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_0_01_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_1_04_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_load_1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mul_ln50_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln44_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln44_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add8117_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln44_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln44_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln47_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln50_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln50_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln50_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln50_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_3/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="32" slack="0"/>
<pin id="290" dir="0" index="4" bw="32" slack="0"/>
<pin id="291" dir="0" index="5" bw="2" slack="0"/>
<pin id="292" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln50_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln50_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="0" index="3" bw="3" slack="0"/>
<pin id="309" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln50_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln50_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="2" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln50_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="31" slack="1"/>
<pin id="323" dir="0" index="2" bw="31" slack="1"/>
<pin id="324" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_4/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln50_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="1"/>
<pin id="329" dir="0" index="2" bw="31" slack="1"/>
<pin id="330" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln50_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="31" slack="1"/>
<pin id="335" dir="0" index="2" bw="31" slack="1"/>
<pin id="336" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_6/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln50_7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="31" slack="1"/>
<pin id="341" dir="0" index="2" bw="31" slack="1"/>
<pin id="342" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_7/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="0" index="1" bw="31" slack="0"/>
<pin id="347" dir="0" index="2" bw="31" slack="0"/>
<pin id="348" dir="0" index="3" bw="31" slack="0"/>
<pin id="349" dir="0" index="4" bw="31" slack="0"/>
<pin id="350" dir="0" index="5" bw="2" slack="0"/>
<pin id="351" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="31" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln50_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln50_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln44_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="1"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln44_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add8117_load_1_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8117_load_1/2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add8117_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add8117 "/>
</bind>
</comp>

<comp id="399" class="1005" name="i_3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="arg1_r_2_3_018_cast_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="1"/>
<pin id="408" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_3_018_cast_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="arg1_r_1_3_017_cast_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="1"/>
<pin id="413" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_3_017_cast_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="arg1_r_2_2_015_cast_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="1"/>
<pin id="418" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_015_cast_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="arg1_r_1_2_014_cast_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="1"/>
<pin id="423" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_014_cast_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="arg1_r_2_1_012_cast_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="1"/>
<pin id="428" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_012_cast_read "/>
</bind>
</comp>

<comp id="431" class="1005" name="arg1_r_1_1_011_cast_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="1"/>
<pin id="433" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_011_cast_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="arg1_r_2_07_cast_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="1"/>
<pin id="438" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_07_cast_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="arg1_r_1_04_cast_read_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="1"/>
<pin id="443" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_04_cast_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="arg1_r_0_3_016_reload_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_3_016_reload_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="arg1_r_1_3_017_reload_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_3_017_reload_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="arg1_r_0_2_013_reload_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_2_013_reload_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="arg1_r_1_2_014_reload_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_014_reload_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="arg1_r_0_1_010_reload_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_1_010_reload_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="arg1_r_1_1_011_reload_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_011_reload_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="arg1_r_0_01_reload_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_01_reload_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="arg1_r_1_04_reload_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_04_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="190" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="217" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="217" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="235" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="217" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="253" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="253" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="253" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="261" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="267" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="273" pin="3"/><net_sink comp="285" pin=3"/></net>

<net id="297"><net_src comp="279" pin="3"/><net_sink comp="285" pin=4"/></net>

<net id="298"><net_src comp="239" pin="1"/><net_sink comp="285" pin=5"/></net>

<net id="302"><net_src comp="285" pin="6"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="243" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="318"><net_src comp="304" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="314" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="314" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="352"><net_src comp="78" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="320" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="326" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="332" pin="3"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="338" pin="3"/><net_sink comp="344" pin=4"/></net>

<net id="357"><net_src comp="249" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="344" pin="6"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="375"><net_src comp="203" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="232" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="226" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="371" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="394"><net_src comp="86" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="402"><net_src comp="90" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="409"><net_src comp="94" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="414"><net_src comp="100" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="419"><net_src comp="106" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="424"><net_src comp="112" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="429"><net_src comp="118" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="434"><net_src comp="124" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="439"><net_src comp="130" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="444"><net_src comp="136" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="449"><net_src comp="142" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="454"><net_src comp="148" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="459"><net_src comp="154" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="464"><net_src comp="160" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="469"><net_src comp="166" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="474"><net_src comp="172" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="479"><net_src comp="178" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="484"><net_src comp="184" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="261" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add8117_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arr_load_1 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_1_011_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_2_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_3_017_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_0_3_016_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_04_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_07_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_1_011_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_1_012_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_2_014_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_2_015_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_1_3_017_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5 : arg1_r_2_3_018_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
		zext_ln44 : 1
		trunc_ln44 : 1
		empty : 2
		trunc_ln47 : 3
		tmp : 1
		select_ln50 : 2
		select_ln50_1 : 2
		select_ln50_2 : 2
		select_ln50_3 : 2
		tmp_2 : 3
		zext_ln50 : 4
		trunc_ln50_1 : 3
		icmp_ln50 : 4
		select_ln50_4 : 5
		select_ln50_5 : 5
		select_ln50_6 : 5
		select_ln50_7 : 5
		tmp_3 : 6
		shl_ln2 : 7
		zext_ln50_1 : 8
		mul_ln50 : 9
		add_ln50 : 10
		store_ln44 : 2
		store_ln44 : 11
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln50_fu_261           |    0    |    0    |    32   |
|          |          select_ln50_1_fu_267          |    0    |    0    |    32   |
|          |          select_ln50_2_fu_273          |    0    |    0    |    32   |
|  select  |          select_ln50_3_fu_279          |    0    |    0    |    32   |
|          |          select_ln50_4_fu_320          |    0    |    0    |    31   |
|          |          select_ln50_5_fu_326          |    0    |    0    |    31   |
|          |          select_ln50_6_fu_332          |    0    |    0    |    31   |
|          |          select_ln50_7_fu_338          |    0    |    0    |    31   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |             add_ln44_fu_226            |    0    |    0    |    10   |
|          |             add_ln50_fu_371            |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|    mux   |              tmp_2_fu_285              |    0    |    0    |    20   |
|          |              tmp_3_fu_344              |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |             mul_ln50_fu_203            |    4    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln44_fu_220            |    0    |    0    |    10   |
|          |            icmp_ln50_fu_314            |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |              empty_fu_243              |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |   arg1_r_2_3_018_cast_read_read_fu_94  |    0    |    0    |    0    |
|          |  arg1_r_1_3_017_cast_read_read_fu_100  |    0    |    0    |    0    |
|          |  arg1_r_2_2_015_cast_read_read_fu_106  |    0    |    0    |    0    |
|          |  arg1_r_1_2_014_cast_read_read_fu_112  |    0    |    0    |    0    |
|          |  arg1_r_2_1_012_cast_read_read_fu_118  |    0    |    0    |    0    |
|          |  arg1_r_1_1_011_cast_read_read_fu_124  |    0    |    0    |    0    |
|          |    arg1_r_2_07_cast_read_read_fu_130   |    0    |    0    |    0    |
|          |    arg1_r_1_04_cast_read_read_fu_136   |    0    |    0    |    0    |
|   read   | arg1_r_0_3_016_reload_read_read_fu_142 |    0    |    0    |    0    |
|          | arg1_r_1_3_017_reload_read_read_fu_148 |    0    |    0    |    0    |
|          | arg1_r_0_2_013_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | arg1_r_1_2_014_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | arg1_r_0_1_010_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | arg1_r_1_1_011_reload_read_read_fu_172 |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_178  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_184  |    0    |    0    |    0    |
|          |       arr_load_1_read_read_fu_190      |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_196         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln44_fu_235            |    0    |    0    |    0    |
|   zext   |            zext_ln50_fu_299            |    0    |    0    |    0    |
|          |           zext_ln50_1_fu_366           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln44_fu_239           |    0    |    0    |    0    |
|          |            trunc_ln47_fu_249           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_253               |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|           trunc_ln50_1_fu_304          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|             shl_ln2_fu_358             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    4    |    0    |   424   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|          add8117_reg_391         |   64   |
|  arg1_r_0_01_reload_read_reg_476 |   32   |
|arg1_r_0_1_010_reload_read_reg_466|   32   |
|arg1_r_0_2_013_reload_read_reg_456|   32   |
|arg1_r_0_3_016_reload_read_reg_446|   32   |
|   arg1_r_1_04_cast_read_reg_441  |   31   |
|  arg1_r_1_04_reload_read_reg_481 |   32   |
| arg1_r_1_1_011_cast_read_reg_431 |   31   |
|arg1_r_1_1_011_reload_read_reg_471|   32   |
| arg1_r_1_2_014_cast_read_reg_421 |   31   |
|arg1_r_1_2_014_reload_read_reg_461|   32   |
| arg1_r_1_3_017_cast_read_reg_411 |   31   |
|arg1_r_1_3_017_reload_read_reg_451|   32   |
|   arg1_r_2_07_cast_read_reg_436  |   31   |
| arg1_r_2_1_012_cast_read_reg_426 |   31   |
| arg1_r_2_2_015_cast_read_reg_416 |   31   |
| arg1_r_2_3_018_cast_read_reg_406 |   31   |
|            i_3_reg_399           |    3   |
+----------------------------------+--------+
|               Total              |   571  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   424  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   571  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   571  |   424  |
+-----------+--------+--------+--------+
