/* risc_v.v 

--------------------------------------------------------------------------------------------------------------------

Module Name : risc_v.v - RISC V Processor Top Level Verilog HDL File

Module Description : Top Level Module for RISC V Processor IP Core

Module Author : Arul Prakash Samathuvamani | University of Leeds | hire@arulprakash.dev

					 Akilan Venkatachalam | Anna University | akilanvrka250@gmail.com
					 
					 Rashika Azhakesan Krishnamoni | Birla Institute of Science and Tech. | rashikaak@gmail.com

Creation Date : 7/11/2021

Last Modified : 7/11/2021

-------------------------------------------------------------------------------------------------------------------- 

Changelog :





*/


// Top Level Module Declaration 