// Seed: 34397374
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7
);
  assign #1 id_3 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd41
) (
    input tri id_0,
    input wire id_1,
    input supply0 id_2,
    input wire _id_3[1  ==  1 : id_3],
    output tri0 id_4,
    input wor id_5,
    input tri id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10
);
  assign id_4 = id_8;
  reg id_12[1 : ""];
  ;
  always id_12 = -1;
  wire id_13, id_14, id_15;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_4,
      id_7,
      id_10,
      id_9,
      id_4,
      id_5
  );
  wire id_16;
endmodule
