{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760478445320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760478445320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 18:47:24 2025 " "Processing started: Tue Oct 14 18:47:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760478445320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478445320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R232i -c R232i " "Command: quartus_map --read_settings_files=on --write_settings_files=off R232i -c R232i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478445320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760478448989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760478448989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_memory " "Found entity 1: main_memory" {  } { { "verilog_code/main_memory.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/main_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/register mux for branch.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/register mux for branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Reg_For_Branch " "Found entity 1: Mux_Reg_For_Branch" {  } { { "verilog_code/Register Mux For Branch.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Register Mux For Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "verilog_code/MEM_WB.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "verilog_code/instruction_memory.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "verilog_code/hazard_detection_unit.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/hazard_detection_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "verilog_code/EX_MEM.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/EX_MEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481602 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA.v(10) " "Verilog HDL information at ULA.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_code/ULA.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1760478481628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "verilog_code/ULA.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "verilog_code/forward_unit.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "verilog_code/register_bank.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/branch decider.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/branch decider.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchDecider " "Found entity 1: BranchDecider" {  } { { "verilog_code/Branch Decider.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "verilog_code/ID_EX.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ID_EX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32i " "Found entity 1: RV32i" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "verilog_code/IF_ID.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/control.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "verilog_code/control.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "verilog_code/PC.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760478481788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478481788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32i " "Elaborating entity \"RV32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760478481828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:dut_pc " "Elaborating entity \"PC\" for hierarchy \"PC:dut_pc\"" {  } { { "verilog_code/RV32i.v" "dut_pc" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478481855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "verilog_code/RV32i.v" "im" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478481868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID\"" {  } { { "verilog_code/RV32i.v" "IF_ID" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478481895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "verilog_code/RV32i.v" "ctrl" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478481908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:hdu " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:hdu\"" {  } { { "verilog_code/RV32i.v" "hdu" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478481921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:reg_bank " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:reg_bank\"" {  } { { "verilog_code/RV32i.v" "reg_bank" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478481948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchDecider BranchDecider:branch_decider " "Elaborating entity \"BranchDecider\" for hierarchy \"BranchDecider:branch_decider\"" {  } { { "verilog_code/RV32i.v" "branch_decider" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:ID_EX\"" {  } { { "verilog_code/RV32i.v" "ID_EX" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_unit forward_unit:fwd " "Elaborating entity \"forward_unit\" for hierarchy \"forward_unit:fwd\"" {  } { { "verilog_code/RV32i.v" "fwd" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "verilog_code/RV32i.v" "ULA" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:EX_MEM\"" {  } { { "verilog_code/RV32i.v" "EX_MEM" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_memory main_memory:m_m " "Elaborating entity \"main_memory\" for hierarchy \"main_memory:m_m\"" {  } { { "verilog_code/RV32i.v" "m_m" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:MEM_WB\"" {  } { { "verilog_code/RV32i.v" "MEM_WB" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478482335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[0\] GND " "Pin \"out_instruction\[0\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[1\] GND " "Pin \"out_instruction\[1\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[2\] GND " "Pin \"out_instruction\[2\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[3\] GND " "Pin \"out_instruction\[3\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[4\] GND " "Pin \"out_instruction\[4\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[5\] GND " "Pin \"out_instruction\[5\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[6\] GND " "Pin \"out_instruction\[6\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[7\] GND " "Pin \"out_instruction\[7\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[8\] GND " "Pin \"out_instruction\[8\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[9\] GND " "Pin \"out_instruction\[9\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[10\] GND " "Pin \"out_instruction\[10\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[11\] GND " "Pin \"out_instruction\[11\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[12\] GND " "Pin \"out_instruction\[12\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[13\] GND " "Pin \"out_instruction\[13\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[14\] GND " "Pin \"out_instruction\[14\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[15\] GND " "Pin \"out_instruction\[15\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[16\] GND " "Pin \"out_instruction\[16\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[17\] GND " "Pin \"out_instruction\[17\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[18\] GND " "Pin \"out_instruction\[18\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[19\] GND " "Pin \"out_instruction\[19\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[20\] GND " "Pin \"out_instruction\[20\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[21\] GND " "Pin \"out_instruction\[21\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[22\] GND " "Pin \"out_instruction\[22\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[23\] GND " "Pin \"out_instruction\[23\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[24\] GND " "Pin \"out_instruction\[24\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[25\] GND " "Pin \"out_instruction\[25\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[26\] GND " "Pin \"out_instruction\[26\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[27\] GND " "Pin \"out_instruction\[27\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[28\] GND " "Pin \"out_instruction\[28\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[29\] GND " "Pin \"out_instruction\[29\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[30\] GND " "Pin \"out_instruction\[30\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_instruction\[31\] GND " "Pin \"out_instruction\[31\]\" is stuck at GND" {  } { { "verilog_code/RV32i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760478483309 "|RV32i|out_instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760478483309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760478483361 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "257 " "257 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760478483508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/output_files/R232i.map.smsg " "Generated suppressed messages file C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/output_files/R232i.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478483603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760478483815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760478483815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760478484228 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760478484228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760478484228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760478484228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760478484262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 18:48:04 2025 " "Processing ended: Tue Oct 14 18:48:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760478484262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760478484262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760478484262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760478484262 ""}
