{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699178932535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699178932535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 11:08:52 2023 " "Processing started: Sun Nov  5 11:08:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699178932535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178932535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178932535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699178932707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699178932707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect-Behavioral " "Found design unit 1: detect-Behavioral" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939872 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect " "Found entity 1: detect" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div2Hz05s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Div2Hz05s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Div2Hz05s " "Found entity 1: Div2Hz05s" {  } { { "Div2Hz05s.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div2Hz05s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AffichagePorte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AffichagePorte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichagePorte-BEHAVIOR " "Found design unit 1: AffichagePorte-BEHAVIOR" {  } { { "AffichagePorte.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939874 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichagePorte " "Found entity 1: AffichagePorte" {  } { { "AffichagePorte.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ETAGE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ETAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ETAGE-BEHAVIOR " "Found design unit 1: ETAGE-BEHAVIOR" {  } { { "ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939875 ""} { "Info" "ISGN_ENTITY_NAME" "1 ETAGE " "Found entity 1: ETAGE" {  } { { "ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivHorloge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DivHorloge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge " "Found entity 1: DivHorloge" {  } { { "DivHorloge.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivHorloge Robin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DivHorloge Robin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge Robin " "Found entity 1: DivHorloge Robin" {  } { { "DivHorloge Robin.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge Robin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Quartus " "Found entity 1: Quartus" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178939876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Quartus " "Elaborating entity \"Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699178939916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trigger_generator.vhd 2 1 " "Using design file trigger_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_generator-Behavioral " "Found design unit 1: trigger_generator-Behavioral" {  } { { "trigger_generator.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/trigger_generator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939950 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_generator " "Found entity 1: trigger_generator" {  } { { "trigger_generator.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/trigger_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_generator trigger_generator:inst8 " "Elaborating entity \"trigger_generator\" for hierarchy \"trigger_generator:inst8\"" {  } { { "Quartus.bdf" "inst8" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1536 -1816 -1632 1616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "AlarMaintenance.vhd 2 1 " "Using design file AlarMaintenance.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarMaintenance-BEHAVIOR " "Found design unit 1: AlarMaintenance-BEHAVIOR" {  } { { "AlarMaintenance.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AlarMaintenance.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939953 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarMaintenance " "Found entity 1: AlarMaintenance" {  } { { "AlarMaintenance.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AlarMaintenance.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarMaintenance AlarMaintenance:inst44 " "Elaborating entity \"AlarMaintenance\" for hierarchy \"AlarMaintenance:inst44\"" {  } { { "Quartus.bdf" "inst44" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 624 -32 192 736 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Maintenance.vhd 2 1 " "Using design file Maintenance.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maintenance-BEHAVIOR " "Found design unit 1: Maintenance-BEHAVIOR" {  } { { "Maintenance.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Maintenance.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939956 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maintenance " "Found entity 1: Maintenance" {  } { { "Maintenance.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Maintenance.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maintenance Maintenance:inst " "Elaborating entity \"Maintenance\" for hierarchy \"Maintenance:inst\"" {  } { { "Quartus.bdf" "inst" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 624 -264 -128 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939956 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Alarme.bdf 1 1 " "Using design file Alarme.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alarme " "Found entity 1: Alarme" {  } { { "Alarme.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Alarme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarme Alarme:inst45 " "Elaborating entity \"Alarme\" for hierarchy \"Alarme:inst45\"" {  } { { "Quartus.bdf" "inst45" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 472 -248 -128 568 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "AlarmeClock.vhd 2 1 " "Using design file AlarmeClock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmeClock-BEHAVIOR " "Found design unit 1: AlarmeClock-BEHAVIOR" {  } { { "AlarmeClock.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AlarmeClock.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939960 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarmeClock " "Found entity 1: AlarmeClock" {  } { { "AlarmeClock.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AlarmeClock.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmeClock Alarme:inst45\|AlarmeClock:ALARM " "Elaborating entity \"AlarmeClock\" for hierarchy \"Alarme:inst45\|AlarmeClock:ALARM\"" {  } { { "Alarme.bdf" "ALARM" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Alarme.bdf" { { 208 824 992 320 "ALARM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DivHorloge_enable.bdf 1 1 " "Using design file DivHorloge_enable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge_enable " "Found entity 1: DivHorloge_enable" {  } { { "DivHorloge_enable.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivHorloge_enable Alarme:inst45\|DivHorloge_enable:DIVENA " "Elaborating entity \"DivHorloge_enable\" for hierarchy \"Alarme:inst45\|DivHorloge_enable:DIVENA\"" {  } { { "Alarme.bdf" "DIVENA" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Alarme.bdf" { { 216 552 688 312 "DIVENA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7490 Alarme:inst45\|DivHorloge_enable:DIVENA\|7490:inst10 " "Elaborating entity \"7490\" for hierarchy \"Alarme:inst45\|DivHorloge_enable:DIVENA\|7490:inst10\"" {  } { { "DivHorloge_enable.bdf" "inst10" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge_enable.bdf" { { 200 1392 1496 328 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alarme:inst45\|DivHorloge_enable:DIVENA\|7490:inst10 " "Elaborated megafunction instantiation \"Alarme:inst45\|DivHorloge_enable:DIVENA\|7490:inst10\"" {  } { { "DivHorloge_enable.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge_enable.bdf" { { 200 1392 1496 328 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74390 Alarme:inst45\|DivHorloge_enable:DIVENA\|74390:inst5 " "Elaborating entity \"74390\" for hierarchy \"Alarme:inst45\|DivHorloge_enable:DIVENA\|74390:inst5\"" {  } { { "DivHorloge_enable.bdf" "inst5" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge_enable.bdf" { { 176 904 1016 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Alarme:inst45\|DivHorloge_enable:DIVENA\|74390:inst5 " "Elaborated megafunction instantiation \"Alarme:inst45\|DivHorloge_enable:DIVENA\|74390:inst5\"" {  } { { "DivHorloge_enable.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge_enable.bdf" { { 176 904 1016 336 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ETAGE ETAGE:inst47 " "Elaborating entity \"ETAGE\" for hierarchy \"ETAGE:inst47\"" {  } { { "Quartus.bdf" "inst47" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1680 104 280 1920 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivHorloge DivHorloge:inst3 " "Elaborating entity \"DivHorloge\" for hierarchy \"DivHorloge:inst3\"" {  } { { "Quartus.bdf" "inst3" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 920 -264 -144 1016 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PRESIDENT.vhd 2 1 " "Using design file PRESIDENT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRESIDENT-BEHAVIOR " "Found design unit 1: PRESIDENT-BEHAVIOR" {  } { { "PRESIDENT.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/PRESIDENT.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939981 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRESIDENT " "Found entity 1: PRESIDENT" {  } { { "PRESIDENT.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/PRESIDENT.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRESIDENT PRESIDENT:pres " "Elaborating entity \"PRESIDENT\" for hierarchy \"PRESIDENT:pres\"" {  } { { "Quartus.bdf" "pres" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 960 -552 -416 1072 "pres" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AffichagePorte AffichagePorte:inst42 " "Elaborating entity \"AffichagePorte\" for hierarchy \"AffichagePorte:inst42\"" {  } { { "Quartus.bdf" "inst42" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1984 -240 -80 2288 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect detect:inst2 " "Elaborating entity \"detect\" for hierarchy \"detect:inst2\"" {  } { { "Quartus.bdf" "inst2" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1504 -1384 -1104 1616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939992 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst9 " "Elaborating entity \"counter\" for hierarchy \"counter:inst9\"" {  } { { "Quartus.bdf" "inst9" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1208 -1824 -1576 1320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SEVSEG_ETAGE.vhd 2 1 " "Using design file SEVSEG_ETAGE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVSEG_ETAGE-BEHAVIOR " "Found design unit 1: SEVSEG_ETAGE-BEHAVIOR" {  } { { "SEVSEG_ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/SEVSEG_ETAGE.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939995 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVSEG_ETAGE " "Found entity 1: SEVSEG_ETAGE" {  } { { "SEVSEG_ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/SEVSEG_ETAGE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVSEG_ETAGE SEVSEG_ETAGE:inst14 " "Elaborating entity \"SEVSEG_ETAGE\" for hierarchy \"SEVSEG_ETAGE:inst14\"" {  } { { "Quartus.bdf" "inst14" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1888 488 624 2096 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_dispayer.vhd 2 1 " "Using design file seven_seg_dispayer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_dispayer-Behavioral " "Found design unit 1: seven_seg_dispayer-Behavioral" {  } { { "seven_seg_dispayer.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/seven_seg_dispayer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939999 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_dispayer " "Found entity 1: seven_seg_dispayer" {  } { { "seven_seg_dispayer.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/seven_seg_dispayer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178939999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178939999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_dispayer seven_seg_dispayer:inst11 " "Elaborating entity \"seven_seg_dispayer\" for hierarchy \"seven_seg_dispayer:inst11\"" {  } { { "Quartus.bdf" "inst11" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1160 -744 -488 1304 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178939999 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_to_bcd.vhd 2 1 " "Using design file binary_to_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-Behavioral " "Found design unit 1: binary_to_bcd-Behavioral" {  } { { "binary_to_bcd.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/binary_to_bcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178940002 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/binary_to_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178940002 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178940002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:inst10 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:inst10\"" {  } { { "Quartus.bdf" "inst10" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1192 -1032 -808 1304 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178940002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "measurement_cal.vhd 2 1 " "Using design file measurement_cal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measurement_cal-Behavioral " "Found design unit 1: measurement_cal-Behavioral" {  } { { "measurement_cal.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/measurement_cal.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178940005 ""} { "Info" "ISGN_ENTITY_NAME" "1 measurement_cal " "Found entity 1: measurement_cal" {  } { { "measurement_cal.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/measurement_cal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178940005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699178940005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measurement_cal measurement_cal:inst1 " "Elaborating entity \"measurement_cal\" for hierarchy \"measurement_cal:inst1\"" {  } { { "Quartus.bdf" "inst1" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 1216 -1472 -1200 1328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178940005 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "detect:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"detect:inst2\|Mult0\"" {  } { { "detect.vhd" "Mult0" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699178940426 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699178940426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "detect:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"detect:inst2\|lpm_mult:Mult0\"" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178940452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "detect:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"detect:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699178940452 ""}  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699178940452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_prs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_prs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_prs " "Found entity 1: mult_prs" {  } { { "db/mult_prs.tdf" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/mult_prs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699178940484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178940484 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "176 " "Ignored 176 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "176 " "Ignored 176 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699178940672 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699178940672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX41 GND " "Pin \"HEX41\" is stuck at GND" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 2024 -8 168 2040 "HEX41" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699178941383 "|Quartus|HEX41"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX42 GND " "Pin \"HEX42\" is stuck at GND" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 2040 -8 168 2056 "HEX42" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699178941383 "|Quartus|HEX42"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX46 VCC " "Pin \"HEX46\" is stuck at VCC" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 2104 -8 168 2120 "HEX46" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699178941383 "|Quartus|HEX46"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX54 GND " "Pin \"HEX54\" is stuck at GND" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 2184 -8 168 2200 "HEX54" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699178941383 "|Quartus|HEX54"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX55 GND " "Pin \"HEX55\" is stuck at GND" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 2200 -8 168 2216 "HEX55" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699178941383 "|Quartus|HEX55"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 VCC " "Pin \"HEX56\" is stuck at VCC" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { { 2216 -8 168 2232 "HEX56" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699178941383 "|Quartus|HEX56"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699178941383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699178941456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699178941893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699178941992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699178941992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "716 " "Implemented 716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699178942057 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699178942057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699178942057 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699178942057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699178942057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699178942065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  5 11:09:02 2023 " "Processing ended: Sun Nov  5 11:09:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699178942065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699178942065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699178942065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699178942065 ""}
