<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sumador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fulladdbit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fulladdbit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fulladdbit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fulladdbit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fulladdbit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fulladdbit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fulladdbit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fulladdbit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fulladdbit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fulladdbit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fulladdbit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fulladdbit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fulladdbit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladdbit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fulladdbit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fulladdbit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fulladdbit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fulladdbit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fulladdbit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fulladdbit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fulladdbit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fulladdbit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fulladdbit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fulladdbit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fulladdbit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fulladdbit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fulladdbit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fulladdbit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fulladdbit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladdbit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladdbit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fulladdbit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fulladdbit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladdbit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fulladdbit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fulladdbit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fulladdbit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fulladdbit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/cod_display_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/cod_display_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549361866" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7322155496785498851" xil_pn:start_ts="1549361866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549361866" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3491857472304975654" xil_pn:start_ts="1549361866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549361866" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549361866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549361866" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1096516936788257179" xil_pn:start_ts="1549361866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549361866" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1549361866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549361866" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1952413029458697872" xil_pn:start_ts="1549361866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549363087" xil_pn:in_ck="6178779917166747792" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7379093507579381209" xil_pn:start_ts="1549363075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fulladdbit.lso"/>
      <outfile xil_pn:name="fulladdbit.ngc"/>
      <outfile xil_pn:name="fulladdbit.ngr"/>
      <outfile xil_pn:name="fulladdbit.prj"/>
      <outfile xil_pn:name="fulladdbit.stx"/>
      <outfile xil_pn:name="fulladdbit.syr"/>
      <outfile xil_pn:name="fulladdbit.xst"/>
      <outfile xil_pn:name="fulladdbit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549363063" xil_pn:in_ck="4163402344134456039" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7405822854133003206" xil_pn:start_ts="1549363063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549363096" xil_pn:in_ck="-8669346947143823800" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6607817163439525961" xil_pn:start_ts="1549363089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fulladdbit.bld"/>
      <outfile xil_pn:name="fulladdbit.ngd"/>
      <outfile xil_pn:name="fulladdbit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549363104" xil_pn:in_ck="-118584386879259639" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1549363096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fulladdbit.pcf"/>
      <outfile xil_pn:name="fulladdbit_map.map"/>
      <outfile xil_pn:name="fulladdbit_map.mrp"/>
      <outfile xil_pn:name="fulladdbit_map.ncd"/>
      <outfile xil_pn:name="fulladdbit_map.ngm"/>
      <outfile xil_pn:name="fulladdbit_map.xrpt"/>
      <outfile xil_pn:name="fulladdbit_summary.xml"/>
      <outfile xil_pn:name="fulladdbit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1549363118" xil_pn:in_ck="6623156691851074658" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1549363104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fulladdbit.ncd"/>
      <outfile xil_pn:name="fulladdbit.pad"/>
      <outfile xil_pn:name="fulladdbit.par"/>
      <outfile xil_pn:name="fulladdbit.ptwx"/>
      <outfile xil_pn:name="fulladdbit.unroutes"/>
      <outfile xil_pn:name="fulladdbit.xpi"/>
      <outfile xil_pn:name="fulladdbit_pad.csv"/>
      <outfile xil_pn:name="fulladdbit_pad.txt"/>
      <outfile xil_pn:name="fulladdbit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549363136" xil_pn:in_ck="4163402344134448414" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1549363128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fulladdbit.bgn"/>
      <outfile xil_pn:name="fulladdbit.bit"/>
      <outfile xil_pn:name="fulladdbit.drc"/>
      <outfile xil_pn:name="fulladdbit.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1549363211" xil_pn:in_ck="4163402344134435560" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1549363206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549363118" xil_pn:in_ck="-3567853845519080315" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1549363115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fulladdbit.twr"/>
      <outfile xil_pn:name="fulladdbit.twx"/>
    </transform>
    <transform xil_pn:end_ts="1549363067" xil_pn:in_ck="4163402344134448545" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3074965170287673505" xil_pn:start_ts="1549363063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/cod_display_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/cod_display_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
