digraph "0_linux_2a3f93459d689d990b3ecfbe782fec89b97d3279@pointer" {
"1000199" [label="(Call,KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000116" [label="(Call,*regs = vcpu_gp_regs(vcpu))"];
"1000118" [label="(Call,vcpu_gp_regs(vcpu))"];
"1000102" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000197" [label="(Call,off == KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000253" [label="(Call,memcpy((u32 *)regs + off, valp, KVM_REG_SIZE(reg->id)))"];
"1000254" [label="(Call,(u32 *)regs + off)"];
"1000255" [label="(Call,(u32 *)regs)"];
"1000199" [label="(Call,KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000253" [label="(Call,memcpy((u32 *)regs + off, valp, KVM_REG_SIZE(reg->id)))"];
"1000255" [label="(Call,(u32 *)regs)"];
"1000118" [label="(Call,vcpu_gp_regs(vcpu))"];
"1000267" [label="(MethodReturn,static int)"];
"1000183" [label="(Call,copy_from_user(valp, uaddr, KVM_REG_SIZE(reg->id)))"];
"1000264" [label="(JumpTarget,out:)"];
"1000200" [label="(Call,regs.pstate)"];
"1000119" [label="(Identifier,vcpu)"];
"1000254" [label="(Call,(u32 *)regs + off)"];
"1000258" [label="(Identifier,off)"];
"1000122" [label="(Identifier,nr_regs)"];
"1000104" [label="(Block,)"];
"1000102" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000206" [label="(Identifier,mode)"];
"1000241" [label="(Call,vcpu_el1_is_32bit(vcpu))"];
"1000260" [label="(Call,KVM_REG_SIZE(reg->id))"];
"1000117" [label="(Identifier,regs)"];
"1000198" [label="(Identifier,off)"];
"1000209" [label="(Call,(u64 *)valp)"];
"1000116" [label="(Call,*regs = vcpu_gp_regs(vcpu))"];
"1000196" [label="(ControlStructure,if (off == KVM_REG_ARM_CORE_REG(regs.pstate)))"];
"1000259" [label="(Identifier,valp)"];
"1000231" [label="(Call,vcpu_el1_is_32bit(vcpu))"];
"1000257" [label="(Identifier,regs)"];
"1000197" [label="(Call,off == KVM_REG_ARM_CORE_REG(regs.pstate))"];
"1000148" [label="(Call,off >= nr_regs)"];
"1000199" -> "1000197"  [label="AST: "];
"1000199" -> "1000200"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000199" -> "1000267"  [label="DDG: regs.pstate"];
"1000199" -> "1000197"  [label="DDG: regs.pstate"];
"1000116" -> "1000199"  [label="DDG: regs"];
"1000199" -> "1000255"  [label="DDG: regs.pstate"];
"1000116" -> "1000104"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000122" -> "1000116"  [label="CFG: "];
"1000116" -> "1000267"  [label="DDG: regs"];
"1000116" -> "1000267"  [label="DDG: vcpu_gp_regs(vcpu)"];
"1000118" -> "1000116"  [label="DDG: vcpu"];
"1000116" -> "1000255"  [label="DDG: regs"];
"1000118" -> "1000119"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000118" -> "1000267"  [label="DDG: vcpu"];
"1000102" -> "1000118"  [label="DDG: vcpu"];
"1000118" -> "1000231"  [label="DDG: vcpu"];
"1000118" -> "1000241"  [label="DDG: vcpu"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000267"  [label="DDG: vcpu"];
"1000102" -> "1000231"  [label="DDG: vcpu"];
"1000102" -> "1000241"  [label="DDG: vcpu"];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000197"  [label="AST: "];
"1000206" -> "1000197"  [label="CFG: "];
"1000256" -> "1000197"  [label="CFG: "];
"1000197" -> "1000267"  [label="DDG: off == KVM_REG_ARM_CORE_REG(regs.pstate)"];
"1000197" -> "1000267"  [label="DDG: KVM_REG_ARM_CORE_REG(regs.pstate)"];
"1000197" -> "1000267"  [label="DDG: off"];
"1000148" -> "1000197"  [label="DDG: off"];
"1000197" -> "1000253"  [label="DDG: off"];
"1000197" -> "1000254"  [label="DDG: off"];
"1000253" -> "1000104"  [label="AST: "];
"1000253" -> "1000260"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000259" -> "1000253"  [label="AST: "];
"1000260" -> "1000253"  [label="AST: "];
"1000264" -> "1000253"  [label="CFG: "];
"1000253" -> "1000267"  [label="DDG: valp"];
"1000253" -> "1000267"  [label="DDG: KVM_REG_SIZE(reg->id)"];
"1000253" -> "1000267"  [label="DDG: memcpy((u32 *)regs + off, valp, KVM_REG_SIZE(reg->id))"];
"1000253" -> "1000267"  [label="DDG: (u32 *)regs + off"];
"1000255" -> "1000253"  [label="DDG: regs"];
"1000183" -> "1000253"  [label="DDG: valp"];
"1000209" -> "1000253"  [label="DDG: valp"];
"1000260" -> "1000253"  [label="DDG: reg->id"];
"1000254" -> "1000258"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000258" -> "1000254"  [label="AST: "];
"1000259" -> "1000254"  [label="CFG: "];
"1000254" -> "1000267"  [label="DDG: (u32 *)regs"];
"1000254" -> "1000267"  [label="DDG: off"];
"1000255" -> "1000254"  [label="DDG: regs"];
"1000255" -> "1000257"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000257" -> "1000255"  [label="AST: "];
"1000258" -> "1000255"  [label="CFG: "];
"1000255" -> "1000267"  [label="DDG: regs"];
}
