// Seed: 3233554493
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5
);
  logic id_6;
  logic id_7 = id_7 & id_6;
  wire  id_8 = id_0;
  logic id_9 = 1;
  logic id_10 = 1, id_11;
  logic id_12 = 1;
  assign id_11 = 1'b0;
  logic id_13;
  assign id_2 = id_6;
  assign id_8[1 : 1] = 1 ? id_10 : id_6 == id_9;
endmodule
