Showcasing me building FPGA tasks in Vivado Verilog for better understanding.
