{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 02:03:22 2021 " "Info: Processing started: Fri Apr 23 02:03:22 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off insertion_sorter -c insertion_sorter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off insertion_sorter -c insertion_sorter --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register j\[0\] register data_reg\[2\]\[3\] 123.56 MHz 8.093 ns Internal " "Info: Clock \"clk\" has Internal fmax of 123.56 MHz between source register \"j\[0\]\" and destination register \"data_reg\[2\]\[3\]\" (period= 8.093 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.919 ns + Longest register register " "Info: + Longest register to register delay is 7.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns j\[0\] 1 REG LC_X19_Y25_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y25_N1; Fanout = 18; REG Node = 'j\[0\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { j[0] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.366 ns) 1.382 ns Mux~170 2 COMB LC_X17_Y25_N4 1 " "Info: 2: + IC(1.016 ns) + CELL(0.366 ns) = 1.382 ns; Loc. = LC_X17_Y25_N4; Fanout = 1; COMB Node = 'Mux~170'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "1.382 ns" { j[0] Mux~170 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.183 ns) 2.499 ns Mux~171 3 COMB LC_X18_Y24_N3 4 " "Info: 3: + IC(0.934 ns) + CELL(0.183 ns) = 2.499 ns; Loc. = LC_X18_Y24_N3; Fanout = 4; COMB Node = 'Mux~171'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "1.117 ns" { Mux~170 Mux~171 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.344 ns) 3.811 ns LessThan~127 4 COMB LC_X18_Y25_N3 1 " "Info: 4: + IC(0.968 ns) + CELL(0.344 ns) = 3.811 ns; Loc. = LC_X18_Y25_N3; Fanout = 1; COMB Node = 'LessThan~127'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "1.312 ns" { Mux~171 LessThan~127 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 3.941 ns LessThan~122 5 COMB LC_X18_Y25_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.130 ns) = 3.941 ns; Loc. = LC_X18_Y25_N4; Fanout = 1; COMB Node = 'LessThan~122'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "0.130 ns" { LessThan~127 LessThan~122 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 4.390 ns LessThan~105 6 COMB LC_X18_Y25_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.449 ns) = 4.390 ns; Loc. = LC_X18_Y25_N7; Fanout = 2; COMB Node = 'LessThan~105'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "0.449 ns" { LessThan~122 LessThan~105 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.075 ns) 4.990 ns process0~18 7 COMB LC_X19_Y25_N9 18 " "Info: 7: + IC(0.525 ns) + CELL(0.075 ns) = 4.990 ns; Loc. = LC_X19_Y25_N9; Fanout = 18; COMB Node = 'process0~18'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "0.600 ns" { LessThan~105 process0~18 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.075 ns) 6.109 ns data_reg\[0\]\[3\]~COMBOUT 8 COMB LC_X18_Y26_N8 3 " "Info: 8: + IC(1.044 ns) + CELL(0.075 ns) = 6.109 ns; Loc. = LC_X18_Y26_N8; Fanout = 3; COMB Node = 'data_reg\[0\]\[3\]~COMBOUT'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "1.119 ns" { process0~18 data_reg[0][3]~COMBOUT } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.319 ns) 7.919 ns data_reg\[2\]\[3\] 9 REG LC_X18_Y24_N0 3 " "Info: 9: + IC(1.491 ns) + CELL(0.319 ns) = 7.919 ns; Loc. = LC_X18_Y24_N0; Fanout = 3; REG Node = 'data_reg\[2\]\[3\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "1.810 ns" { data_reg[0][3]~COMBOUT data_reg[2][3] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.941 ns 24.51 % " "Info: Total cell delay = 1.941 ns ( 24.51 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.978 ns 75.49 % " "Info: Total interconnect delay = 5.978 ns ( 75.49 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "7.919 ns" { j[0] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 process0~18 data_reg[0][3]~COMBOUT data_reg[2][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.919 ns" { j[0] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 process0~18 data_reg[0][3]~COMBOUT data_reg[2][3] } { 0.000ns 1.016ns 0.934ns 0.968ns 0.000ns 0.000ns 0.525ns 1.044ns 1.491ns } { 0.000ns 0.366ns 0.183ns 0.344ns 0.130ns 0.449ns 0.075ns 0.075ns 0.319ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'clk'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.542 ns) 2.819 ns data_reg\[2\]\[3\] 2 REG LC_X18_Y24_N0 3 " "Info: 2: + IC(1.552 ns) + CELL(0.542 ns) = 2.819 ns; Loc. = LC_X18_Y24_N0; Fanout = 3; REG Node = 'data_reg\[2\]\[3\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.094 ns" { clk data_reg[2][3] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.95 % " "Info: Total cell delay = 1.267 ns ( 44.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns 55.05 % " "Info: Total interconnect delay = 1.552 ns ( 55.05 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.819 ns" { clk data_reg[2][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.819 ns" { clk clk~out0 data_reg[2][3] } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.827 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'clk'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.542 ns) 2.827 ns j\[0\] 2 REG LC_X19_Y25_N1 18 " "Info: 2: + IC(1.560 ns) + CELL(0.542 ns) = 2.827 ns; Loc. = LC_X19_Y25_N1; Fanout = 18; REG Node = 'j\[0\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.102 ns" { clk j[0] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.82 % " "Info: Total cell delay = 1.267 ns ( 44.82 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns 55.18 % " "Info: Total interconnect delay = 1.560 ns ( 55.18 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.827 ns" { clk j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.827 ns" { clk clk~out0 j[0] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.819 ns" { clk data_reg[2][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.819 ns" { clk clk~out0 data_reg[2][3] } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.827 ns" { clk j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.827 ns" { clk clk~out0 j[0] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "7.919 ns" { j[0] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 process0~18 data_reg[0][3]~COMBOUT data_reg[2][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.919 ns" { j[0] Mux~170 Mux~171 LessThan~127 LessThan~122 LessThan~105 process0~18 data_reg[0][3]~COMBOUT data_reg[2][3] } { 0.000ns 1.016ns 0.934ns 0.968ns 0.000ns 0.000ns 0.525ns 1.044ns 1.491ns } { 0.000ns 0.366ns 0.183ns 0.344ns 0.130ns 0.449ns 0.075ns 0.075ns 0.319ns } } } { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.819 ns" { clk data_reg[2][3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.819 ns" { clk clk~out0 data_reg[2][3] } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.827 ns" { clk j[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.827 ns" { clk clk~out0 j[0] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "data_reg\[1\]\[2\] data_in1\[2\] clk 3.098 ns register " "Info: tsu for register \"data_reg\[1\]\[2\]\" (data pin = \"data_in1\[2\]\", clock pin = \"clk\") is 3.098 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.915 ns + Longest pin register " "Info: + Longest pin to register delay is 5.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns data_in1\[2\] 1 PIN PIN_E17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E17; Fanout = 1; PIN Node = 'data_in1\[2\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { data_in1[2] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.370 ns) + CELL(0.458 ns) 5.915 ns data_reg\[1\]\[2\] 2 REG LC_X17_Y25_N1 3 " "Info: 2: + IC(4.370 ns) + CELL(0.458 ns) = 5.915 ns; Loc. = LC_X17_Y25_N1; Fanout = 3; REG Node = 'data_reg\[1\]\[2\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "4.828 ns" { data_in1[2] data_reg[1][2] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.545 ns 26.12 % " "Info: Total cell delay = 1.545 ns ( 26.12 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.370 ns 73.88 % " "Info: Total interconnect delay = 4.370 ns ( 73.88 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "5.915 ns" { data_in1[2] data_reg[1][2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.915 ns" { data_in1[2] data_in1[2]~out0 data_reg[1][2] } { 0.000ns 0.000ns 4.370ns } { 0.000ns 1.087ns 0.458ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.827 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'clk'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.542 ns) 2.827 ns data_reg\[1\]\[2\] 2 REG LC_X17_Y25_N1 3 " "Info: 2: + IC(1.560 ns) + CELL(0.542 ns) = 2.827 ns; Loc. = LC_X17_Y25_N1; Fanout = 3; REG Node = 'data_reg\[1\]\[2\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.102 ns" { clk data_reg[1][2] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.82 % " "Info: Total cell delay = 1.267 ns ( 44.82 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns 55.18 % " "Info: Total interconnect delay = 1.560 ns ( 55.18 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.827 ns" { clk data_reg[1][2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.827 ns" { clk clk~out0 data_reg[1][2] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "5.915 ns" { data_in1[2] data_reg[1][2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.915 ns" { data_in1[2] data_in1[2]~out0 data_reg[1][2] } { 0.000ns 0.000ns 4.370ns } { 0.000ns 1.087ns 0.458ns } } } { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.827 ns" { clk data_reg[1][2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.827 ns" { clk clk~out0 data_reg[1][2] } { 0.000ns 0.000ns 1.560ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out3\[2\] data_out3\[2\]~reg0 7.543 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out3\[2\]\" through register \"data_out3\[2\]~reg0\" is 7.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'clk'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.542 ns) 2.819 ns data_out3\[2\]~reg0 2 REG LC_X17_Y24_N9 1 " "Info: 2: + IC(1.552 ns) + CELL(0.542 ns) = 2.819 ns; Loc. = LC_X17_Y24_N9; Fanout = 1; REG Node = 'data_out3\[2\]~reg0'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.094 ns" { clk data_out3[2]~reg0 } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 35 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.95 % " "Info: Total cell delay = 1.267 ns ( 44.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.552 ns 55.05 % " "Info: Total interconnect delay = 1.552 ns ( 55.05 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.819 ns" { clk data_out3[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.819 ns" { clk clk~out0 data_out3[2]~reg0 } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 35 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.568 ns + Longest register pin " "Info: + Longest register to pin delay is 4.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out3\[2\]~reg0 1 REG LC_X17_Y24_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y24_N9; Fanout = 1; REG Node = 'data_out3\[2\]~reg0'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { data_out3[2]~reg0 } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 35 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(2.376 ns) 4.568 ns data_out3\[2\] 2 PIN PIN_G20 0 " "Info: 2: + IC(2.192 ns) + CELL(2.376 ns) = 4.568 ns; Loc. = PIN_G20; Fanout = 0; PIN Node = 'data_out3\[2\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "4.568 ns" { data_out3[2]~reg0 data_out3[2] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns 52.01 % " "Info: Total cell delay = 2.376 ns ( 52.01 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.192 ns 47.99 % " "Info: Total interconnect delay = 2.192 ns ( 47.99 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "4.568 ns" { data_out3[2]~reg0 data_out3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.568 ns" { data_out3[2]~reg0 data_out3[2] } { 0.000ns 2.192ns } { 0.000ns 2.376ns } } }  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.819 ns" { clk data_out3[2]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.819 ns" { clk clk~out0 data_out3[2]~reg0 } { 0.000ns 0.000ns 1.552ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "4.568 ns" { data_out3[2]~reg0 data_out3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.568 ns" { data_out3[2]~reg0 data_out3[2] } { 0.000ns 2.192ns } { 0.000ns 2.376ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "data_reg\[0\]\[1\] data_in0\[1\] clk -1.979 ns register " "Info: th for register \"data_reg\[0\]\[1\]\" (data pin = \"data_in0\[1\]\", clock pin = \"clk\") is -1.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.832 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'clk'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { clk } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.542 ns) 2.832 ns data_reg\[0\]\[1\] 2 REG LC_X18_Y26_N9 3 " "Info: 2: + IC(1.565 ns) + CELL(0.542 ns) = 2.832 ns; Loc. = LC_X18_Y26_N9; Fanout = 3; REG Node = 'data_reg\[0\]\[1\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.107 ns" { clk data_reg[0][1] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.74 % " "Info: Total cell delay = 1.267 ns ( 44.74 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns 55.26 % " "Info: Total interconnect delay = 1.565 ns ( 55.26 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.832 ns" { clk data_reg[0][1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.832 ns" { clk clk~out0 data_reg[0][1] } { 0.000ns 0.000ns 1.565ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.911 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns data_in0\[1\] 1 PIN PIN_K15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_K15; Fanout = 1; PIN Node = 'data_in0\[1\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "" { data_in0[1] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.739 ns) + CELL(0.085 ns) 4.911 ns data_reg\[0\]\[1\] 2 REG LC_X18_Y26_N9 3 " "Info: 2: + IC(3.739 ns) + CELL(0.085 ns) = 4.911 ns; Loc. = LC_X18_Y26_N9; Fanout = 3; REG Node = 'data_reg\[0\]\[1\]'" {  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "3.824 ns" { data_in0[1] data_reg[0][1] } "NODE_NAME" } "" } } { "insertion_sorter.vhd" "" { Text "V:/lab_2/insertion_sorter/insertion_sorter.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns 23.86 % " "Info: Total cell delay = 1.172 ns ( 23.86 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns 76.14 % " "Info: Total interconnect delay = 3.739 ns ( 76.14 % )" {  } {  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "4.911 ns" { data_in0[1] data_reg[0][1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.911 ns" { data_in0[1] data_in0[1]~out0 data_reg[0][1] } { 0.000ns 0.000ns 3.739ns } { 0.000ns 1.087ns 0.085ns } } }  } 0}  } { { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "2.832 ns" { clk data_reg[0][1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.832 ns" { clk clk~out0 data_reg[0][1] } { 0.000ns 0.000ns 1.565ns } { 0.000ns 0.725ns 0.542ns } } } { "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" "" { Report "V:/lab_2/insertion_sorter/db/insertion_sorter_cmp.qrpt" Compiler "insertion_sorter" "UNKNOWN" "V1" "V:/lab_2/insertion_sorter/db/insertion_sorter.quartus_db" { Floorplan "V:/lab_2/insertion_sorter/" "" "4.911 ns" { data_in0[1] data_reg[0][1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.911 ns" { data_in0[1] data_in0[1]~out0 data_reg[0][1] } { 0.000ns 0.000ns 3.739ns } { 0.000ns 1.087ns 0.085ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 02:03:24 2021 " "Info: Processing ended: Fri Apr 23 02:03:24 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
