{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3285, "design__instance__area": 78087.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.14158527553081512, "power__switching__total": 0.09520091861486435, "power__leakage__total": 7.663714995942428e-07, "power__total": 0.23678694665431976, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5362439533089033, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5380548381355846, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5802172240226956, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.411307666234531, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 5, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7619184387954568, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7671029584224797, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3635021275759534, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.875623487390475, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -301.1153154271378, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.875623487390475, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.875623, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43544666327456516, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43593738186532793, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.25808056422423886, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.523209046452732, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.43310353751482566, "clock__skew__worst_setup": 0.4340614934787163, "timing__hold__ws": 0.25010849654815, "timing__setup__ws": -4.252522010449641, "timing__hold__tns": 0, "timing__setup__tns": -335.2890113785651, "timing__hold__wns": 0, "timing__setup__wns": -4.252522010449641, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 439, "timing__setup_r2r__ws": -4.252522, "timing__setup_r2r_vio__count": 439, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3285, "design__instance__area__stdcell": 78087.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.749231, "design__instance__utilization__stdcell": 0.749231, "design__instance__count__class:buffer": 196, "design__instance__count__class:inverter": 139, "design__instance__count__class:sequential_cell": 280, "design__instance__count__class:multi_input_combinational_cell": 1412, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 164, "design__instance__count__class:tap_cell": 672, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 101435, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 283, "design__instance__count__class:clock_buffer": 106, "design__instance__count__class:clock_inverter": 33, "design__instance__count__setup_buffer": 135, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2447, "route__net__special": 2, "route__drc_errors__iter:1": 646, "route__wirelength__iter:1": 110601, "route__drc_errors__iter:2": 174, "route__wirelength__iter:2": 109584, "route__drc_errors__iter:3": 194, "route__wirelength__iter:3": 109493, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 109368, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 109369, "route__drc_errors": 0, "route__wirelength": 109369, "route__vias": 15988, "route__vias__singlecut": 15988, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 621.93, "design__instance__count__class:fill_cell": 2365, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 63, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 63, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 63, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5327366476526165, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5352128891567733, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5676218544744043, "timing__setup__ws__corner:min_tt_025C_5v00": 2.557348183380871, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 63, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7558121009650169, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7621161695217348, "timing__hold__ws__corner:min_ss_125C_4v50": 0.39633497605637447, "timing__setup__ws__corner:min_ss_125C_4v50": -3.559903583788923, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -273.39766779883513, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.559903583788923, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.559904, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 63, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43310353751482566, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4340614934787163, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.25010849654815, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.615803425682057, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 63, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 3, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5404790101784139, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5414537860216034, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5891188814635937, "timing__setup__ws__corner:max_tt_025C_5v00": 2.236142889704113, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 63, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 7, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 3, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7693307320066982, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.773132357795137, "timing__hold__ws__corner:max_ss_125C_4v50": 0.32507975009767187, "timing__setup__ws__corner:max_ss_125C_4v50": -4.252522010449641, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -335.2890113785651, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.252522010449641, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.252522, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 63, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 3, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43855001427191737, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.43933510850598506, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26750957761674854, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.41200777289366, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 63, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 63, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99419, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99841, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00580715, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0110433, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00257529, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0110433, "design_powergrid__voltage__worst": 0.0110433, "design_powergrid__voltage__worst__net:VDD": 4.99419, "design_powergrid__drop__worst": 0.0110433, "design_powergrid__drop__worst__net:VDD": 0.00580715, "design_powergrid__voltage__worst__net:VSS": 0.0110433, "design_powergrid__drop__worst__net:VSS": 0.0110433, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00159, "ir__drop__worst": 0.00581, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}