{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703059408503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703059408503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 15:03:26 2023 " "Processing started: Wed Dec 20 15:03:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703059408503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703059408503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703059408503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703059409335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/shiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "immGenerator.v(11) " "Verilog HDL information at immGenerator.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "immGenerator.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/immGenerator.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file immgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGenerator " "Found entity 1: immGenerator" {  } { { "immGenerator.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/immGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "aluControl.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/aluControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchControl " "Found entity 1: branchControl" {  } { { "branchControl.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/branchControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_resettable.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_resettable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD_resettable " "Found entity 1: FFD_resettable" {  } { { "FFD_resettable.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/FFD_resettable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "RISC_V.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/RISC_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_testbench1.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_testbench1.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_testbench1 " "Found entity 1: risc_v_testbench1" {  } { { "risc_v_testbench1.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_testbench2 " "Found entity 1: risc_v_testbench2" {  } { { "risc_v_testbench2.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/risc_v_testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703059409398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703059409460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_resettable FFD_resettable:pcreg " "Elaborating entity \"FFD_resettable\" for hierarchy \"FFD_resettable:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:imem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:imem\"" {  } { { "datapath.v" "imem" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409460 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 63 instructionMemory.v(30) " "Verilog HDL warning at instructionMemory.v(30): number of words (25) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instructionMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1703059409460 "|datapath|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 instructionMemory.v(16) " "Net \"imem.data_a\" at instructionMemory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703059409460 "|datapath|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 instructionMemory.v(16) " "Net \"imem.waddr_a\" at instructionMemory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703059409460 "|datapath|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 instructionMemory.v(16) " "Net \"imem.we_a\" at instructionMemory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/instructionMemory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1703059409460 "|datapath|instructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:regfile " "Elaborating entity \"regFile\" for hierarchy \"regFile:regfile\"" {  } { { "datapath.v" "regfile" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409476 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "regFile.v(43) " "Verilog HDL warning at regFile.v(43): ignoring unsupported system task" {  } { { "regFile.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v" 43 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1703059409476 "|RISC_V|datapath:risc_v_datapath|regFile:regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "datapath.v" "alu" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dmem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dmem\"" {  } { { "datapath.v" "dmem" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409476 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dataMemory.v(43) " "Verilog HDL warning at dataMemory.v(43): ignoring unsupported system task" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 43 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1703059409476 "|datapath|dataMemory:dmem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData dataMemory.v(48) " "Verilog HDL Always Construct warning at dataMemory.v(48): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703059409476 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] dataMemory.v(48) " "Inferred latch for \"readData\[0\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409476 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] dataMemory.v(48) " "Inferred latch for \"readData\[1\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409476 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] dataMemory.v(48) " "Inferred latch for \"readData\[2\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409476 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] dataMemory.v(48) " "Inferred latch for \"readData\[3\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] dataMemory.v(48) " "Inferred latch for \"readData\[4\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] dataMemory.v(48) " "Inferred latch for \"readData\[5\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] dataMemory.v(48) " "Inferred latch for \"readData\[6\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] dataMemory.v(48) " "Inferred latch for \"readData\[7\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] dataMemory.v(48) " "Inferred latch for \"readData\[8\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] dataMemory.v(48) " "Inferred latch for \"readData\[9\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] dataMemory.v(48) " "Inferred latch for \"readData\[10\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] dataMemory.v(48) " "Inferred latch for \"readData\[11\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] dataMemory.v(48) " "Inferred latch for \"readData\[12\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] dataMemory.v(48) " "Inferred latch for \"readData\[13\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] dataMemory.v(48) " "Inferred latch for \"readData\[14\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] dataMemory.v(48) " "Inferred latch for \"readData\[15\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] dataMemory.v(48) " "Inferred latch for \"readData\[16\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] dataMemory.v(48) " "Inferred latch for \"readData\[17\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] dataMemory.v(48) " "Inferred latch for \"readData\[18\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] dataMemory.v(48) " "Inferred latch for \"readData\[19\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] dataMemory.v(48) " "Inferred latch for \"readData\[20\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] dataMemory.v(48) " "Inferred latch for \"readData\[21\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] dataMemory.v(48) " "Inferred latch for \"readData\[22\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] dataMemory.v(48) " "Inferred latch for \"readData\[23\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] dataMemory.v(48) " "Inferred latch for \"readData\[24\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] dataMemory.v(48) " "Inferred latch for \"readData\[25\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] dataMemory.v(48) " "Inferred latch for \"readData\[26\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] dataMemory.v(48) " "Inferred latch for \"readData\[27\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] dataMemory.v(48) " "Inferred latch for \"readData\[28\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] dataMemory.v(48) " "Inferred latch for \"readData\[29\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] dataMemory.v(48) " "Inferred latch for \"readData\[30\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] dataMemory.v(48) " "Inferred latch for \"readData\[31\]\" at dataMemory.v(48)" {  } { { "dataMemory.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703059409491 "|datapath|dataMemory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGenerator immGenerator:immGen " "Elaborating entity \"immGenerator\" for hierarchy \"immGenerator:immGen\"" {  } { { "datapath.v" "immGen" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft shiftLeft:shiftLeft_12 " "Elaborating entity \"shiftLeft\" for hierarchy \"shiftLeft:shiftLeft_12\"" {  } { { "datapath.v" "shiftLeft_12" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_memToReg " "Elaborating entity \"mux\" for hierarchy \"mux:mux_memToReg\"" {  } { { "datapath.v" "mux_memToReg" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder4 " "Elaborating entity \"adder\" for hierarchy \"adder:adder4\"" {  } { { "datapath.v" "adder4" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/datapath.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703059409507 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regFile:regfile\|regfile " "RAM logic \"regFile:regfile\|regfile\" is uninferred due to asynchronous read logic" {  } { { "regFile.v" "regfile" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/regFile.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1703059409695 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataMemory:dmem\|dmem " "RAM logic \"dataMemory:dmem\|dmem\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.v" "dmem" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/dataMemory.v" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1703059409695 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1703059409695 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/db/RISC_V.ram0_instructionMemory_b2c1f6d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/db/RISC_V.ram0_instructionMemory_b2c1f6d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1703059409695 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703059411460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/output_files/RISC_V.map.smsg " "Generated suppressed messages file D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/Final_Project/Risc_V_Verilog/output_files/RISC_V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703059416960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703059417210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703059417210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6470 " "Implemented 6470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703059417507 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703059417507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6437 " "Implemented 6437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703059417507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703059417507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703059417523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 15:03:37 2023 " "Processing ended: Wed Dec 20 15:03:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703059417523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703059417523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703059417523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703059417523 ""}
