/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [31:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire [31:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~(celloutsig_0_18z & celloutsig_0_6z);
  assign celloutsig_0_0z = ~in_data[41];
  assign celloutsig_1_7z = ~celloutsig_1_4z;
  assign celloutsig_1_19z = ~celloutsig_1_13z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z[0] | celloutsig_0_1z[1]) & (celloutsig_0_2z[3] | celloutsig_0_1z[0]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_5z[0]) & (celloutsig_1_0z[8] | celloutsig_1_5z[13]));
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_10z[0];
  assign celloutsig_0_5z = celloutsig_0_1z[6] | celloutsig_0_3z;
  assign celloutsig_0_16z = celloutsig_0_11z[13] | celloutsig_0_2z[3];
  assign celloutsig_0_10z = celloutsig_0_4z[1] ^ celloutsig_0_4z[2];
  assign celloutsig_0_11z = { celloutsig_0_1z[5:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z } + { in_data[50:38], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_21z = celloutsig_0_11z[8:3] + { celloutsig_0_13z[1:0], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_15z };
  reg [16:0] _13_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 17'h00000;
    else _13_ <= celloutsig_0_11z[16:0];
  assign out_data[48:32] = _13_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_1_0z[8:3], celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[187:179] / { 1'h1, in_data[164:157] };
  assign celloutsig_0_4z = celloutsig_0_1z[5:3] / { 1'h1, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_1z[4:1] / { 1'h1, celloutsig_0_1z[4:2] };
  assign celloutsig_1_3z = celloutsig_1_1z[8:5] === { celloutsig_1_1z[9:7], celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_14z[11:8], celloutsig_0_10z, celloutsig_0_3z } === celloutsig_0_1z[6:1];
  assign celloutsig_1_10z = celloutsig_1_1z[8:4] % { 1'h1, celloutsig_1_1z[8:5] };
  assign celloutsig_0_12z = { in_data[6:5], celloutsig_0_9z } % { 1'h1, in_data[21:20] };
  assign celloutsig_0_14z = celloutsig_0_13z[25:9] % { 1'h1, in_data[68:65], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_0z } != celloutsig_0_1z[1:0];
  assign celloutsig_0_15z = in_data[25:21] != { celloutsig_0_11z[12], celloutsig_0_8z };
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[8:2];
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[12:9], celloutsig_1_1z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_13z[19:15], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_12z[1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_2z[3:0], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_0z } >> { celloutsig_0_30z[15:6], celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[178:167] >> in_data[182:171];
  assign celloutsig_1_5z = { in_data[114:112], celloutsig_1_1z } >> { in_data[138:137], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_15z = { in_data[167], celloutsig_1_1z, _00_, celloutsig_1_3z } >> { celloutsig_1_1z[8:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_13z = { in_data[26:6], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } >> { celloutsig_0_2z[4:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[57:54], celloutsig_0_0z } >> celloutsig_0_1z[7:3];
  assign celloutsig_0_30z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_16z } >> { in_data[34:21], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z) | celloutsig_1_3z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z[0] & celloutsig_0_1z[0]) | celloutsig_0_5z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[0] & celloutsig_0_5z) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[72:65];
  assign { out_data[128], out_data[96], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z };
endmodule
