// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "01/13/2016 10:34:14"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP2 (
	clock,
	reset,
	program_counter_out,
	register_AC_out,
	memory_data_register_out,
	memory_address_register_out,
	memory_write_out,
	instruction_register_out,
	entree_Port,
	sortie_Port_out);
input 	clock;
input 	reset;
output 	[7:0] program_counter_out;
output 	[15:0] register_AC_out;
output 	[15:0] memory_data_register_out;
output 	[7:0] memory_address_register_out;
output 	memory_write_out;
output 	[15:0] instruction_register_out;
input 	[15:0] entree_Port;
output 	[15:0] sortie_Port_out;

// Design Ports Information
// program_counter_out[0]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[1]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[2]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[4]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[5]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[6]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// program_counter_out[7]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[3]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[7]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[9]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[11]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[12]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[13]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[14]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// register_AC_out[15]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[8]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[9]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[10]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[12]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[13]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[14]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_data_register_out[15]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[2]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[3]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[4]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[5]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[6]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_address_register_out[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memory_write_out	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[5]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[8]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[9]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[10]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[11]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[12]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[13]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[14]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instruction_register_out[15]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[0]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[3]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[4]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[5]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[8]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[9]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[10]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[11]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[12]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[13]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[14]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sortie_Port_out[15]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[4]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[5]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[7]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[10]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[11]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[12]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[13]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[14]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entree_Port[15]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~0_combout ;
wire \Add0~2_combout ;
wire \Add0~6_combout ;
wire \Add0~10_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add2~0_combout ;
wire \Add2~6_combout ;
wire \Add2~8_combout ;
wire \Add2~14_combout ;
wire \Add2~16_combout ;
wire \Add2~20_combout ;
wire \WideOr0~0_combout ;
wire \RES_TEST~regout ;
wire \program_counter[3]~0_combout ;
wire \Equal0~3_combout ;
wire \Selector23~6_combout ;
wire \Mux19~2_combout ;
wire \state.execute_Test_res~regout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~5_combout ;
wire \Selector9~4_combout ;
wire \Selector23~14_combout ;
wire \Selector23~15_combout ;
wire \Selector23~16_combout ;
wire \Mux61~0_combout ;
wire \Selector23~22_combout ;
wire \ShiftLeft0~11_combout ;
wire \Selector22~0_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~14_combout ;
wire \Selector22~1_combout ;
wire \Selector8~0_combout ;
wire \Selector22~2_combout ;
wire \Selector22~3_combout ;
wire \Selector22~4_combout ;
wire \Selector22~5_combout ;
wire \Selector22~6_combout ;
wire \Selector22~10_combout ;
wire \register_AC[1]~12_combout ;
wire \Selector21~4_combout ;
wire \Selector21~5_combout ;
wire \Selector21~6_combout ;
wire \register_AC[8]~14_combout ;
wire \Selector21~7_combout ;
wire \Selector21~13_combout ;
wire \ShiftLeft0~22_combout ;
wire \Selector20~3_combout ;
wire \Selector20~4_combout ;
wire \Selector20~8_combout ;
wire \Selector20~9_combout ;
wire \ShiftLeft0~27_combout ;
wire \Selector19~5_combout ;
wire \Selector19~6_combout ;
wire \Selector19~7_combout ;
wire \Selector19~8_combout ;
wire \Selector19~9_combout ;
wire \Selector19~10_combout ;
wire \Selector18~1_combout ;
wire \Selector18~2_combout ;
wire \Selector18~3_combout ;
wire \Selector17~0_combout ;
wire \Selector17~4_combout ;
wire \ShiftLeft0~32_combout ;
wire \Selector16~2_combout ;
wire \Selector16~3_combout ;
wire \Selector16~5_combout ;
wire \Selector16~6_combout ;
wire \Selector16~7_combout ;
wire \Selector16~8_combout ;
wire \Selector16~9_combout ;
wire \Selector13~1_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Selector14~3_combout ;
wire \ShiftLeft0~37_combout ;
wire \Selector13~2_combout ;
wire \Selector12~6_combout ;
wire \Selector12~7_combout ;
wire \Selector12~8_combout ;
wire \Selector12~9_combout ;
wire \Selector12~10_combout ;
wire \Selector11~5_combout ;
wire \Selector11~7_combout ;
wire \Selector11~8_combout ;
wire \Selector11~9_combout ;
wire \Selector11~10_combout ;
wire \Selector10~7_combout ;
wire \Selector10~8_combout ;
wire \Selector10~12_combout ;
wire \Selector9~13_combout ;
wire \Selector9~14_combout ;
wire \Selector9~15_combout ;
wire \Selector8~6_combout ;
wire \Selector8~7_combout ;
wire \Selector8~8_combout ;
wire \Selector8~9_combout ;
wire \Selector8~10_combout ;
wire \Selector8~11_combout ;
wire \Selector8~12_combout ;
wire \Selector8~13_combout ;
wire \Selector8~14_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \Mux0~9_combout ;
wire \RES_TEST~0_combout ;
wire \state~42_combout ;
wire \Selector21~16_combout ;
wire \Selector12~12_combout ;
wire \Selector9~17_combout ;
wire \Selector24~1_combout ;
wire \Selector24~2_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \state.reset_pc~feeder_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \state.reset_pc~regout ;
wire \state.decode~feeder_combout ;
wire \state.decode~regout ;
wire \Selector4~0_combout ;
wire \WideOr4~combout ;
wire \Selector2~0_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Selector3~0_combout ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Selector1~0_combout ;
wire \Selector26~0_combout ;
wire \Selector14~0_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~39_combout ;
wire \Selector23~2_combout ;
wire \state~46_combout ;
wire \state.execute_OR~regout ;
wire \state~43_combout ;
wire \state.execute_JZ~regout ;
wire \Mux19~1_combout ;
wire \state~33_combout ;
wire \state.execute_Test_in~regout ;
wire \state~44_combout ;
wire \state.execute_JNZ~regout ;
wire \WideOr1~1_combout ;
wire \register_AC[1]~4_combout ;
wire \state.execute_store2~regout ;
wire \WideOr1~0_combout ;
wire \register_AC[1]~5_combout ;
wire \Selector23~8_combout ;
wire \Selector11~4_combout ;
wire \state~39_combout ;
wire \state.execute_ROR~regout ;
wire \register_AC[1]~11_combout ;
wire \register_AC[1]~15_combout ;
wire \state~55_combout ;
wire \state.execute_LSL~regout ;
wire \register_AC[8]~17_combout ;
wire \register_AC[8]~22_combout ;
wire \register_AC[1]~10_combout ;
wire \Selector15~4_combout ;
wire \state~56_combout ;
wire \state.execute_IN~regout ;
wire \register_AC[1]~7_combout ;
wire \Selector15~6_combout ;
wire \state~51_combout ;
wire \state.execute_load~regout ;
wire \Selector19~0_combout ;
wire \Selector15~5_combout ;
wire \Selector15~7_combout ;
wire \Selector15~8_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~35_combout ;
wire \register_AC[8]~18_combout ;
wire \state~52_combout ;
wire \state.execute_ADDI~regout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \state~48_combout ;
wire \state.execute_add~regout ;
wire \Selector15~2_combout ;
wire \Selector15~3_combout ;
wire \Selector15~9_combout ;
wire \register_AC[1]~13_combout ;
wire \Selector14~2_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~17_combout ;
wire \Selector14~7_combout ;
wire \Selector14~8_combout ;
wire \Selector14~9_combout ;
wire \Selector14~10_combout ;
wire \Selector14~11_combout ;
wire \Selector14~4_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Selector14~5_combout ;
wire \Selector14~6_combout ;
wire \Selector14~12_combout ;
wire \instruction_register[0]~0_combout ;
wire \ShiftLeft0~0_combout ;
wire \Selector23~13_combout ;
wire \Selector11~6_combout ;
wire \ShiftLeft0~38_combout ;
wire \Mux49~0_combout ;
wire \Selector11~16_combout ;
wire \Add2~19 ;
wire \Add2~21 ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \Selector11~13_combout ;
wire \Add1~19 ;
wire \Add1~21 ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Selector11~11_combout ;
wire \Selector11~12_combout ;
wire \Selector11~14_combout ;
wire \Selector11~15_combout ;
wire \Selector9~5_combout ;
wire \Mux61~1_combout ;
wire \Selector9~9_combout ;
wire \Selector13~0_combout ;
wire \register_AC[1]~9_combout ;
wire \Selector9~7_combout ;
wire \Selector9~8_combout ;
wire \Selector9~11_combout ;
wire \Selector9~18_combout ;
wire \Add2~25 ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Add1~25 ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Selector9~10_combout ;
wire \Selector9~12_combout ;
wire \Selector9~16_combout ;
wire \Selector10~2_combout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftLeft0~21_combout ;
wire \Selector12~2_combout ;
wire \register_AC[1]~19_combout ;
wire \Selector12~3_combout ;
wire \Add2~22_combout ;
wire \Add1~22_combout ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \Selector12~11_combout ;
wire \Selector10~3_combout ;
wire \Selector10~4_combout ;
wire \Selector8~2_combout ;
wire \Selector8~4_combout ;
wire \Selector8~5_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Selector8~3_combout ;
wire \Selector8~15_combout ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \Selector18~13_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~25_combout ;
wire \state~53_combout ;
wire \state.execute_LDI~regout ;
wire \Add1~14_combout ;
wire \Selector16~4_combout ;
wire \Selector16~10_combout ;
wire \Selector16~11_combout ;
wire \state~40_combout ;
wire \state~41_combout ;
wire \state.execute_AND~regout ;
wire \Selector13~4_combout ;
wire \ShiftLeft0~34_combout ;
wire \Selector13~3_combout ;
wire \Selector13~5_combout ;
wire \Selector13~7_combout ;
wire \Selector13~8_combout ;
wire \Selector13~9_combout ;
wire \Add1~20_combout ;
wire \Selector13~6_combout ;
wire \Selector13~10_combout ;
wire \Selector13~11_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~18_combout ;
wire \Add2~12_combout ;
wire \Selector17~8_combout ;
wire \Selector17~7_combout ;
wire \Selector17~9_combout ;
wire \register_AC[1]~6_combout ;
wire \Selector18~0_combout ;
wire \Selector17~5_combout ;
wire \Selector17~3_combout ;
wire \Selector17~6_combout ;
wire \Mux61~3_combout ;
wire \ShiftLeft0~19_combout ;
wire \Add1~12_combout ;
wire \Selector17~1_combout ;
wire \Selector17~2_combout ;
wire \Selector17~10_combout ;
wire \Selector20~0_combout ;
wire \ShiftLeft0~12_combout ;
wire \Selector18~4_combout ;
wire \Selector18~5_combout ;
wire \Add2~10_combout ;
wire \Selector18~10_combout ;
wire \Selector18~7_combout ;
wire \Selector18~8_combout ;
wire \Add1~10_combout ;
wire \Selector18~6_combout ;
wire \Selector18~9_combout ;
wire \Selector18~11_combout ;
wire \Selector18~12_combout ;
wire \state~47_combout ;
wire \state.execute_LSR~regout ;
wire \register_AC[1]~16_combout ;
wire \register_AC[4]~21_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~29_combout ;
wire \Selector19~1_combout ;
wire \ShiftLeft0~1_combout ;
wire \Selector21~2_combout ;
wire \ShiftLeft0~2_combout ;
wire \Add1~8_combout ;
wire \Selector19~2_combout ;
wire \Selector19~3_combout ;
wire \Selector19~4_combout ;
wire \Selector19~11_combout ;
wire \state~49_combout ;
wire \state~50_combout ;
wire \state.execute_XOR~regout ;
wire \Selector20~1_combout ;
wire \Selector23~25_combout ;
wire \Selector20~2_combout ;
wire \Selector23~12_combout ;
wire \Selector20~5_combout ;
wire \Selector20~6_combout ;
wire \Selector20~7_combout ;
wire \Selector20~11_combout ;
wire \Selector20~10_combout ;
wire \Add1~6_combout ;
wire \Selector20~12_combout ;
wire \Selector20~13_combout ;
wire \Selector20~14_combout ;
wire \Selector20~15_combout ;
wire \instruction_register[8]~feeder_combout ;
wire \state~54_combout ;
wire \state.execute_ROL~regout ;
wire \register_AC[1]~8_combout ;
wire \Selector21~12_combout ;
wire \Selector21~14_combout ;
wire \Selector21~3_combout ;
wire \Selector21~8_combout ;
wire \Selector21~9_combout ;
wire \Add2~4_combout ;
wire \Add1~4_combout ;
wire \Selector21~10_combout ;
wire \Selector21~11_combout ;
wire \Selector21~15_combout ;
wire \Selector9~6_combout ;
wire \Selector10~5_combout ;
wire \Selector8~1_combout ;
wire \Selector10~6_combout ;
wire \Selector14~1_combout ;
wire \ShiftLeft0~36_combout ;
wire \register_AC[8]~20_combout ;
wire \Selector10~10_combout ;
wire \Selector10~13_combout ;
wire \Selector10~17_combout ;
wire \Selector10~11_combout ;
wire \Selector10~14_combout ;
wire \Add2~26_combout ;
wire \Add1~26_combout ;
wire \Selector10~9_combout ;
wire \Selector10~15_combout ;
wire \Selector10~16_combout ;
wire \Add2~2_combout ;
wire \Selector22~7_combout ;
wire \Selector22~8_combout ;
wire \Selector22~9_combout ;
wire \Selector22~11_combout ;
wire \Selector22~12_combout ;
wire \Add1~2_combout ;
wire \Selector22~13_combout ;
wire \Selector22~14_combout ;
wire \Selector22~15_combout ;
wire \Selector0~0_combout ;
wire \Selector25~0_combout ;
wire \Selector27~0_combout ;
wire \Selector28~0_combout ;
wire \Mux19~0_combout ;
wire \program_counter[3]~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \program_counter[3]~2_combout ;
wire \program_counter[0]~3_combout ;
wire \Selector29~0_combout ;
wire \instruction_register[11]~feeder_combout ;
wire \state~34_combout ;
wire \state~35_combout ;
wire \state~36_combout ;
wire \state.execute_store~regout ;
wire \Selector24~0_combout ;
wire \state.fetch~regout ;
wire \Add0~4_combout ;
wire \Selector5~0_combout ;
wire \Selector30~0_combout ;
wire \Selector6~0_combout ;
wire \Selector31~0_combout ;
wire \state~37_combout ;
wire \state~38_combout ;
wire \state.execute_jump~regout ;
wire \WideOr3~0_combout ;
wire \Selector32~0_combout ;
wire \Selector23~3_combout ;
wire \Selector23~4_combout ;
wire \Selector23~5_combout ;
wire \Selector23~7_combout ;
wire \Selector23~9_combout ;
wire \Selector23~10_combout ;
wire \Selector23~11_combout ;
wire \Selector23~17_combout ;
wire \Selector23~18_combout ;
wire \Selector23~21_combout ;
wire \Mux61~2_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~10_combout ;
wire \Add1~0_combout ;
wire \Selector23~19_combout ;
wire \Selector23~20_combout ;
wire \Selector23~23_combout ;
wire \Selector23~24_combout ;
wire \Selector7~0_combout ;
wire \sortie_Port[0]~feeder_combout ;
wire \state~45_combout ;
wire \state.execute_OUT~regout ;
wire \sortie_Port[0]~0_combout ;
wire \sortie_Port[1]~feeder_combout ;
wire \sortie_Port[2]~feeder_combout ;
wire \sortie_Port[3]~feeder_combout ;
wire \sortie_Port[4]~feeder_combout ;
wire \sortie_Port[5]~feeder_combout ;
wire \sortie_Port[6]~feeder_combout ;
wire \sortie_Port[13]~feeder_combout ;
wire \sortie_Port[14]~feeder_combout ;
wire \sortie_Port[15]~feeder_combout ;
wire [15:0] sortie_Port;
wire [15:0] register_AC;
wire [15:0] instruction_register;
wire [7:0] program_counter;
wire [15:0] \entree_Port~combout ;
wire [15:0] \memory|auto_generated|q_a ;

wire [15:0] \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memory|auto_generated|q_a [0] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory|auto_generated|q_a [1] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory|auto_generated|q_a [2] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory|auto_generated|q_a [3] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory|auto_generated|q_a [4] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory|auto_generated|q_a [5] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory|auto_generated|q_a [6] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory|auto_generated|q_a [7] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory|auto_generated|q_a [8] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory|auto_generated|q_a [9] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory|auto_generated|q_a [10] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memory|auto_generated|q_a [11] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memory|auto_generated|q_a [12] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memory|auto_generated|q_a [13] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memory|auto_generated|q_a [14] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memory|auto_generated|q_a [15] = \memory|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X20_Y35_N10
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = program_counter[0] $ (VCC)
// \Add0~1  = CARRY(program_counter[0])

	.dataa(vcc),
	.datab(program_counter[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N12
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (program_counter[1] & (!\Add0~1 )) # (!program_counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!program_counter[1]))

	.dataa(vcc),
	.datab(program_counter[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N16
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (program_counter[3] & (!\Add0~5 )) # (!program_counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!program_counter[3]))

	.dataa(vcc),
	.datab(program_counter[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N20
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (program_counter[5] & (!\Add0~9 )) # (!program_counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!program_counter[5]))

	.dataa(vcc),
	.datab(program_counter[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N22
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (program_counter[6] & (\Add0~11  $ (GND))) # (!program_counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((program_counter[6] & !\Add0~11 ))

	.dataa(program_counter[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N24
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Add0~13  $ (program_counter[7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(program_counter[7]),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h0FF0;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N0
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (instruction_register[0] & (register_AC[0] $ (VCC))) # (!instruction_register[0] & (register_AC[0] & VCC))
// \Add2~1  = CARRY((instruction_register[0] & register_AC[0]))

	.dataa(instruction_register[0]),
	.datab(register_AC[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N6
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (instruction_register[3] & ((register_AC[3] & (\Add2~5  & VCC)) # (!register_AC[3] & (!\Add2~5 )))) # (!instruction_register[3] & ((register_AC[3] & (!\Add2~5 )) # (!register_AC[3] & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((instruction_register[3] & (!register_AC[3] & !\Add2~5 )) # (!instruction_register[3] & ((!\Add2~5 ) # (!register_AC[3]))))

	.dataa(instruction_register[3]),
	.datab(register_AC[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N8
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((register_AC[4] $ (instruction_register[4] $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((register_AC[4] & ((instruction_register[4]) # (!\Add2~7 ))) # (!register_AC[4] & (instruction_register[4] & !\Add2~7 )))

	.dataa(register_AC[4]),
	.datab(instruction_register[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N14
cycloneii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (register_AC[7] & ((instruction_register[7] & (\Add2~13  & VCC)) # (!instruction_register[7] & (!\Add2~13 )))) # (!register_AC[7] & ((instruction_register[7] & (!\Add2~13 )) # (!instruction_register[7] & ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((register_AC[7] & (!instruction_register[7] & !\Add2~13 )) # (!register_AC[7] & ((!\Add2~13 ) # (!instruction_register[7]))))

	.dataa(register_AC[7]),
	.datab(instruction_register[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N16
cycloneii_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (register_AC[8] & (\Add2~15  $ (GND))) # (!register_AC[8] & (!\Add2~15  & VCC))
// \Add2~17  = CARRY((register_AC[8] & !\Add2~15 ))

	.dataa(vcc),
	.datab(register_AC[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hC30C;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N20
cycloneii_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (register_AC[10] & (\Add2~19  $ (GND))) # (!register_AC[10] & (!\Add2~19  & VCC))
// \Add2~21  = CARRY((register_AC[10] & !\Add2~19 ))

	.dataa(vcc),
	.datab(register_AC[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hC30C;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N24
cycloneii_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\state.reset_pc~regout  & (!\state.fetch~regout  & (!\state.decode~regout  & !\state.execute_jump~regout )))

	.dataa(\state.reset_pc~regout ),
	.datab(\state.fetch~regout ),
	.datac(\state.decode~regout ),
	.datad(\state.execute_jump~regout ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0002;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N5
cycloneii_lcell_ff RES_TEST(
	.clk(\clock~clkctrl_outclk ),
	.datain(\RES_TEST~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RES_TEST~regout ));

// Location: LCCOMB_X21_Y33_N12
cycloneii_lcell_comb \program_counter[3]~0 (
// Equation(s):
// \program_counter[3]~0_combout  = (instruction_register[9] & (((!\RES_TEST~regout ) # (!instruction_register[8])) # (!instruction_register[14]))) # (!instruction_register[9] & (instruction_register[14]))

	.dataa(instruction_register[9]),
	.datab(instruction_register[14]),
	.datac(instruction_register[8]),
	.datad(\RES_TEST~regout ),
	.cin(gnd),
	.combout(\program_counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter[3]~0 .lut_mask = 16'h6EEE;
defparam \program_counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N6
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!register_AC[0] & (!register_AC[1] & (!register_AC[2] & !register_AC[3])))

	.dataa(register_AC[0]),
	.datab(register_AC[1]),
	.datac(register_AC[2]),
	.datad(register_AC[3]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N6
cycloneii_lcell_comb \Selector23~6 (
// Equation(s):
// \Selector23~6_combout  = (!instruction_register[3] & (\state.execute_LSL~regout  & \ShiftLeft0~0_combout ))

	.dataa(vcc),
	.datab(instruction_register[3]),
	.datac(\state.execute_LSL~regout ),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~6 .lut_mask = 16'h3000;
defparam \Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N28
cycloneii_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (!instruction_register[8] & instruction_register[14])

	.dataa(vcc),
	.datab(vcc),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'h0F00;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N31
cycloneii_lcell_ff \state.execute_Test_res (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_Test_res~regout ));

// Location: LCCOMB_X22_Y33_N30
cycloneii_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = (instruction_register[1] & ((instruction_register[0] & ((register_AC[15]))) # (!instruction_register[0] & (register_AC[14]))))

	.dataa(register_AC[14]),
	.datab(instruction_register[1]),
	.datac(instruction_register[0]),
	.datad(register_AC[15]),
	.cin(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~3 .lut_mask = 16'hC808;
defparam \ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N26
cycloneii_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = (\ShiftLeft0~3_combout ) # ((\ShiftLeft0~4_combout  & !instruction_register[1]))

	.dataa(vcc),
	.datab(\ShiftLeft0~3_combout ),
	.datac(\ShiftLeft0~4_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~5 .lut_mask = 16'hCCFC;
defparam \ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N28
cycloneii_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (instruction_register[0] & (register_AC[1])) # (!instruction_register[0] & ((register_AC[0])))

	.dataa(vcc),
	.datab(register_AC[1]),
	.datac(instruction_register[0]),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'hCFC0;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
cycloneii_lcell_comb \Selector23~14 (
// Equation(s):
// \Selector23~14_combout  = (\Selector23~13_combout  & ((instruction_register[1] & (\Selector21~3_combout )) # (!instruction_register[1] & ((\Selector9~4_combout )))))

	.dataa(\Selector23~13_combout ),
	.datab(\Selector21~3_combout ),
	.datac(instruction_register[1]),
	.datad(\Selector9~4_combout ),
	.cin(gnd),
	.combout(\Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~14 .lut_mask = 16'h8A80;
defparam \Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N12
cycloneii_lcell_comb \Selector23~15 (
// Equation(s):
// \Selector23~15_combout  = (\Selector23~14_combout ) # ((!instruction_register[2] & (\ShiftLeft0~8_combout  & \register_AC[1]~6_combout )))

	.dataa(instruction_register[2]),
	.datab(\ShiftLeft0~8_combout ),
	.datac(\Selector23~14_combout ),
	.datad(\register_AC[1]~6_combout ),
	.cin(gnd),
	.combout(\Selector23~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~15 .lut_mask = 16'hF4F0;
defparam \Selector23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N8
cycloneii_lcell_comb \Selector23~16 (
// Equation(s):
// \Selector23~16_combout  = (\entree_Port~combout [0] & ((\state.execute_IN~regout ) # (\state~33_combout )))

	.dataa(vcc),
	.datab(\state.execute_IN~regout ),
	.datac(\entree_Port~combout [0]),
	.datad(\state~33_combout ),
	.cin(gnd),
	.combout(\Selector23~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~16 .lut_mask = 16'hF0C0;
defparam \Selector23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N20
cycloneii_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = (instruction_register[0] & (register_AC[0])) # (!instruction_register[0] & ((register_AC[12])))

	.dataa(register_AC[0]),
	.datab(register_AC[12]),
	.datac(instruction_register[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~0 .lut_mask = 16'hACAC;
defparam \Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N30
cycloneii_lcell_comb \Selector23~22 (
// Equation(s):
// \Selector23~22_combout  = (\state.execute_LDI~regout  & ((instruction_register[0]) # ((\state.execute_ADDI~regout  & \Add2~0_combout )))) # (!\state.execute_LDI~regout  & (\state.execute_ADDI~regout  & ((\Add2~0_combout ))))

	.dataa(\state.execute_LDI~regout ),
	.datab(\state.execute_ADDI~regout ),
	.datac(instruction_register[0]),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Selector23~22_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~22 .lut_mask = 16'hECA0;
defparam \Selector23~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N12
cycloneii_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = (instruction_register[0] & (register_AC[8])) # (!instruction_register[0] & ((register_AC[7])))

	.dataa(register_AC[8]),
	.datab(register_AC[7]),
	.datac(instruction_register[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~11 .lut_mask = 16'hACAC;
defparam \ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneii_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\ShiftLeft0~0_combout  & (instruction_register[2] & (!instruction_register[3] & \state.execute_LSR~regout )))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[2]),
	.datac(instruction_register[3]),
	.datad(\state.execute_LSR~regout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h0800;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneii_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = (!instruction_register[0] & ((instruction_register[1] & ((register_AC[15]))) # (!instruction_register[1] & (register_AC[13]))))

	.dataa(instruction_register[1]),
	.datab(register_AC[13]),
	.datac(instruction_register[0]),
	.datad(register_AC[15]),
	.cin(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~13 .lut_mask = 16'h0E04;
defparam \ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneii_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = (\ShiftLeft0~13_combout ) # ((!instruction_register[1] & (register_AC[14] & instruction_register[0])))

	.dataa(instruction_register[1]),
	.datab(register_AC[14]),
	.datac(instruction_register[0]),
	.datad(\ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~14 .lut_mask = 16'hFF40;
defparam \ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N2
cycloneii_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = (\Selector22~0_combout  & ((\ShiftLeft0~12_combout ) # ((\ShiftLeft0~14_combout  & \Selector23~10_combout )))) # (!\Selector22~0_combout  & (((\ShiftLeft0~14_combout  & \Selector23~10_combout ))))

	.dataa(\Selector22~0_combout ),
	.datab(\ShiftLeft0~12_combout ),
	.datac(\ShiftLeft0~14_combout ),
	.datad(\Selector23~10_combout ),
	.cin(gnd),
	.combout(\Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~1 .lut_mask = 16'hF888;
defparam \Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N20
cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (instruction_register[0] & ((register_AC[14]))) # (!instruction_register[0] & (register_AC[15]))

	.dataa(instruction_register[0]),
	.datab(register_AC[15]),
	.datac(vcc),
	.datad(register_AC[14]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hEE44;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneii_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = (\state.execute_ROL~regout  & (instruction_register[1] & \Selector8~0_combout ))

	.dataa(\state.execute_ROL~regout ),
	.datab(vcc),
	.datac(instruction_register[1]),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~2 .lut_mask = 16'hA000;
defparam \Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N16
cycloneii_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = (\state.execute_ROL~regout ) # ((\ShiftLeft0~0_combout  & (!instruction_register[3] & \state.execute_LSL~regout )))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[3]),
	.datac(\state.execute_ROL~regout ),
	.datad(\state.execute_LSL~regout ),
	.cin(gnd),
	.combout(\Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~3 .lut_mask = 16'hF2F0;
defparam \Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N18
cycloneii_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = (\Selector14~1_combout  & ((\Selector22~3_combout ) # ((\register_AC[1]~6_combout  & \ShiftLeft0~17_combout )))) # (!\Selector14~1_combout  & (\register_AC[1]~6_combout  & ((\ShiftLeft0~17_combout ))))

	.dataa(\Selector14~1_combout ),
	.datab(\register_AC[1]~6_combout ),
	.datac(\Selector22~3_combout ),
	.datad(\ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~4 .lut_mask = 16'hECA0;
defparam \Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N20
cycloneii_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = (\Selector22~1_combout ) # ((!instruction_register[2] & ((\Selector22~2_combout ) # (\Selector22~4_combout ))))

	.dataa(\Selector22~2_combout ),
	.datab(\Selector22~4_combout ),
	.datac(instruction_register[2]),
	.datad(\Selector22~1_combout ),
	.cin(gnd),
	.combout(\Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~5 .lut_mask = 16'hFF0E;
defparam \Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N6
cycloneii_lcell_comb \Selector22~6 (
// Equation(s):
// \Selector22~6_combout  = (register_AC[1] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [1])))) # (!register_AC[1] & (\state.execute_XOR~regout  & (\memory|auto_generated|q_a [1])))

	.dataa(\state.execute_XOR~regout ),
	.datab(\memory|auto_generated|q_a [1]),
	.datac(\state.execute_OR~regout ),
	.datad(register_AC[1]),
	.cin(gnd),
	.combout(\Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~6 .lut_mask = 16'hF288;
defparam \Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cycloneii_lcell_comb \Selector22~10 (
// Equation(s):
// \Selector22~10_combout  = (instruction_register[0] & (register_AC[4])) # (!instruction_register[0] & ((register_AC[3])))

	.dataa(register_AC[4]),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(register_AC[3]),
	.cin(gnd),
	.combout(\Selector22~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~10 .lut_mask = 16'hAFA0;
defparam \Selector22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneii_lcell_comb \register_AC[1]~12 (
// Equation(s):
// \register_AC[1]~12_combout  = (\state.execute_ROR~regout ) # (\state.execute_ROL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_ROR~regout ),
	.datad(\state.execute_ROL~regout ),
	.cin(gnd),
	.combout(\register_AC[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~12 .lut_mask = 16'hFFF0;
defparam \register_AC[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N18
cycloneii_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = (\state.execute_ROL~regout  & ((instruction_register[1] & (\Mux61~2_combout )) # (!instruction_register[1] & ((\Mux61~3_combout )))))

	.dataa(\state.execute_ROL~regout ),
	.datab(\Mux61~2_combout ),
	.datac(\Mux61~3_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~4 .lut_mask = 16'h88A0;
defparam \Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N6
cycloneii_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = (!instruction_register[2] & ((\Selector21~4_combout ) # ((\ShiftLeft0~18_combout  & \register_AC[1]~6_combout ))))

	.dataa(\Selector21~4_combout ),
	.datab(instruction_register[2]),
	.datac(\ShiftLeft0~18_combout ),
	.datad(\register_AC[1]~6_combout ),
	.cin(gnd),
	.combout(\Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~5 .lut_mask = 16'h3222;
defparam \Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N16
cycloneii_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = (\Selector22~0_combout  & ((instruction_register[1] & ((\ShiftLeft0~7_combout ))) # (!instruction_register[1] & (\ShiftLeft0~1_combout ))))

	.dataa(\Selector22~0_combout ),
	.datab(\ShiftLeft0~1_combout ),
	.datac(instruction_register[1]),
	.datad(\ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~6 .lut_mask = 16'hA808;
defparam \Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N8
cycloneii_lcell_comb \register_AC[8]~14 (
// Equation(s):
// \register_AC[8]~14_combout  = (\ShiftLeft0~0_combout  & (!instruction_register[3] & (\state.execute_LSL~regout  & !instruction_register[2])))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[3]),
	.datac(\state.execute_LSL~regout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\register_AC[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[8]~14 .lut_mask = 16'h0020;
defparam \register_AC[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N10
cycloneii_lcell_comb \Selector21~7 (
// Equation(s):
// \Selector21~7_combout  = (\Selector21~5_combout ) # ((\Selector21~6_combout ) # ((\register_AC[8]~14_combout  & \ShiftLeft0~19_combout )))

	.dataa(\Selector21~5_combout ),
	.datab(\register_AC[8]~14_combout ),
	.datac(\ShiftLeft0~19_combout ),
	.datad(\Selector21~6_combout ),
	.cin(gnd),
	.combout(\Selector21~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~7 .lut_mask = 16'hFFEA;
defparam \Selector21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
cycloneii_lcell_comb \Selector21~13 (
// Equation(s):
// \Selector21~13_combout  = (register_AC[2] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [2])))) # (!register_AC[2] & (\state.execute_XOR~regout  & ((\memory|auto_generated|q_a [2]))))

	.dataa(register_AC[2]),
	.datab(\state.execute_XOR~regout ),
	.datac(\state.execute_OR~regout ),
	.datad(\memory|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Selector21~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~13 .lut_mask = 16'hE4A8;
defparam \Selector21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneii_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = (instruction_register[1] & (\ShiftLeft0~16_combout )) # (!instruction_register[1] & ((\ShiftLeft0~11_combout )))

	.dataa(vcc),
	.datab(instruction_register[1]),
	.datac(\ShiftLeft0~16_combout ),
	.datad(\ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~22 .lut_mask = 16'hF3C0;
defparam \ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N24
cycloneii_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = (\state~33_combout  & ((\entree_Port~combout [3]) # ((\register_AC[1]~4_combout  & register_AC[3])))) # (!\state~33_combout  & (\register_AC[1]~4_combout  & ((register_AC[3]))))

	.dataa(\state~33_combout ),
	.datab(\register_AC[1]~4_combout ),
	.datac(\entree_Port~combout [3]),
	.datad(register_AC[3]),
	.cin(gnd),
	.combout(\Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~3 .lut_mask = 16'hECA0;
defparam \Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneii_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = (register_AC[3] & ((\WideOr1~1_combout ) # ((\state.execute_Test_res~regout ) # (\WideOr1~0_combout ))))

	.dataa(register_AC[3]),
	.datab(\WideOr1~1_combout ),
	.datac(\state.execute_Test_res~regout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~4 .lut_mask = 16'hAAA8;
defparam \Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneii_lcell_comb \Selector20~8 (
// Equation(s):
// \Selector20~8_combout  = (\state.execute_ROL~regout  & ((register_AC[15]) # ((register_AC[7] & \state.execute_ROR~regout )))) # (!\state.execute_ROL~regout  & (register_AC[7] & (\state.execute_ROR~regout )))

	.dataa(\state.execute_ROL~regout ),
	.datab(register_AC[7]),
	.datac(\state.execute_ROR~regout ),
	.datad(register_AC[15]),
	.cin(gnd),
	.combout(\Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~8 .lut_mask = 16'hEAC0;
defparam \Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \Selector20~9 (
// Equation(s):
// \Selector20~9_combout  = (\Selector20~8_combout  & (\Selector23~3_combout  & (instruction_register[2] & \Selector23~2_combout )))

	.dataa(\Selector20~8_combout ),
	.datab(\Selector23~3_combout ),
	.datac(instruction_register[2]),
	.datad(\Selector23~2_combout ),
	.cin(gnd),
	.combout(\Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~9 .lut_mask = 16'h8000;
defparam \Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N12
cycloneii_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = (instruction_register[0] & ((register_AC[3]))) # (!instruction_register[0] & (register_AC[4]))

	.dataa(register_AC[4]),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(register_AC[3]),
	.cin(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~27 .lut_mask = 16'hFA0A;
defparam \ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N12
cycloneii_lcell_comb \Selector19~5 (
// Equation(s):
// \Selector19~5_combout  = (\memory|auto_generated|q_a [4] & (((\state.execute_AND~regout  & register_AC[4])) # (!\Selector19~0_combout )))

	.dataa(\state.execute_AND~regout ),
	.datab(\Selector19~0_combout ),
	.datac(register_AC[4]),
	.datad(\memory|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~5 .lut_mask = 16'hB300;
defparam \Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N14
cycloneii_lcell_comb \Selector19~6 (
// Equation(s):
// \Selector19~6_combout  = (register_AC[8] & ((\register_AC[1]~10_combout ) # ((\register_AC[1]~8_combout  & register_AC[0])))) # (!register_AC[8] & (\register_AC[1]~8_combout  & ((register_AC[0]))))

	.dataa(register_AC[8]),
	.datab(\register_AC[1]~8_combout ),
	.datac(\register_AC[1]~10_combout ),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~6 .lut_mask = 16'hECA0;
defparam \Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N8
cycloneii_lcell_comb \Selector19~7 (
// Equation(s):
// \Selector19~7_combout  = (register_AC[4] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [4])))) # (!register_AC[4] & (((\state.execute_XOR~regout  & \memory|auto_generated|q_a [4]))))

	.dataa(\state.execute_OR~regout ),
	.datab(\state.execute_XOR~regout ),
	.datac(register_AC[4]),
	.datad(\memory|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~7 .lut_mask = 16'hACE0;
defparam \Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N6
cycloneii_lcell_comb \Selector19~8 (
// Equation(s):
// \Selector19~8_combout  = (\register_AC[1]~7_combout  & ((\entree_Port~combout [4]) # ((\state.execute_ADDI~regout  & \Add2~8_combout )))) # (!\register_AC[1]~7_combout  & (((\state.execute_ADDI~regout  & \Add2~8_combout ))))

	.dataa(\register_AC[1]~7_combout ),
	.datab(\entree_Port~combout [4]),
	.datac(\state.execute_ADDI~regout ),
	.datad(\Add2~8_combout ),
	.cin(gnd),
	.combout(\Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~8 .lut_mask = 16'hF888;
defparam \Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N10
cycloneii_lcell_comb \Selector19~9 (
// Equation(s):
// \Selector19~9_combout  = (\Selector19~8_combout ) # ((\Selector19~6_combout ) # ((\Selector19~7_combout ) # (\Selector19~5_combout )))

	.dataa(\Selector19~8_combout ),
	.datab(\Selector19~6_combout ),
	.datac(\Selector19~7_combout ),
	.datad(\Selector19~5_combout ),
	.cin(gnd),
	.combout(\Selector19~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~9 .lut_mask = 16'hFFFE;
defparam \Selector19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N24
cycloneii_lcell_comb \Selector19~10 (
// Equation(s):
// \Selector19~10_combout  = (\Selector19~9_combout ) # ((\register_AC[1]~6_combout  & (!instruction_register[2] & \ShiftLeft0~5_combout )))

	.dataa(\register_AC[1]~6_combout ),
	.datab(instruction_register[2]),
	.datac(\ShiftLeft0~5_combout ),
	.datad(\Selector19~9_combout ),
	.cin(gnd),
	.combout(\Selector19~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~10 .lut_mask = 16'hFF20;
defparam \Selector19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N10
cycloneii_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = (\Selector18~0_combout  & ((instruction_register[1] & (\ShiftLeft0~24_combout )) # (!instruction_register[1] & ((\ShiftLeft0~30_combout )))))

	.dataa(\Selector18~0_combout ),
	.datab(\ShiftLeft0~24_combout ),
	.datac(\ShiftLeft0~30_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~1 .lut_mask = 16'h88A0;
defparam \Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N10
cycloneii_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = (!instruction_register[2] & ((\Selector18~1_combout ) # ((\ShiftLeft0~14_combout  & \register_AC[1]~6_combout ))))

	.dataa(\Selector18~1_combout ),
	.datab(\ShiftLeft0~14_combout ),
	.datac(instruction_register[2]),
	.datad(\register_AC[1]~6_combout ),
	.cin(gnd),
	.combout(\Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~2 .lut_mask = 16'h0E0A;
defparam \Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N20
cycloneii_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = (\state.execute_LSL~regout  & (instruction_register[2] & \Selector14~1_combout ))

	.dataa(\state.execute_LSL~regout ),
	.datab(instruction_register[2]),
	.datac(\Selector14~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~3 .lut_mask = 16'h8080;
defparam \Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N12
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\register_AC[1]~9_combout  & ((instruction_register[1] & ((\ShiftLeft0~7_combout ))) # (!instruction_register[1] & (\ShiftLeft0~1_combout ))))

	.dataa(\ShiftLeft0~1_combout ),
	.datab(instruction_register[1]),
	.datac(\register_AC[1]~9_combout ),
	.datad(\ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hE020;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
cycloneii_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = (\register_AC[1]~10_combout  & ((register_AC[10]) # ((\register_AC[1]~8_combout  & register_AC[2])))) # (!\register_AC[1]~10_combout  & (\register_AC[1]~8_combout  & (register_AC[2])))

	.dataa(\register_AC[1]~10_combout ),
	.datab(\register_AC[1]~8_combout ),
	.datac(register_AC[2]),
	.datad(register_AC[10]),
	.cin(gnd),
	.combout(\Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~4 .lut_mask = 16'hEAC0;
defparam \Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N6
cycloneii_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = (instruction_register[1] & (\ShiftLeft0~27_combout )) # (!instruction_register[1] & ((\ShiftLeft0~31_combout )))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(vcc),
	.datac(instruction_register[1]),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~32 .lut_mask = 16'hAFA0;
defparam \ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N18
cycloneii_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = (!instruction_register[2] & ((instruction_register[1] & ((\ShiftLeft0~30_combout ))) # (!instruction_register[1] & (\ShiftLeft0~33_combout ))))

	.dataa(\ShiftLeft0~33_combout ),
	.datab(instruction_register[2]),
	.datac(\ShiftLeft0~30_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'h3022;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneii_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = (\ShiftLeft0~22_combout  & ((\register_AC[1]~9_combout ) # ((\Selector18~0_combout  & \Selector16~2_combout )))) # (!\ShiftLeft0~22_combout  & (\Selector18~0_combout  & (\Selector16~2_combout )))

	.dataa(\ShiftLeft0~22_combout ),
	.datab(\Selector18~0_combout ),
	.datac(\Selector16~2_combout ),
	.datad(\register_AC[1]~9_combout ),
	.cin(gnd),
	.combout(\Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~3 .lut_mask = 16'hEAC0;
defparam \Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneii_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = (\memory|auto_generated|q_a [7] & (((register_AC[7] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(register_AC[7]),
	.datab(\state.execute_AND~regout ),
	.datac(\Selector19~0_combout ),
	.datad(\memory|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~5 .lut_mask = 16'h8F00;
defparam \Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
cycloneii_lcell_comb \Selector16~6 (
// Equation(s):
// \Selector16~6_combout  = (\register_AC[1]~10_combout  & ((register_AC[11]) # ((register_AC[3] & \register_AC[1]~8_combout )))) # (!\register_AC[1]~10_combout  & (((register_AC[3] & \register_AC[1]~8_combout ))))

	.dataa(\register_AC[1]~10_combout ),
	.datab(register_AC[11]),
	.datac(register_AC[3]),
	.datad(\register_AC[1]~8_combout ),
	.cin(gnd),
	.combout(\Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~6 .lut_mask = 16'hF888;
defparam \Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneii_lcell_comb \Selector16~7 (
// Equation(s):
// \Selector16~7_combout  = (register_AC[7] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [7])))) # (!register_AC[7] & (((\state.execute_XOR~regout  & \memory|auto_generated|q_a [7]))))

	.dataa(\state.execute_OR~regout ),
	.datab(\state.execute_XOR~regout ),
	.datac(register_AC[7]),
	.datad(\memory|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~7 .lut_mask = 16'hACE0;
defparam \Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N4
cycloneii_lcell_comb \Selector16~8 (
// Equation(s):
// \Selector16~8_combout  = (\entree_Port~combout [7] & ((\register_AC[1]~7_combout ) # ((\state.execute_ADDI~regout  & \Add2~14_combout )))) # (!\entree_Port~combout [7] & (\state.execute_ADDI~regout  & (\Add2~14_combout )))

	.dataa(\entree_Port~combout [7]),
	.datab(\state.execute_ADDI~regout ),
	.datac(\Add2~14_combout ),
	.datad(\register_AC[1]~7_combout ),
	.cin(gnd),
	.combout(\Selector16~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~8 .lut_mask = 16'hEAC0;
defparam \Selector16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneii_lcell_comb \Selector16~9 (
// Equation(s):
// \Selector16~9_combout  = (\Selector16~6_combout ) # ((\Selector16~8_combout ) # ((\Selector16~7_combout ) # (\Selector16~5_combout )))

	.dataa(\Selector16~6_combout ),
	.datab(\Selector16~8_combout ),
	.datac(\Selector16~7_combout ),
	.datad(\Selector16~5_combout ),
	.cin(gnd),
	.combout(\Selector16~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~9 .lut_mask = 16'hFFFE;
defparam \Selector16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
cycloneii_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (!instruction_register[2] & (\state.execute_LSL~regout  & (instruction_register[3] & \ShiftLeft0~0_combout )))

	.dataa(instruction_register[2]),
	.datab(\state.execute_LSL~regout ),
	.datac(instruction_register[3]),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h4000;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\ShiftLeft0~26_combout  & ((\Selector13~1_combout ) # ((\ShiftLeft0~28_combout  & \register_AC[8]~17_combout )))) # (!\ShiftLeft0~26_combout  & (\ShiftLeft0~28_combout  & (\register_AC[8]~17_combout )))

	.dataa(\ShiftLeft0~26_combout ),
	.datab(\ShiftLeft0~28_combout ),
	.datac(\register_AC[8]~17_combout ),
	.datad(\Selector13~1_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hEAC0;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N26
cycloneii_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector14~2_combout  & ((instruction_register[1] & ((\ShiftLeft0~6_combout ))) # (!instruction_register[1] & (\ShiftLeft0~7_combout ))))

	.dataa(\ShiftLeft0~7_combout ),
	.datab(instruction_register[1]),
	.datac(\ShiftLeft0~6_combout ),
	.datad(\Selector14~2_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hE200;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N12
cycloneii_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\ShiftLeft0~36_combout  & ((\register_AC[8]~17_combout ) # ((\Selector14~1_combout  & \Selector13~1_combout )))) # (!\ShiftLeft0~36_combout  & (\Selector14~1_combout  & (\Selector13~1_combout )))

	.dataa(\ShiftLeft0~36_combout ),
	.datab(\Selector14~1_combout ),
	.datac(\Selector13~1_combout ),
	.datad(\register_AC[8]~17_combout ),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hEAC0;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N26
cycloneii_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = (instruction_register[0] & (register_AC[8])) # (!instruction_register[0] & ((register_AC[9])))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[8]),
	.datad(register_AC[9]),
	.cin(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~37 .lut_mask = 16'hF5A0;
defparam \ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N16
cycloneii_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\ShiftLeft0~32_combout  & ((\register_AC[8]~17_combout ) # ((\Selector13~1_combout  & \ShiftLeft0~19_combout )))) # (!\ShiftLeft0~32_combout  & (\Selector13~1_combout  & (\ShiftLeft0~19_combout )))

	.dataa(\ShiftLeft0~32_combout ),
	.datab(\Selector13~1_combout ),
	.datac(\ShiftLeft0~19_combout ),
	.datad(\register_AC[8]~17_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hEAC0;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N30
cycloneii_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (\memory|auto_generated|q_a [11] & (((register_AC[11] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(register_AC[11]),
	.datab(\Selector19~0_combout ),
	.datac(\state.execute_AND~regout ),
	.datad(\memory|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~6 .lut_mask = 16'hB300;
defparam \Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N20
cycloneii_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = (register_AC[15] & (\state.execute_ROR~regout  & instruction_register[2]))

	.dataa(register_AC[15]),
	.datab(vcc),
	.datac(\state.execute_ROR~regout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~7 .lut_mask = 16'hA000;
defparam \Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N2
cycloneii_lcell_comb \Selector12~8 (
// Equation(s):
// \Selector12~8_combout  = (\Selector12~7_combout ) # ((\Selector12~6_combout ) # ((register_AC[7] & \register_AC[1]~8_combout )))

	.dataa(\Selector12~7_combout ),
	.datab(register_AC[7]),
	.datac(\register_AC[1]~8_combout ),
	.datad(\Selector12~6_combout ),
	.cin(gnd),
	.combout(\Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~8 .lut_mask = 16'hFFEA;
defparam \Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N0
cycloneii_lcell_comb \Selector12~9 (
// Equation(s):
// \Selector12~9_combout  = (register_AC[11] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [11])))) # (!register_AC[11] & (((\state.execute_XOR~regout  & \memory|auto_generated|q_a [11]))))

	.dataa(register_AC[11]),
	.datab(\state.execute_OR~regout ),
	.datac(\state.execute_XOR~regout ),
	.datad(\memory|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~9 .lut_mask = 16'hD8A8;
defparam \Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
cycloneii_lcell_comb \Selector12~10 (
// Equation(s):
// \Selector12~10_combout  = (\Selector12~12_combout ) # ((\Selector12~8_combout ) # ((\ShiftLeft0~25_combout  & \Selector13~1_combout )))

	.dataa(\ShiftLeft0~25_combout ),
	.datab(\Selector13~1_combout ),
	.datac(\Selector12~12_combout ),
	.datad(\Selector12~8_combout ),
	.cin(gnd),
	.combout(\Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~10 .lut_mask = 16'hFFF8;
defparam \Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N12
cycloneii_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = (\entree_Port~combout [12] & ((\state~33_combout ) # ((\register_AC[8]~20_combout  & \ShiftLeft0~29_combout )))) # (!\entree_Port~combout [12] & (\register_AC[8]~20_combout  & ((\ShiftLeft0~29_combout ))))

	.dataa(\entree_Port~combout [12]),
	.datab(\register_AC[8]~20_combout ),
	.datac(\state~33_combout ),
	.datad(\ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~5 .lut_mask = 16'hECA0;
defparam \Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N4
cycloneii_lcell_comb \Selector11~7 (
// Equation(s):
// \Selector11~7_combout  = (register_AC[8] & ((\state.execute_ROL~regout ) # ((register_AC[0] & \state.execute_ROR~regout )))) # (!register_AC[8] & (register_AC[0] & ((\state.execute_ROR~regout ))))

	.dataa(register_AC[8]),
	.datab(register_AC[0]),
	.datac(\state.execute_ROL~regout ),
	.datad(\state.execute_ROR~regout ),
	.cin(gnd),
	.combout(\Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~7 .lut_mask = 16'hECA0;
defparam \Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N20
cycloneii_lcell_comb \Selector11~8 (
// Equation(s):
// \Selector11~8_combout  = (!instruction_register[0] & (\Selector11~7_combout  & (!instruction_register[1] & \ShiftLeft0~0_combout )))

	.dataa(instruction_register[0]),
	.datab(\Selector11~7_combout ),
	.datac(instruction_register[1]),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~8 .lut_mask = 16'h0400;
defparam \Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N0
cycloneii_lcell_comb \Selector11~9 (
// Equation(s):
// \Selector11~9_combout  = (\Selector11~8_combout ) # ((\ShiftLeft0~0_combout  & (\ShiftLeft0~35_combout  & \state.execute_LSL~regout )))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(\ShiftLeft0~35_combout ),
	.datac(\Selector11~8_combout ),
	.datad(\state.execute_LSL~regout ),
	.cin(gnd),
	.combout(\Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~9 .lut_mask = 16'hF8F0;
defparam \Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N6
cycloneii_lcell_comb \Selector11~10 (
// Equation(s):
// \Selector11~10_combout  = (!instruction_register[3] & (instruction_register[2] & \Selector11~9_combout ))

	.dataa(vcc),
	.datab(instruction_register[3]),
	.datac(instruction_register[2]),
	.datad(\Selector11~9_combout ),
	.cin(gnd),
	.combout(\Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~10 .lut_mask = 16'h3000;
defparam \Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N8
cycloneii_lcell_comb \Selector10~7 (
// Equation(s):
// \Selector10~7_combout  = (instruction_register[1] & ((instruction_register[0] & ((register_AC[0]))) # (!instruction_register[0] & (register_AC[15]))))

	.dataa(instruction_register[0]),
	.datab(register_AC[15]),
	.datac(instruction_register[1]),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~7 .lut_mask = 16'hE040;
defparam \Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N14
cycloneii_lcell_comb \Selector10~8 (
// Equation(s):
// \Selector10~8_combout  = (\register_AC[1]~19_combout  & ((\Selector10~7_combout ) # ((!instruction_register[1] & \Selector10~2_combout ))))

	.dataa(instruction_register[1]),
	.datab(\Selector10~7_combout ),
	.datac(\Selector10~2_combout ),
	.datad(\register_AC[1]~19_combout ),
	.cin(gnd),
	.combout(\Selector10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~8 .lut_mask = 16'hDC00;
defparam \Selector10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N30
cycloneii_lcell_comb \Selector10~12 (
// Equation(s):
// \Selector10~12_combout  = (\register_AC[1]~10_combout  & ((register_AC[1]) # ((register_AC[9] & \register_AC[1]~8_combout )))) # (!\register_AC[1]~10_combout  & (register_AC[9] & ((\register_AC[1]~8_combout ))))

	.dataa(\register_AC[1]~10_combout ),
	.datab(register_AC[9]),
	.datac(register_AC[1]),
	.datad(\register_AC[1]~8_combout ),
	.cin(gnd),
	.combout(\Selector10~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~12 .lut_mask = 16'hECA0;
defparam \Selector10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N30
cycloneii_lcell_comb \Selector9~13 (
// Equation(s):
// \Selector9~13_combout  = (\Selector10~4_combout  & ((instruction_register[1] & (\ShiftLeft0~34_combout )) # (!instruction_register[1] & ((\ShiftLeft0~38_combout )))))

	.dataa(\ShiftLeft0~34_combout ),
	.datab(\ShiftLeft0~38_combout ),
	.datac(instruction_register[1]),
	.datad(\Selector10~4_combout ),
	.cin(gnd),
	.combout(\Selector9~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~13 .lut_mask = 16'hAC00;
defparam \Selector9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N22
cycloneii_lcell_comb \Selector9~14 (
// Equation(s):
// \Selector9~14_combout  = (\register_AC[8]~20_combout  & ((instruction_register[2] & ((\ShiftLeft0~19_combout ))) # (!instruction_register[2] & (\ShiftLeft0~32_combout ))))

	.dataa(\ShiftLeft0~32_combout ),
	.datab(\register_AC[8]~20_combout ),
	.datac(\ShiftLeft0~19_combout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector9~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~14 .lut_mask = 16'hC088;
defparam \Selector9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N20
cycloneii_lcell_comb \Selector9~15 (
// Equation(s):
// \Selector9~15_combout  = (\Selector9~14_combout ) # ((\Selector9~13_combout ) # ((\entree_Port~combout [14] & \register_AC[1]~7_combout )))

	.dataa(\entree_Port~combout [14]),
	.datab(\Selector9~14_combout ),
	.datac(\register_AC[1]~7_combout ),
	.datad(\Selector9~13_combout ),
	.cin(gnd),
	.combout(\Selector9~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~15 .lut_mask = 16'hFFEC;
defparam \Selector9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneii_lcell_comb \Selector8~6 (
// Equation(s):
// \Selector8~6_combout  = (\register_AC[8]~18_combout  & ((instruction_register[1] & ((\Selector8~1_combout ))) # (!instruction_register[1] & (\Selector8~0_combout ))))

	.dataa(instruction_register[1]),
	.datab(\Selector8~0_combout ),
	.datac(\Selector8~1_combout ),
	.datad(\register_AC[8]~18_combout ),
	.cin(gnd),
	.combout(\Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~6 .lut_mask = 16'hE400;
defparam \Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N12
cycloneii_lcell_comb \Selector8~7 (
// Equation(s):
// \Selector8~7_combout  = (instruction_register[0] & ((instruction_register[1] & ((register_AC[2]))) # (!instruction_register[1] & (register_AC[0]))))

	.dataa(instruction_register[1]),
	.datab(register_AC[0]),
	.datac(instruction_register[0]),
	.datad(register_AC[2]),
	.cin(gnd),
	.combout(\Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~7 .lut_mask = 16'hE040;
defparam \Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N6
cycloneii_lcell_comb \Selector8~8 (
// Equation(s):
// \Selector8~8_combout  = (\Selector8~7_combout ) # ((!instruction_register[0] & (instruction_register[1] & register_AC[1])))

	.dataa(instruction_register[0]),
	.datab(instruction_register[1]),
	.datac(register_AC[1]),
	.datad(\Selector8~7_combout ),
	.cin(gnd),
	.combout(\Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~8 .lut_mask = 16'hFF40;
defparam \Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneii_lcell_comb \Selector8~9 (
// Equation(s):
// \Selector8~9_combout  = (\Selector8~8_combout  & ((\register_AC[1]~19_combout ) # ((register_AC[3] & \register_AC[1]~10_combout )))) # (!\Selector8~8_combout  & (register_AC[3] & (\register_AC[1]~10_combout )))

	.dataa(\Selector8~8_combout ),
	.datab(register_AC[3]),
	.datac(\register_AC[1]~10_combout ),
	.datad(\register_AC[1]~19_combout ),
	.cin(gnd),
	.combout(\Selector8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~9 .lut_mask = 16'hEAC0;
defparam \Selector8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N22
cycloneii_lcell_comb \Selector8~10 (
// Equation(s):
// \Selector8~10_combout  = (\register_AC[8]~20_combout  & ((\Selector16~2_combout ) # ((\ShiftLeft0~25_combout  & instruction_register[2]))))

	.dataa(\ShiftLeft0~25_combout ),
	.datab(instruction_register[2]),
	.datac(\register_AC[8]~20_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~10 .lut_mask = 16'hF080;
defparam \Selector8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneii_lcell_comb \Selector8~11 (
// Equation(s):
// \Selector8~11_combout  = (\state.execute_XOR~regout  & (register_AC[15] $ (\memory|auto_generated|q_a [15])))

	.dataa(register_AC[15]),
	.datab(\state.execute_XOR~regout ),
	.datac(\memory|auto_generated|q_a [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector8~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~11 .lut_mask = 16'h4848;
defparam \Selector8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N22
cycloneii_lcell_comb \Selector8~12 (
// Equation(s):
// \Selector8~12_combout  = (\register_AC[1]~7_combout  & ((\entree_Port~combout [15]) # ((\memory|auto_generated|q_a [15] & !\Selector19~0_combout )))) # (!\register_AC[1]~7_combout  & (((\memory|auto_generated|q_a [15] & !\Selector19~0_combout ))))

	.dataa(\register_AC[1]~7_combout ),
	.datab(\entree_Port~combout [15]),
	.datac(\memory|auto_generated|q_a [15]),
	.datad(\Selector19~0_combout ),
	.cin(gnd),
	.combout(\Selector8~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~12 .lut_mask = 16'h88F8;
defparam \Selector8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneii_lcell_comb \Selector8~13 (
// Equation(s):
// \Selector8~13_combout  = (\Selector8~12_combout ) # ((\Selector8~11_combout ) # ((register_AC[11] & \register_AC[1]~8_combout )))

	.dataa(register_AC[11]),
	.datab(\Selector8~12_combout ),
	.datac(\register_AC[1]~8_combout ),
	.datad(\Selector8~11_combout ),
	.cin(gnd),
	.combout(\Selector8~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~13 .lut_mask = 16'hFFEC;
defparam \Selector8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N10
cycloneii_lcell_comb \Selector8~14 (
// Equation(s):
// \Selector8~14_combout  = (\Selector8~10_combout ) # ((\Selector8~9_combout ) # ((\Selector8~6_combout ) # (\Selector8~13_combout )))

	.dataa(\Selector8~10_combout ),
	.datab(\Selector8~9_combout ),
	.datac(\Selector8~6_combout ),
	.datad(\Selector8~13_combout ),
	.cin(gnd),
	.combout(\Selector8~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~14 .lut_mask = 16'hFFFE;
defparam \Selector8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (instruction_register[2] & ((\entree_Port~combout [5]) # ((instruction_register[3])))) # (!instruction_register[2] & (((!instruction_register[3] & \entree_Port~combout [1]))))

	.dataa(\entree_Port~combout [5]),
	.datab(instruction_register[2]),
	.datac(instruction_register[3]),
	.datad(\entree_Port~combout [1]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hCBC8;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (instruction_register[3] & ((\Mux0~0_combout  & (\entree_Port~combout [13])) # (!\Mux0~0_combout  & ((\entree_Port~combout [9]))))) # (!instruction_register[3] & (((\Mux0~0_combout ))))

	.dataa(\entree_Port~combout [13]),
	.datab(instruction_register[3]),
	.datac(\entree_Port~combout [9]),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hBBC0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
cycloneii_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (instruction_register[2] & (((\entree_Port~combout [6]) # (instruction_register[3])))) # (!instruction_register[2] & (\entree_Port~combout [2] & ((!instruction_register[3]))))

	.dataa(instruction_register[2]),
	.datab(\entree_Port~combout [2]),
	.datac(\entree_Port~combout [6]),
	.datad(instruction_register[3]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hAAE4;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneii_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (instruction_register[3] & ((\Mux0~2_combout  & (\entree_Port~combout [14])) # (!\Mux0~2_combout  & ((\entree_Port~combout [10]))))) # (!instruction_register[3] & (((\Mux0~2_combout ))))

	.dataa(\entree_Port~combout [14]),
	.datab(\entree_Port~combout [10]),
	.datac(instruction_register[3]),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hAFC0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N10
cycloneii_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (instruction_register[3] & (((instruction_register[2])))) # (!instruction_register[3] & ((instruction_register[2] & ((\entree_Port~combout [4]))) # (!instruction_register[2] & (\entree_Port~combout [0]))))

	.dataa(\entree_Port~combout [0]),
	.datab(instruction_register[3]),
	.datac(\entree_Port~combout [4]),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hFC22;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N12
cycloneii_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (instruction_register[3] & ((\Mux0~4_combout  & (\entree_Port~combout [12])) # (!\Mux0~4_combout  & ((\entree_Port~combout [8]))))) # (!instruction_register[3] & (((\Mux0~4_combout ))))

	.dataa(instruction_register[3]),
	.datab(\entree_Port~combout [12]),
	.datac(\entree_Port~combout [8]),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hDDA0;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneii_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (instruction_register[0] & (((instruction_register[1])))) # (!instruction_register[0] & ((instruction_register[1] & ((\Mux0~3_combout ))) # (!instruction_register[1] & (\Mux0~5_combout ))))

	.dataa(\Mux0~5_combout ),
	.datab(instruction_register[0]),
	.datac(instruction_register[1]),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hF2C2;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N20
cycloneii_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (instruction_register[3] & (((instruction_register[2])))) # (!instruction_register[3] & ((instruction_register[2] & ((\entree_Port~combout [7]))) # (!instruction_register[2] & (\entree_Port~combout [3]))))

	.dataa(\entree_Port~combout [3]),
	.datab(instruction_register[3]),
	.datac(\entree_Port~combout [7]),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hFC22;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N30
cycloneii_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (instruction_register[3] & ((\Mux0~7_combout  & ((\entree_Port~combout [15]))) # (!\Mux0~7_combout  & (\entree_Port~combout [11])))) # (!instruction_register[3] & (((\Mux0~7_combout ))))

	.dataa(\entree_Port~combout [11]),
	.datab(instruction_register[3]),
	.datac(\Mux0~7_combout ),
	.datad(\entree_Port~combout [15]),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hF838;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneii_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (instruction_register[0] & ((\Mux0~6_combout  & ((\Mux0~8_combout ))) # (!\Mux0~6_combout  & (\Mux0~1_combout )))) # (!instruction_register[0] & (((\Mux0~6_combout ))))

	.dataa(\Mux0~1_combout ),
	.datab(instruction_register[0]),
	.datac(\Mux0~6_combout ),
	.datad(\Mux0~8_combout ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hF838;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cycloneii_lcell_comb \RES_TEST~0 (
// Equation(s):
// \RES_TEST~0_combout  = (\state~33_combout  & ((\reset~combout  & (\RES_TEST~regout )) # (!\reset~combout  & ((\Mux0~9_combout ))))) # (!\state~33_combout  & (((\RES_TEST~regout ))))

	.dataa(\state~33_combout ),
	.datab(\reset~combout ),
	.datac(\RES_TEST~regout ),
	.datad(\Mux0~9_combout ),
	.cin(gnd),
	.combout(\RES_TEST~0_combout ),
	.cout());
// synopsys translate_off
defparam \RES_TEST~0 .lut_mask = 16'hF2D0;
defparam \RES_TEST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N30
cycloneii_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = (\state~34_combout  & (instruction_register[8] & (\Mux19~1_combout  & instruction_register[14])))

	.dataa(\state~34_combout ),
	.datab(instruction_register[8]),
	.datac(\Mux19~1_combout ),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~42_combout ),
	.cout());
// synopsys translate_off
defparam \state~42 .lut_mask = 16'h8000;
defparam \state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cycloneii_lcell_comb \Selector21~16 (
// Equation(s):
// \Selector21~16_combout  = (\Selector21~13_combout ) # ((\entree_Port~combout [2] & ((\state.decode~regout ) # (\state.execute_IN~regout ))))

	.dataa(\state.decode~regout ),
	.datab(\entree_Port~combout [2]),
	.datac(\state.execute_IN~regout ),
	.datad(\Selector21~13_combout ),
	.cin(gnd),
	.combout(\Selector21~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~16 .lut_mask = 16'hFFC8;
defparam \Selector21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
cycloneii_lcell_comb \Selector12~12 (
// Equation(s):
// \Selector12~12_combout  = (\Selector12~9_combout ) # ((\entree_Port~combout [11] & ((\state.decode~regout ) # (\state.execute_IN~regout ))))

	.dataa(\state.decode~regout ),
	.datab(\entree_Port~combout [11]),
	.datac(\state.execute_IN~regout ),
	.datad(\Selector12~9_combout ),
	.cin(gnd),
	.combout(\Selector12~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~12 .lut_mask = 16'hFFC8;
defparam \Selector12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N12
cycloneii_lcell_comb \Selector9~17 (
// Equation(s):
// \Selector9~17_combout  = (!instruction_register[2] & (\state.execute_ROR~regout  & (instruction_register[1] & \Selector9~4_combout )))

	.dataa(instruction_register[2]),
	.datab(\state.execute_ROR~regout ),
	.datac(instruction_register[1]),
	.datad(\Selector9~4_combout ),
	.cin(gnd),
	.combout(\Selector9~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~17 .lut_mask = 16'h4000;
defparam \Selector9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N24
cycloneii_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = (instruction_register[14] & (((instruction_register[13])))) # (!instruction_register[14] & ((instruction_register[12]) # ((instruction_register[8] & instruction_register[13]))))

	.dataa(instruction_register[8]),
	.datab(instruction_register[12]),
	.datac(instruction_register[14]),
	.datad(instruction_register[13]),
	.cin(gnd),
	.combout(\Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~1 .lut_mask = 16'hFE0C;
defparam \Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N6
cycloneii_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ((\Selector24~1_combout  & ((instruction_register[9]) # (instruction_register[14])))) # (!\Mux19~0_combout )

	.dataa(\Selector24~1_combout ),
	.datab(\Mux19~0_combout ),
	.datac(instruction_register[9]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~2 .lut_mask = 16'hBBB3;
defparam \Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[0]));
// synopsys translate_off
defparam \entree_Port[0]~I .input_async_reset = "none";
defparam \entree_Port[0]~I .input_power_up = "low";
defparam \entree_Port[0]~I .input_register_mode = "none";
defparam \entree_Port[0]~I .input_sync_reset = "none";
defparam \entree_Port[0]~I .oe_async_reset = "none";
defparam \entree_Port[0]~I .oe_power_up = "low";
defparam \entree_Port[0]~I .oe_register_mode = "none";
defparam \entree_Port[0]~I .oe_sync_reset = "none";
defparam \entree_Port[0]~I .operation_mode = "input";
defparam \entree_Port[0]~I .output_async_reset = "none";
defparam \entree_Port[0]~I .output_power_up = "low";
defparam \entree_Port[0]~I .output_register_mode = "none";
defparam \entree_Port[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[2]));
// synopsys translate_off
defparam \entree_Port[2]~I .input_async_reset = "none";
defparam \entree_Port[2]~I .input_power_up = "low";
defparam \entree_Port[2]~I .input_register_mode = "none";
defparam \entree_Port[2]~I .input_sync_reset = "none";
defparam \entree_Port[2]~I .oe_async_reset = "none";
defparam \entree_Port[2]~I .oe_power_up = "low";
defparam \entree_Port[2]~I .oe_register_mode = "none";
defparam \entree_Port[2]~I .oe_sync_reset = "none";
defparam \entree_Port[2]~I .operation_mode = "input";
defparam \entree_Port[2]~I .output_async_reset = "none";
defparam \entree_Port[2]~I .output_power_up = "low";
defparam \entree_Port[2]~I .output_register_mode = "none";
defparam \entree_Port[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[3]));
// synopsys translate_off
defparam \entree_Port[3]~I .input_async_reset = "none";
defparam \entree_Port[3]~I .input_power_up = "low";
defparam \entree_Port[3]~I .input_register_mode = "none";
defparam \entree_Port[3]~I .input_sync_reset = "none";
defparam \entree_Port[3]~I .oe_async_reset = "none";
defparam \entree_Port[3]~I .oe_power_up = "low";
defparam \entree_Port[3]~I .oe_register_mode = "none";
defparam \entree_Port[3]~I .oe_sync_reset = "none";
defparam \entree_Port[3]~I .operation_mode = "input";
defparam \entree_Port[3]~I .output_async_reset = "none";
defparam \entree_Port[3]~I .output_power_up = "low";
defparam \entree_Port[3]~I .output_register_mode = "none";
defparam \entree_Port[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[4]));
// synopsys translate_off
defparam \entree_Port[4]~I .input_async_reset = "none";
defparam \entree_Port[4]~I .input_power_up = "low";
defparam \entree_Port[4]~I .input_register_mode = "none";
defparam \entree_Port[4]~I .input_sync_reset = "none";
defparam \entree_Port[4]~I .oe_async_reset = "none";
defparam \entree_Port[4]~I .oe_power_up = "low";
defparam \entree_Port[4]~I .oe_register_mode = "none";
defparam \entree_Port[4]~I .oe_sync_reset = "none";
defparam \entree_Port[4]~I .operation_mode = "input";
defparam \entree_Port[4]~I .output_async_reset = "none";
defparam \entree_Port[4]~I .output_power_up = "low";
defparam \entree_Port[4]~I .output_register_mode = "none";
defparam \entree_Port[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[7]));
// synopsys translate_off
defparam \entree_Port[7]~I .input_async_reset = "none";
defparam \entree_Port[7]~I .input_power_up = "low";
defparam \entree_Port[7]~I .input_register_mode = "none";
defparam \entree_Port[7]~I .input_sync_reset = "none";
defparam \entree_Port[7]~I .oe_async_reset = "none";
defparam \entree_Port[7]~I .oe_power_up = "low";
defparam \entree_Port[7]~I .oe_register_mode = "none";
defparam \entree_Port[7]~I .oe_sync_reset = "none";
defparam \entree_Port[7]~I .operation_mode = "input";
defparam \entree_Port[7]~I .output_async_reset = "none";
defparam \entree_Port[7]~I .output_power_up = "low";
defparam \entree_Port[7]~I .output_register_mode = "none";
defparam \entree_Port[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[8]));
// synopsys translate_off
defparam \entree_Port[8]~I .input_async_reset = "none";
defparam \entree_Port[8]~I .input_power_up = "low";
defparam \entree_Port[8]~I .input_register_mode = "none";
defparam \entree_Port[8]~I .input_sync_reset = "none";
defparam \entree_Port[8]~I .oe_async_reset = "none";
defparam \entree_Port[8]~I .oe_power_up = "low";
defparam \entree_Port[8]~I .oe_register_mode = "none";
defparam \entree_Port[8]~I .oe_sync_reset = "none";
defparam \entree_Port[8]~I .operation_mode = "input";
defparam \entree_Port[8]~I .output_async_reset = "none";
defparam \entree_Port[8]~I .output_power_up = "low";
defparam \entree_Port[8]~I .output_register_mode = "none";
defparam \entree_Port[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[9]));
// synopsys translate_off
defparam \entree_Port[9]~I .input_async_reset = "none";
defparam \entree_Port[9]~I .input_power_up = "low";
defparam \entree_Port[9]~I .input_register_mode = "none";
defparam \entree_Port[9]~I .input_sync_reset = "none";
defparam \entree_Port[9]~I .oe_async_reset = "none";
defparam \entree_Port[9]~I .oe_power_up = "low";
defparam \entree_Port[9]~I .oe_register_mode = "none";
defparam \entree_Port[9]~I .oe_sync_reset = "none";
defparam \entree_Port[9]~I .operation_mode = "input";
defparam \entree_Port[9]~I .output_async_reset = "none";
defparam \entree_Port[9]~I .output_power_up = "low";
defparam \entree_Port[9]~I .output_register_mode = "none";
defparam \entree_Port[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[10]));
// synopsys translate_off
defparam \entree_Port[10]~I .input_async_reset = "none";
defparam \entree_Port[10]~I .input_power_up = "low";
defparam \entree_Port[10]~I .input_register_mode = "none";
defparam \entree_Port[10]~I .input_sync_reset = "none";
defparam \entree_Port[10]~I .oe_async_reset = "none";
defparam \entree_Port[10]~I .oe_power_up = "low";
defparam \entree_Port[10]~I .oe_register_mode = "none";
defparam \entree_Port[10]~I .oe_sync_reset = "none";
defparam \entree_Port[10]~I .operation_mode = "input";
defparam \entree_Port[10]~I .output_async_reset = "none";
defparam \entree_Port[10]~I .output_power_up = "low";
defparam \entree_Port[10]~I .output_register_mode = "none";
defparam \entree_Port[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[11]));
// synopsys translate_off
defparam \entree_Port[11]~I .input_async_reset = "none";
defparam \entree_Port[11]~I .input_power_up = "low";
defparam \entree_Port[11]~I .input_register_mode = "none";
defparam \entree_Port[11]~I .input_sync_reset = "none";
defparam \entree_Port[11]~I .oe_async_reset = "none";
defparam \entree_Port[11]~I .oe_power_up = "low";
defparam \entree_Port[11]~I .oe_register_mode = "none";
defparam \entree_Port[11]~I .oe_sync_reset = "none";
defparam \entree_Port[11]~I .operation_mode = "input";
defparam \entree_Port[11]~I .output_async_reset = "none";
defparam \entree_Port[11]~I .output_power_up = "low";
defparam \entree_Port[11]~I .output_register_mode = "none";
defparam \entree_Port[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[14]));
// synopsys translate_off
defparam \entree_Port[14]~I .input_async_reset = "none";
defparam \entree_Port[14]~I .input_power_up = "low";
defparam \entree_Port[14]~I .input_register_mode = "none";
defparam \entree_Port[14]~I .input_sync_reset = "none";
defparam \entree_Port[14]~I .oe_async_reset = "none";
defparam \entree_Port[14]~I .oe_power_up = "low";
defparam \entree_Port[14]~I .oe_register_mode = "none";
defparam \entree_Port[14]~I .oe_sync_reset = "none";
defparam \entree_Port[14]~I .operation_mode = "input";
defparam \entree_Port[14]~I .output_async_reset = "none";
defparam \entree_Port[14]~I .output_power_up = "low";
defparam \entree_Port[14]~I .output_register_mode = "none";
defparam \entree_Port[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[15]));
// synopsys translate_off
defparam \entree_Port[15]~I .input_async_reset = "none";
defparam \entree_Port[15]~I .input_power_up = "low";
defparam \entree_Port[15]~I .input_register_mode = "none";
defparam \entree_Port[15]~I .input_sync_reset = "none";
defparam \entree_Port[15]~I .oe_async_reset = "none";
defparam \entree_Port[15]~I .oe_power_up = "low";
defparam \entree_Port[15]~I .oe_register_mode = "none";
defparam \entree_Port[15]~I .oe_sync_reset = "none";
defparam \entree_Port[15]~I .operation_mode = "input";
defparam \entree_Port[15]~I .output_async_reset = "none";
defparam \entree_Port[15]~I .output_power_up = "low";
defparam \entree_Port[15]~I .output_register_mode = "none";
defparam \entree_Port[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N26
cycloneii_lcell_comb \state.reset_pc~feeder (
// Equation(s):
// \state.reset_pc~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\state.reset_pc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.reset_pc~feeder .lut_mask = 16'hFFFF;
defparam \state.reset_pc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X21_Y35_N27
cycloneii_lcell_ff \state.reset_pc (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state.reset_pc~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.reset_pc~regout ));

// Location: LCCOMB_X22_Y32_N8
cycloneii_lcell_comb \state.decode~feeder (
// Equation(s):
// \state.decode~feeder_combout  = \state.fetch~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\state.decode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.decode~feeder .lut_mask = 16'hFF00;
defparam \state.decode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N9
cycloneii_lcell_ff \state.decode (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state.decode~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.decode~regout ));

// Location: LCCOMB_X21_Y35_N0
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state.fetch~regout  & (\Add0~6_combout )) # (!\state.fetch~regout  & (((\state.reset_pc~regout  & instruction_register[3]))))

	.dataa(\Add0~6_combout ),
	.datab(\state.reset_pc~regout ),
	.datac(instruction_register[3]),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hAAC0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N20
cycloneii_lcell_comb WideOr4(
// Equation(s):
// \WideOr4~combout  = (\state.execute_jump~regout ) # ((\state.decode~regout ) # (\state.execute_store~regout ))

	.dataa(vcc),
	.datab(\state.execute_jump~regout ),
	.datac(\state.decode~regout ),
	.datad(\state.execute_store~regout ),
	.cin(gnd),
	.combout(\WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam WideOr4.lut_mask = 16'hFFFC;
defparam WideOr4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N28
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.fetch~regout  & (\Add0~10_combout )) # (!\state.fetch~regout  & (((\state.reset_pc~regout  & instruction_register[5]))))

	.dataa(\Add0~10_combout ),
	.datab(\state.fetch~regout ),
	.datac(\state.reset_pc~regout ),
	.datad(instruction_register[5]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hB888;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N29
cycloneii_lcell_ff \program_counter[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[5]));

// Location: LCCOMB_X20_Y35_N14
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (program_counter[2] & (\Add0~3  $ (GND))) # (!program_counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((program_counter[2] & !\Add0~3 ))

	.dataa(vcc),
	.datab(program_counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N18
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (program_counter[4] & (\Add0~7  $ (GND))) # (!program_counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((program_counter[4] & !\Add0~7 ))

	.dataa(vcc),
	.datab(program_counter[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N2
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.fetch~regout  & (((\Add0~8_combout )))) # (!\state.fetch~regout  & (\state.reset_pc~regout  & ((instruction_register[4]))))

	.dataa(\state.reset_pc~regout ),
	.datab(\Add0~8_combout ),
	.datac(instruction_register[4]),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hCCA0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N3
cycloneii_lcell_ff \program_counter[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[4]));

// Location: LCCOMB_X21_Y35_N6
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.fetch~regout  & (((\Add0~12_combout )))) # (!\state.fetch~regout  & (instruction_register[6] & ((\state.reset_pc~regout ))))

	.dataa(instruction_register[6]),
	.datab(\Add0~12_combout ),
	.datac(\state.reset_pc~regout ),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hCCA0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N7
cycloneii_lcell_ff \program_counter[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[6]));

// Location: LCCOMB_X21_Y35_N2
cycloneii_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (instruction_register[6] & ((\WideOr4~combout ) # ((!\WideOr3~0_combout  & program_counter[6])))) # (!instruction_register[6] & (!\WideOr3~0_combout  & ((program_counter[6]))))

	.dataa(instruction_register[6]),
	.datab(\WideOr3~0_combout ),
	.datac(\WideOr4~combout ),
	.datad(program_counter[6]),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hB3A0;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N18
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\state.execute_LSR~regout  & instruction_register[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_LSR~regout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hF000;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N20
cycloneii_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = (instruction_register[0] & ((register_AC[6]))) # (!instruction_register[0] & (register_AC[7]))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[7]),
	.datad(register_AC[6]),
	.cin(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~33 .lut_mask = 16'hFA50;
defparam \ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N4
cycloneii_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = (instruction_register[0] & ((register_AC[4]))) # (!instruction_register[0] & (register_AC[5]))

	.dataa(instruction_register[0]),
	.datab(register_AC[5]),
	.datac(vcc),
	.datad(register_AC[4]),
	.cin(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~30 .lut_mask = 16'hEE44;
defparam \ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N2
cycloneii_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = (instruction_register[1] & ((\ShiftLeft0~30_combout ))) # (!instruction_register[1] & (\ShiftLeft0~33_combout ))

	.dataa(instruction_register[1]),
	.datab(vcc),
	.datac(\ShiftLeft0~33_combout ),
	.datad(\ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~39 .lut_mask = 16'hFA50;
defparam \ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N8
cycloneii_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = (!instruction_register[0] & !instruction_register[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~2 .lut_mask = 16'h000F;
defparam \Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N18
cycloneii_lcell_comb \state~46 (
// Equation(s):
// \state~46_combout  = (!instruction_register[12] & (!instruction_register[8] & \state~40_combout ))

	.dataa(instruction_register[12]),
	.datab(vcc),
	.datac(instruction_register[8]),
	.datad(\state~40_combout ),
	.cin(gnd),
	.combout(\state~46_combout ),
	.cout());
// synopsys translate_off
defparam \state~46 .lut_mask = 16'h0500;
defparam \state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N19
cycloneii_lcell_ff \state.execute_OR (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_OR~regout ));

// Location: LCCOMB_X21_Y32_N24
cycloneii_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = (instruction_register[12] & (\state~35_combout  & (!instruction_register[8] & !instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~43_combout ),
	.cout());
// synopsys translate_off
defparam \state~43 .lut_mask = 16'h0008;
defparam \state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N25
cycloneii_lcell_ff \state.execute_JZ (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~43_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_JZ~regout ));

// Location: LCCOMB_X21_Y33_N22
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (!instruction_register[13] & (instruction_register[12] & instruction_register[9]))

	.dataa(vcc),
	.datab(instruction_register[13]),
	.datac(instruction_register[12]),
	.datad(instruction_register[9]),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'h3000;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N0
cycloneii_lcell_comb \state~33 (
// Equation(s):
// \state~33_combout  = (\Mux19~2_combout  & (\state.decode~regout  & (\Mux19~0_combout  & \Mux19~1_combout )))

	.dataa(\Mux19~2_combout ),
	.datab(\state.decode~regout ),
	.datac(\Mux19~0_combout ),
	.datad(\Mux19~1_combout ),
	.cin(gnd),
	.combout(\state~33_combout ),
	.cout());
// synopsys translate_off
defparam \state~33 .lut_mask = 16'h8000;
defparam \state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N29
cycloneii_lcell_ff \state.execute_Test_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\state~33_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_Test_in~regout ));

// Location: LCCOMB_X21_Y32_N10
cycloneii_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = (instruction_register[12] & (\state~35_combout  & (instruction_register[8] & !instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~44_combout ),
	.cout());
// synopsys translate_off
defparam \state~44 .lut_mask = 16'h0080;
defparam \state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N11
cycloneii_lcell_ff \state.execute_JNZ (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_JNZ~regout ));

// Location: LCCOMB_X22_Y32_N28
cycloneii_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\state.execute_OUT~regout ) # ((\state.execute_JZ~regout ) # ((\state.execute_Test_in~regout ) # (\state.execute_JNZ~regout )))

	.dataa(\state.execute_OUT~regout ),
	.datab(\state.execute_JZ~regout ),
	.datac(\state.execute_Test_in~regout ),
	.datad(\state.execute_JNZ~regout ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'hFFFE;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N2
cycloneii_lcell_comb \register_AC[1]~4 (
// Equation(s):
// \register_AC[1]~4_combout  = (\state.decode~regout  & (((!\Mux19~1_combout ) # (!\Mux19~0_combout )) # (!\Mux19~2_combout )))

	.dataa(\Mux19~2_combout ),
	.datab(\state.decode~regout ),
	.datac(\Mux19~0_combout ),
	.datad(\Mux19~1_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~4 .lut_mask = 16'h4CCC;
defparam \register_AC[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N11
cycloneii_lcell_ff \state.execute_store2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\state.execute_store~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_store2~regout ));

// Location: LCCOMB_X22_Y32_N10
cycloneii_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\state.execute_jump~regout ) # ((\state.execute_store~regout ) # ((\state.execute_store2~regout ) # (\state.fetch~regout )))

	.dataa(\state.execute_jump~regout ),
	.datab(\state.execute_store~regout ),
	.datac(\state.execute_store2~regout ),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hFFFE;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneii_lcell_comb \register_AC[1]~5 (
// Equation(s):
// \register_AC[1]~5_combout  = (!\state.execute_Test_res~regout  & (!\WideOr1~1_combout  & (!\register_AC[1]~4_combout  & !\WideOr1~0_combout )))

	.dataa(\state.execute_Test_res~regout ),
	.datab(\WideOr1~1_combout ),
	.datac(\register_AC[1]~4_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~5 .lut_mask = 16'h0001;
defparam \register_AC[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneii_lcell_comb \Selector23~8 (
// Equation(s):
// \Selector23~8_combout  = (!\state.execute_OR~regout  & \register_AC[1]~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_OR~regout ),
	.datad(\register_AC[1]~5_combout ),
	.cin(gnd),
	.combout(\Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~8 .lut_mask = 16'h0F00;
defparam \Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N4
cycloneii_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (register_AC[12] & (((\state.execute_AND~regout  & \memory|auto_generated|q_a [12])) # (!\Selector23~8_combout )))

	.dataa(register_AC[12]),
	.datab(\state.execute_AND~regout ),
	.datac(\memory|auto_generated|q_a [12]),
	.datad(\Selector23~8_combout ),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'h80AA;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cycloneii_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = (\state~37_combout  & (instruction_register[8] & instruction_register[14]))

	.dataa(vcc),
	.datab(\state~37_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~39_combout ),
	.cout());
// synopsys translate_off
defparam \state~39 .lut_mask = 16'hC000;
defparam \state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N15
cycloneii_lcell_ff \state.execute_ROR (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~39_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_ROR~regout ));

// Location: LCCOMB_X24_Y32_N6
cycloneii_lcell_comb \register_AC[1]~11 (
// Equation(s):
// \register_AC[1]~11_combout  = ((instruction_register[3]) # ((instruction_register[2] & !\Selector23~2_combout ))) # (!\ShiftLeft0~0_combout )

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[3]),
	.datac(instruction_register[2]),
	.datad(\Selector23~2_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~11 .lut_mask = 16'hDDFD;
defparam \register_AC[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N8
cycloneii_lcell_comb \register_AC[1]~15 (
// Equation(s):
// \register_AC[1]~15_combout  = (\register_AC[1]~11_combout  & ((\state.execute_ROL~regout ) # (\state.execute_ROR~regout )))

	.dataa(\state.execute_ROL~regout ),
	.datab(vcc),
	.datac(\state.execute_ROR~regout ),
	.datad(\register_AC[1]~11_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~15 .lut_mask = 16'hFA00;
defparam \register_AC[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneii_lcell_comb \state~55 (
// Equation(s):
// \state~55_combout  = (!instruction_register[12] & (\state~35_combout  & (!instruction_register[8] & instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~55_combout ),
	.cout());
// synopsys translate_off
defparam \state~55 .lut_mask = 16'h0400;
defparam \state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N29
cycloneii_lcell_ff \state.execute_LSL (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~55_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_LSL~regout ));

// Location: LCCOMB_X29_Y34_N24
cycloneii_lcell_comb \register_AC[8]~17 (
// Equation(s):
// \register_AC[8]~17_combout  = (\state.execute_LSL~regout  & (((instruction_register[2] & !instruction_register[3])) # (!\ShiftLeft0~0_combout )))

	.dataa(instruction_register[2]),
	.datab(\state.execute_LSL~regout ),
	.datac(instruction_register[3]),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\register_AC[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[8]~17 .lut_mask = 16'h08CC;
defparam \register_AC[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N8
cycloneii_lcell_comb \register_AC[8]~22 (
// Equation(s):
// \register_AC[8]~22_combout  = (\state.execute_LSR~regout  & ((instruction_register[3]) # ((!\ShiftLeft0~0_combout )))) # (!\state.execute_LSR~regout  & (((\register_AC[8]~17_combout  & !\ShiftLeft0~0_combout ))))

	.dataa(instruction_register[3]),
	.datab(\register_AC[8]~17_combout ),
	.datac(\state.execute_LSR~regout ),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\register_AC[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[8]~22 .lut_mask = 16'hA0FC;
defparam \register_AC[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N2
cycloneii_lcell_comb \register_AC[1]~10 (
// Equation(s):
// \register_AC[1]~10_combout  = (\state.execute_ROR~regout  & instruction_register[2])

	.dataa(vcc),
	.datab(\state.execute_ROR~regout ),
	.datac(instruction_register[2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_AC[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~10 .lut_mask = 16'hC0C0;
defparam \register_AC[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N22
cycloneii_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (\ShiftLeft0~5_combout  & ((\Selector14~0_combout ) # ((\register_AC[1]~10_combout  & register_AC[12])))) # (!\ShiftLeft0~5_combout  & (\register_AC[1]~10_combout  & ((register_AC[12]))))

	.dataa(\ShiftLeft0~5_combout ),
	.datab(\register_AC[1]~10_combout ),
	.datac(\Selector14~0_combout ),
	.datad(register_AC[12]),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'hECA0;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneii_lcell_comb \state~56 (
// Equation(s):
// \state~56_combout  = (instruction_register[12] & (\state~35_combout  & (!instruction_register[8] & instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~56_combout ),
	.cout());
// synopsys translate_off
defparam \state~56 .lut_mask = 16'h0800;
defparam \state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N23
cycloneii_lcell_ff \state.execute_IN (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_IN~regout ));

// Location: LCCOMB_X24_Y32_N12
cycloneii_lcell_comb \register_AC[1]~7 (
// Equation(s):
// \register_AC[1]~7_combout  = (\state.execute_IN~regout ) # (\state.decode~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_IN~regout ),
	.datad(\state.decode~regout ),
	.cin(gnd),
	.combout(\register_AC[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~7 .lut_mask = 16'hFFF0;
defparam \register_AC[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N20
cycloneii_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = (register_AC[8] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [8])))) # (!register_AC[8] & (\state.execute_XOR~regout  & (\memory|auto_generated|q_a [8])))

	.dataa(register_AC[8]),
	.datab(\state.execute_XOR~regout ),
	.datac(\memory|auto_generated|q_a [8]),
	.datad(\state.execute_OR~regout ),
	.cin(gnd),
	.combout(\Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~6 .lut_mask = 16'hEA48;
defparam \Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cycloneii_lcell_comb \state~51 (
// Equation(s):
// \state~51_combout  = (\state~37_combout  & (!instruction_register[8] & !instruction_register[14]))

	.dataa(vcc),
	.datab(\state~37_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~51_combout ),
	.cout());
// synopsys translate_off
defparam \state~51 .lut_mask = 16'h000C;
defparam \state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N1
cycloneii_lcell_ff \state.execute_load (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~51_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_load~regout ));

// Location: LCCOMB_X25_Y33_N24
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\state.execute_OR~regout  & !\state.execute_load~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_OR~regout ),
	.datad(\state.execute_load~regout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h000F;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N26
cycloneii_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = (\memory|auto_generated|q_a [8] & (((register_AC[8] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(register_AC[8]),
	.datab(\Selector19~0_combout ),
	.datac(\memory|auto_generated|q_a [8]),
	.datad(\state.execute_AND~regout ),
	.cin(gnd),
	.combout(\Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~5 .lut_mask = 16'hB030;
defparam \Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N18
cycloneii_lcell_comb \Selector15~7 (
// Equation(s):
// \Selector15~7_combout  = (\Selector15~6_combout ) # ((\Selector15~5_combout ) # ((register_AC[4] & \register_AC[1]~8_combout )))

	.dataa(register_AC[4]),
	.datab(\register_AC[1]~8_combout ),
	.datac(\Selector15~6_combout ),
	.datad(\Selector15~5_combout ),
	.cin(gnd),
	.combout(\Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~7 .lut_mask = 16'hFFF8;
defparam \Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N24
cycloneii_lcell_comb \Selector15~8 (
// Equation(s):
// \Selector15~8_combout  = (\Selector15~4_combout ) # ((\Selector15~7_combout ) # ((\entree_Port~combout [8] & \register_AC[1]~7_combout )))

	.dataa(\entree_Port~combout [8]),
	.datab(\Selector15~4_combout ),
	.datac(\register_AC[1]~7_combout ),
	.datad(\Selector15~7_combout ),
	.cin(gnd),
	.combout(\Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~8 .lut_mask = 16'hFFEC;
defparam \Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
cycloneii_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = (instruction_register[0] & ((register_AC[5]))) # (!instruction_register[0] & (register_AC[6]))

	.dataa(vcc),
	.datab(instruction_register[0]),
	.datac(register_AC[6]),
	.datad(register_AC[5]),
	.cin(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~31 .lut_mask = 16'hFC30;
defparam \ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N16
cycloneii_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = (instruction_register[1] & ((\ShiftLeft0~31_combout ))) # (!instruction_register[1] & (\ShiftLeft0~34_combout ))

	.dataa(\ShiftLeft0~34_combout ),
	.datab(vcc),
	.datac(instruction_register[1]),
	.datad(\ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~35 .lut_mask = 16'hFA0A;
defparam \ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N8
cycloneii_lcell_comb \register_AC[8]~18 (
// Equation(s):
// \register_AC[8]~18_combout  = (!instruction_register[2] & ((\state.execute_ROL~regout ) # ((\state.execute_LSL~regout  & \Selector23~3_combout ))))

	.dataa(\state.execute_LSL~regout ),
	.datab(instruction_register[2]),
	.datac(\state.execute_ROL~regout ),
	.datad(\Selector23~3_combout ),
	.cin(gnd),
	.combout(\register_AC[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[8]~18 .lut_mask = 16'h3230;
defparam \register_AC[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N2
cycloneii_lcell_comb \state~52 (
// Equation(s):
// \state~52_combout  = (instruction_register[12] & (instruction_register[8] & \state~40_combout ))

	.dataa(instruction_register[12]),
	.datab(vcc),
	.datac(instruction_register[8]),
	.datad(\state~40_combout ),
	.cin(gnd),
	.combout(\state~52_combout ),
	.cout());
// synopsys translate_off
defparam \state~52 .lut_mask = 16'hA000;
defparam \state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N3
cycloneii_lcell_ff \state.execute_ADDI (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_ADDI~regout ));

// Location: LCCOMB_X25_Y34_N0
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\memory|auto_generated|q_a [0] & (register_AC[0] $ (VCC))) # (!\memory|auto_generated|q_a [0] & (register_AC[0] & VCC))
// \Add1~1  = CARRY((\memory|auto_generated|q_a [0] & register_AC[0]))

	.dataa(\memory|auto_generated|q_a [0]),
	.datab(register_AC[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N2
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (register_AC[1] & ((\memory|auto_generated|q_a [1] & (\Add1~1  & VCC)) # (!\memory|auto_generated|q_a [1] & (!\Add1~1 )))) # (!register_AC[1] & ((\memory|auto_generated|q_a [1] & (!\Add1~1 )) # (!\memory|auto_generated|q_a [1] & 
// ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((register_AC[1] & (!\memory|auto_generated|q_a [1] & !\Add1~1 )) # (!register_AC[1] & ((!\Add1~1 ) # (!\memory|auto_generated|q_a [1]))))

	.dataa(register_AC[1]),
	.datab(\memory|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N4
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((register_AC[2] $ (\memory|auto_generated|q_a [2] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((register_AC[2] & ((\memory|auto_generated|q_a [2]) # (!\Add1~3 ))) # (!register_AC[2] & (\memory|auto_generated|q_a [2] & !\Add1~3 )))

	.dataa(register_AC[2]),
	.datab(\memory|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N6
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (register_AC[3] & ((\memory|auto_generated|q_a [3] & (\Add1~5  & VCC)) # (!\memory|auto_generated|q_a [3] & (!\Add1~5 )))) # (!register_AC[3] & ((\memory|auto_generated|q_a [3] & (!\Add1~5 )) # (!\memory|auto_generated|q_a [3] & 
// ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((register_AC[3] & (!\memory|auto_generated|q_a [3] & !\Add1~5 )) # (!register_AC[3] & ((!\Add1~5 ) # (!\memory|auto_generated|q_a [3]))))

	.dataa(register_AC[3]),
	.datab(\memory|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N8
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((register_AC[4] $ (\memory|auto_generated|q_a [4] $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((register_AC[4] & ((\memory|auto_generated|q_a [4]) # (!\Add1~7 ))) # (!register_AC[4] & (\memory|auto_generated|q_a [4] & !\Add1~7 )))

	.dataa(register_AC[4]),
	.datab(\memory|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N10
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (register_AC[5] & ((\memory|auto_generated|q_a [5] & (\Add1~9  & VCC)) # (!\memory|auto_generated|q_a [5] & (!\Add1~9 )))) # (!register_AC[5] & ((\memory|auto_generated|q_a [5] & (!\Add1~9 )) # (!\memory|auto_generated|q_a [5] & 
// ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((register_AC[5] & (!\memory|auto_generated|q_a [5] & !\Add1~9 )) # (!register_AC[5] & ((!\Add1~9 ) # (!\memory|auto_generated|q_a [5]))))

	.dataa(register_AC[5]),
	.datab(\memory|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N12
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((register_AC[6] $ (\memory|auto_generated|q_a [6] $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((register_AC[6] & ((\memory|auto_generated|q_a [6]) # (!\Add1~11 ))) # (!register_AC[6] & (\memory|auto_generated|q_a [6] & !\Add1~11 )))

	.dataa(register_AC[6]),
	.datab(\memory|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N14
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\memory|auto_generated|q_a [7] & ((register_AC[7] & (\Add1~13  & VCC)) # (!register_AC[7] & (!\Add1~13 )))) # (!\memory|auto_generated|q_a [7] & ((register_AC[7] & (!\Add1~13 )) # (!register_AC[7] & ((\Add1~13 ) # (GND)))))
// \Add1~15  = CARRY((\memory|auto_generated|q_a [7] & (!register_AC[7] & !\Add1~13 )) # (!\memory|auto_generated|q_a [7] & ((!\Add1~13 ) # (!register_AC[7]))))

	.dataa(\memory|auto_generated|q_a [7]),
	.datab(register_AC[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N16
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = ((register_AC[8] $ (\memory|auto_generated|q_a [8] $ (!\Add1~15 )))) # (GND)
// \Add1~17  = CARRY((register_AC[8] & ((\memory|auto_generated|q_a [8]) # (!\Add1~15 ))) # (!register_AC[8] & (\memory|auto_generated|q_a [8] & !\Add1~15 )))

	.dataa(register_AC[8]),
	.datab(\memory|auto_generated|q_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h698E;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N8
cycloneii_lcell_comb \state~48 (
// Equation(s):
// \state~48_combout  = (!instruction_register[12] & (\state~35_combout  & (!instruction_register[8] & !instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~48_combout ),
	.cout());
// synopsys translate_off
defparam \state~48 .lut_mask = 16'h0004;
defparam \state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N9
cycloneii_lcell_ff \state.execute_add (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_add~regout ));

// Location: LCCOMB_X24_Y34_N10
cycloneii_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Add2~16_combout  & ((\state.execute_ADDI~regout ) # ((\Add1~16_combout  & \state.execute_add~regout )))) # (!\Add2~16_combout  & (((\Add1~16_combout  & \state.execute_add~regout ))))

	.dataa(\Add2~16_combout ),
	.datab(\state.execute_ADDI~regout ),
	.datac(\Add1~16_combout ),
	.datad(\state.execute_add~regout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hF888;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N30
cycloneii_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\Selector15~1_combout ) # ((\Selector15~2_combout ) # ((\ShiftLeft0~35_combout  & \register_AC[8]~18_combout )))

	.dataa(\Selector15~1_combout ),
	.datab(\ShiftLeft0~35_combout ),
	.datac(\register_AC[8]~18_combout ),
	.datad(\Selector15~2_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hFFEA;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N4
cycloneii_lcell_comb \Selector15~9 (
// Equation(s):
// \Selector15~9_combout  = (!\register_AC[8]~22_combout  & ((\Selector15~0_combout ) # ((\Selector15~8_combout ) # (\Selector15~3_combout ))))

	.dataa(\Selector15~0_combout ),
	.datab(\register_AC[8]~22_combout ),
	.datac(\Selector15~8_combout ),
	.datad(\Selector15~3_combout ),
	.cin(gnd),
	.combout(\Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~9 .lut_mask = 16'h3332;
defparam \Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cycloneii_lcell_comb \register_AC[1]~13 (
// Equation(s):
// \register_AC[1]~13_combout  = (\register_AC[1]~5_combout  & (!\reset~combout  & ((!\register_AC[1]~11_combout ) # (!\register_AC[1]~12_combout ))))

	.dataa(\register_AC[1]~12_combout ),
	.datab(\register_AC[1]~5_combout ),
	.datac(\reset~combout ),
	.datad(\register_AC[1]~11_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~13 .lut_mask = 16'h040C;
defparam \register_AC[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y34_N5
cycloneii_lcell_ff \register_AC[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector15~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[8]));

// Location: LCCOMB_X21_Y34_N16
cycloneii_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (!instruction_register[2] & ((\state.execute_ROR~regout ) # (\state.execute_LSR~regout )))

	.dataa(vcc),
	.datab(\state.execute_ROR~regout ),
	.datac(instruction_register[2]),
	.datad(\state.execute_LSR~regout ),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'h0F0C;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneii_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = (instruction_register[0] & (register_AC[10])) # (!instruction_register[0] & ((register_AC[9])))

	.dataa(vcc),
	.datab(register_AC[10]),
	.datac(instruction_register[0]),
	.datad(register_AC[9]),
	.cin(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~16 .lut_mask = 16'hCFC0;
defparam \ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N10
cycloneii_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = (instruction_register[0] & (register_AC[12])) # (!instruction_register[0] & ((register_AC[11])))

	.dataa(register_AC[12]),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(register_AC[11]),
	.cin(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~15 .lut_mask = 16'hAFA0;
defparam \ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N8
cycloneii_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = (instruction_register[1] & ((\ShiftLeft0~15_combout ))) # (!instruction_register[1] & (\ShiftLeft0~16_combout ))

	.dataa(instruction_register[1]),
	.datab(\ShiftLeft0~16_combout ),
	.datac(\ShiftLeft0~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~17 .lut_mask = 16'hE4E4;
defparam \ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N28
cycloneii_lcell_comb \Selector14~7 (
// Equation(s):
// \Selector14~7_combout  = (register_AC[13] & ((\register_AC[1]~10_combout ) # ((\Selector14~2_combout  & \ShiftLeft0~17_combout )))) # (!register_AC[13] & (\Selector14~2_combout  & ((\ShiftLeft0~17_combout ))))

	.dataa(register_AC[13]),
	.datab(\Selector14~2_combout ),
	.datac(\register_AC[1]~10_combout ),
	.datad(\ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~7 .lut_mask = 16'hECA0;
defparam \Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N4
cycloneii_lcell_comb \Selector14~8 (
// Equation(s):
// \Selector14~8_combout  = (\memory|auto_generated|q_a [9] & (((\state.execute_AND~regout  & register_AC[9])) # (!\Selector19~0_combout )))

	.dataa(\state.execute_AND~regout ),
	.datab(\Selector19~0_combout ),
	.datac(register_AC[9]),
	.datad(\memory|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Selector14~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~8 .lut_mask = 16'hB300;
defparam \Selector14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneii_lcell_comb \Selector14~9 (
// Equation(s):
// \Selector14~9_combout  = (register_AC[9] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [9])))) # (!register_AC[9] & (((\state.execute_XOR~regout  & \memory|auto_generated|q_a [9]))))

	.dataa(\state.execute_OR~regout ),
	.datab(\state.execute_XOR~regout ),
	.datac(register_AC[9]),
	.datad(\memory|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Selector14~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~9 .lut_mask = 16'hACE0;
defparam \Selector14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N2
cycloneii_lcell_comb \Selector14~10 (
// Equation(s):
// \Selector14~10_combout  = (\Selector14~8_combout ) # ((\Selector14~9_combout ) # ((register_AC[5] & \register_AC[1]~8_combout )))

	.dataa(register_AC[5]),
	.datab(\register_AC[1]~8_combout ),
	.datac(\Selector14~8_combout ),
	.datad(\Selector14~9_combout ),
	.cin(gnd),
	.combout(\Selector14~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~10 .lut_mask = 16'hFFF8;
defparam \Selector14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N24
cycloneii_lcell_comb \Selector14~11 (
// Equation(s):
// \Selector14~11_combout  = (\Selector14~7_combout ) # ((\Selector14~10_combout ) # ((\entree_Port~combout [9] & \register_AC[1]~7_combout )))

	.dataa(\entree_Port~combout [9]),
	.datab(\Selector14~7_combout ),
	.datac(\register_AC[1]~7_combout ),
	.datad(\Selector14~10_combout ),
	.cin(gnd),
	.combout(\Selector14~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~11 .lut_mask = 16'hFFEC;
defparam \Selector14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N14
cycloneii_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (\register_AC[8]~18_combout  & ((instruction_register[1] & ((\ShiftLeft0~33_combout ))) # (!instruction_register[1] & (\ShiftLeft0~37_combout ))))

	.dataa(\ShiftLeft0~37_combout ),
	.datab(\ShiftLeft0~33_combout ),
	.datac(\register_AC[8]~18_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hC0A0;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N2
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (register_AC[1] & ((instruction_register[1] & (\Add2~1  & VCC)) # (!instruction_register[1] & (!\Add2~1 )))) # (!register_AC[1] & ((instruction_register[1] & (!\Add2~1 )) # (!instruction_register[1] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((register_AC[1] & (!instruction_register[1] & !\Add2~1 )) # (!register_AC[1] & ((!\Add2~1 ) # (!instruction_register[1]))))

	.dataa(register_AC[1]),
	.datab(instruction_register[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N4
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((register_AC[2] $ (instruction_register[2] $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((register_AC[2] & ((instruction_register[2]) # (!\Add2~3 ))) # (!register_AC[2] & (instruction_register[2] & !\Add2~3 )))

	.dataa(register_AC[2]),
	.datab(instruction_register[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N10
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (instruction_register[5] & ((register_AC[5] & (\Add2~9  & VCC)) # (!register_AC[5] & (!\Add2~9 )))) # (!instruction_register[5] & ((register_AC[5] & (!\Add2~9 )) # (!register_AC[5] & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((instruction_register[5] & (!register_AC[5] & !\Add2~9 )) # (!instruction_register[5] & ((!\Add2~9 ) # (!register_AC[5]))))

	.dataa(instruction_register[5]),
	.datab(register_AC[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N12
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((instruction_register[6] $ (register_AC[6] $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((instruction_register[6] & ((register_AC[6]) # (!\Add2~11 ))) # (!instruction_register[6] & (register_AC[6] & !\Add2~11 )))

	.dataa(instruction_register[6]),
	.datab(register_AC[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N18
cycloneii_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (register_AC[9] & (!\Add2~17 )) # (!register_AC[9] & ((\Add2~17 ) # (GND)))
// \Add2~19  = CARRY((!\Add2~17 ) # (!register_AC[9]))

	.dataa(vcc),
	.datab(register_AC[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h3C3F;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N18
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (register_AC[9] & ((\memory|auto_generated|q_a [9] & (\Add1~17  & VCC)) # (!\memory|auto_generated|q_a [9] & (!\Add1~17 )))) # (!register_AC[9] & ((\memory|auto_generated|q_a [9] & (!\Add1~17 )) # (!\memory|auto_generated|q_a [9] & 
// ((\Add1~17 ) # (GND)))))
// \Add1~19  = CARRY((register_AC[9] & (!\memory|auto_generated|q_a [9] & !\Add1~17 )) # (!register_AC[9] & ((!\Add1~17 ) # (!\memory|auto_generated|q_a [9]))))

	.dataa(register_AC[9]),
	.datab(\memory|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N0
cycloneii_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = (\state.execute_ADDI~regout  & ((\Add2~18_combout ) # ((\state.execute_add~regout  & \Add1~18_combout )))) # (!\state.execute_ADDI~regout  & (\state.execute_add~regout  & ((\Add1~18_combout ))))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\state.execute_add~regout ),
	.datac(\Add2~18_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hECA0;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N6
cycloneii_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = (\Selector14~4_combout ) # ((\Selector14~5_combout ) # ((\ShiftLeft0~14_combout  & \Selector14~0_combout )))

	.dataa(\ShiftLeft0~14_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\Selector14~4_combout ),
	.datad(\Selector14~5_combout ),
	.cin(gnd),
	.combout(\Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~6 .lut_mask = 16'hFFF8;
defparam \Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N4
cycloneii_lcell_comb \Selector14~12 (
// Equation(s):
// \Selector14~12_combout  = (!\register_AC[8]~22_combout  & ((\Selector14~3_combout ) # ((\Selector14~11_combout ) # (\Selector14~6_combout ))))

	.dataa(\Selector14~3_combout ),
	.datab(\register_AC[8]~22_combout ),
	.datac(\Selector14~11_combout ),
	.datad(\Selector14~6_combout ),
	.cin(gnd),
	.combout(\Selector14~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~12 .lut_mask = 16'h3332;
defparam \Selector14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N5
cycloneii_lcell_ff \register_AC[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector14~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[9]));

// Location: M4K_X26_Y34
cycloneii_ram_block \memory|auto_generated|ram_block1a0 (
	.portawe(\state.execute_store~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({register_AC[15],register_AC[14],register_AC[13],register_AC[12],register_AC[11],register_AC[10],register_AC[9],register_AC[8],register_AC[7],register_AC[6],register_AC[5],register_AC[4],register_AC[3],register_AC[2],register_AC[1],register_AC[0]}),
	.portaaddr({\Selector25~0_combout ,\Selector26~0_combout ,\Selector27~0_combout ,\Selector28~0_combout ,\Selector29~0_combout ,\Selector30~0_combout ,\Selector31~0_combout ,\Selector32~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|auto_generated|ram_block1a0 .init_file = "PROGRAM5IO.mif";
defparam \memory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:memory|altsyncram_qup3:auto_generated|ALTSYNCRAM";
defparam \memory|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \memory|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \memory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \memory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \memory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memory|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \memory|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \memory|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memory|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030B030A530B520100000306530852005177505551005000;
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneii_lcell_comb \instruction_register[0]~0 (
// Equation(s):
// \instruction_register[0]~0_combout  = (!\reset~combout  & \state.fetch~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\instruction_register[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_register[0]~0 .lut_mask = 16'h0F00;
defparam \instruction_register[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N9
cycloneii_lcell_ff \instruction_register[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[6]));

// Location: LCCOMB_X20_Y35_N8
cycloneii_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = (!instruction_register[5] & (!instruction_register[4] & (!instruction_register[6] & !instruction_register[7])))

	.dataa(instruction_register[5]),
	.datab(instruction_register[4]),
	.datac(instruction_register[6]),
	.datad(instruction_register[7]),
	.cin(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~0 .lut_mask = 16'h0001;
defparam \ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N2
cycloneii_lcell_comb \Selector23~13 (
// Equation(s):
// \Selector23~13_combout  = (\Selector23~12_combout  & (!instruction_register[2] & (\ShiftLeft0~0_combout  & !instruction_register[3])))

	.dataa(\Selector23~12_combout ),
	.datab(instruction_register[2]),
	.datac(\ShiftLeft0~0_combout ),
	.datad(instruction_register[3]),
	.cin(gnd),
	.combout(\Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~13 .lut_mask = 16'h0020;
defparam \Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N14
cycloneii_lcell_comb \Selector11~6 (
// Equation(s):
// \Selector11~6_combout  = (\ShiftLeft0~5_combout  & ((\Selector23~13_combout ) # ((\register_AC[1]~15_combout  & register_AC[12])))) # (!\ShiftLeft0~5_combout  & (\register_AC[1]~15_combout  & (register_AC[12])))

	.dataa(\ShiftLeft0~5_combout ),
	.datab(\register_AC[1]~15_combout ),
	.datac(register_AC[12]),
	.datad(\Selector23~13_combout ),
	.cin(gnd),
	.combout(\Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~6 .lut_mask = 16'hEAC0;
defparam \Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N8
cycloneii_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = (instruction_register[0] & ((register_AC[9]))) # (!instruction_register[0] & (register_AC[10]))

	.dataa(instruction_register[0]),
	.datab(register_AC[10]),
	.datac(vcc),
	.datad(register_AC[9]),
	.cin(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~38 .lut_mask = 16'hEE44;
defparam \ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N2
cycloneii_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = (!instruction_register[2] & ((instruction_register[1] & (\ShiftLeft0~38_combout )) # (!instruction_register[1] & ((\Selector9~5_combout )))))

	.dataa(instruction_register[1]),
	.datab(\ShiftLeft0~38_combout ),
	.datac(instruction_register[2]),
	.datad(\Selector9~5_combout ),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'h0D08;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N18
cycloneii_lcell_comb \Selector11~16 (
// Equation(s):
// \Selector11~16_combout  = (\Selector18~0_combout  & (\Mux49~0_combout  & (!instruction_register[3] & \ShiftLeft0~0_combout )))

	.dataa(\Selector18~0_combout ),
	.datab(\Mux49~0_combout ),
	.datac(instruction_register[3]),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\Selector11~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~16 .lut_mask = 16'h0800;
defparam \Selector11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N22
cycloneii_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (register_AC[11] & (!\Add2~21 )) # (!register_AC[11] & ((\Add2~21 ) # (GND)))
// \Add2~23  = CARRY((!\Add2~21 ) # (!register_AC[11]))

	.dataa(register_AC[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h5A5F;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N24
cycloneii_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (register_AC[12] & (\Add2~23  $ (GND))) # (!register_AC[12] & (!\Add2~23  & VCC))
// \Add2~25  = CARRY((register_AC[12] & !\Add2~23 ))

	.dataa(register_AC[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hA50A;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N24
cycloneii_lcell_comb \Selector11~13 (
// Equation(s):
// \Selector11~13_combout  = (\Selector19~0_combout  & (\state.execute_ADDI~regout  & ((\Add2~24_combout )))) # (!\Selector19~0_combout  & ((\memory|auto_generated|q_a [12]) # ((\state.execute_ADDI~regout  & \Add2~24_combout ))))

	.dataa(\Selector19~0_combout ),
	.datab(\state.execute_ADDI~regout ),
	.datac(\memory|auto_generated|q_a [12]),
	.datad(\Add2~24_combout ),
	.cin(gnd),
	.combout(\Selector11~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~13 .lut_mask = 16'hDC50;
defparam \Selector11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[12]));
// synopsys translate_off
defparam \entree_Port[12]~I .input_async_reset = "none";
defparam \entree_Port[12]~I .input_power_up = "low";
defparam \entree_Port[12]~I .input_register_mode = "none";
defparam \entree_Port[12]~I .input_sync_reset = "none";
defparam \entree_Port[12]~I .oe_async_reset = "none";
defparam \entree_Port[12]~I .oe_power_up = "low";
defparam \entree_Port[12]~I .oe_register_mode = "none";
defparam \entree_Port[12]~I .oe_sync_reset = "none";
defparam \entree_Port[12]~I .operation_mode = "input";
defparam \entree_Port[12]~I .output_async_reset = "none";
defparam \entree_Port[12]~I .output_power_up = "low";
defparam \entree_Port[12]~I .output_register_mode = "none";
defparam \entree_Port[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N20
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = ((\memory|auto_generated|q_a [10] $ (register_AC[10] $ (!\Add1~19 )))) # (GND)
// \Add1~21  = CARRY((\memory|auto_generated|q_a [10] & ((register_AC[10]) # (!\Add1~19 ))) # (!\memory|auto_generated|q_a [10] & (register_AC[10] & !\Add1~19 )))

	.dataa(\memory|auto_generated|q_a [10]),
	.datab(register_AC[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h698E;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N22
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\memory|auto_generated|q_a [11] & ((register_AC[11] & (\Add1~21  & VCC)) # (!register_AC[11] & (!\Add1~21 )))) # (!\memory|auto_generated|q_a [11] & ((register_AC[11] & (!\Add1~21 )) # (!register_AC[11] & ((\Add1~21 ) # (GND)))))
// \Add1~23  = CARRY((\memory|auto_generated|q_a [11] & (!register_AC[11] & !\Add1~21 )) # (!\memory|auto_generated|q_a [11] & ((!\Add1~21 ) # (!register_AC[11]))))

	.dataa(\memory|auto_generated|q_a [11]),
	.datab(register_AC[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h9617;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N24
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\memory|auto_generated|q_a [12] $ (register_AC[12] $ (!\Add1~23 )))) # (GND)
// \Add1~25  = CARRY((\memory|auto_generated|q_a [12] & ((register_AC[12]) # (!\Add1~23 ))) # (!\memory|auto_generated|q_a [12] & (register_AC[12] & !\Add1~23 )))

	.dataa(\memory|auto_generated|q_a [12]),
	.datab(register_AC[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N28
cycloneii_lcell_comb \Selector11~11 (
// Equation(s):
// \Selector11~11_combout  = (\state.execute_add~regout  & ((\Add1~24_combout ) # ((\state.execute_IN~regout  & \entree_Port~combout [12])))) # (!\state.execute_add~regout  & (\state.execute_IN~regout  & (\entree_Port~combout [12])))

	.dataa(\state.execute_add~regout ),
	.datab(\state.execute_IN~regout ),
	.datac(\entree_Port~combout [12]),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\Selector11~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~11 .lut_mask = 16'hEAC0;
defparam \Selector11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N18
cycloneii_lcell_comb \Selector11~12 (
// Equation(s):
// \Selector11~12_combout  = (\Selector11~11_combout ) # ((\state.execute_XOR~regout  & (register_AC[12] $ (\memory|auto_generated|q_a [12]))))

	.dataa(register_AC[12]),
	.datab(\state.execute_XOR~regout ),
	.datac(\memory|auto_generated|q_a [12]),
	.datad(\Selector11~11_combout ),
	.cin(gnd),
	.combout(\Selector11~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~12 .lut_mask = 16'hFF48;
defparam \Selector11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N22
cycloneii_lcell_comb \Selector11~14 (
// Equation(s):
// \Selector11~14_combout  = (\Selector11~10_combout ) # ((\Selector11~16_combout ) # ((\Selector11~13_combout ) # (\Selector11~12_combout )))

	.dataa(\Selector11~10_combout ),
	.datab(\Selector11~16_combout ),
	.datac(\Selector11~13_combout ),
	.datad(\Selector11~12_combout ),
	.cin(gnd),
	.combout(\Selector11~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~14 .lut_mask = 16'hFFFE;
defparam \Selector11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N20
cycloneii_lcell_comb \Selector11~15 (
// Equation(s):
// \Selector11~15_combout  = (\Selector11~5_combout ) # ((\Selector11~4_combout ) # ((\Selector11~6_combout ) # (\Selector11~14_combout )))

	.dataa(\Selector11~5_combout ),
	.datab(\Selector11~4_combout ),
	.datac(\Selector11~6_combout ),
	.datad(\Selector11~14_combout ),
	.cin(gnd),
	.combout(\Selector11~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~15 .lut_mask = 16'hFFFE;
defparam \Selector11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y34_N21
cycloneii_lcell_ff \register_AC[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector11~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[12]));

// Location: LCCOMB_X23_Y34_N28
cycloneii_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (instruction_register[0] & ((register_AC[11]))) # (!instruction_register[0] & (register_AC[12]))

	.dataa(instruction_register[0]),
	.datab(register_AC[12]),
	.datac(vcc),
	.datad(register_AC[11]),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'hEE44;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N22
cycloneii_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = (instruction_register[0] & ((register_AC[13]))) # (!instruction_register[0] & (register_AC[14]))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[14]),
	.datad(register_AC[13]),
	.cin(gnd),
	.combout(\Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~1 .lut_mask = 16'hFA50;
defparam \Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N30
cycloneii_lcell_comb \Selector9~9 (
// Equation(s):
// \Selector9~9_combout  = (\register_AC[8]~18_combout  & ((instruction_register[1] & (\Selector9~5_combout )) # (!instruction_register[1] & ((\Mux61~1_combout )))))

	.dataa(instruction_register[1]),
	.datab(\Selector9~5_combout ),
	.datac(\register_AC[8]~18_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~9 .lut_mask = 16'hD080;
defparam \Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N8
cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!instruction_register[1] & ((instruction_register[0] & (register_AC[15])) # (!instruction_register[0] & ((register_AC[14])))))

	.dataa(instruction_register[1]),
	.datab(register_AC[15]),
	.datac(register_AC[14]),
	.datad(instruction_register[0]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h4450;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneii_lcell_comb \register_AC[1]~9 (
// Equation(s):
// \register_AC[1]~9_combout  = (!instruction_register[2] & ((\state.execute_ROR~regout ) # ((\state.execute_LSR~regout  & \Selector23~3_combout ))))

	.dataa(\state.execute_ROR~regout ),
	.datab(\state.execute_LSR~regout ),
	.datac(instruction_register[2]),
	.datad(\Selector23~3_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~9 .lut_mask = 16'h0E0A;
defparam \register_AC[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N18
cycloneii_lcell_comb \Selector9~7 (
// Equation(s):
// \Selector9~7_combout  = (\memory|auto_generated|q_a [14] & (((register_AC[14] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(register_AC[14]),
	.datab(\Selector19~0_combout ),
	.datac(\memory|auto_generated|q_a [14]),
	.datad(\state.execute_AND~regout ),
	.cin(gnd),
	.combout(\Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~7 .lut_mask = 16'hB030;
defparam \Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N4
cycloneii_lcell_comb \Selector9~8 (
// Equation(s):
// \Selector9~8_combout  = (\Selector9~17_combout ) # ((\Selector9~7_combout ) # ((\Selector13~0_combout  & \register_AC[1]~9_combout )))

	.dataa(\Selector9~17_combout ),
	.datab(\Selector13~0_combout ),
	.datac(\register_AC[1]~9_combout ),
	.datad(\Selector9~7_combout ),
	.cin(gnd),
	.combout(\Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~8 .lut_mask = 16'hFFEA;
defparam \Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N28
cycloneii_lcell_comb \Selector9~11 (
// Equation(s):
// \Selector9~11_combout  = (register_AC[14] & ((\state.execute_OR~regout ) # ((!\memory|auto_generated|q_a [14] & \state.execute_XOR~regout )))) # (!register_AC[14] & (((\memory|auto_generated|q_a [14] & \state.execute_XOR~regout ))))

	.dataa(register_AC[14]),
	.datab(\state.execute_OR~regout ),
	.datac(\memory|auto_generated|q_a [14]),
	.datad(\state.execute_XOR~regout ),
	.cin(gnd),
	.combout(\Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~11 .lut_mask = 16'hDA88;
defparam \Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N14
cycloneii_lcell_comb \Selector9~18 (
// Equation(s):
// \Selector9~18_combout  = (\Selector9~11_combout ) # ((instruction_register[2] & (register_AC[10] & \state.execute_ROL~regout )))

	.dataa(instruction_register[2]),
	.datab(register_AC[10]),
	.datac(\state.execute_ROL~regout ),
	.datad(\Selector9~11_combout ),
	.cin(gnd),
	.combout(\Selector9~18_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~18 .lut_mask = 16'hFF80;
defparam \Selector9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N26
cycloneii_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (register_AC[13] & (!\Add2~25 )) # (!register_AC[13] & ((\Add2~25 ) # (GND)))
// \Add2~27  = CARRY((!\Add2~25 ) # (!register_AC[13]))

	.dataa(register_AC[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h5A5F;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N28
cycloneii_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (register_AC[14] & (\Add2~27  $ (GND))) # (!register_AC[14] & (!\Add2~27  & VCC))
// \Add2~29  = CARRY((register_AC[14] & !\Add2~27 ))

	.dataa(vcc),
	.datab(register_AC[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'hC30C;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N26
cycloneii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\memory|auto_generated|q_a [13] & ((register_AC[13] & (\Add1~25  & VCC)) # (!register_AC[13] & (!\Add1~25 )))) # (!\memory|auto_generated|q_a [13] & ((register_AC[13] & (!\Add1~25 )) # (!register_AC[13] & ((\Add1~25 ) # (GND)))))
// \Add1~27  = CARRY((\memory|auto_generated|q_a [13] & (!register_AC[13] & !\Add1~25 )) # (!\memory|auto_generated|q_a [13] & ((!\Add1~25 ) # (!register_AC[13]))))

	.dataa(\memory|auto_generated|q_a [13]),
	.datab(register_AC[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9617;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N28
cycloneii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = ((register_AC[14] $ (\memory|auto_generated|q_a [14] $ (!\Add1~27 )))) # (GND)
// \Add1~29  = CARRY((register_AC[14] & ((\memory|auto_generated|q_a [14]) # (!\Add1~27 ))) # (!register_AC[14] & (\memory|auto_generated|q_a [14] & !\Add1~27 )))

	.dataa(register_AC[14]),
	.datab(\memory|auto_generated|q_a [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h698E;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N26
cycloneii_lcell_comb \Selector9~10 (
// Equation(s):
// \Selector9~10_combout  = (\state.execute_add~regout  & ((\Add1~28_combout ) # ((\state.execute_ADDI~regout  & \Add2~28_combout )))) # (!\state.execute_add~regout  & (\state.execute_ADDI~regout  & (\Add2~28_combout )))

	.dataa(\state.execute_add~regout ),
	.datab(\state.execute_ADDI~regout ),
	.datac(\Add2~28_combout ),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~10 .lut_mask = 16'hEAC0;
defparam \Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N30
cycloneii_lcell_comb \Selector9~12 (
// Equation(s):
// \Selector9~12_combout  = (\Selector9~18_combout ) # ((\Selector9~10_combout ) # ((register_AC[2] & \register_AC[1]~10_combout )))

	.dataa(register_AC[2]),
	.datab(\register_AC[1]~10_combout ),
	.datac(\Selector9~18_combout ),
	.datad(\Selector9~10_combout ),
	.cin(gnd),
	.combout(\Selector9~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~12 .lut_mask = 16'hFFF8;
defparam \Selector9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N24
cycloneii_lcell_comb \Selector9~16 (
// Equation(s):
// \Selector9~16_combout  = (\Selector9~15_combout ) # ((\Selector9~9_combout ) # ((\Selector9~8_combout ) # (\Selector9~12_combout )))

	.dataa(\Selector9~15_combout ),
	.datab(\Selector9~9_combout ),
	.datac(\Selector9~8_combout ),
	.datad(\Selector9~12_combout ),
	.cin(gnd),
	.combout(\Selector9~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~16 .lut_mask = 16'hFFFE;
defparam \Selector9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y34_N25
cycloneii_lcell_ff \register_AC[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector9~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[14]));

// Location: LCCOMB_X28_Y33_N4
cycloneii_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (instruction_register[0] & (register_AC[14])) # (!instruction_register[0] & ((register_AC[13])))

	.dataa(vcc),
	.datab(register_AC[14]),
	.datac(instruction_register[0]),
	.datad(register_AC[13]),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hCFC0;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N26
cycloneii_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = (instruction_register[1] & (\Selector10~2_combout )) # (!instruction_register[1] & ((\ShiftLeft0~15_combout )))

	.dataa(instruction_register[1]),
	.datab(vcc),
	.datac(\Selector10~2_combout ),
	.datad(\ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~20 .lut_mask = 16'hF5A0;
defparam \ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cycloneii_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = (instruction_register[2] & (register_AC[15] & (\Selector23~2_combout ))) # (!instruction_register[2] & (((\ShiftLeft0~20_combout ))))

	.dataa(instruction_register[2]),
	.datab(register_AC[15]),
	.datac(\Selector23~2_combout ),
	.datad(\ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~21 .lut_mask = 16'hD580;
defparam \ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
cycloneii_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\register_AC[8]~17_combout  & ((\ShiftLeft0~39_combout ) # ((\state.execute_LSR~regout  & \ShiftLeft0~21_combout )))) # (!\register_AC[8]~17_combout  & (((\state.execute_LSR~regout  & \ShiftLeft0~21_combout ))))

	.dataa(\register_AC[8]~17_combout ),
	.datab(\ShiftLeft0~39_combout ),
	.datac(\state.execute_LSR~regout ),
	.datad(\ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hF888;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N18
cycloneii_lcell_comb \register_AC[1]~19 (
// Equation(s):
// \register_AC[1]~19_combout  = (\state.execute_ROR~regout  & !instruction_register[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_ROR~regout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\register_AC[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~19 .lut_mask = 16'h00F0;
defparam \register_AC[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N30
cycloneii_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\register_AC[8]~18_combout  & ((instruction_register[1] & (\ShiftLeft0~37_combout )) # (!instruction_register[1] & ((\Selector10~3_combout )))))

	.dataa(\ShiftLeft0~37_combout ),
	.datab(instruction_register[1]),
	.datac(\register_AC[8]~18_combout ),
	.datad(\Selector10~3_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hB080;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
cycloneii_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\state.execute_ADDI~regout  & ((\Add2~22_combout ) # ((\state.execute_add~regout  & \Add1~22_combout )))) # (!\state.execute_ADDI~regout  & (\state.execute_add~regout  & ((\Add1~22_combout ))))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\state.execute_add~regout ),
	.datac(\Add2~22_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hECA0;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
cycloneii_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (\Selector12~3_combout ) # ((\Selector12~4_combout ) # ((\ShiftLeft0~20_combout  & \register_AC[1]~19_combout )))

	.dataa(\ShiftLeft0~20_combout ),
	.datab(\register_AC[1]~19_combout ),
	.datac(\Selector12~3_combout ),
	.datad(\Selector12~4_combout ),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'hFFF8;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N16
cycloneii_lcell_comb \Selector12~11 (
// Equation(s):
// \Selector12~11_combout  = (!\register_AC[8]~22_combout  & ((\Selector12~10_combout ) # ((\Selector12~2_combout ) # (\Selector12~5_combout ))))

	.dataa(\Selector12~10_combout ),
	.datab(\Selector12~2_combout ),
	.datac(\register_AC[8]~22_combout ),
	.datad(\Selector12~5_combout ),
	.cin(gnd),
	.combout(\Selector12~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~11 .lut_mask = 16'h0F0E;
defparam \Selector12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N17
cycloneii_lcell_ff \register_AC[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector12~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[11]));

// Location: LCCOMB_X25_Y33_N8
cycloneii_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (instruction_register[0] & (register_AC[10])) # (!instruction_register[0] & ((register_AC[11])))

	.dataa(vcc),
	.datab(register_AC[10]),
	.datac(instruction_register[0]),
	.datad(register_AC[11]),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'hCFC0;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N8
cycloneii_lcell_comb \Selector10~4 (
// Equation(s):
// \Selector10~4_combout  = (\state.execute_LSL~regout  & (\ShiftLeft0~0_combout  & (instruction_register[2] & !instruction_register[3])))

	.dataa(\state.execute_LSL~regout ),
	.datab(\ShiftLeft0~0_combout ),
	.datac(instruction_register[2]),
	.datad(instruction_register[3]),
	.cin(gnd),
	.combout(\Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~4 .lut_mask = 16'h0080;
defparam \Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N18
cycloneii_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Selector10~4_combout  & ((instruction_register[1] & (\ShiftLeft0~37_combout )) # (!instruction_register[1] & ((\Selector10~3_combout )))))

	.dataa(\ShiftLeft0~37_combout ),
	.datab(\Selector10~3_combout ),
	.datac(instruction_register[1]),
	.datad(\Selector10~4_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hAC00;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N6
cycloneii_lcell_comb \Selector8~4 (
// Equation(s):
// \Selector8~4_combout  = (\state.execute_OR~regout ) # ((\state.execute_AND~regout  & \memory|auto_generated|q_a [15]))

	.dataa(\state.execute_AND~regout ),
	.datab(vcc),
	.datac(\memory|auto_generated|q_a [15]),
	.datad(\state.execute_OR~regout ),
	.cin(gnd),
	.combout(\Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~4 .lut_mask = 16'hFFA0;
defparam \Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N4
cycloneii_lcell_comb \Selector8~5 (
// Equation(s):
// \Selector8~5_combout  = (register_AC[15] & ((\Selector8~4_combout ) # ((\Selector23~2_combout  & \register_AC[1]~9_combout ))))

	.dataa(register_AC[15]),
	.datab(\Selector23~2_combout ),
	.datac(\register_AC[1]~9_combout ),
	.datad(\Selector8~4_combout ),
	.cin(gnd),
	.combout(\Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~5 .lut_mask = 16'hAA80;
defparam \Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N30
cycloneii_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = \Add2~29  $ (register_AC[15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[15]),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h0FF0;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N30
cycloneii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = register_AC[15] $ (\Add1~29  $ (\memory|auto_generated|q_a [15]))

	.dataa(register_AC[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\memory|auto_generated|q_a [15]),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hA55A;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneii_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = (\state.execute_ADDI~regout  & ((\Add2~30_combout ) # ((\state.execute_add~regout  & \Add1~30_combout )))) # (!\state.execute_ADDI~regout  & (\state.execute_add~regout  & ((\Add1~30_combout ))))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\state.execute_add~regout ),
	.datac(\Add2~30_combout ),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~3 .lut_mask = 16'hECA0;
defparam \Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneii_lcell_comb \Selector8~15 (
// Equation(s):
// \Selector8~15_combout  = (\Selector8~14_combout ) # ((\Selector8~2_combout ) # ((\Selector8~5_combout ) # (\Selector8~3_combout )))

	.dataa(\Selector8~14_combout ),
	.datab(\Selector8~2_combout ),
	.datac(\Selector8~5_combout ),
	.datad(\Selector8~3_combout ),
	.cin(gnd),
	.combout(\Selector8~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~15 .lut_mask = 16'hFFFE;
defparam \Selector8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N25
cycloneii_lcell_ff \register_AC[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector8~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[15]));

// Location: LCCOMB_X27_Y32_N2
cycloneii_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\register_AC[1]~6_combout  & (register_AC[15] & (\Selector23~2_combout  & !instruction_register[2])))

	.dataa(\register_AC[1]~6_combout ),
	.datab(register_AC[15]),
	.datac(\Selector23~2_combout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h0080;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cycloneii_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (\Selector16~0_combout ) # ((\register_AC[1]~16_combout  & \ShiftLeft0~20_combout ))

	.dataa(vcc),
	.datab(\Selector16~0_combout ),
	.datac(\register_AC[1]~16_combout ),
	.datad(\ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~1 .lut_mask = 16'hFCCC;
defparam \Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneii_lcell_comb \Selector18~13 (
// Equation(s):
// \Selector18~13_combout  = (instruction_register[2] & \state.execute_LSL~regout )

	.dataa(vcc),
	.datab(instruction_register[2]),
	.datac(\state.execute_LSL~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector18~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~13 .lut_mask = 16'hC0C0;
defparam \Selector18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N22
cycloneii_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = (instruction_register[1] & ((instruction_register[0] & (register_AC[0])) # (!instruction_register[0] & ((register_AC[1])))))

	.dataa(register_AC[0]),
	.datab(register_AC[1]),
	.datac(instruction_register[0]),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~23 .lut_mask = 16'hAC00;
defparam \ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N16
cycloneii_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = (instruction_register[0] & (register_AC[2])) # (!instruction_register[0] & ((register_AC[3])))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[2]),
	.datad(register_AC[3]),
	.cin(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~24 .lut_mask = 16'hF5A0;
defparam \ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N14
cycloneii_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = (\ShiftLeft0~23_combout ) # ((\ShiftLeft0~24_combout  & !instruction_register[1]))

	.dataa(vcc),
	.datab(\ShiftLeft0~23_combout ),
	.datac(\ShiftLeft0~24_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~25 .lut_mask = 16'hCCFC;
defparam \ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneii_lcell_comb \state~53 (
// Equation(s):
// \state~53_combout  = (instruction_register[12] & (!instruction_register[8] & \state~40_combout ))

	.dataa(instruction_register[12]),
	.datab(vcc),
	.datac(instruction_register[8]),
	.datad(\state~40_combout ),
	.cin(gnd),
	.combout(\state~53_combout ),
	.cout());
// synopsys translate_off
defparam \state~53 .lut_mask = 16'h0A00;
defparam \state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N1
cycloneii_lcell_ff \state.execute_LDI (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~53_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_LDI~regout ));

// Location: LCCOMB_X25_Y32_N28
cycloneii_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = (\state.execute_add~regout  & ((\Add1~14_combout ) # ((\state.execute_LDI~regout  & instruction_register[7])))) # (!\state.execute_add~regout  & (\state.execute_LDI~regout  & (instruction_register[7])))

	.dataa(\state.execute_add~regout ),
	.datab(\state.execute_LDI~regout ),
	.datac(instruction_register[7]),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~4 .lut_mask = 16'hEAC0;
defparam \Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneii_lcell_comb \Selector16~10 (
// Equation(s):
// \Selector16~10_combout  = (\Selector16~9_combout ) # ((\Selector16~4_combout ) # ((\Selector18~13_combout  & \ShiftLeft0~25_combout )))

	.dataa(\Selector16~9_combout ),
	.datab(\Selector18~13_combout ),
	.datac(\ShiftLeft0~25_combout ),
	.datad(\Selector16~4_combout ),
	.cin(gnd),
	.combout(\Selector16~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~10 .lut_mask = 16'hFFEA;
defparam \Selector16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneii_lcell_comb \Selector16~11 (
// Equation(s):
// \Selector16~11_combout  = (!\register_AC[4]~21_combout  & ((\Selector16~3_combout ) # ((\Selector16~1_combout ) # (\Selector16~10_combout ))))

	.dataa(\Selector16~3_combout ),
	.datab(\register_AC[4]~21_combout ),
	.datac(\Selector16~1_combout ),
	.datad(\Selector16~10_combout ),
	.cin(gnd),
	.combout(\Selector16~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~11 .lut_mask = 16'h3332;
defparam \Selector16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N25
cycloneii_lcell_ff \register_AC[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector16~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[7]));

// Location: LCFF_X21_Y33_N7
cycloneii_lcell_ff \instruction_register[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[9]));

// Location: LCCOMB_X21_Y32_N6
cycloneii_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = (!instruction_register[14] & (instruction_register[13] & (!instruction_register[9] & \state~34_combout )))

	.dataa(instruction_register[14]),
	.datab(instruction_register[13]),
	.datac(instruction_register[9]),
	.datad(\state~34_combout ),
	.cin(gnd),
	.combout(\state~40_combout ),
	.cout());
// synopsys translate_off
defparam \state~40 .lut_mask = 16'h0400;
defparam \state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneii_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = (!instruction_register[12] & (instruction_register[8] & \state~40_combout ))

	.dataa(instruction_register[12]),
	.datab(vcc),
	.datac(instruction_register[8]),
	.datad(\state~40_combout ),
	.cin(gnd),
	.combout(\state~41_combout ),
	.cout());
// synopsys translate_off
defparam \state~41 .lut_mask = 16'h5000;
defparam \state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N27
cycloneii_lcell_ff \state.execute_AND (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~41_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_AND~regout ));

// Location: LCCOMB_X21_Y34_N10
cycloneii_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (\memory|auto_generated|q_a [10] & (((\state.execute_AND~regout  & register_AC[10])) # (!\Selector19~0_combout )))

	.dataa(\memory|auto_generated|q_a [10]),
	.datab(\state.execute_AND~regout ),
	.datac(\Selector19~0_combout ),
	.datad(register_AC[10]),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'h8A0A;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N10
cycloneii_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = (instruction_register[0] & (register_AC[7])) # (!instruction_register[0] & ((register_AC[8])))

	.dataa(instruction_register[0]),
	.datab(register_AC[7]),
	.datac(register_AC[8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~34 .lut_mask = 16'hD8D8;
defparam \ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N14
cycloneii_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\register_AC[8]~18_combout  & ((instruction_register[1] & ((\ShiftLeft0~34_combout ))) # (!instruction_register[1] & (\ShiftLeft0~38_combout ))))

	.dataa(instruction_register[1]),
	.datab(\ShiftLeft0~38_combout ),
	.datac(\register_AC[8]~18_combout ),
	.datad(\ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hE040;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N30
cycloneii_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = (\Selector13~4_combout ) # ((\Selector13~3_combout ) # ((\Selector13~0_combout  & \Selector14~0_combout )))

	.dataa(\Selector13~0_combout ),
	.datab(\Selector14~0_combout ),
	.datac(\Selector13~4_combout ),
	.datad(\Selector13~3_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'hFFF8;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cycloneii_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = (\register_AC[1]~10_combout  & ((register_AC[14]) # ((\register_AC[1]~8_combout  & register_AC[6])))) # (!\register_AC[1]~10_combout  & (\register_AC[1]~8_combout  & (register_AC[6])))

	.dataa(\register_AC[1]~10_combout ),
	.datab(\register_AC[1]~8_combout ),
	.datac(register_AC[6]),
	.datad(register_AC[14]),
	.cin(gnd),
	.combout(\Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~7 .lut_mask = 16'hEAC0;
defparam \Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N20
cycloneii_lcell_comb \Selector13~8 (
// Equation(s):
// \Selector13~8_combout  = (register_AC[10] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [10])))) # (!register_AC[10] & (\state.execute_XOR~regout  & ((\memory|auto_generated|q_a [10]))))

	.dataa(\state.execute_XOR~regout ),
	.datab(register_AC[10]),
	.datac(\state.execute_OR~regout ),
	.datad(\memory|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~8 .lut_mask = 16'hE2C8;
defparam \Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N14
cycloneii_lcell_comb \Selector13~9 (
// Equation(s):
// \Selector13~9_combout  = (\Selector13~7_combout ) # ((\Selector13~8_combout ) # ((\entree_Port~combout [10] & \register_AC[1]~7_combout )))

	.dataa(\entree_Port~combout [10]),
	.datab(\Selector13~7_combout ),
	.datac(\register_AC[1]~7_combout ),
	.datad(\Selector13~8_combout ),
	.cin(gnd),
	.combout(\Selector13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~9 .lut_mask = 16'hFFEC;
defparam \Selector13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N12
cycloneii_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Add2~20_combout  & ((\state.execute_ADDI~regout ) # ((\state.execute_add~regout  & \Add1~20_combout )))) # (!\Add2~20_combout  & (\state.execute_add~regout  & ((\Add1~20_combout ))))

	.dataa(\Add2~20_combout ),
	.datab(\state.execute_add~regout ),
	.datac(\state.execute_ADDI~regout ),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hECA0;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N0
cycloneii_lcell_comb \Selector13~10 (
// Equation(s):
// \Selector13~10_combout  = (\Selector13~9_combout ) # ((\Selector13~6_combout ) # ((\Selector14~2_combout  & \ShiftLeft0~18_combout )))

	.dataa(\Selector14~2_combout ),
	.datab(\ShiftLeft0~18_combout ),
	.datac(\Selector13~9_combout ),
	.datad(\Selector13~6_combout ),
	.cin(gnd),
	.combout(\Selector13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~10 .lut_mask = 16'hFFF8;
defparam \Selector13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N24
cycloneii_lcell_comb \Selector13~11 (
// Equation(s):
// \Selector13~11_combout  = (!\register_AC[8]~22_combout  & ((\Selector13~2_combout ) # ((\Selector13~5_combout ) # (\Selector13~10_combout ))))

	.dataa(\Selector13~2_combout ),
	.datab(\Selector13~5_combout ),
	.datac(\register_AC[8]~22_combout ),
	.datad(\Selector13~10_combout ),
	.cin(gnd),
	.combout(\Selector13~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~11 .lut_mask = 16'h0F0E;
defparam \Selector13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y34_N25
cycloneii_lcell_ff \register_AC[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector13~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[10]));

// Location: LCCOMB_X23_Y33_N0
cycloneii_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = (instruction_register[0] & ((register_AC[11]))) # (!instruction_register[0] & (register_AC[10]))

	.dataa(vcc),
	.datab(register_AC[10]),
	.datac(instruction_register[0]),
	.datad(register_AC[11]),
	.cin(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~6 .lut_mask = 16'hFC0C;
defparam \ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N8
cycloneii_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = (instruction_register[0] & ((register_AC[13]))) # (!instruction_register[0] & (register_AC[12]))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[12]),
	.datad(register_AC[13]),
	.cin(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~4 .lut_mask = 16'hFA50;
defparam \ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N6
cycloneii_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = (instruction_register[1] & ((\ShiftLeft0~4_combout ))) # (!instruction_register[1] & (\ShiftLeft0~6_combout ))

	.dataa(vcc),
	.datab(instruction_register[1]),
	.datac(\ShiftLeft0~6_combout ),
	.datad(\ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~18 .lut_mask = 16'hFC30;
defparam \ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[6]));
// synopsys translate_off
defparam \entree_Port[6]~I .input_async_reset = "none";
defparam \entree_Port[6]~I .input_power_up = "low";
defparam \entree_Port[6]~I .input_register_mode = "none";
defparam \entree_Port[6]~I .input_sync_reset = "none";
defparam \entree_Port[6]~I .oe_async_reset = "none";
defparam \entree_Port[6]~I .oe_power_up = "low";
defparam \entree_Port[6]~I .oe_register_mode = "none";
defparam \entree_Port[6]~I .oe_sync_reset = "none";
defparam \entree_Port[6]~I .operation_mode = "input";
defparam \entree_Port[6]~I .output_async_reset = "none";
defparam \entree_Port[6]~I .output_power_up = "low";
defparam \entree_Port[6]~I .output_register_mode = "none";
defparam \entree_Port[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N24
cycloneii_lcell_comb \Selector17~8 (
// Equation(s):
// \Selector17~8_combout  = (\state.execute_ADDI~regout  & ((\Add2~12_combout ) # ((\entree_Port~combout [6] & \register_AC[1]~7_combout )))) # (!\state.execute_ADDI~regout  & (\entree_Port~combout [6] & (\register_AC[1]~7_combout )))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\entree_Port~combout [6]),
	.datac(\register_AC[1]~7_combout ),
	.datad(\Add2~12_combout ),
	.cin(gnd),
	.combout(\Selector17~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~8 .lut_mask = 16'hEAC0;
defparam \Selector17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N18
cycloneii_lcell_comb \Selector17~7 (
// Equation(s):
// \Selector17~7_combout  = (register_AC[6] & ((\state.execute_OR~regout ) # ((!\memory|auto_generated|q_a [6] & \state.execute_XOR~regout )))) # (!register_AC[6] & (((\memory|auto_generated|q_a [6] & \state.execute_XOR~regout ))))

	.dataa(\state.execute_OR~regout ),
	.datab(register_AC[6]),
	.datac(\memory|auto_generated|q_a [6]),
	.datad(\state.execute_XOR~regout ),
	.cin(gnd),
	.combout(\Selector17~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~7 .lut_mask = 16'hBC88;
defparam \Selector17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N2
cycloneii_lcell_comb \Selector17~9 (
// Equation(s):
// \Selector17~9_combout  = (\Selector17~8_combout ) # ((\Selector17~7_combout ) # ((\register_AC[1]~16_combout  & \ShiftLeft0~18_combout )))

	.dataa(\register_AC[1]~16_combout ),
	.datab(\ShiftLeft0~18_combout ),
	.datac(\Selector17~8_combout ),
	.datad(\Selector17~7_combout ),
	.cin(gnd),
	.combout(\Selector17~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~9 .lut_mask = 16'hFFF8;
defparam \Selector17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y34_N28
cycloneii_lcell_comb \register_AC[1]~6 (
// Equation(s):
// \register_AC[1]~6_combout  = (\state.execute_LSR~regout  & (\ShiftLeft0~0_combout  & instruction_register[3]))

	.dataa(\state.execute_LSR~regout ),
	.datab(vcc),
	.datac(\ShiftLeft0~0_combout ),
	.datad(instruction_register[3]),
	.cin(gnd),
	.combout(\register_AC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~6 .lut_mask = 16'hA000;
defparam \register_AC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\state.execute_LSL~regout ) # (\state.execute_ROL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_LSL~regout ),
	.datad(\state.execute_ROL~regout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hFFF0;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N0
cycloneii_lcell_comb \Selector17~5 (
// Equation(s):
// \Selector17~5_combout  = (\ShiftLeft0~32_combout  & ((\Selector18~0_combout ) # ((\Selector13~0_combout  & \register_AC[1]~6_combout )))) # (!\ShiftLeft0~32_combout  & (\Selector13~0_combout  & (\register_AC[1]~6_combout )))

	.dataa(\ShiftLeft0~32_combout ),
	.datab(\Selector13~0_combout ),
	.datac(\register_AC[1]~6_combout ),
	.datad(\Selector18~0_combout ),
	.cin(gnd),
	.combout(\Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~5 .lut_mask = 16'hEAC0;
defparam \Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N24
cycloneii_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = (\memory|auto_generated|q_a [6] & (((\state.execute_AND~regout  & register_AC[6])) # (!\Selector19~0_combout )))

	.dataa(\state.execute_AND~regout ),
	.datab(register_AC[6]),
	.datac(\memory|auto_generated|q_a [6]),
	.datad(\Selector19~0_combout ),
	.cin(gnd),
	.combout(\Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~3 .lut_mask = 16'h80F0;
defparam \Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N14
cycloneii_lcell_comb \Selector17~6 (
// Equation(s):
// \Selector17~6_combout  = (\Selector17~4_combout ) # ((\Selector17~3_combout ) # ((!instruction_register[2] & \Selector17~5_combout )))

	.dataa(\Selector17~4_combout ),
	.datab(instruction_register[2]),
	.datac(\Selector17~5_combout ),
	.datad(\Selector17~3_combout ),
	.cin(gnd),
	.combout(\Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~6 .lut_mask = 16'hFFBA;
defparam \Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N4
cycloneii_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = (instruction_register[0] & ((register_AC[1]))) # (!instruction_register[0] & (register_AC[2]))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[2]),
	.datad(register_AC[1]),
	.cin(gnd),
	.combout(\Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~3 .lut_mask = 16'hFA50;
defparam \Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N0
cycloneii_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = (instruction_register[1] & (!instruction_register[0] & ((register_AC[0])))) # (!instruction_register[1] & (((\Mux61~3_combout ))))

	.dataa(instruction_register[0]),
	.datab(instruction_register[1]),
	.datac(\Mux61~3_combout ),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~19 .lut_mask = 16'h7430;
defparam \ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N18
cycloneii_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = (\state.execute_LDI~regout  & ((instruction_register[6]) # ((\Add1~12_combout  & \state.execute_add~regout )))) # (!\state.execute_LDI~regout  & (((\Add1~12_combout  & \state.execute_add~regout ))))

	.dataa(\state.execute_LDI~regout ),
	.datab(instruction_register[6]),
	.datac(\Add1~12_combout ),
	.datad(\state.execute_add~regout ),
	.cin(gnd),
	.combout(\Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~1 .lut_mask = 16'hF888;
defparam \Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N0
cycloneii_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = (\Selector17~0_combout ) # ((\Selector17~1_combout ) # ((\ShiftLeft0~19_combout  & \Selector18~13_combout )))

	.dataa(\Selector17~0_combout ),
	.datab(\ShiftLeft0~19_combout ),
	.datac(\Selector18~13_combout ),
	.datad(\Selector17~1_combout ),
	.cin(gnd),
	.combout(\Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~2 .lut_mask = 16'hFFEA;
defparam \Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N4
cycloneii_lcell_comb \Selector17~10 (
// Equation(s):
// \Selector17~10_combout  = (!\register_AC[4]~21_combout  & ((\Selector17~9_combout ) # ((\Selector17~6_combout ) # (\Selector17~2_combout ))))

	.dataa(\register_AC[4]~21_combout ),
	.datab(\Selector17~9_combout ),
	.datac(\Selector17~6_combout ),
	.datad(\Selector17~2_combout ),
	.cin(gnd),
	.combout(\Selector17~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~10 .lut_mask = 16'h5554;
defparam \Selector17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y35_N5
cycloneii_lcell_ff \register_AC[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector17~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[6]));

// Location: LCCOMB_X24_Y33_N10
cycloneii_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (instruction_register[0] & (register_AC[6])) # (!instruction_register[0] & ((register_AC[5])))

	.dataa(instruction_register[0]),
	.datab(vcc),
	.datac(register_AC[6]),
	.datad(register_AC[5]),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF5A0;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N0
cycloneii_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = (instruction_register[1] & (\ShiftLeft0~11_combout )) # (!instruction_register[1] & ((\Selector20~0_combout )))

	.dataa(\ShiftLeft0~11_combout ),
	.datab(instruction_register[1]),
	.datac(vcc),
	.datad(\Selector20~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~12 .lut_mask = 16'hBB88;
defparam \ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N30
cycloneii_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = (\memory|auto_generated|q_a [5] & (((\state.execute_AND~regout  & register_AC[5])) # (!\Selector19~0_combout )))

	.dataa(\state.execute_AND~regout ),
	.datab(\Selector19~0_combout ),
	.datac(register_AC[5]),
	.datad(\memory|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~4 .lut_mask = 16'hB300;
defparam \Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N16
cycloneii_lcell_comb \Selector18~5 (
// Equation(s):
// \Selector18~5_combout  = (\Selector18~3_combout ) # ((\Selector18~4_combout ) # ((\ShiftLeft0~12_combout  & \register_AC[1]~9_combout )))

	.dataa(\Selector18~3_combout ),
	.datab(\ShiftLeft0~12_combout ),
	.datac(\register_AC[1]~9_combout ),
	.datad(\Selector18~4_combout ),
	.cin(gnd),
	.combout(\Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~5 .lut_mask = 16'hFFEA;
defparam \Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[5]));
// synopsys translate_off
defparam \entree_Port[5]~I .input_async_reset = "none";
defparam \entree_Port[5]~I .input_power_up = "low";
defparam \entree_Port[5]~I .input_register_mode = "none";
defparam \entree_Port[5]~I .input_sync_reset = "none";
defparam \entree_Port[5]~I .oe_async_reset = "none";
defparam \entree_Port[5]~I .oe_power_up = "low";
defparam \entree_Port[5]~I .oe_register_mode = "none";
defparam \entree_Port[5]~I .oe_sync_reset = "none";
defparam \entree_Port[5]~I .operation_mode = "input";
defparam \entree_Port[5]~I .output_async_reset = "none";
defparam \entree_Port[5]~I .output_power_up = "low";
defparam \entree_Port[5]~I .output_register_mode = "none";
defparam \entree_Port[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneii_lcell_comb \Selector18~10 (
// Equation(s):
// \Selector18~10_combout  = (\state.execute_ADDI~regout  & ((\Add2~10_combout ) # ((\register_AC[1]~7_combout  & \entree_Port~combout [5])))) # (!\state.execute_ADDI~regout  & (\register_AC[1]~7_combout  & ((\entree_Port~combout [5]))))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\register_AC[1]~7_combout ),
	.datac(\Add2~10_combout ),
	.datad(\entree_Port~combout [5]),
	.cin(gnd),
	.combout(\Selector18~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~10 .lut_mask = 16'hECA0;
defparam \Selector18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N24
cycloneii_lcell_comb \Selector18~7 (
// Equation(s):
// \Selector18~7_combout  = (register_AC[5] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [5])))) # (!register_AC[5] & (((\state.execute_XOR~regout  & \memory|auto_generated|q_a [5]))))

	.dataa(\state.execute_OR~regout ),
	.datab(\state.execute_XOR~regout ),
	.datac(register_AC[5]),
	.datad(\memory|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~7 .lut_mask = 16'hACE0;
defparam \Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N14
cycloneii_lcell_comb \Selector18~8 (
// Equation(s):
// \Selector18~8_combout  = (\Selector18~7_combout ) # ((register_AC[1] & (instruction_register[2] & \state.execute_ROL~regout )))

	.dataa(register_AC[1]),
	.datab(instruction_register[2]),
	.datac(\Selector18~7_combout ),
	.datad(\state.execute_ROL~regout ),
	.cin(gnd),
	.combout(\Selector18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~8 .lut_mask = 16'hF8F0;
defparam \Selector18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N18
cycloneii_lcell_comb \Selector18~6 (
// Equation(s):
// \Selector18~6_combout  = (\state.execute_add~regout  & ((\Add1~10_combout ) # ((\state.execute_LDI~regout  & instruction_register[5])))) # (!\state.execute_add~regout  & (\state.execute_LDI~regout  & (instruction_register[5])))

	.dataa(\state.execute_add~regout ),
	.datab(\state.execute_LDI~regout ),
	.datac(instruction_register[5]),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~6 .lut_mask = 16'hEAC0;
defparam \Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N12
cycloneii_lcell_comb \Selector18~9 (
// Equation(s):
// \Selector18~9_combout  = (\Selector18~8_combout ) # ((\Selector18~6_combout ) # ((\register_AC[1]~10_combout  & register_AC[9])))

	.dataa(\register_AC[1]~10_combout ),
	.datab(register_AC[9]),
	.datac(\Selector18~8_combout ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\Selector18~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~9 .lut_mask = 16'hFFF8;
defparam \Selector18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N6
cycloneii_lcell_comb \Selector18~11 (
// Equation(s):
// \Selector18~11_combout  = (\Selector18~10_combout ) # ((\Selector18~9_combout ) # ((\ShiftLeft0~17_combout  & \register_AC[1]~16_combout )))

	.dataa(\ShiftLeft0~17_combout ),
	.datab(\register_AC[1]~16_combout ),
	.datac(\Selector18~10_combout ),
	.datad(\Selector18~9_combout ),
	.cin(gnd),
	.combout(\Selector18~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~11 .lut_mask = 16'hFFF8;
defparam \Selector18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N0
cycloneii_lcell_comb \Selector18~12 (
// Equation(s):
// \Selector18~12_combout  = (!\register_AC[4]~21_combout  & ((\Selector18~2_combout ) # ((\Selector18~5_combout ) # (\Selector18~11_combout ))))

	.dataa(\Selector18~2_combout ),
	.datab(\register_AC[4]~21_combout ),
	.datac(\Selector18~5_combout ),
	.datad(\Selector18~11_combout ),
	.cin(gnd),
	.combout(\Selector18~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~12 .lut_mask = 16'h3332;
defparam \Selector18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y34_N1
cycloneii_lcell_ff \register_AC[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector18~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[5]));

// Location: LCFF_X21_Y33_N25
cycloneii_lcell_ff \instruction_register[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[14]));

// Location: LCCOMB_X21_Y32_N20
cycloneii_lcell_comb \state~47 (
// Equation(s):
// \state~47_combout  = (!instruction_register[12] & (\state~35_combout  & (instruction_register[8] & instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~47_combout ),
	.cout());
// synopsys translate_off
defparam \state~47 .lut_mask = 16'h4000;
defparam \state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N21
cycloneii_lcell_ff \state.execute_LSR (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~47_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_LSR~regout ));

// Location: LCCOMB_X27_Y34_N26
cycloneii_lcell_comb \register_AC[1]~16 (
// Equation(s):
// \register_AC[1]~16_combout  = (\state.execute_LSR~regout  & (((!instruction_register[3] & instruction_register[2])) # (!\ShiftLeft0~0_combout )))

	.dataa(instruction_register[3]),
	.datab(\state.execute_LSR~regout ),
	.datac(instruction_register[2]),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\register_AC[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~16 .lut_mask = 16'h40CC;
defparam \register_AC[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N2
cycloneii_lcell_comb \register_AC[4]~21 (
// Equation(s):
// \register_AC[4]~21_combout  = (\ShiftLeft0~0_combout  & (instruction_register[3] & ((\state.execute_LSL~regout )))) # (!\ShiftLeft0~0_combout  & (((\register_AC[1]~16_combout ) # (\state.execute_LSL~regout ))))

	.dataa(instruction_register[3]),
	.datab(\register_AC[1]~16_combout ),
	.datac(\ShiftLeft0~0_combout ),
	.datad(\state.execute_LSL~regout ),
	.cin(gnd),
	.combout(\register_AC[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[4]~21 .lut_mask = 16'hAF0C;
defparam \register_AC[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N26
cycloneii_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = (instruction_register[0] & ((register_AC[9]))) # (!instruction_register[0] & (register_AC[8]))

	.dataa(register_AC[8]),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(register_AC[9]),
	.cin(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~7 .lut_mask = 16'hFA0A;
defparam \ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N2
cycloneii_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = (instruction_register[1] & (\ShiftLeft0~6_combout )) # (!instruction_register[1] & ((\ShiftLeft0~7_combout )))

	.dataa(\ShiftLeft0~6_combout ),
	.datab(instruction_register[1]),
	.datac(vcc),
	.datad(\ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~8 .lut_mask = 16'hBB88;
defparam \ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N10
cycloneii_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = (instruction_register[1] & ((\Mux61~3_combout ))) # (!instruction_register[1] & (\ShiftLeft0~27_combout ))

	.dataa(\ShiftLeft0~27_combout ),
	.datab(vcc),
	.datac(\Mux61~3_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~28 .lut_mask = 16'hF0AA;
defparam \ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N28
cycloneii_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = (!instruction_register[1] & (!instruction_register[0] & register_AC[0]))

	.dataa(instruction_register[1]),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~26 .lut_mask = 16'h0500;
defparam \ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N10
cycloneii_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = (instruction_register[2] & ((\ShiftLeft0~26_combout ))) # (!instruction_register[2] & (\ShiftLeft0~28_combout ))

	.dataa(instruction_register[2]),
	.datab(vcc),
	.datac(\ShiftLeft0~28_combout ),
	.datad(\ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~29 .lut_mask = 16'hFA50;
defparam \ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N28
cycloneii_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = (\state.execute_LSL~regout  & ((\ShiftLeft0~29_combout ) # ((\register_AC[1]~16_combout  & \ShiftLeft0~8_combout )))) # (!\state.execute_LSL~regout  & (\register_AC[1]~16_combout  & (\ShiftLeft0~8_combout )))

	.dataa(\state.execute_LSL~regout ),
	.datab(\register_AC[1]~16_combout ),
	.datac(\ShiftLeft0~8_combout ),
	.datad(\ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~1 .lut_mask = 16'hEAC0;
defparam \Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N26
cycloneii_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = (instruction_register[0] & ((register_AC[7]))) # (!instruction_register[0] & (register_AC[6]))

	.dataa(vcc),
	.datab(register_AC[6]),
	.datac(instruction_register[0]),
	.datad(register_AC[7]),
	.cin(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~1 .lut_mask = 16'hFC0C;
defparam \ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
cycloneii_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = (instruction_register[0] & ((register_AC[5]))) # (!instruction_register[0] & (register_AC[4]))

	.dataa(vcc),
	.datab(instruction_register[0]),
	.datac(register_AC[4]),
	.datad(register_AC[5]),
	.cin(gnd),
	.combout(\Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~2 .lut_mask = 16'hFC30;
defparam \Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
cycloneii_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = (instruction_register[1] & (\ShiftLeft0~1_combout )) # (!instruction_register[1] & ((\Selector21~2_combout )))

	.dataa(vcc),
	.datab(instruction_register[1]),
	.datac(\ShiftLeft0~1_combout ),
	.datad(\Selector21~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~2 .lut_mask = 16'hF3C0;
defparam \ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N2
cycloneii_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = (instruction_register[4] & ((\state.execute_LDI~regout ) # ((\state.execute_add~regout  & \Add1~8_combout )))) # (!instruction_register[4] & (((\state.execute_add~regout  & \Add1~8_combout ))))

	.dataa(instruction_register[4]),
	.datab(\state.execute_LDI~regout ),
	.datac(\state.execute_add~regout ),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~2 .lut_mask = 16'hF888;
defparam \Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N28
cycloneii_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = (\Selector19~2_combout ) # ((\ShiftLeft0~28_combout  & (!instruction_register[2] & \state.execute_ROL~regout )))

	.dataa(\ShiftLeft0~28_combout ),
	.datab(instruction_register[2]),
	.datac(\state.execute_ROL~regout ),
	.datad(\Selector19~2_combout ),
	.cin(gnd),
	.combout(\Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~3 .lut_mask = 16'hFF20;
defparam \Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N6
cycloneii_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = (\Selector19~3_combout ) # ((\ShiftLeft0~2_combout  & \register_AC[1]~9_combout ))

	.dataa(vcc),
	.datab(\ShiftLeft0~2_combout ),
	.datac(\register_AC[1]~9_combout ),
	.datad(\Selector19~3_combout ),
	.cin(gnd),
	.combout(\Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~4 .lut_mask = 16'hFFC0;
defparam \Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N16
cycloneii_lcell_comb \Selector19~11 (
// Equation(s):
// \Selector19~11_combout  = (!\register_AC[4]~21_combout  & ((\Selector19~10_combout ) # ((\Selector19~1_combout ) # (\Selector19~4_combout ))))

	.dataa(\Selector19~10_combout ),
	.datab(\register_AC[4]~21_combout ),
	.datac(\Selector19~1_combout ),
	.datad(\Selector19~4_combout ),
	.cin(gnd),
	.combout(\Selector19~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~11 .lut_mask = 16'h3332;
defparam \Selector19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y34_N17
cycloneii_lcell_ff \register_AC[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector19~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[4]));

// Location: LCFF_X21_Y33_N17
cycloneii_lcell_ff \instruction_register[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[12]));

// Location: LCCOMB_X21_Y33_N18
cycloneii_lcell_comb \state~49 (
// Equation(s):
// \state~49_combout  = (!instruction_register[8] & (!instruction_register[12] & instruction_register[9]))

	.dataa(instruction_register[8]),
	.datab(instruction_register[12]),
	.datac(vcc),
	.datad(instruction_register[9]),
	.cin(gnd),
	.combout(\state~49_combout ),
	.cout());
// synopsys translate_off
defparam \state~49 .lut_mask = 16'h1100;
defparam \state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N26
cycloneii_lcell_comb \state~50 (
// Equation(s):
// \state~50_combout  = (\state~34_combout  & (instruction_register[13] & (\state~49_combout  & !instruction_register[14])))

	.dataa(\state~34_combout ),
	.datab(instruction_register[13]),
	.datac(\state~49_combout ),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~50_combout ),
	.cout());
// synopsys translate_off
defparam \state~50 .lut_mask = 16'h0080;
defparam \state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N27
cycloneii_lcell_ff \state.execute_XOR (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_XOR~regout ));

// Location: LCCOMB_X25_Y32_N20
cycloneii_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (register_AC[3] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [3])))) # (!register_AC[3] & (((\state.execute_XOR~regout  & \memory|auto_generated|q_a [3]))))

	.dataa(\state.execute_OR~regout ),
	.datab(\state.execute_XOR~regout ),
	.datac(register_AC[3]),
	.datad(\memory|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = 16'hACE0;
defparam \Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneii_lcell_comb \Selector23~25 (
// Equation(s):
// \Selector23~25_combout  = (\ShiftLeft0~0_combout  & (instruction_register[2] & (!instruction_register[3] & \state.execute_LSR~regout )))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[2]),
	.datac(instruction_register[3]),
	.datad(\state.execute_LSR~regout ),
	.cin(gnd),
	.combout(\Selector23~25_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~25 .lut_mask = 16'h0800;
defparam \Selector23~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneii_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = (\ShiftLeft0~22_combout  & ((\Selector23~25_combout ) # ((\ShiftLeft0~21_combout  & \register_AC[1]~6_combout )))) # (!\ShiftLeft0~22_combout  & (\ShiftLeft0~21_combout  & ((\register_AC[1]~6_combout ))))

	.dataa(\ShiftLeft0~22_combout ),
	.datab(\ShiftLeft0~21_combout ),
	.datac(\Selector23~25_combout ),
	.datad(\register_AC[1]~6_combout ),
	.cin(gnd),
	.combout(\Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~2 .lut_mask = 16'hECA0;
defparam \Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneii_lcell_comb \Selector23~12 (
// Equation(s):
// \Selector23~12_combout  = (\state.execute_LSR~regout ) # (\state.execute_ROR~regout )

	.dataa(vcc),
	.datab(\state.execute_LSR~regout ),
	.datac(vcc),
	.datad(\state.execute_ROR~regout ),
	.cin(gnd),
	.combout(\Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~12 .lut_mask = 16'hFFCC;
defparam \Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N4
cycloneii_lcell_comb \Selector20~5 (
// Equation(s):
// \Selector20~5_combout  = (\Selector23~12_combout  & ((instruction_register[1] & ((\Selector20~0_combout ))) # (!instruction_register[1] & (\Selector22~10_combout ))))

	.dataa(\Selector22~10_combout ),
	.datab(instruction_register[1]),
	.datac(\Selector23~12_combout ),
	.datad(\Selector20~0_combout ),
	.cin(gnd),
	.combout(\Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~5 .lut_mask = 16'hE020;
defparam \Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneii_lcell_comb \Selector20~6 (
// Equation(s):
// \Selector20~6_combout  = (\Selector20~5_combout ) # ((\ShiftLeft0~25_combout  & ((\state.execute_ROL~regout ) # (\state.execute_LSL~regout ))))

	.dataa(\state.execute_ROL~regout ),
	.datab(\state.execute_LSL~regout ),
	.datac(\ShiftLeft0~25_combout ),
	.datad(\Selector20~5_combout ),
	.cin(gnd),
	.combout(\Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~6 .lut_mask = 16'hFFE0;
defparam \Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneii_lcell_comb \Selector20~7 (
// Equation(s):
// \Selector20~7_combout  = (\Selector20~4_combout ) # ((\Selector20~6_combout  & (!instruction_register[2] & \Selector23~3_combout )))

	.dataa(\Selector20~4_combout ),
	.datab(\Selector20~6_combout ),
	.datac(instruction_register[2]),
	.datad(\Selector23~3_combout ),
	.cin(gnd),
	.combout(\Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~7 .lut_mask = 16'hAEAA;
defparam \Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N14
cycloneii_lcell_comb \Selector20~11 (
// Equation(s):
// \Selector20~11_combout  = (\entree_Port~combout [3] & ((\state.execute_IN~regout ) # ((\state.execute_LDI~regout  & instruction_register[3])))) # (!\entree_Port~combout [3] & (((\state.execute_LDI~regout  & instruction_register[3]))))

	.dataa(\entree_Port~combout [3]),
	.datab(\state.execute_IN~regout ),
	.datac(\state.execute_LDI~regout ),
	.datad(instruction_register[3]),
	.cin(gnd),
	.combout(\Selector20~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~11 .lut_mask = 16'hF888;
defparam \Selector20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneii_lcell_comb \Selector20~10 (
// Equation(s):
// \Selector20~10_combout  = (\memory|auto_generated|q_a [3] & (((register_AC[3] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(register_AC[3]),
	.datab(\state.execute_AND~regout ),
	.datac(\Selector19~0_combout ),
	.datad(\memory|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector20~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~10 .lut_mask = 16'h8F00;
defparam \Selector20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneii_lcell_comb \Selector20~12 (
// Equation(s):
// \Selector20~12_combout  = (\Add2~6_combout  & ((\state.execute_ADDI~regout ) # ((\state.execute_add~regout  & \Add1~6_combout )))) # (!\Add2~6_combout  & (\state.execute_add~regout  & ((\Add1~6_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\state.execute_add~regout ),
	.datac(\state.execute_ADDI~regout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Selector20~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~12 .lut_mask = 16'hECA0;
defparam \Selector20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \Selector20~13 (
// Equation(s):
// \Selector20~13_combout  = (\Selector20~9_combout ) # ((\Selector20~11_combout ) # ((\Selector20~10_combout ) # (\Selector20~12_combout )))

	.dataa(\Selector20~9_combout ),
	.datab(\Selector20~11_combout ),
	.datac(\Selector20~10_combout ),
	.datad(\Selector20~12_combout ),
	.cin(gnd),
	.combout(\Selector20~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~13 .lut_mask = 16'hFFFE;
defparam \Selector20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneii_lcell_comb \Selector20~14 (
// Equation(s):
// \Selector20~14_combout  = (\Selector20~7_combout ) # ((\Selector20~13_combout ) # ((register_AC[3] & \register_AC[1]~15_combout )))

	.dataa(register_AC[3]),
	.datab(\register_AC[1]~15_combout ),
	.datac(\Selector20~7_combout ),
	.datad(\Selector20~13_combout ),
	.cin(gnd),
	.combout(\Selector20~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~14 .lut_mask = 16'hFFF8;
defparam \Selector20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N0
cycloneii_lcell_comb \Selector20~15 (
// Equation(s):
// \Selector20~15_combout  = (\Selector20~3_combout ) # ((\Selector20~1_combout ) # ((\Selector20~2_combout ) # (\Selector20~14_combout )))

	.dataa(\Selector20~3_combout ),
	.datab(\Selector20~1_combout ),
	.datac(\Selector20~2_combout ),
	.datad(\Selector20~14_combout ),
	.cin(gnd),
	.combout(\Selector20~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~15 .lut_mask = 16'hFFFE;
defparam \Selector20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N1
cycloneii_lcell_ff \register_AC[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector20~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[3]));

// Location: LCCOMB_X21_Y33_N20
cycloneii_lcell_comb \instruction_register[8]~feeder (
// Equation(s):
// \instruction_register[8]~feeder_combout  = \memory|auto_generated|q_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memory|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\instruction_register[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_register[8]~feeder .lut_mask = 16'hFF00;
defparam \instruction_register[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N21
cycloneii_lcell_ff \instruction_register[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instruction_register[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[8]));

// Location: LCCOMB_X22_Y32_N12
cycloneii_lcell_comb \state~54 (
// Equation(s):
// \state~54_combout  = (\state~37_combout  & (!instruction_register[8] & instruction_register[14]))

	.dataa(vcc),
	.datab(\state~37_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~54_combout ),
	.cout());
// synopsys translate_off
defparam \state~54 .lut_mask = 16'h0C00;
defparam \state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N13
cycloneii_lcell_ff \state.execute_ROL (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_ROL~regout ));

// Location: LCCOMB_X22_Y34_N22
cycloneii_lcell_comb \register_AC[1]~8 (
// Equation(s):
// \register_AC[1]~8_combout  = (\state.execute_ROL~regout  & instruction_register[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\state.execute_ROL~regout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\register_AC[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[1]~8 .lut_mask = 16'hF000;
defparam \register_AC[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N0
cycloneii_lcell_comb \Selector21~12 (
// Equation(s):
// \Selector21~12_combout  = (instruction_register[2] & ((\state.execute_LDI~regout ) # ((\register_AC[1]~6_combout  & \Selector13~0_combout ))))

	.dataa(\register_AC[1]~6_combout ),
	.datab(instruction_register[2]),
	.datac(\Selector13~0_combout ),
	.datad(\state.execute_LDI~regout ),
	.cin(gnd),
	.combout(\Selector21~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~12 .lut_mask = 16'hCC80;
defparam \Selector21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
cycloneii_lcell_comb \Selector21~14 (
// Equation(s):
// \Selector21~14_combout  = (\Selector21~16_combout ) # ((\Selector21~12_combout ) # ((\register_AC[1]~8_combout  & register_AC[14])))

	.dataa(\Selector21~16_combout ),
	.datab(\register_AC[1]~8_combout ),
	.datac(\Selector21~12_combout ),
	.datad(register_AC[14]),
	.cin(gnd),
	.combout(\Selector21~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~14 .lut_mask = 16'hFEFA;
defparam \Selector21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
cycloneii_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = (instruction_register[0] & ((register_AC[3]))) # (!instruction_register[0] & (register_AC[2]))

	.dataa(register_AC[2]),
	.datab(register_AC[3]),
	.datac(instruction_register[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~3 .lut_mask = 16'hCACA;
defparam \Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N14
cycloneii_lcell_comb \Selector21~8 (
// Equation(s):
// \Selector21~8_combout  = (\register_AC[1]~9_combout  & ((instruction_register[1] & (\Selector21~2_combout )) # (!instruction_register[1] & ((\Selector21~3_combout )))))

	.dataa(\register_AC[1]~9_combout ),
	.datab(\Selector21~2_combout ),
	.datac(instruction_register[1]),
	.datad(\Selector21~3_combout ),
	.cin(gnd),
	.combout(\Selector21~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~8 .lut_mask = 16'h8A80;
defparam \Selector21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
cycloneii_lcell_comb \Selector21~9 (
// Equation(s):
// \Selector21~9_combout  = (\memory|auto_generated|q_a [2] & (((register_AC[2] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(register_AC[2]),
	.datab(\state.execute_AND~regout ),
	.datac(\Selector19~0_combout ),
	.datad(\memory|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Selector21~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~9 .lut_mask = 16'h8F00;
defparam \Selector21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y35_N6
cycloneii_lcell_comb \Selector21~10 (
// Equation(s):
// \Selector21~10_combout  = (\state.execute_ADDI~regout  & ((\Add2~4_combout ) # ((\state.execute_add~regout  & \Add1~4_combout )))) # (!\state.execute_ADDI~regout  & (\state.execute_add~regout  & ((\Add1~4_combout ))))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\state.execute_add~regout ),
	.datac(\Add2~4_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Selector21~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~10 .lut_mask = 16'hECA0;
defparam \Selector21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N18
cycloneii_lcell_comb \Selector21~11 (
// Equation(s):
// \Selector21~11_combout  = (\Selector21~9_combout ) # ((\Selector21~10_combout ) # ((\register_AC[1]~10_combout  & register_AC[6])))

	.dataa(\register_AC[1]~10_combout ),
	.datab(register_AC[6]),
	.datac(\Selector21~9_combout ),
	.datad(\Selector21~10_combout ),
	.cin(gnd),
	.combout(\Selector21~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~11 .lut_mask = 16'hFFF8;
defparam \Selector21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
cycloneii_lcell_comb \Selector21~15 (
// Equation(s):
// \Selector21~15_combout  = (\Selector21~7_combout ) # ((\Selector21~14_combout ) # ((\Selector21~8_combout ) # (\Selector21~11_combout )))

	.dataa(\Selector21~7_combout ),
	.datab(\Selector21~14_combout ),
	.datac(\Selector21~8_combout ),
	.datad(\Selector21~11_combout ),
	.cin(gnd),
	.combout(\Selector21~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~15 .lut_mask = 16'hFFFE;
defparam \Selector21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y35_N17
cycloneii_lcell_ff \register_AC[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector21~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[2]));

// Location: LCFF_X22_Y35_N5
cycloneii_lcell_ff \instruction_register[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[2]));

// Location: LCCOMB_X24_Y32_N22
cycloneii_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = (\ShiftLeft0~0_combout  & (!instruction_register[2] & (\state.execute_LSR~regout  & !instruction_register[3])))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[2]),
	.datac(\state.execute_LSR~regout ),
	.datad(instruction_register[3]),
	.cin(gnd),
	.combout(\Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~6 .lut_mask = 16'h0020;
defparam \Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N16
cycloneii_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = (\Selector10~4_combout  & ((instruction_register[1] & ((\ShiftLeft0~33_combout ))) # (!instruction_register[1] & (\ShiftLeft0~37_combout ))))

	.dataa(\ShiftLeft0~37_combout ),
	.datab(\ShiftLeft0~33_combout ),
	.datac(instruction_register[1]),
	.datad(\Selector10~4_combout ),
	.cin(gnd),
	.combout(\Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~5 .lut_mask = 16'hCA00;
defparam \Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N30
cycloneii_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (instruction_register[0] & (register_AC[12])) # (!instruction_register[0] & ((register_AC[13])))

	.dataa(register_AC[12]),
	.datab(vcc),
	.datac(instruction_register[0]),
	.datad(register_AC[13]),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hAFA0;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N22
cycloneii_lcell_comb \Selector10~6 (
// Equation(s):
// \Selector10~6_combout  = (\register_AC[8]~18_combout  & ((instruction_register[1] & (\Selector10~3_combout )) # (!instruction_register[1] & ((\Selector8~1_combout )))))

	.dataa(\Selector10~3_combout ),
	.datab(instruction_register[1]),
	.datac(\register_AC[8]~18_combout ),
	.datad(\Selector8~1_combout ),
	.cin(gnd),
	.combout(\Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~6 .lut_mask = 16'hB080;
defparam \Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N16
cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (!instruction_register[1] & ((instruction_register[0] & ((register_AC[0]))) # (!instruction_register[0] & (register_AC[1]))))

	.dataa(instruction_register[0]),
	.datab(instruction_register[1]),
	.datac(register_AC[1]),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'h3210;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N24
cycloneii_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = (instruction_register[1] & ((\ShiftLeft0~24_combout ))) # (!instruction_register[1] & (\ShiftLeft0~30_combout ))

	.dataa(vcc),
	.datab(instruction_register[1]),
	.datac(\ShiftLeft0~30_combout ),
	.datad(\ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~36 .lut_mask = 16'hFC30;
defparam \ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y34_N26
cycloneii_lcell_comb \register_AC[8]~20 (
// Equation(s):
// \register_AC[8]~20_combout  = (instruction_register[3] & (\ShiftLeft0~0_combout  & \state.execute_LSL~regout ))

	.dataa(vcc),
	.datab(instruction_register[3]),
	.datac(\ShiftLeft0~0_combout ),
	.datad(\state.execute_LSL~regout ),
	.cin(gnd),
	.combout(\register_AC[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \register_AC[8]~20 .lut_mask = 16'hC000;
defparam \register_AC[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N2
cycloneii_lcell_comb \Selector10~10 (
// Equation(s):
// \Selector10~10_combout  = (\register_AC[8]~20_combout  & ((instruction_register[2] & (\Selector14~1_combout )) # (!instruction_register[2] & ((\ShiftLeft0~36_combout )))))

	.dataa(instruction_register[2]),
	.datab(\Selector14~1_combout ),
	.datac(\ShiftLeft0~36_combout ),
	.datad(\register_AC[8]~20_combout ),
	.cin(gnd),
	.combout(\Selector10~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~10 .lut_mask = 16'hD800;
defparam \Selector10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[13]));
// synopsys translate_off
defparam \entree_Port[13]~I .input_async_reset = "none";
defparam \entree_Port[13]~I .input_power_up = "low";
defparam \entree_Port[13]~I .input_register_mode = "none";
defparam \entree_Port[13]~I .input_sync_reset = "none";
defparam \entree_Port[13]~I .oe_async_reset = "none";
defparam \entree_Port[13]~I .oe_power_up = "low";
defparam \entree_Port[13]~I .oe_register_mode = "none";
defparam \entree_Port[13]~I .oe_sync_reset = "none";
defparam \entree_Port[13]~I .operation_mode = "input";
defparam \entree_Port[13]~I .output_async_reset = "none";
defparam \entree_Port[13]~I .output_power_up = "low";
defparam \entree_Port[13]~I .output_register_mode = "none";
defparam \entree_Port[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N30
cycloneii_lcell_comb \Selector10~13 (
// Equation(s):
// \Selector10~13_combout  = (register_AC[13] & ((\state.execute_OR~regout ) # ((\state.execute_XOR~regout  & !\memory|auto_generated|q_a [13])))) # (!register_AC[13] & (\state.execute_XOR~regout  & ((\memory|auto_generated|q_a [13]))))

	.dataa(\state.execute_XOR~regout ),
	.datab(register_AC[13]),
	.datac(\state.execute_OR~regout ),
	.datad(\memory|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Selector10~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~13 .lut_mask = 16'hE2C8;
defparam \Selector10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N20
cycloneii_lcell_comb \Selector10~17 (
// Equation(s):
// \Selector10~17_combout  = (\Selector10~13_combout ) # ((\entree_Port~combout [13] & ((\state.decode~regout ) # (\state.execute_IN~regout ))))

	.dataa(\state.decode~regout ),
	.datab(\state.execute_IN~regout ),
	.datac(\entree_Port~combout [13]),
	.datad(\Selector10~13_combout ),
	.cin(gnd),
	.combout(\Selector10~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~17 .lut_mask = 16'hFFE0;
defparam \Selector10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N12
cycloneii_lcell_comb \Selector10~11 (
// Equation(s):
// \Selector10~11_combout  = (\memory|auto_generated|q_a [13] & (((register_AC[13] & \state.execute_AND~regout )) # (!\Selector19~0_combout )))

	.dataa(\Selector19~0_combout ),
	.datab(register_AC[13]),
	.datac(\state.execute_AND~regout ),
	.datad(\memory|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Selector10~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~11 .lut_mask = 16'hD500;
defparam \Selector10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N16
cycloneii_lcell_comb \Selector10~14 (
// Equation(s):
// \Selector10~14_combout  = (\Selector10~12_combout ) # ((\Selector10~10_combout ) # ((\Selector10~17_combout ) # (\Selector10~11_combout )))

	.dataa(\Selector10~12_combout ),
	.datab(\Selector10~10_combout ),
	.datac(\Selector10~17_combout ),
	.datad(\Selector10~11_combout ),
	.cin(gnd),
	.combout(\Selector10~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~14 .lut_mask = 16'hFFFE;
defparam \Selector10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N0
cycloneii_lcell_comb \Selector10~9 (
// Equation(s):
// \Selector10~9_combout  = (\state.execute_ADDI~regout  & ((\Add2~26_combout ) # ((\state.execute_add~regout  & \Add1~26_combout )))) # (!\state.execute_ADDI~regout  & (\state.execute_add~regout  & ((\Add1~26_combout ))))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\state.execute_add~regout ),
	.datac(\Add2~26_combout ),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\Selector10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~9 .lut_mask = 16'hECA0;
defparam \Selector10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneii_lcell_comb \Selector10~15 (
// Equation(s):
// \Selector10~15_combout  = (\Selector10~8_combout ) # ((\Selector10~6_combout ) # ((\Selector10~14_combout ) # (\Selector10~9_combout )))

	.dataa(\Selector10~8_combout ),
	.datab(\Selector10~6_combout ),
	.datac(\Selector10~14_combout ),
	.datad(\Selector10~9_combout ),
	.cin(gnd),
	.combout(\Selector10~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~15 .lut_mask = 16'hFFFE;
defparam \Selector10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneii_lcell_comb \Selector10~16 (
// Equation(s):
// \Selector10~16_combout  = (\Selector10~5_combout ) # ((\Selector10~15_combout ) # ((\ShiftLeft0~14_combout  & \Selector9~6_combout )))

	.dataa(\ShiftLeft0~14_combout ),
	.datab(\Selector9~6_combout ),
	.datac(\Selector10~5_combout ),
	.datad(\Selector10~15_combout ),
	.cin(gnd),
	.combout(\Selector10~16_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~16 .lut_mask = 16'hFFF8;
defparam \Selector10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N29
cycloneii_lcell_ff \register_AC[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector10~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[13]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entree_Port[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entree_Port~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entree_Port[1]));
// synopsys translate_off
defparam \entree_Port[1]~I .input_async_reset = "none";
defparam \entree_Port[1]~I .input_power_up = "low";
defparam \entree_Port[1]~I .input_register_mode = "none";
defparam \entree_Port[1]~I .input_sync_reset = "none";
defparam \entree_Port[1]~I .oe_async_reset = "none";
defparam \entree_Port[1]~I .oe_power_up = "low";
defparam \entree_Port[1]~I .oe_register_mode = "none";
defparam \entree_Port[1]~I .oe_sync_reset = "none";
defparam \entree_Port[1]~I .operation_mode = "input";
defparam \entree_Port[1]~I .output_async_reset = "none";
defparam \entree_Port[1]~I .output_power_up = "low";
defparam \entree_Port[1]~I .output_register_mode = "none";
defparam \entree_Port[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneii_lcell_comb \Selector22~7 (
// Equation(s):
// \Selector22~7_combout  = (\state.execute_ADDI~regout  & ((\Add2~2_combout ) # ((\entree_Port~combout [1] & \register_AC[1]~7_combout )))) # (!\state.execute_ADDI~regout  & (\entree_Port~combout [1] & (\register_AC[1]~7_combout )))

	.dataa(\state.execute_ADDI~regout ),
	.datab(\entree_Port~combout [1]),
	.datac(\register_AC[1]~7_combout ),
	.datad(\Add2~2_combout ),
	.cin(gnd),
	.combout(\Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~7 .lut_mask = 16'hEAC0;
defparam \Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N22
cycloneii_lcell_comb \Selector22~8 (
// Equation(s):
// \Selector22~8_combout  = (\Selector22~6_combout ) # ((\Selector22~7_combout ) # ((register_AC[13] & \register_AC[1]~8_combout )))

	.dataa(\Selector22~6_combout ),
	.datab(register_AC[13]),
	.datac(\Selector22~7_combout ),
	.datad(\register_AC[1]~8_combout ),
	.cin(gnd),
	.combout(\Selector22~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~8 .lut_mask = 16'hFEFA;
defparam \Selector22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N8
cycloneii_lcell_comb \Selector22~9 (
// Equation(s):
// \Selector22~9_combout  = (!instruction_register[1] & ((instruction_register[0] & (register_AC[2])) # (!instruction_register[0] & ((register_AC[1])))))

	.dataa(instruction_register[0]),
	.datab(register_AC[2]),
	.datac(register_AC[1]),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector22~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~9 .lut_mask = 16'h00D8;
defparam \Selector22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N14
cycloneii_lcell_comb \Selector22~11 (
// Equation(s):
// \Selector22~11_combout  = (\register_AC[1]~9_combout  & ((\Selector22~9_combout ) # ((\Selector22~10_combout  & instruction_register[1]))))

	.dataa(\Selector22~10_combout ),
	.datab(\Selector22~9_combout ),
	.datac(\register_AC[1]~9_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector22~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~11 .lut_mask = 16'hE0C0;
defparam \Selector22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N14
cycloneii_lcell_comb \Selector22~12 (
// Equation(s):
// \Selector22~12_combout  = (\memory|auto_generated|q_a [1] & (((\state.execute_AND~regout  & register_AC[1])) # (!\Selector19~0_combout )))

	.dataa(\Selector19~0_combout ),
	.datab(\state.execute_AND~regout ),
	.datac(\memory|auto_generated|q_a [1]),
	.datad(register_AC[1]),
	.cin(gnd),
	.combout(\Selector22~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~12 .lut_mask = 16'hD050;
defparam \Selector22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N28
cycloneii_lcell_comb \Selector22~13 (
// Equation(s):
// \Selector22~13_combout  = (\state.execute_add~regout  & ((\Add1~2_combout ) # ((\state.execute_LDI~regout  & instruction_register[1])))) # (!\state.execute_add~regout  & (\state.execute_LDI~regout  & ((instruction_register[1]))))

	.dataa(\state.execute_add~regout ),
	.datab(\state.execute_LDI~regout ),
	.datac(\Add1~2_combout ),
	.datad(instruction_register[1]),
	.cin(gnd),
	.combout(\Selector22~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~13 .lut_mask = 16'hECA0;
defparam \Selector22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N26
cycloneii_lcell_comb \Selector22~14 (
// Equation(s):
// \Selector22~14_combout  = (\Selector22~12_combout ) # ((\Selector22~13_combout ) # ((\register_AC[1]~10_combout  & register_AC[5])))

	.dataa(\register_AC[1]~10_combout ),
	.datab(register_AC[5]),
	.datac(\Selector22~12_combout ),
	.datad(\Selector22~13_combout ),
	.cin(gnd),
	.combout(\Selector22~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~14 .lut_mask = 16'hFFF8;
defparam \Selector22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N24
cycloneii_lcell_comb \Selector22~15 (
// Equation(s):
// \Selector22~15_combout  = (\Selector22~5_combout ) # ((\Selector22~8_combout ) # ((\Selector22~11_combout ) # (\Selector22~14_combout )))

	.dataa(\Selector22~5_combout ),
	.datab(\Selector22~8_combout ),
	.datac(\Selector22~11_combout ),
	.datad(\Selector22~14_combout ),
	.cin(gnd),
	.combout(\Selector22~15_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~15 .lut_mask = 16'hFFFE;
defparam \Selector22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N25
cycloneii_lcell_ff \register_AC[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector22~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_AC[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[1]));

// Location: LCFF_X20_Y35_N31
cycloneii_lcell_ff \instruction_register[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[7]));

// Location: LCCOMB_X20_Y35_N26
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.fetch~regout  & (\Add0~14_combout )) # (!\state.fetch~regout  & (((instruction_register[7] & \state.reset_pc~regout ))))

	.dataa(\Add0~14_combout ),
	.datab(instruction_register[7]),
	.datac(\state.reset_pc~regout ),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hAAC0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N27
cycloneii_lcell_ff \program_counter[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[7]));

// Location: LCCOMB_X20_Y35_N30
cycloneii_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\WideOr3~0_combout  & (\WideOr4~combout  & (instruction_register[7]))) # (!\WideOr3~0_combout  & ((program_counter[7]) # ((\WideOr4~combout  & instruction_register[7]))))

	.dataa(\WideOr3~0_combout ),
	.datab(\WideOr4~combout ),
	.datac(instruction_register[7]),
	.datad(program_counter[7]),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hD5C0;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y35_N11
cycloneii_lcell_ff \instruction_register[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[5]));

// Location: LCCOMB_X20_Y35_N6
cycloneii_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\WideOr3~0_combout  & (\WideOr4~combout  & (instruction_register[5]))) # (!\WideOr3~0_combout  & ((program_counter[5]) # ((\WideOr4~combout  & instruction_register[5]))))

	.dataa(\WideOr3~0_combout ),
	.datab(\WideOr4~combout ),
	.datac(instruction_register[5]),
	.datad(program_counter[5]),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hD5C0;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y35_N9
cycloneii_lcell_ff \instruction_register[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[4]));

// Location: LCCOMB_X21_Y35_N28
cycloneii_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\WideOr4~combout  & ((instruction_register[4]) # ((!\WideOr3~0_combout  & program_counter[4])))) # (!\WideOr4~combout  & (!\WideOr3~0_combout  & ((program_counter[4]))))

	.dataa(\WideOr4~combout ),
	.datab(\WideOr3~0_combout ),
	.datac(instruction_register[4]),
	.datad(program_counter[4]),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hB3A0;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N9
cycloneii_lcell_ff \instruction_register[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[10]));

// Location: LCCOMB_X21_Y33_N14
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!instruction_register[11] & (!instruction_register[10] & !instruction_register[15]))

	.dataa(instruction_register[11]),
	.datab(vcc),
	.datac(instruction_register[10]),
	.datad(instruction_register[15]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h0005;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N16
cycloneii_lcell_comb \program_counter[3]~1 (
// Equation(s):
// \program_counter[3]~1_combout  = (\program_counter[3]~0_combout ) # (((instruction_register[13]) # (!instruction_register[12])) # (!\Mux19~0_combout ))

	.dataa(\program_counter[3]~0_combout ),
	.datab(\Mux19~0_combout ),
	.datac(instruction_register[12]),
	.datad(instruction_register[13]),
	.cin(gnd),
	.combout(\program_counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter[3]~1 .lut_mask = 16'hFFBF;
defparam \program_counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N28
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!register_AC[4] & (!register_AC[6] & (!register_AC[7] & !register_AC[5])))

	.dataa(register_AC[4]),
	.datab(register_AC[6]),
	.datac(register_AC[7]),
	.datad(register_AC[5]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N24
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!register_AC[14] & (!register_AC[13] & (!register_AC[12] & !register_AC[15])))

	.dataa(register_AC[14]),
	.datab(register_AC[13]),
	.datac(register_AC[12]),
	.datad(register_AC[15]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N30
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!register_AC[9] & (!register_AC[10] & (!register_AC[8] & !register_AC[11])))

	.dataa(register_AC[9]),
	.datab(register_AC[10]),
	.datac(register_AC[8]),
	.datad(register_AC[11]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N20
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~2_combout  & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N4
cycloneii_lcell_comb \program_counter[3]~2 (
// Equation(s):
// \program_counter[3]~2_combout  = (\program_counter[3]~1_combout ) # ((!instruction_register[9] & (instruction_register[8] $ (!\Equal0~4_combout ))))

	.dataa(instruction_register[9]),
	.datab(\program_counter[3]~1_combout ),
	.datac(instruction_register[8]),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\program_counter[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter[3]~2 .lut_mask = 16'hDCCD;
defparam \program_counter[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N14
cycloneii_lcell_comb \program_counter[0]~3 (
// Equation(s):
// \program_counter[0]~3_combout  = (!\WideOr0~0_combout  & (!\reset~combout  & ((!\program_counter[3]~2_combout ) # (!\state.decode~regout ))))

	.dataa(\WideOr0~0_combout ),
	.datab(\state.decode~regout ),
	.datac(\program_counter[3]~2_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\program_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \program_counter[0]~3 .lut_mask = 16'h0015;
defparam \program_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N1
cycloneii_lcell_ff \program_counter[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[3]));

// Location: LCCOMB_X21_Y35_N18
cycloneii_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\WideOr4~combout  & ((instruction_register[3]) # ((!\WideOr3~0_combout  & program_counter[3])))) # (!\WideOr4~combout  & (((!\WideOr3~0_combout  & program_counter[3]))))

	.dataa(\WideOr4~combout ),
	.datab(instruction_register[3]),
	.datac(\WideOr3~0_combout ),
	.datad(program_counter[3]),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h8F88;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N31
cycloneii_lcell_ff \instruction_register[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[15]));

// Location: LCCOMB_X21_Y33_N10
cycloneii_lcell_comb \instruction_register[11]~feeder (
// Equation(s):
// \instruction_register[11]~feeder_combout  = \memory|auto_generated|q_a [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memory|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\instruction_register[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction_register[11]~feeder .lut_mask = 16'hFF00;
defparam \instruction_register[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N11
cycloneii_lcell_ff \instruction_register[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instruction_register[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[11]));

// Location: LCCOMB_X21_Y33_N30
cycloneii_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = (!instruction_register[10] & (\state.decode~regout  & (!instruction_register[15] & !instruction_register[11])))

	.dataa(instruction_register[10]),
	.datab(\state.decode~regout ),
	.datac(instruction_register[15]),
	.datad(instruction_register[11]),
	.cin(gnd),
	.combout(\state~34_combout ),
	.cout());
// synopsys translate_off
defparam \state~34 .lut_mask = 16'h0004;
defparam \state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneii_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = (!instruction_register[9] & (!instruction_register[13] & \state~34_combout ))

	.dataa(instruction_register[9]),
	.datab(vcc),
	.datac(instruction_register[13]),
	.datad(\state~34_combout ),
	.cin(gnd),
	.combout(\state~35_combout ),
	.cout());
// synopsys translate_off
defparam \state~35 .lut_mask = 16'h0500;
defparam \state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cycloneii_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = (!instruction_register[12] & (\state~35_combout  & (instruction_register[8] & !instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~36_combout ),
	.cout());
// synopsys translate_off
defparam \state~36 .lut_mask = 16'h0040;
defparam \state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N5
cycloneii_lcell_ff \state.execute_store (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_store~regout ));

// Location: LCCOMB_X22_Y32_N26
cycloneii_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\state.decode~regout  & (\Selector24~2_combout )) # (!\state.decode~regout  & (((!\state.execute_store~regout  & !\state.fetch~regout ))))

	.dataa(\Selector24~2_combout ),
	.datab(\state.execute_store~regout ),
	.datac(\state.fetch~regout ),
	.datad(\state.decode~regout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hAA03;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N27
cycloneii_lcell_ff \state.fetch (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector24~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.fetch~regout ));

// Location: LCCOMB_X21_Y35_N30
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.fetch~regout  & (((\Add0~4_combout )))) # (!\state.fetch~regout  & (\state.reset_pc~regout  & ((instruction_register[2]))))

	.dataa(\state.reset_pc~regout ),
	.datab(\state.fetch~regout ),
	.datac(\Add0~4_combout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hE2C0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N31
cycloneii_lcell_ff \program_counter[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[2]));

// Location: LCCOMB_X21_Y35_N16
cycloneii_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\WideOr4~combout  & ((instruction_register[2]) # ((program_counter[2] & !\WideOr3~0_combout )))) # (!\WideOr4~combout  & (program_counter[2] & (!\WideOr3~0_combout )))

	.dataa(\WideOr4~combout ),
	.datab(program_counter[2]),
	.datac(\WideOr3~0_combout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hAE0C;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y35_N3
cycloneii_lcell_ff \instruction_register[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[1]));

// Location: LCCOMB_X20_Y35_N4
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\state.fetch~regout  & (\Add0~2_combout )) # (!\state.fetch~regout  & (((instruction_register[1] & \state.reset_pc~regout ))))

	.dataa(\Add0~2_combout ),
	.datab(instruction_register[1]),
	.datac(\state.reset_pc~regout ),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hAAC0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N5
cycloneii_lcell_ff \program_counter[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[1]));

// Location: LCCOMB_X20_Y35_N0
cycloneii_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\WideOr3~0_combout  & (((instruction_register[1] & \WideOr4~combout )))) # (!\WideOr3~0_combout  & ((program_counter[1]) # ((instruction_register[1] & \WideOr4~combout ))))

	.dataa(\WideOr3~0_combout ),
	.datab(program_counter[1]),
	.datac(instruction_register[1]),
	.datad(\WideOr4~combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hF444;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N19
cycloneii_lcell_ff \instruction_register[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[13]));

// Location: LCCOMB_X21_Y32_N16
cycloneii_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = (!instruction_register[12] & (!instruction_register[13] & (instruction_register[9] & \state~34_combout )))

	.dataa(instruction_register[12]),
	.datab(instruction_register[13]),
	.datac(instruction_register[9]),
	.datad(\state~34_combout ),
	.cin(gnd),
	.combout(\state~37_combout ),
	.cout());
// synopsys translate_off
defparam \state~37 .lut_mask = 16'h1000;
defparam \state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneii_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = (\state~37_combout  & (instruction_register[8] & !instruction_register[14]))

	.dataa(vcc),
	.datab(\state~37_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~38_combout ),
	.cout());
// synopsys translate_off
defparam \state~38 .lut_mask = 16'h00C0;
defparam \state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N31
cycloneii_lcell_ff \state.execute_jump (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_jump~regout ));

// Location: LCCOMB_X21_Y35_N4
cycloneii_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\state.execute_store~regout ) # ((\state.execute_jump~regout ) # ((\state.decode~regout ) # (!\state.reset_pc~regout )))

	.dataa(\state.execute_store~regout ),
	.datab(\state.execute_jump~regout ),
	.datac(\state.decode~regout ),
	.datad(\state.reset_pc~regout ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'hFEFF;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y35_N22
cycloneii_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\WideOr4~combout  & ((instruction_register[0]) # ((!\WideOr3~0_combout  & program_counter[0])))) # (!\WideOr4~combout  & (((!\WideOr3~0_combout  & program_counter[0]))))

	.dataa(\WideOr4~combout ),
	.datab(instruction_register[0]),
	.datac(\WideOr3~0_combout ),
	.datad(program_counter[0]),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'h8F88;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y35_N7
cycloneii_lcell_ff \instruction_register[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[3]));

// Location: LCCOMB_X24_Y32_N2
cycloneii_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = (!instruction_register[3] & \ShiftLeft0~0_combout )

	.dataa(vcc),
	.datab(instruction_register[3]),
	.datac(vcc),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~3 .lut_mask = 16'h3300;
defparam \Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N22
cycloneii_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = (\state.execute_ROR~regout  & (((instruction_register[2] & !\Selector23~2_combout )) # (!\Selector23~3_combout )))

	.dataa(instruction_register[2]),
	.datab(\Selector23~3_combout ),
	.datac(\state.execute_ROR~regout ),
	.datad(\Selector23~2_combout ),
	.cin(gnd),
	.combout(\Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~4 .lut_mask = 16'h30B0;
defparam \Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N8
cycloneii_lcell_comb \Selector23~5 (
// Equation(s):
// \Selector23~5_combout  = (\state.execute_ROL~regout  & (((\state.execute_AND~regout  & \memory|auto_generated|q_a [0])) # (!\Selector23~3_combout ))) # (!\state.execute_ROL~regout  & (\state.execute_AND~regout  & (\memory|auto_generated|q_a [0])))

	.dataa(\state.execute_ROL~regout ),
	.datab(\state.execute_AND~regout ),
	.datac(\memory|auto_generated|q_a [0]),
	.datad(\Selector23~3_combout ),
	.cin(gnd),
	.combout(\Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~5 .lut_mask = 16'hC0EA;
defparam \Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N0
cycloneii_lcell_comb \Selector23~7 (
// Equation(s):
// \Selector23~7_combout  = (\Selector23~5_combout ) # ((\Selector23~6_combout  & (\Selector23~2_combout  & !instruction_register[2])))

	.dataa(\Selector23~6_combout ),
	.datab(\Selector23~2_combout ),
	.datac(\Selector23~5_combout ),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~7 .lut_mask = 16'hF0F8;
defparam \Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N14
cycloneii_lcell_comb \Selector23~9 (
// Equation(s):
// \Selector23~9_combout  = (register_AC[0] & (((\Selector23~4_combout ) # (\Selector23~7_combout )) # (!\Selector23~8_combout )))

	.dataa(\Selector23~8_combout ),
	.datab(\Selector23~4_combout ),
	.datac(register_AC[0]),
	.datad(\Selector23~7_combout ),
	.cin(gnd),
	.combout(\Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~9 .lut_mask = 16'hF0D0;
defparam \Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneii_lcell_comb \Selector23~10 (
// Equation(s):
// \Selector23~10_combout  = (\ShiftLeft0~0_combout  & (instruction_register[3] & (instruction_register[2] & \state.execute_LSR~regout )))

	.dataa(\ShiftLeft0~0_combout ),
	.datab(instruction_register[3]),
	.datac(instruction_register[2]),
	.datad(\state.execute_LSR~regout ),
	.cin(gnd),
	.combout(\Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~10 .lut_mask = 16'h8000;
defparam \Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneii_lcell_comb \Selector23~11 (
// Equation(s):
// \Selector23~11_combout  = (\ShiftLeft0~5_combout  & ((\Selector23~10_combout ) # ((\Selector23~25_combout  & \ShiftLeft0~2_combout )))) # (!\ShiftLeft0~5_combout  & (\Selector23~25_combout  & (\ShiftLeft0~2_combout )))

	.dataa(\ShiftLeft0~5_combout ),
	.datab(\Selector23~25_combout ),
	.datac(\ShiftLeft0~2_combout ),
	.datad(\Selector23~10_combout ),
	.cin(gnd),
	.combout(\Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~11 .lut_mask = 16'hEAC0;
defparam \Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N2
cycloneii_lcell_comb \Selector23~17 (
// Equation(s):
// \Selector23~17_combout  = (instruction_register[2] & (!instruction_register[3] & (\Selector23~2_combout  & \ShiftLeft0~0_combout )))

	.dataa(instruction_register[2]),
	.datab(instruction_register[3]),
	.datac(\Selector23~2_combout ),
	.datad(\ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\Selector23~17_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~17 .lut_mask = 16'h2000;
defparam \Selector23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N28
cycloneii_lcell_comb \Selector23~18 (
// Equation(s):
// \Selector23~18_combout  = (\Selector23~16_combout ) # ((register_AC[4] & (\state.execute_ROR~regout  & \Selector23~17_combout )))

	.dataa(\Selector23~16_combout ),
	.datab(register_AC[4]),
	.datac(\state.execute_ROR~regout ),
	.datad(\Selector23~17_combout ),
	.cin(gnd),
	.combout(\Selector23~18_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~18 .lut_mask = 16'hEAAA;
defparam \Selector23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N4
cycloneii_lcell_comb \Selector23~21 (
// Equation(s):
// \Selector23~21_combout  = (\memory|auto_generated|q_a [0] & ((\state.execute_OR~regout ) # (\state.execute_load~regout )))

	.dataa(\state.execute_OR~regout ),
	.datab(\state.execute_load~regout ),
	.datac(\memory|auto_generated|q_a [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector23~21_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~21 .lut_mask = 16'hE0E0;
defparam \Selector23~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N2
cycloneii_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = (instruction_register[0] & (register_AC[15])) # (!instruction_register[0] & ((register_AC[0])))

	.dataa(vcc),
	.datab(register_AC[15]),
	.datac(instruction_register[0]),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~2 .lut_mask = 16'hCFC0;
defparam \Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y34_N0
cycloneii_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = (instruction_register[2] & (((instruction_register[1])))) # (!instruction_register[2] & ((instruction_register[1] & ((\Mux61~1_combout ))) # (!instruction_register[1] & (\Mux61~2_combout ))))

	.dataa(instruction_register[2]),
	.datab(\Mux61~2_combout ),
	.datac(instruction_register[1]),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~9 .lut_mask = 16'hF4A4;
defparam \ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N20
cycloneii_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = (\ShiftLeft0~9_combout  & (((register_AC[0]) # (!instruction_register[2])))) # (!\ShiftLeft0~9_combout  & (\Mux61~0_combout  & ((instruction_register[2]))))

	.dataa(\Mux61~0_combout ),
	.datab(\ShiftLeft0~9_combout ),
	.datac(register_AC[0]),
	.datad(instruction_register[2]),
	.cin(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftLeft0~10 .lut_mask = 16'hE2CC;
defparam \ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N26
cycloneii_lcell_comb \Selector23~19 (
// Equation(s):
// \Selector23~19_combout  = (\Add1~0_combout  & ((\state.execute_add~regout ) # (\state.execute_XOR~regout )))

	.dataa(vcc),
	.datab(\state.execute_add~regout ),
	.datac(\state.execute_XOR~regout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Selector23~19_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~19 .lut_mask = 16'hFC00;
defparam \Selector23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N30
cycloneii_lcell_comb \Selector23~20 (
// Equation(s):
// \Selector23~20_combout  = (\Selector23~19_combout ) # ((\state.execute_ROL~regout  & (\Selector23~3_combout  & \ShiftLeft0~10_combout )))

	.dataa(\state.execute_ROL~regout ),
	.datab(\Selector23~3_combout ),
	.datac(\ShiftLeft0~10_combout ),
	.datad(\Selector23~19_combout ),
	.cin(gnd),
	.combout(\Selector23~20_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~20 .lut_mask = 16'hFF80;
defparam \Selector23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N10
cycloneii_lcell_comb \Selector23~23 (
// Equation(s):
// \Selector23~23_combout  = (\Selector23~22_combout ) # ((\Selector23~18_combout ) # ((\Selector23~21_combout ) # (\Selector23~20_combout )))

	.dataa(\Selector23~22_combout ),
	.datab(\Selector23~18_combout ),
	.datac(\Selector23~21_combout ),
	.datad(\Selector23~20_combout ),
	.cin(gnd),
	.combout(\Selector23~23_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~23 .lut_mask = 16'hFFFE;
defparam \Selector23~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y35_N16
cycloneii_lcell_comb \Selector23~24 (
// Equation(s):
// \Selector23~24_combout  = (\Selector23~15_combout ) # ((\Selector23~9_combout ) # ((\Selector23~11_combout ) # (\Selector23~23_combout )))

	.dataa(\Selector23~15_combout ),
	.datab(\Selector23~9_combout ),
	.datac(\Selector23~11_combout ),
	.datad(\Selector23~23_combout ),
	.cin(gnd),
	.combout(\Selector23~24_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~24 .lut_mask = 16'hFFFE;
defparam \Selector23~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y35_N17
cycloneii_lcell_ff \register_AC[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector23~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_AC[0]));

// Location: LCFF_X22_Y35_N1
cycloneii_lcell_ff \instruction_register[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instruction_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(instruction_register[0]));

// Location: LCCOMB_X21_Y35_N12
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\state.fetch~regout  & (\Add0~0_combout )) # (!\state.fetch~regout  & (((\state.reset_pc~regout  & instruction_register[0]))))

	.dataa(\Add0~0_combout ),
	.datab(\state.reset_pc~regout ),
	.datac(instruction_register[0]),
	.datad(\state.fetch~regout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hAAC0;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y35_N13
cycloneii_lcell_ff \program_counter[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\program_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(program_counter[0]));

// Location: LCCOMB_X32_Y35_N4
cycloneii_lcell_comb \sortie_Port[0]~feeder (
// Equation(s):
// \sortie_Port[0]~feeder_combout  = register_AC[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[0]),
	.cin(gnd),
	.combout(\sortie_Port[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[0]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cycloneii_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = (instruction_register[12] & (\state~35_combout  & (instruction_register[8] & instruction_register[14])))

	.dataa(instruction_register[12]),
	.datab(\state~35_combout ),
	.datac(instruction_register[8]),
	.datad(instruction_register[14]),
	.cin(gnd),
	.combout(\state~45_combout ),
	.cout());
// synopsys translate_off
defparam \state~45 .lut_mask = 16'h8000;
defparam \state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y32_N13
cycloneii_lcell_ff \state.execute_OUT (
	.clk(\clock~clkctrl_outclk ),
	.datain(\state~45_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state.execute_OUT~regout ));

// Location: LCCOMB_X22_Y32_N22
cycloneii_lcell_comb \sortie_Port[0]~0 (
// Equation(s):
// \sortie_Port[0]~0_combout  = (!\reset~combout  & \state.execute_OUT~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\state.execute_OUT~regout ),
	.cin(gnd),
	.combout(\sortie_Port[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[0]~0 .lut_mask = 16'h0F00;
defparam \sortie_Port[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N5
cycloneii_lcell_ff \sortie_Port[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[0]));

// Location: LCCOMB_X32_Y35_N10
cycloneii_lcell_comb \sortie_Port[1]~feeder (
// Equation(s):
// \sortie_Port[1]~feeder_combout  = register_AC[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[1]),
	.cin(gnd),
	.combout(\sortie_Port[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[1]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N11
cycloneii_lcell_ff \sortie_Port[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[1]));

// Location: LCCOMB_X32_Y35_N16
cycloneii_lcell_comb \sortie_Port[2]~feeder (
// Equation(s):
// \sortie_Port[2]~feeder_combout  = register_AC[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[2]),
	.cin(gnd),
	.combout(\sortie_Port[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[2]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N17
cycloneii_lcell_ff \sortie_Port[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[2]));

// Location: LCCOMB_X22_Y32_N20
cycloneii_lcell_comb \sortie_Port[3]~feeder (
// Equation(s):
// \sortie_Port[3]~feeder_combout  = register_AC[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[3]),
	.cin(gnd),
	.combout(\sortie_Port[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[3]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N21
cycloneii_lcell_ff \sortie_Port[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[3]));

// Location: LCCOMB_X32_Y35_N18
cycloneii_lcell_comb \sortie_Port[4]~feeder (
// Equation(s):
// \sortie_Port[4]~feeder_combout  = register_AC[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[4]),
	.cin(gnd),
	.combout(\sortie_Port[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[4]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N19
cycloneii_lcell_ff \sortie_Port[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[4]));

// Location: LCCOMB_X28_Y33_N16
cycloneii_lcell_comb \sortie_Port[5]~feeder (
// Equation(s):
// \sortie_Port[5]~feeder_combout  = register_AC[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[5]),
	.cin(gnd),
	.combout(\sortie_Port[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[5]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N17
cycloneii_lcell_ff \sortie_Port[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[5]));

// Location: LCCOMB_X32_Y35_N8
cycloneii_lcell_comb \sortie_Port[6]~feeder (
// Equation(s):
// \sortie_Port[6]~feeder_combout  = register_AC[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[6]),
	.cin(gnd),
	.combout(\sortie_Port[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[6]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N9
cycloneii_lcell_ff \sortie_Port[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[6]));

// Location: LCFF_X23_Y33_N29
cycloneii_lcell_ff \sortie_Port[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(register_AC[7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[7]));

// Location: LCFF_X23_Y33_N3
cycloneii_lcell_ff \sortie_Port[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(register_AC[8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[8]));

// Location: LCFF_X22_Y35_N27
cycloneii_lcell_ff \sortie_Port[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(register_AC[9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[9]));

// Location: LCFF_X22_Y35_N21
cycloneii_lcell_ff \sortie_Port[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(register_AC[10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[10]));

// Location: LCFF_X23_Y33_N5
cycloneii_lcell_ff \sortie_Port[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(register_AC[11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[11]));

// Location: LCFF_X28_Y33_N23
cycloneii_lcell_ff \sortie_Port[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(register_AC[12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[12]));

// Location: LCCOMB_X28_Y33_N12
cycloneii_lcell_comb \sortie_Port[13]~feeder (
// Equation(s):
// \sortie_Port[13]~feeder_combout  = register_AC[13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[13]),
	.cin(gnd),
	.combout(\sortie_Port[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[13]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N13
cycloneii_lcell_ff \sortie_Port[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[13]));

// Location: LCCOMB_X28_Y33_N6
cycloneii_lcell_comb \sortie_Port[14]~feeder (
// Equation(s):
// \sortie_Port[14]~feeder_combout  = register_AC[14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[14]),
	.cin(gnd),
	.combout(\sortie_Port[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[14]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N7
cycloneii_lcell_ff \sortie_Port[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[14]));

// Location: LCCOMB_X32_Y35_N22
cycloneii_lcell_comb \sortie_Port[15]~feeder (
// Equation(s):
// \sortie_Port[15]~feeder_combout  = register_AC[15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(register_AC[15]),
	.cin(gnd),
	.combout(\sortie_Port[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sortie_Port[15]~feeder .lut_mask = 16'hFF00;
defparam \sortie_Port[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y35_N23
cycloneii_lcell_ff \sortie_Port[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\sortie_Port[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sortie_Port[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(sortie_Port[15]));

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[0]~I (
	.datain(program_counter[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[0]));
// synopsys translate_off
defparam \program_counter_out[0]~I .input_async_reset = "none";
defparam \program_counter_out[0]~I .input_power_up = "low";
defparam \program_counter_out[0]~I .input_register_mode = "none";
defparam \program_counter_out[0]~I .input_sync_reset = "none";
defparam \program_counter_out[0]~I .oe_async_reset = "none";
defparam \program_counter_out[0]~I .oe_power_up = "low";
defparam \program_counter_out[0]~I .oe_register_mode = "none";
defparam \program_counter_out[0]~I .oe_sync_reset = "none";
defparam \program_counter_out[0]~I .operation_mode = "output";
defparam \program_counter_out[0]~I .output_async_reset = "none";
defparam \program_counter_out[0]~I .output_power_up = "low";
defparam \program_counter_out[0]~I .output_register_mode = "none";
defparam \program_counter_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[1]~I (
	.datain(program_counter[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[1]));
// synopsys translate_off
defparam \program_counter_out[1]~I .input_async_reset = "none";
defparam \program_counter_out[1]~I .input_power_up = "low";
defparam \program_counter_out[1]~I .input_register_mode = "none";
defparam \program_counter_out[1]~I .input_sync_reset = "none";
defparam \program_counter_out[1]~I .oe_async_reset = "none";
defparam \program_counter_out[1]~I .oe_power_up = "low";
defparam \program_counter_out[1]~I .oe_register_mode = "none";
defparam \program_counter_out[1]~I .oe_sync_reset = "none";
defparam \program_counter_out[1]~I .operation_mode = "output";
defparam \program_counter_out[1]~I .output_async_reset = "none";
defparam \program_counter_out[1]~I .output_power_up = "low";
defparam \program_counter_out[1]~I .output_register_mode = "none";
defparam \program_counter_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[2]~I (
	.datain(program_counter[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[2]));
// synopsys translate_off
defparam \program_counter_out[2]~I .input_async_reset = "none";
defparam \program_counter_out[2]~I .input_power_up = "low";
defparam \program_counter_out[2]~I .input_register_mode = "none";
defparam \program_counter_out[2]~I .input_sync_reset = "none";
defparam \program_counter_out[2]~I .oe_async_reset = "none";
defparam \program_counter_out[2]~I .oe_power_up = "low";
defparam \program_counter_out[2]~I .oe_register_mode = "none";
defparam \program_counter_out[2]~I .oe_sync_reset = "none";
defparam \program_counter_out[2]~I .operation_mode = "output";
defparam \program_counter_out[2]~I .output_async_reset = "none";
defparam \program_counter_out[2]~I .output_power_up = "low";
defparam \program_counter_out[2]~I .output_register_mode = "none";
defparam \program_counter_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[3]~I (
	.datain(program_counter[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[3]));
// synopsys translate_off
defparam \program_counter_out[3]~I .input_async_reset = "none";
defparam \program_counter_out[3]~I .input_power_up = "low";
defparam \program_counter_out[3]~I .input_register_mode = "none";
defparam \program_counter_out[3]~I .input_sync_reset = "none";
defparam \program_counter_out[3]~I .oe_async_reset = "none";
defparam \program_counter_out[3]~I .oe_power_up = "low";
defparam \program_counter_out[3]~I .oe_register_mode = "none";
defparam \program_counter_out[3]~I .oe_sync_reset = "none";
defparam \program_counter_out[3]~I .operation_mode = "output";
defparam \program_counter_out[3]~I .output_async_reset = "none";
defparam \program_counter_out[3]~I .output_power_up = "low";
defparam \program_counter_out[3]~I .output_register_mode = "none";
defparam \program_counter_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[4]~I (
	.datain(program_counter[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[4]));
// synopsys translate_off
defparam \program_counter_out[4]~I .input_async_reset = "none";
defparam \program_counter_out[4]~I .input_power_up = "low";
defparam \program_counter_out[4]~I .input_register_mode = "none";
defparam \program_counter_out[4]~I .input_sync_reset = "none";
defparam \program_counter_out[4]~I .oe_async_reset = "none";
defparam \program_counter_out[4]~I .oe_power_up = "low";
defparam \program_counter_out[4]~I .oe_register_mode = "none";
defparam \program_counter_out[4]~I .oe_sync_reset = "none";
defparam \program_counter_out[4]~I .operation_mode = "output";
defparam \program_counter_out[4]~I .output_async_reset = "none";
defparam \program_counter_out[4]~I .output_power_up = "low";
defparam \program_counter_out[4]~I .output_register_mode = "none";
defparam \program_counter_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[5]~I (
	.datain(program_counter[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[5]));
// synopsys translate_off
defparam \program_counter_out[5]~I .input_async_reset = "none";
defparam \program_counter_out[5]~I .input_power_up = "low";
defparam \program_counter_out[5]~I .input_register_mode = "none";
defparam \program_counter_out[5]~I .input_sync_reset = "none";
defparam \program_counter_out[5]~I .oe_async_reset = "none";
defparam \program_counter_out[5]~I .oe_power_up = "low";
defparam \program_counter_out[5]~I .oe_register_mode = "none";
defparam \program_counter_out[5]~I .oe_sync_reset = "none";
defparam \program_counter_out[5]~I .operation_mode = "output";
defparam \program_counter_out[5]~I .output_async_reset = "none";
defparam \program_counter_out[5]~I .output_power_up = "low";
defparam \program_counter_out[5]~I .output_register_mode = "none";
defparam \program_counter_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[6]~I (
	.datain(program_counter[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[6]));
// synopsys translate_off
defparam \program_counter_out[6]~I .input_async_reset = "none";
defparam \program_counter_out[6]~I .input_power_up = "low";
defparam \program_counter_out[6]~I .input_register_mode = "none";
defparam \program_counter_out[6]~I .input_sync_reset = "none";
defparam \program_counter_out[6]~I .oe_async_reset = "none";
defparam \program_counter_out[6]~I .oe_power_up = "low";
defparam \program_counter_out[6]~I .oe_register_mode = "none";
defparam \program_counter_out[6]~I .oe_sync_reset = "none";
defparam \program_counter_out[6]~I .operation_mode = "output";
defparam \program_counter_out[6]~I .output_async_reset = "none";
defparam \program_counter_out[6]~I .output_power_up = "low";
defparam \program_counter_out[6]~I .output_register_mode = "none";
defparam \program_counter_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \program_counter_out[7]~I (
	.datain(program_counter[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(program_counter_out[7]));
// synopsys translate_off
defparam \program_counter_out[7]~I .input_async_reset = "none";
defparam \program_counter_out[7]~I .input_power_up = "low";
defparam \program_counter_out[7]~I .input_register_mode = "none";
defparam \program_counter_out[7]~I .input_sync_reset = "none";
defparam \program_counter_out[7]~I .oe_async_reset = "none";
defparam \program_counter_out[7]~I .oe_power_up = "low";
defparam \program_counter_out[7]~I .oe_register_mode = "none";
defparam \program_counter_out[7]~I .oe_sync_reset = "none";
defparam \program_counter_out[7]~I .operation_mode = "output";
defparam \program_counter_out[7]~I .output_async_reset = "none";
defparam \program_counter_out[7]~I .output_power_up = "low";
defparam \program_counter_out[7]~I .output_register_mode = "none";
defparam \program_counter_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[0]~I (
	.datain(register_AC[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[0]));
// synopsys translate_off
defparam \register_AC_out[0]~I .input_async_reset = "none";
defparam \register_AC_out[0]~I .input_power_up = "low";
defparam \register_AC_out[0]~I .input_register_mode = "none";
defparam \register_AC_out[0]~I .input_sync_reset = "none";
defparam \register_AC_out[0]~I .oe_async_reset = "none";
defparam \register_AC_out[0]~I .oe_power_up = "low";
defparam \register_AC_out[0]~I .oe_register_mode = "none";
defparam \register_AC_out[0]~I .oe_sync_reset = "none";
defparam \register_AC_out[0]~I .operation_mode = "output";
defparam \register_AC_out[0]~I .output_async_reset = "none";
defparam \register_AC_out[0]~I .output_power_up = "low";
defparam \register_AC_out[0]~I .output_register_mode = "none";
defparam \register_AC_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[1]~I (
	.datain(register_AC[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[1]));
// synopsys translate_off
defparam \register_AC_out[1]~I .input_async_reset = "none";
defparam \register_AC_out[1]~I .input_power_up = "low";
defparam \register_AC_out[1]~I .input_register_mode = "none";
defparam \register_AC_out[1]~I .input_sync_reset = "none";
defparam \register_AC_out[1]~I .oe_async_reset = "none";
defparam \register_AC_out[1]~I .oe_power_up = "low";
defparam \register_AC_out[1]~I .oe_register_mode = "none";
defparam \register_AC_out[1]~I .oe_sync_reset = "none";
defparam \register_AC_out[1]~I .operation_mode = "output";
defparam \register_AC_out[1]~I .output_async_reset = "none";
defparam \register_AC_out[1]~I .output_power_up = "low";
defparam \register_AC_out[1]~I .output_register_mode = "none";
defparam \register_AC_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[2]~I (
	.datain(register_AC[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[2]));
// synopsys translate_off
defparam \register_AC_out[2]~I .input_async_reset = "none";
defparam \register_AC_out[2]~I .input_power_up = "low";
defparam \register_AC_out[2]~I .input_register_mode = "none";
defparam \register_AC_out[2]~I .input_sync_reset = "none";
defparam \register_AC_out[2]~I .oe_async_reset = "none";
defparam \register_AC_out[2]~I .oe_power_up = "low";
defparam \register_AC_out[2]~I .oe_register_mode = "none";
defparam \register_AC_out[2]~I .oe_sync_reset = "none";
defparam \register_AC_out[2]~I .operation_mode = "output";
defparam \register_AC_out[2]~I .output_async_reset = "none";
defparam \register_AC_out[2]~I .output_power_up = "low";
defparam \register_AC_out[2]~I .output_register_mode = "none";
defparam \register_AC_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[3]~I (
	.datain(register_AC[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[3]));
// synopsys translate_off
defparam \register_AC_out[3]~I .input_async_reset = "none";
defparam \register_AC_out[3]~I .input_power_up = "low";
defparam \register_AC_out[3]~I .input_register_mode = "none";
defparam \register_AC_out[3]~I .input_sync_reset = "none";
defparam \register_AC_out[3]~I .oe_async_reset = "none";
defparam \register_AC_out[3]~I .oe_power_up = "low";
defparam \register_AC_out[3]~I .oe_register_mode = "none";
defparam \register_AC_out[3]~I .oe_sync_reset = "none";
defparam \register_AC_out[3]~I .operation_mode = "output";
defparam \register_AC_out[3]~I .output_async_reset = "none";
defparam \register_AC_out[3]~I .output_power_up = "low";
defparam \register_AC_out[3]~I .output_register_mode = "none";
defparam \register_AC_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[4]~I (
	.datain(register_AC[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[4]));
// synopsys translate_off
defparam \register_AC_out[4]~I .input_async_reset = "none";
defparam \register_AC_out[4]~I .input_power_up = "low";
defparam \register_AC_out[4]~I .input_register_mode = "none";
defparam \register_AC_out[4]~I .input_sync_reset = "none";
defparam \register_AC_out[4]~I .oe_async_reset = "none";
defparam \register_AC_out[4]~I .oe_power_up = "low";
defparam \register_AC_out[4]~I .oe_register_mode = "none";
defparam \register_AC_out[4]~I .oe_sync_reset = "none";
defparam \register_AC_out[4]~I .operation_mode = "output";
defparam \register_AC_out[4]~I .output_async_reset = "none";
defparam \register_AC_out[4]~I .output_power_up = "low";
defparam \register_AC_out[4]~I .output_register_mode = "none";
defparam \register_AC_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[5]~I (
	.datain(register_AC[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[5]));
// synopsys translate_off
defparam \register_AC_out[5]~I .input_async_reset = "none";
defparam \register_AC_out[5]~I .input_power_up = "low";
defparam \register_AC_out[5]~I .input_register_mode = "none";
defparam \register_AC_out[5]~I .input_sync_reset = "none";
defparam \register_AC_out[5]~I .oe_async_reset = "none";
defparam \register_AC_out[5]~I .oe_power_up = "low";
defparam \register_AC_out[5]~I .oe_register_mode = "none";
defparam \register_AC_out[5]~I .oe_sync_reset = "none";
defparam \register_AC_out[5]~I .operation_mode = "output";
defparam \register_AC_out[5]~I .output_async_reset = "none";
defparam \register_AC_out[5]~I .output_power_up = "low";
defparam \register_AC_out[5]~I .output_register_mode = "none";
defparam \register_AC_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[6]~I (
	.datain(register_AC[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[6]));
// synopsys translate_off
defparam \register_AC_out[6]~I .input_async_reset = "none";
defparam \register_AC_out[6]~I .input_power_up = "low";
defparam \register_AC_out[6]~I .input_register_mode = "none";
defparam \register_AC_out[6]~I .input_sync_reset = "none";
defparam \register_AC_out[6]~I .oe_async_reset = "none";
defparam \register_AC_out[6]~I .oe_power_up = "low";
defparam \register_AC_out[6]~I .oe_register_mode = "none";
defparam \register_AC_out[6]~I .oe_sync_reset = "none";
defparam \register_AC_out[6]~I .operation_mode = "output";
defparam \register_AC_out[6]~I .output_async_reset = "none";
defparam \register_AC_out[6]~I .output_power_up = "low";
defparam \register_AC_out[6]~I .output_register_mode = "none";
defparam \register_AC_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[7]~I (
	.datain(register_AC[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[7]));
// synopsys translate_off
defparam \register_AC_out[7]~I .input_async_reset = "none";
defparam \register_AC_out[7]~I .input_power_up = "low";
defparam \register_AC_out[7]~I .input_register_mode = "none";
defparam \register_AC_out[7]~I .input_sync_reset = "none";
defparam \register_AC_out[7]~I .oe_async_reset = "none";
defparam \register_AC_out[7]~I .oe_power_up = "low";
defparam \register_AC_out[7]~I .oe_register_mode = "none";
defparam \register_AC_out[7]~I .oe_sync_reset = "none";
defparam \register_AC_out[7]~I .operation_mode = "output";
defparam \register_AC_out[7]~I .output_async_reset = "none";
defparam \register_AC_out[7]~I .output_power_up = "low";
defparam \register_AC_out[7]~I .output_register_mode = "none";
defparam \register_AC_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[8]~I (
	.datain(register_AC[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[8]));
// synopsys translate_off
defparam \register_AC_out[8]~I .input_async_reset = "none";
defparam \register_AC_out[8]~I .input_power_up = "low";
defparam \register_AC_out[8]~I .input_register_mode = "none";
defparam \register_AC_out[8]~I .input_sync_reset = "none";
defparam \register_AC_out[8]~I .oe_async_reset = "none";
defparam \register_AC_out[8]~I .oe_power_up = "low";
defparam \register_AC_out[8]~I .oe_register_mode = "none";
defparam \register_AC_out[8]~I .oe_sync_reset = "none";
defparam \register_AC_out[8]~I .operation_mode = "output";
defparam \register_AC_out[8]~I .output_async_reset = "none";
defparam \register_AC_out[8]~I .output_power_up = "low";
defparam \register_AC_out[8]~I .output_register_mode = "none";
defparam \register_AC_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[9]~I (
	.datain(register_AC[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[9]));
// synopsys translate_off
defparam \register_AC_out[9]~I .input_async_reset = "none";
defparam \register_AC_out[9]~I .input_power_up = "low";
defparam \register_AC_out[9]~I .input_register_mode = "none";
defparam \register_AC_out[9]~I .input_sync_reset = "none";
defparam \register_AC_out[9]~I .oe_async_reset = "none";
defparam \register_AC_out[9]~I .oe_power_up = "low";
defparam \register_AC_out[9]~I .oe_register_mode = "none";
defparam \register_AC_out[9]~I .oe_sync_reset = "none";
defparam \register_AC_out[9]~I .operation_mode = "output";
defparam \register_AC_out[9]~I .output_async_reset = "none";
defparam \register_AC_out[9]~I .output_power_up = "low";
defparam \register_AC_out[9]~I .output_register_mode = "none";
defparam \register_AC_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[10]~I (
	.datain(register_AC[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[10]));
// synopsys translate_off
defparam \register_AC_out[10]~I .input_async_reset = "none";
defparam \register_AC_out[10]~I .input_power_up = "low";
defparam \register_AC_out[10]~I .input_register_mode = "none";
defparam \register_AC_out[10]~I .input_sync_reset = "none";
defparam \register_AC_out[10]~I .oe_async_reset = "none";
defparam \register_AC_out[10]~I .oe_power_up = "low";
defparam \register_AC_out[10]~I .oe_register_mode = "none";
defparam \register_AC_out[10]~I .oe_sync_reset = "none";
defparam \register_AC_out[10]~I .operation_mode = "output";
defparam \register_AC_out[10]~I .output_async_reset = "none";
defparam \register_AC_out[10]~I .output_power_up = "low";
defparam \register_AC_out[10]~I .output_register_mode = "none";
defparam \register_AC_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[11]~I (
	.datain(register_AC[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[11]));
// synopsys translate_off
defparam \register_AC_out[11]~I .input_async_reset = "none";
defparam \register_AC_out[11]~I .input_power_up = "low";
defparam \register_AC_out[11]~I .input_register_mode = "none";
defparam \register_AC_out[11]~I .input_sync_reset = "none";
defparam \register_AC_out[11]~I .oe_async_reset = "none";
defparam \register_AC_out[11]~I .oe_power_up = "low";
defparam \register_AC_out[11]~I .oe_register_mode = "none";
defparam \register_AC_out[11]~I .oe_sync_reset = "none";
defparam \register_AC_out[11]~I .operation_mode = "output";
defparam \register_AC_out[11]~I .output_async_reset = "none";
defparam \register_AC_out[11]~I .output_power_up = "low";
defparam \register_AC_out[11]~I .output_register_mode = "none";
defparam \register_AC_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[12]~I (
	.datain(register_AC[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[12]));
// synopsys translate_off
defparam \register_AC_out[12]~I .input_async_reset = "none";
defparam \register_AC_out[12]~I .input_power_up = "low";
defparam \register_AC_out[12]~I .input_register_mode = "none";
defparam \register_AC_out[12]~I .input_sync_reset = "none";
defparam \register_AC_out[12]~I .oe_async_reset = "none";
defparam \register_AC_out[12]~I .oe_power_up = "low";
defparam \register_AC_out[12]~I .oe_register_mode = "none";
defparam \register_AC_out[12]~I .oe_sync_reset = "none";
defparam \register_AC_out[12]~I .operation_mode = "output";
defparam \register_AC_out[12]~I .output_async_reset = "none";
defparam \register_AC_out[12]~I .output_power_up = "low";
defparam \register_AC_out[12]~I .output_register_mode = "none";
defparam \register_AC_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[13]~I (
	.datain(register_AC[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[13]));
// synopsys translate_off
defparam \register_AC_out[13]~I .input_async_reset = "none";
defparam \register_AC_out[13]~I .input_power_up = "low";
defparam \register_AC_out[13]~I .input_register_mode = "none";
defparam \register_AC_out[13]~I .input_sync_reset = "none";
defparam \register_AC_out[13]~I .oe_async_reset = "none";
defparam \register_AC_out[13]~I .oe_power_up = "low";
defparam \register_AC_out[13]~I .oe_register_mode = "none";
defparam \register_AC_out[13]~I .oe_sync_reset = "none";
defparam \register_AC_out[13]~I .operation_mode = "output";
defparam \register_AC_out[13]~I .output_async_reset = "none";
defparam \register_AC_out[13]~I .output_power_up = "low";
defparam \register_AC_out[13]~I .output_register_mode = "none";
defparam \register_AC_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[14]~I (
	.datain(register_AC[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[14]));
// synopsys translate_off
defparam \register_AC_out[14]~I .input_async_reset = "none";
defparam \register_AC_out[14]~I .input_power_up = "low";
defparam \register_AC_out[14]~I .input_register_mode = "none";
defparam \register_AC_out[14]~I .input_sync_reset = "none";
defparam \register_AC_out[14]~I .oe_async_reset = "none";
defparam \register_AC_out[14]~I .oe_power_up = "low";
defparam \register_AC_out[14]~I .oe_register_mode = "none";
defparam \register_AC_out[14]~I .oe_sync_reset = "none";
defparam \register_AC_out[14]~I .operation_mode = "output";
defparam \register_AC_out[14]~I .output_async_reset = "none";
defparam \register_AC_out[14]~I .output_power_up = "low";
defparam \register_AC_out[14]~I .output_register_mode = "none";
defparam \register_AC_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \register_AC_out[15]~I (
	.datain(register_AC[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(register_AC_out[15]));
// synopsys translate_off
defparam \register_AC_out[15]~I .input_async_reset = "none";
defparam \register_AC_out[15]~I .input_power_up = "low";
defparam \register_AC_out[15]~I .input_register_mode = "none";
defparam \register_AC_out[15]~I .input_sync_reset = "none";
defparam \register_AC_out[15]~I .oe_async_reset = "none";
defparam \register_AC_out[15]~I .oe_power_up = "low";
defparam \register_AC_out[15]~I .oe_register_mode = "none";
defparam \register_AC_out[15]~I .oe_sync_reset = "none";
defparam \register_AC_out[15]~I .operation_mode = "output";
defparam \register_AC_out[15]~I .output_async_reset = "none";
defparam \register_AC_out[15]~I .output_power_up = "low";
defparam \register_AC_out[15]~I .output_register_mode = "none";
defparam \register_AC_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[0]~I (
	.datain(\memory|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[0]));
// synopsys translate_off
defparam \memory_data_register_out[0]~I .input_async_reset = "none";
defparam \memory_data_register_out[0]~I .input_power_up = "low";
defparam \memory_data_register_out[0]~I .input_register_mode = "none";
defparam \memory_data_register_out[0]~I .input_sync_reset = "none";
defparam \memory_data_register_out[0]~I .oe_async_reset = "none";
defparam \memory_data_register_out[0]~I .oe_power_up = "low";
defparam \memory_data_register_out[0]~I .oe_register_mode = "none";
defparam \memory_data_register_out[0]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[0]~I .operation_mode = "output";
defparam \memory_data_register_out[0]~I .output_async_reset = "none";
defparam \memory_data_register_out[0]~I .output_power_up = "low";
defparam \memory_data_register_out[0]~I .output_register_mode = "none";
defparam \memory_data_register_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[1]~I (
	.datain(\memory|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[1]));
// synopsys translate_off
defparam \memory_data_register_out[1]~I .input_async_reset = "none";
defparam \memory_data_register_out[1]~I .input_power_up = "low";
defparam \memory_data_register_out[1]~I .input_register_mode = "none";
defparam \memory_data_register_out[1]~I .input_sync_reset = "none";
defparam \memory_data_register_out[1]~I .oe_async_reset = "none";
defparam \memory_data_register_out[1]~I .oe_power_up = "low";
defparam \memory_data_register_out[1]~I .oe_register_mode = "none";
defparam \memory_data_register_out[1]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[1]~I .operation_mode = "output";
defparam \memory_data_register_out[1]~I .output_async_reset = "none";
defparam \memory_data_register_out[1]~I .output_power_up = "low";
defparam \memory_data_register_out[1]~I .output_register_mode = "none";
defparam \memory_data_register_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[2]~I (
	.datain(\memory|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[2]));
// synopsys translate_off
defparam \memory_data_register_out[2]~I .input_async_reset = "none";
defparam \memory_data_register_out[2]~I .input_power_up = "low";
defparam \memory_data_register_out[2]~I .input_register_mode = "none";
defparam \memory_data_register_out[2]~I .input_sync_reset = "none";
defparam \memory_data_register_out[2]~I .oe_async_reset = "none";
defparam \memory_data_register_out[2]~I .oe_power_up = "low";
defparam \memory_data_register_out[2]~I .oe_register_mode = "none";
defparam \memory_data_register_out[2]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[2]~I .operation_mode = "output";
defparam \memory_data_register_out[2]~I .output_async_reset = "none";
defparam \memory_data_register_out[2]~I .output_power_up = "low";
defparam \memory_data_register_out[2]~I .output_register_mode = "none";
defparam \memory_data_register_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[3]~I (
	.datain(\memory|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[3]));
// synopsys translate_off
defparam \memory_data_register_out[3]~I .input_async_reset = "none";
defparam \memory_data_register_out[3]~I .input_power_up = "low";
defparam \memory_data_register_out[3]~I .input_register_mode = "none";
defparam \memory_data_register_out[3]~I .input_sync_reset = "none";
defparam \memory_data_register_out[3]~I .oe_async_reset = "none";
defparam \memory_data_register_out[3]~I .oe_power_up = "low";
defparam \memory_data_register_out[3]~I .oe_register_mode = "none";
defparam \memory_data_register_out[3]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[3]~I .operation_mode = "output";
defparam \memory_data_register_out[3]~I .output_async_reset = "none";
defparam \memory_data_register_out[3]~I .output_power_up = "low";
defparam \memory_data_register_out[3]~I .output_register_mode = "none";
defparam \memory_data_register_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[4]~I (
	.datain(\memory|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[4]));
// synopsys translate_off
defparam \memory_data_register_out[4]~I .input_async_reset = "none";
defparam \memory_data_register_out[4]~I .input_power_up = "low";
defparam \memory_data_register_out[4]~I .input_register_mode = "none";
defparam \memory_data_register_out[4]~I .input_sync_reset = "none";
defparam \memory_data_register_out[4]~I .oe_async_reset = "none";
defparam \memory_data_register_out[4]~I .oe_power_up = "low";
defparam \memory_data_register_out[4]~I .oe_register_mode = "none";
defparam \memory_data_register_out[4]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[4]~I .operation_mode = "output";
defparam \memory_data_register_out[4]~I .output_async_reset = "none";
defparam \memory_data_register_out[4]~I .output_power_up = "low";
defparam \memory_data_register_out[4]~I .output_register_mode = "none";
defparam \memory_data_register_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[5]~I (
	.datain(\memory|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[5]));
// synopsys translate_off
defparam \memory_data_register_out[5]~I .input_async_reset = "none";
defparam \memory_data_register_out[5]~I .input_power_up = "low";
defparam \memory_data_register_out[5]~I .input_register_mode = "none";
defparam \memory_data_register_out[5]~I .input_sync_reset = "none";
defparam \memory_data_register_out[5]~I .oe_async_reset = "none";
defparam \memory_data_register_out[5]~I .oe_power_up = "low";
defparam \memory_data_register_out[5]~I .oe_register_mode = "none";
defparam \memory_data_register_out[5]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[5]~I .operation_mode = "output";
defparam \memory_data_register_out[5]~I .output_async_reset = "none";
defparam \memory_data_register_out[5]~I .output_power_up = "low";
defparam \memory_data_register_out[5]~I .output_register_mode = "none";
defparam \memory_data_register_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[6]~I (
	.datain(\memory|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[6]));
// synopsys translate_off
defparam \memory_data_register_out[6]~I .input_async_reset = "none";
defparam \memory_data_register_out[6]~I .input_power_up = "low";
defparam \memory_data_register_out[6]~I .input_register_mode = "none";
defparam \memory_data_register_out[6]~I .input_sync_reset = "none";
defparam \memory_data_register_out[6]~I .oe_async_reset = "none";
defparam \memory_data_register_out[6]~I .oe_power_up = "low";
defparam \memory_data_register_out[6]~I .oe_register_mode = "none";
defparam \memory_data_register_out[6]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[6]~I .operation_mode = "output";
defparam \memory_data_register_out[6]~I .output_async_reset = "none";
defparam \memory_data_register_out[6]~I .output_power_up = "low";
defparam \memory_data_register_out[6]~I .output_register_mode = "none";
defparam \memory_data_register_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[7]~I (
	.datain(\memory|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[7]));
// synopsys translate_off
defparam \memory_data_register_out[7]~I .input_async_reset = "none";
defparam \memory_data_register_out[7]~I .input_power_up = "low";
defparam \memory_data_register_out[7]~I .input_register_mode = "none";
defparam \memory_data_register_out[7]~I .input_sync_reset = "none";
defparam \memory_data_register_out[7]~I .oe_async_reset = "none";
defparam \memory_data_register_out[7]~I .oe_power_up = "low";
defparam \memory_data_register_out[7]~I .oe_register_mode = "none";
defparam \memory_data_register_out[7]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[7]~I .operation_mode = "output";
defparam \memory_data_register_out[7]~I .output_async_reset = "none";
defparam \memory_data_register_out[7]~I .output_power_up = "low";
defparam \memory_data_register_out[7]~I .output_register_mode = "none";
defparam \memory_data_register_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[8]~I (
	.datain(\memory|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[8]));
// synopsys translate_off
defparam \memory_data_register_out[8]~I .input_async_reset = "none";
defparam \memory_data_register_out[8]~I .input_power_up = "low";
defparam \memory_data_register_out[8]~I .input_register_mode = "none";
defparam \memory_data_register_out[8]~I .input_sync_reset = "none";
defparam \memory_data_register_out[8]~I .oe_async_reset = "none";
defparam \memory_data_register_out[8]~I .oe_power_up = "low";
defparam \memory_data_register_out[8]~I .oe_register_mode = "none";
defparam \memory_data_register_out[8]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[8]~I .operation_mode = "output";
defparam \memory_data_register_out[8]~I .output_async_reset = "none";
defparam \memory_data_register_out[8]~I .output_power_up = "low";
defparam \memory_data_register_out[8]~I .output_register_mode = "none";
defparam \memory_data_register_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[9]~I (
	.datain(\memory|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[9]));
// synopsys translate_off
defparam \memory_data_register_out[9]~I .input_async_reset = "none";
defparam \memory_data_register_out[9]~I .input_power_up = "low";
defparam \memory_data_register_out[9]~I .input_register_mode = "none";
defparam \memory_data_register_out[9]~I .input_sync_reset = "none";
defparam \memory_data_register_out[9]~I .oe_async_reset = "none";
defparam \memory_data_register_out[9]~I .oe_power_up = "low";
defparam \memory_data_register_out[9]~I .oe_register_mode = "none";
defparam \memory_data_register_out[9]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[9]~I .operation_mode = "output";
defparam \memory_data_register_out[9]~I .output_async_reset = "none";
defparam \memory_data_register_out[9]~I .output_power_up = "low";
defparam \memory_data_register_out[9]~I .output_register_mode = "none";
defparam \memory_data_register_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[10]~I (
	.datain(\memory|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[10]));
// synopsys translate_off
defparam \memory_data_register_out[10]~I .input_async_reset = "none";
defparam \memory_data_register_out[10]~I .input_power_up = "low";
defparam \memory_data_register_out[10]~I .input_register_mode = "none";
defparam \memory_data_register_out[10]~I .input_sync_reset = "none";
defparam \memory_data_register_out[10]~I .oe_async_reset = "none";
defparam \memory_data_register_out[10]~I .oe_power_up = "low";
defparam \memory_data_register_out[10]~I .oe_register_mode = "none";
defparam \memory_data_register_out[10]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[10]~I .operation_mode = "output";
defparam \memory_data_register_out[10]~I .output_async_reset = "none";
defparam \memory_data_register_out[10]~I .output_power_up = "low";
defparam \memory_data_register_out[10]~I .output_register_mode = "none";
defparam \memory_data_register_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[11]~I (
	.datain(\memory|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[11]));
// synopsys translate_off
defparam \memory_data_register_out[11]~I .input_async_reset = "none";
defparam \memory_data_register_out[11]~I .input_power_up = "low";
defparam \memory_data_register_out[11]~I .input_register_mode = "none";
defparam \memory_data_register_out[11]~I .input_sync_reset = "none";
defparam \memory_data_register_out[11]~I .oe_async_reset = "none";
defparam \memory_data_register_out[11]~I .oe_power_up = "low";
defparam \memory_data_register_out[11]~I .oe_register_mode = "none";
defparam \memory_data_register_out[11]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[11]~I .operation_mode = "output";
defparam \memory_data_register_out[11]~I .output_async_reset = "none";
defparam \memory_data_register_out[11]~I .output_power_up = "low";
defparam \memory_data_register_out[11]~I .output_register_mode = "none";
defparam \memory_data_register_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[12]~I (
	.datain(\memory|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[12]));
// synopsys translate_off
defparam \memory_data_register_out[12]~I .input_async_reset = "none";
defparam \memory_data_register_out[12]~I .input_power_up = "low";
defparam \memory_data_register_out[12]~I .input_register_mode = "none";
defparam \memory_data_register_out[12]~I .input_sync_reset = "none";
defparam \memory_data_register_out[12]~I .oe_async_reset = "none";
defparam \memory_data_register_out[12]~I .oe_power_up = "low";
defparam \memory_data_register_out[12]~I .oe_register_mode = "none";
defparam \memory_data_register_out[12]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[12]~I .operation_mode = "output";
defparam \memory_data_register_out[12]~I .output_async_reset = "none";
defparam \memory_data_register_out[12]~I .output_power_up = "low";
defparam \memory_data_register_out[12]~I .output_register_mode = "none";
defparam \memory_data_register_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[13]~I (
	.datain(\memory|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[13]));
// synopsys translate_off
defparam \memory_data_register_out[13]~I .input_async_reset = "none";
defparam \memory_data_register_out[13]~I .input_power_up = "low";
defparam \memory_data_register_out[13]~I .input_register_mode = "none";
defparam \memory_data_register_out[13]~I .input_sync_reset = "none";
defparam \memory_data_register_out[13]~I .oe_async_reset = "none";
defparam \memory_data_register_out[13]~I .oe_power_up = "low";
defparam \memory_data_register_out[13]~I .oe_register_mode = "none";
defparam \memory_data_register_out[13]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[13]~I .operation_mode = "output";
defparam \memory_data_register_out[13]~I .output_async_reset = "none";
defparam \memory_data_register_out[13]~I .output_power_up = "low";
defparam \memory_data_register_out[13]~I .output_register_mode = "none";
defparam \memory_data_register_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[14]~I (
	.datain(\memory|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[14]));
// synopsys translate_off
defparam \memory_data_register_out[14]~I .input_async_reset = "none";
defparam \memory_data_register_out[14]~I .input_power_up = "low";
defparam \memory_data_register_out[14]~I .input_register_mode = "none";
defparam \memory_data_register_out[14]~I .input_sync_reset = "none";
defparam \memory_data_register_out[14]~I .oe_async_reset = "none";
defparam \memory_data_register_out[14]~I .oe_power_up = "low";
defparam \memory_data_register_out[14]~I .oe_register_mode = "none";
defparam \memory_data_register_out[14]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[14]~I .operation_mode = "output";
defparam \memory_data_register_out[14]~I .output_async_reset = "none";
defparam \memory_data_register_out[14]~I .output_power_up = "low";
defparam \memory_data_register_out[14]~I .output_register_mode = "none";
defparam \memory_data_register_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_data_register_out[15]~I (
	.datain(\memory|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_data_register_out[15]));
// synopsys translate_off
defparam \memory_data_register_out[15]~I .input_async_reset = "none";
defparam \memory_data_register_out[15]~I .input_power_up = "low";
defparam \memory_data_register_out[15]~I .input_register_mode = "none";
defparam \memory_data_register_out[15]~I .input_sync_reset = "none";
defparam \memory_data_register_out[15]~I .oe_async_reset = "none";
defparam \memory_data_register_out[15]~I .oe_power_up = "low";
defparam \memory_data_register_out[15]~I .oe_register_mode = "none";
defparam \memory_data_register_out[15]~I .oe_sync_reset = "none";
defparam \memory_data_register_out[15]~I .operation_mode = "output";
defparam \memory_data_register_out[15]~I .output_async_reset = "none";
defparam \memory_data_register_out[15]~I .output_power_up = "low";
defparam \memory_data_register_out[15]~I .output_register_mode = "none";
defparam \memory_data_register_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[0]~I (
	.datain(\Selector32~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[0]));
// synopsys translate_off
defparam \memory_address_register_out[0]~I .input_async_reset = "none";
defparam \memory_address_register_out[0]~I .input_power_up = "low";
defparam \memory_address_register_out[0]~I .input_register_mode = "none";
defparam \memory_address_register_out[0]~I .input_sync_reset = "none";
defparam \memory_address_register_out[0]~I .oe_async_reset = "none";
defparam \memory_address_register_out[0]~I .oe_power_up = "low";
defparam \memory_address_register_out[0]~I .oe_register_mode = "none";
defparam \memory_address_register_out[0]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[0]~I .operation_mode = "output";
defparam \memory_address_register_out[0]~I .output_async_reset = "none";
defparam \memory_address_register_out[0]~I .output_power_up = "low";
defparam \memory_address_register_out[0]~I .output_register_mode = "none";
defparam \memory_address_register_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[1]~I (
	.datain(\Selector31~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[1]));
// synopsys translate_off
defparam \memory_address_register_out[1]~I .input_async_reset = "none";
defparam \memory_address_register_out[1]~I .input_power_up = "low";
defparam \memory_address_register_out[1]~I .input_register_mode = "none";
defparam \memory_address_register_out[1]~I .input_sync_reset = "none";
defparam \memory_address_register_out[1]~I .oe_async_reset = "none";
defparam \memory_address_register_out[1]~I .oe_power_up = "low";
defparam \memory_address_register_out[1]~I .oe_register_mode = "none";
defparam \memory_address_register_out[1]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[1]~I .operation_mode = "output";
defparam \memory_address_register_out[1]~I .output_async_reset = "none";
defparam \memory_address_register_out[1]~I .output_power_up = "low";
defparam \memory_address_register_out[1]~I .output_register_mode = "none";
defparam \memory_address_register_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[2]~I (
	.datain(\Selector30~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[2]));
// synopsys translate_off
defparam \memory_address_register_out[2]~I .input_async_reset = "none";
defparam \memory_address_register_out[2]~I .input_power_up = "low";
defparam \memory_address_register_out[2]~I .input_register_mode = "none";
defparam \memory_address_register_out[2]~I .input_sync_reset = "none";
defparam \memory_address_register_out[2]~I .oe_async_reset = "none";
defparam \memory_address_register_out[2]~I .oe_power_up = "low";
defparam \memory_address_register_out[2]~I .oe_register_mode = "none";
defparam \memory_address_register_out[2]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[2]~I .operation_mode = "output";
defparam \memory_address_register_out[2]~I .output_async_reset = "none";
defparam \memory_address_register_out[2]~I .output_power_up = "low";
defparam \memory_address_register_out[2]~I .output_register_mode = "none";
defparam \memory_address_register_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[3]~I (
	.datain(\Selector29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[3]));
// synopsys translate_off
defparam \memory_address_register_out[3]~I .input_async_reset = "none";
defparam \memory_address_register_out[3]~I .input_power_up = "low";
defparam \memory_address_register_out[3]~I .input_register_mode = "none";
defparam \memory_address_register_out[3]~I .input_sync_reset = "none";
defparam \memory_address_register_out[3]~I .oe_async_reset = "none";
defparam \memory_address_register_out[3]~I .oe_power_up = "low";
defparam \memory_address_register_out[3]~I .oe_register_mode = "none";
defparam \memory_address_register_out[3]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[3]~I .operation_mode = "output";
defparam \memory_address_register_out[3]~I .output_async_reset = "none";
defparam \memory_address_register_out[3]~I .output_power_up = "low";
defparam \memory_address_register_out[3]~I .output_register_mode = "none";
defparam \memory_address_register_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[4]~I (
	.datain(\Selector28~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[4]));
// synopsys translate_off
defparam \memory_address_register_out[4]~I .input_async_reset = "none";
defparam \memory_address_register_out[4]~I .input_power_up = "low";
defparam \memory_address_register_out[4]~I .input_register_mode = "none";
defparam \memory_address_register_out[4]~I .input_sync_reset = "none";
defparam \memory_address_register_out[4]~I .oe_async_reset = "none";
defparam \memory_address_register_out[4]~I .oe_power_up = "low";
defparam \memory_address_register_out[4]~I .oe_register_mode = "none";
defparam \memory_address_register_out[4]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[4]~I .operation_mode = "output";
defparam \memory_address_register_out[4]~I .output_async_reset = "none";
defparam \memory_address_register_out[4]~I .output_power_up = "low";
defparam \memory_address_register_out[4]~I .output_register_mode = "none";
defparam \memory_address_register_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[5]~I (
	.datain(\Selector27~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[5]));
// synopsys translate_off
defparam \memory_address_register_out[5]~I .input_async_reset = "none";
defparam \memory_address_register_out[5]~I .input_power_up = "low";
defparam \memory_address_register_out[5]~I .input_register_mode = "none";
defparam \memory_address_register_out[5]~I .input_sync_reset = "none";
defparam \memory_address_register_out[5]~I .oe_async_reset = "none";
defparam \memory_address_register_out[5]~I .oe_power_up = "low";
defparam \memory_address_register_out[5]~I .oe_register_mode = "none";
defparam \memory_address_register_out[5]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[5]~I .operation_mode = "output";
defparam \memory_address_register_out[5]~I .output_async_reset = "none";
defparam \memory_address_register_out[5]~I .output_power_up = "low";
defparam \memory_address_register_out[5]~I .output_register_mode = "none";
defparam \memory_address_register_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[6]~I (
	.datain(\Selector26~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[6]));
// synopsys translate_off
defparam \memory_address_register_out[6]~I .input_async_reset = "none";
defparam \memory_address_register_out[6]~I .input_power_up = "low";
defparam \memory_address_register_out[6]~I .input_register_mode = "none";
defparam \memory_address_register_out[6]~I .input_sync_reset = "none";
defparam \memory_address_register_out[6]~I .oe_async_reset = "none";
defparam \memory_address_register_out[6]~I .oe_power_up = "low";
defparam \memory_address_register_out[6]~I .oe_register_mode = "none";
defparam \memory_address_register_out[6]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[6]~I .operation_mode = "output";
defparam \memory_address_register_out[6]~I .output_async_reset = "none";
defparam \memory_address_register_out[6]~I .output_power_up = "low";
defparam \memory_address_register_out[6]~I .output_register_mode = "none";
defparam \memory_address_register_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_address_register_out[7]~I (
	.datain(\Selector25~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_address_register_out[7]));
// synopsys translate_off
defparam \memory_address_register_out[7]~I .input_async_reset = "none";
defparam \memory_address_register_out[7]~I .input_power_up = "low";
defparam \memory_address_register_out[7]~I .input_register_mode = "none";
defparam \memory_address_register_out[7]~I .input_sync_reset = "none";
defparam \memory_address_register_out[7]~I .oe_async_reset = "none";
defparam \memory_address_register_out[7]~I .oe_power_up = "low";
defparam \memory_address_register_out[7]~I .oe_register_mode = "none";
defparam \memory_address_register_out[7]~I .oe_sync_reset = "none";
defparam \memory_address_register_out[7]~I .operation_mode = "output";
defparam \memory_address_register_out[7]~I .output_async_reset = "none";
defparam \memory_address_register_out[7]~I .output_power_up = "low";
defparam \memory_address_register_out[7]~I .output_register_mode = "none";
defparam \memory_address_register_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memory_write_out~I (
	.datain(\state.execute_store~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memory_write_out));
// synopsys translate_off
defparam \memory_write_out~I .input_async_reset = "none";
defparam \memory_write_out~I .input_power_up = "low";
defparam \memory_write_out~I .input_register_mode = "none";
defparam \memory_write_out~I .input_sync_reset = "none";
defparam \memory_write_out~I .oe_async_reset = "none";
defparam \memory_write_out~I .oe_power_up = "low";
defparam \memory_write_out~I .oe_register_mode = "none";
defparam \memory_write_out~I .oe_sync_reset = "none";
defparam \memory_write_out~I .operation_mode = "output";
defparam \memory_write_out~I .output_async_reset = "none";
defparam \memory_write_out~I .output_power_up = "low";
defparam \memory_write_out~I .output_register_mode = "none";
defparam \memory_write_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[0]~I (
	.datain(instruction_register[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[0]));
// synopsys translate_off
defparam \instruction_register_out[0]~I .input_async_reset = "none";
defparam \instruction_register_out[0]~I .input_power_up = "low";
defparam \instruction_register_out[0]~I .input_register_mode = "none";
defparam \instruction_register_out[0]~I .input_sync_reset = "none";
defparam \instruction_register_out[0]~I .oe_async_reset = "none";
defparam \instruction_register_out[0]~I .oe_power_up = "low";
defparam \instruction_register_out[0]~I .oe_register_mode = "none";
defparam \instruction_register_out[0]~I .oe_sync_reset = "none";
defparam \instruction_register_out[0]~I .operation_mode = "output";
defparam \instruction_register_out[0]~I .output_async_reset = "none";
defparam \instruction_register_out[0]~I .output_power_up = "low";
defparam \instruction_register_out[0]~I .output_register_mode = "none";
defparam \instruction_register_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[1]~I (
	.datain(instruction_register[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[1]));
// synopsys translate_off
defparam \instruction_register_out[1]~I .input_async_reset = "none";
defparam \instruction_register_out[1]~I .input_power_up = "low";
defparam \instruction_register_out[1]~I .input_register_mode = "none";
defparam \instruction_register_out[1]~I .input_sync_reset = "none";
defparam \instruction_register_out[1]~I .oe_async_reset = "none";
defparam \instruction_register_out[1]~I .oe_power_up = "low";
defparam \instruction_register_out[1]~I .oe_register_mode = "none";
defparam \instruction_register_out[1]~I .oe_sync_reset = "none";
defparam \instruction_register_out[1]~I .operation_mode = "output";
defparam \instruction_register_out[1]~I .output_async_reset = "none";
defparam \instruction_register_out[1]~I .output_power_up = "low";
defparam \instruction_register_out[1]~I .output_register_mode = "none";
defparam \instruction_register_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[2]~I (
	.datain(instruction_register[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[2]));
// synopsys translate_off
defparam \instruction_register_out[2]~I .input_async_reset = "none";
defparam \instruction_register_out[2]~I .input_power_up = "low";
defparam \instruction_register_out[2]~I .input_register_mode = "none";
defparam \instruction_register_out[2]~I .input_sync_reset = "none";
defparam \instruction_register_out[2]~I .oe_async_reset = "none";
defparam \instruction_register_out[2]~I .oe_power_up = "low";
defparam \instruction_register_out[2]~I .oe_register_mode = "none";
defparam \instruction_register_out[2]~I .oe_sync_reset = "none";
defparam \instruction_register_out[2]~I .operation_mode = "output";
defparam \instruction_register_out[2]~I .output_async_reset = "none";
defparam \instruction_register_out[2]~I .output_power_up = "low";
defparam \instruction_register_out[2]~I .output_register_mode = "none";
defparam \instruction_register_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[3]~I (
	.datain(instruction_register[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[3]));
// synopsys translate_off
defparam \instruction_register_out[3]~I .input_async_reset = "none";
defparam \instruction_register_out[3]~I .input_power_up = "low";
defparam \instruction_register_out[3]~I .input_register_mode = "none";
defparam \instruction_register_out[3]~I .input_sync_reset = "none";
defparam \instruction_register_out[3]~I .oe_async_reset = "none";
defparam \instruction_register_out[3]~I .oe_power_up = "low";
defparam \instruction_register_out[3]~I .oe_register_mode = "none";
defparam \instruction_register_out[3]~I .oe_sync_reset = "none";
defparam \instruction_register_out[3]~I .operation_mode = "output";
defparam \instruction_register_out[3]~I .output_async_reset = "none";
defparam \instruction_register_out[3]~I .output_power_up = "low";
defparam \instruction_register_out[3]~I .output_register_mode = "none";
defparam \instruction_register_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[4]~I (
	.datain(instruction_register[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[4]));
// synopsys translate_off
defparam \instruction_register_out[4]~I .input_async_reset = "none";
defparam \instruction_register_out[4]~I .input_power_up = "low";
defparam \instruction_register_out[4]~I .input_register_mode = "none";
defparam \instruction_register_out[4]~I .input_sync_reset = "none";
defparam \instruction_register_out[4]~I .oe_async_reset = "none";
defparam \instruction_register_out[4]~I .oe_power_up = "low";
defparam \instruction_register_out[4]~I .oe_register_mode = "none";
defparam \instruction_register_out[4]~I .oe_sync_reset = "none";
defparam \instruction_register_out[4]~I .operation_mode = "output";
defparam \instruction_register_out[4]~I .output_async_reset = "none";
defparam \instruction_register_out[4]~I .output_power_up = "low";
defparam \instruction_register_out[4]~I .output_register_mode = "none";
defparam \instruction_register_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[5]~I (
	.datain(instruction_register[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[5]));
// synopsys translate_off
defparam \instruction_register_out[5]~I .input_async_reset = "none";
defparam \instruction_register_out[5]~I .input_power_up = "low";
defparam \instruction_register_out[5]~I .input_register_mode = "none";
defparam \instruction_register_out[5]~I .input_sync_reset = "none";
defparam \instruction_register_out[5]~I .oe_async_reset = "none";
defparam \instruction_register_out[5]~I .oe_power_up = "low";
defparam \instruction_register_out[5]~I .oe_register_mode = "none";
defparam \instruction_register_out[5]~I .oe_sync_reset = "none";
defparam \instruction_register_out[5]~I .operation_mode = "output";
defparam \instruction_register_out[5]~I .output_async_reset = "none";
defparam \instruction_register_out[5]~I .output_power_up = "low";
defparam \instruction_register_out[5]~I .output_register_mode = "none";
defparam \instruction_register_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[6]~I (
	.datain(instruction_register[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[6]));
// synopsys translate_off
defparam \instruction_register_out[6]~I .input_async_reset = "none";
defparam \instruction_register_out[6]~I .input_power_up = "low";
defparam \instruction_register_out[6]~I .input_register_mode = "none";
defparam \instruction_register_out[6]~I .input_sync_reset = "none";
defparam \instruction_register_out[6]~I .oe_async_reset = "none";
defparam \instruction_register_out[6]~I .oe_power_up = "low";
defparam \instruction_register_out[6]~I .oe_register_mode = "none";
defparam \instruction_register_out[6]~I .oe_sync_reset = "none";
defparam \instruction_register_out[6]~I .operation_mode = "output";
defparam \instruction_register_out[6]~I .output_async_reset = "none";
defparam \instruction_register_out[6]~I .output_power_up = "low";
defparam \instruction_register_out[6]~I .output_register_mode = "none";
defparam \instruction_register_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[7]~I (
	.datain(instruction_register[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[7]));
// synopsys translate_off
defparam \instruction_register_out[7]~I .input_async_reset = "none";
defparam \instruction_register_out[7]~I .input_power_up = "low";
defparam \instruction_register_out[7]~I .input_register_mode = "none";
defparam \instruction_register_out[7]~I .input_sync_reset = "none";
defparam \instruction_register_out[7]~I .oe_async_reset = "none";
defparam \instruction_register_out[7]~I .oe_power_up = "low";
defparam \instruction_register_out[7]~I .oe_register_mode = "none";
defparam \instruction_register_out[7]~I .oe_sync_reset = "none";
defparam \instruction_register_out[7]~I .operation_mode = "output";
defparam \instruction_register_out[7]~I .output_async_reset = "none";
defparam \instruction_register_out[7]~I .output_power_up = "low";
defparam \instruction_register_out[7]~I .output_register_mode = "none";
defparam \instruction_register_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[8]~I (
	.datain(instruction_register[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[8]));
// synopsys translate_off
defparam \instruction_register_out[8]~I .input_async_reset = "none";
defparam \instruction_register_out[8]~I .input_power_up = "low";
defparam \instruction_register_out[8]~I .input_register_mode = "none";
defparam \instruction_register_out[8]~I .input_sync_reset = "none";
defparam \instruction_register_out[8]~I .oe_async_reset = "none";
defparam \instruction_register_out[8]~I .oe_power_up = "low";
defparam \instruction_register_out[8]~I .oe_register_mode = "none";
defparam \instruction_register_out[8]~I .oe_sync_reset = "none";
defparam \instruction_register_out[8]~I .operation_mode = "output";
defparam \instruction_register_out[8]~I .output_async_reset = "none";
defparam \instruction_register_out[8]~I .output_power_up = "low";
defparam \instruction_register_out[8]~I .output_register_mode = "none";
defparam \instruction_register_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[9]~I (
	.datain(instruction_register[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[9]));
// synopsys translate_off
defparam \instruction_register_out[9]~I .input_async_reset = "none";
defparam \instruction_register_out[9]~I .input_power_up = "low";
defparam \instruction_register_out[9]~I .input_register_mode = "none";
defparam \instruction_register_out[9]~I .input_sync_reset = "none";
defparam \instruction_register_out[9]~I .oe_async_reset = "none";
defparam \instruction_register_out[9]~I .oe_power_up = "low";
defparam \instruction_register_out[9]~I .oe_register_mode = "none";
defparam \instruction_register_out[9]~I .oe_sync_reset = "none";
defparam \instruction_register_out[9]~I .operation_mode = "output";
defparam \instruction_register_out[9]~I .output_async_reset = "none";
defparam \instruction_register_out[9]~I .output_power_up = "low";
defparam \instruction_register_out[9]~I .output_register_mode = "none";
defparam \instruction_register_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[10]~I (
	.datain(instruction_register[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[10]));
// synopsys translate_off
defparam \instruction_register_out[10]~I .input_async_reset = "none";
defparam \instruction_register_out[10]~I .input_power_up = "low";
defparam \instruction_register_out[10]~I .input_register_mode = "none";
defparam \instruction_register_out[10]~I .input_sync_reset = "none";
defparam \instruction_register_out[10]~I .oe_async_reset = "none";
defparam \instruction_register_out[10]~I .oe_power_up = "low";
defparam \instruction_register_out[10]~I .oe_register_mode = "none";
defparam \instruction_register_out[10]~I .oe_sync_reset = "none";
defparam \instruction_register_out[10]~I .operation_mode = "output";
defparam \instruction_register_out[10]~I .output_async_reset = "none";
defparam \instruction_register_out[10]~I .output_power_up = "low";
defparam \instruction_register_out[10]~I .output_register_mode = "none";
defparam \instruction_register_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[11]~I (
	.datain(instruction_register[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[11]));
// synopsys translate_off
defparam \instruction_register_out[11]~I .input_async_reset = "none";
defparam \instruction_register_out[11]~I .input_power_up = "low";
defparam \instruction_register_out[11]~I .input_register_mode = "none";
defparam \instruction_register_out[11]~I .input_sync_reset = "none";
defparam \instruction_register_out[11]~I .oe_async_reset = "none";
defparam \instruction_register_out[11]~I .oe_power_up = "low";
defparam \instruction_register_out[11]~I .oe_register_mode = "none";
defparam \instruction_register_out[11]~I .oe_sync_reset = "none";
defparam \instruction_register_out[11]~I .operation_mode = "output";
defparam \instruction_register_out[11]~I .output_async_reset = "none";
defparam \instruction_register_out[11]~I .output_power_up = "low";
defparam \instruction_register_out[11]~I .output_register_mode = "none";
defparam \instruction_register_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[12]~I (
	.datain(instruction_register[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[12]));
// synopsys translate_off
defparam \instruction_register_out[12]~I .input_async_reset = "none";
defparam \instruction_register_out[12]~I .input_power_up = "low";
defparam \instruction_register_out[12]~I .input_register_mode = "none";
defparam \instruction_register_out[12]~I .input_sync_reset = "none";
defparam \instruction_register_out[12]~I .oe_async_reset = "none";
defparam \instruction_register_out[12]~I .oe_power_up = "low";
defparam \instruction_register_out[12]~I .oe_register_mode = "none";
defparam \instruction_register_out[12]~I .oe_sync_reset = "none";
defparam \instruction_register_out[12]~I .operation_mode = "output";
defparam \instruction_register_out[12]~I .output_async_reset = "none";
defparam \instruction_register_out[12]~I .output_power_up = "low";
defparam \instruction_register_out[12]~I .output_register_mode = "none";
defparam \instruction_register_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[13]~I (
	.datain(instruction_register[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[13]));
// synopsys translate_off
defparam \instruction_register_out[13]~I .input_async_reset = "none";
defparam \instruction_register_out[13]~I .input_power_up = "low";
defparam \instruction_register_out[13]~I .input_register_mode = "none";
defparam \instruction_register_out[13]~I .input_sync_reset = "none";
defparam \instruction_register_out[13]~I .oe_async_reset = "none";
defparam \instruction_register_out[13]~I .oe_power_up = "low";
defparam \instruction_register_out[13]~I .oe_register_mode = "none";
defparam \instruction_register_out[13]~I .oe_sync_reset = "none";
defparam \instruction_register_out[13]~I .operation_mode = "output";
defparam \instruction_register_out[13]~I .output_async_reset = "none";
defparam \instruction_register_out[13]~I .output_power_up = "low";
defparam \instruction_register_out[13]~I .output_register_mode = "none";
defparam \instruction_register_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[14]~I (
	.datain(instruction_register[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[14]));
// synopsys translate_off
defparam \instruction_register_out[14]~I .input_async_reset = "none";
defparam \instruction_register_out[14]~I .input_power_up = "low";
defparam \instruction_register_out[14]~I .input_register_mode = "none";
defparam \instruction_register_out[14]~I .input_sync_reset = "none";
defparam \instruction_register_out[14]~I .oe_async_reset = "none";
defparam \instruction_register_out[14]~I .oe_power_up = "low";
defparam \instruction_register_out[14]~I .oe_register_mode = "none";
defparam \instruction_register_out[14]~I .oe_sync_reset = "none";
defparam \instruction_register_out[14]~I .operation_mode = "output";
defparam \instruction_register_out[14]~I .output_async_reset = "none";
defparam \instruction_register_out[14]~I .output_power_up = "low";
defparam \instruction_register_out[14]~I .output_register_mode = "none";
defparam \instruction_register_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instruction_register_out[15]~I (
	.datain(instruction_register[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instruction_register_out[15]));
// synopsys translate_off
defparam \instruction_register_out[15]~I .input_async_reset = "none";
defparam \instruction_register_out[15]~I .input_power_up = "low";
defparam \instruction_register_out[15]~I .input_register_mode = "none";
defparam \instruction_register_out[15]~I .input_sync_reset = "none";
defparam \instruction_register_out[15]~I .oe_async_reset = "none";
defparam \instruction_register_out[15]~I .oe_power_up = "low";
defparam \instruction_register_out[15]~I .oe_register_mode = "none";
defparam \instruction_register_out[15]~I .oe_sync_reset = "none";
defparam \instruction_register_out[15]~I .operation_mode = "output";
defparam \instruction_register_out[15]~I .output_async_reset = "none";
defparam \instruction_register_out[15]~I .output_power_up = "low";
defparam \instruction_register_out[15]~I .output_register_mode = "none";
defparam \instruction_register_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[0]~I (
	.datain(sortie_Port[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[0]));
// synopsys translate_off
defparam \sortie_Port_out[0]~I .input_async_reset = "none";
defparam \sortie_Port_out[0]~I .input_power_up = "low";
defparam \sortie_Port_out[0]~I .input_register_mode = "none";
defparam \sortie_Port_out[0]~I .input_sync_reset = "none";
defparam \sortie_Port_out[0]~I .oe_async_reset = "none";
defparam \sortie_Port_out[0]~I .oe_power_up = "low";
defparam \sortie_Port_out[0]~I .oe_register_mode = "none";
defparam \sortie_Port_out[0]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[0]~I .operation_mode = "output";
defparam \sortie_Port_out[0]~I .output_async_reset = "none";
defparam \sortie_Port_out[0]~I .output_power_up = "low";
defparam \sortie_Port_out[0]~I .output_register_mode = "none";
defparam \sortie_Port_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[1]~I (
	.datain(sortie_Port[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[1]));
// synopsys translate_off
defparam \sortie_Port_out[1]~I .input_async_reset = "none";
defparam \sortie_Port_out[1]~I .input_power_up = "low";
defparam \sortie_Port_out[1]~I .input_register_mode = "none";
defparam \sortie_Port_out[1]~I .input_sync_reset = "none";
defparam \sortie_Port_out[1]~I .oe_async_reset = "none";
defparam \sortie_Port_out[1]~I .oe_power_up = "low";
defparam \sortie_Port_out[1]~I .oe_register_mode = "none";
defparam \sortie_Port_out[1]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[1]~I .operation_mode = "output";
defparam \sortie_Port_out[1]~I .output_async_reset = "none";
defparam \sortie_Port_out[1]~I .output_power_up = "low";
defparam \sortie_Port_out[1]~I .output_register_mode = "none";
defparam \sortie_Port_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[2]~I (
	.datain(sortie_Port[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[2]));
// synopsys translate_off
defparam \sortie_Port_out[2]~I .input_async_reset = "none";
defparam \sortie_Port_out[2]~I .input_power_up = "low";
defparam \sortie_Port_out[2]~I .input_register_mode = "none";
defparam \sortie_Port_out[2]~I .input_sync_reset = "none";
defparam \sortie_Port_out[2]~I .oe_async_reset = "none";
defparam \sortie_Port_out[2]~I .oe_power_up = "low";
defparam \sortie_Port_out[2]~I .oe_register_mode = "none";
defparam \sortie_Port_out[2]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[2]~I .operation_mode = "output";
defparam \sortie_Port_out[2]~I .output_async_reset = "none";
defparam \sortie_Port_out[2]~I .output_power_up = "low";
defparam \sortie_Port_out[2]~I .output_register_mode = "none";
defparam \sortie_Port_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[3]~I (
	.datain(sortie_Port[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[3]));
// synopsys translate_off
defparam \sortie_Port_out[3]~I .input_async_reset = "none";
defparam \sortie_Port_out[3]~I .input_power_up = "low";
defparam \sortie_Port_out[3]~I .input_register_mode = "none";
defparam \sortie_Port_out[3]~I .input_sync_reset = "none";
defparam \sortie_Port_out[3]~I .oe_async_reset = "none";
defparam \sortie_Port_out[3]~I .oe_power_up = "low";
defparam \sortie_Port_out[3]~I .oe_register_mode = "none";
defparam \sortie_Port_out[3]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[3]~I .operation_mode = "output";
defparam \sortie_Port_out[3]~I .output_async_reset = "none";
defparam \sortie_Port_out[3]~I .output_power_up = "low";
defparam \sortie_Port_out[3]~I .output_register_mode = "none";
defparam \sortie_Port_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[4]~I (
	.datain(sortie_Port[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[4]));
// synopsys translate_off
defparam \sortie_Port_out[4]~I .input_async_reset = "none";
defparam \sortie_Port_out[4]~I .input_power_up = "low";
defparam \sortie_Port_out[4]~I .input_register_mode = "none";
defparam \sortie_Port_out[4]~I .input_sync_reset = "none";
defparam \sortie_Port_out[4]~I .oe_async_reset = "none";
defparam \sortie_Port_out[4]~I .oe_power_up = "low";
defparam \sortie_Port_out[4]~I .oe_register_mode = "none";
defparam \sortie_Port_out[4]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[4]~I .operation_mode = "output";
defparam \sortie_Port_out[4]~I .output_async_reset = "none";
defparam \sortie_Port_out[4]~I .output_power_up = "low";
defparam \sortie_Port_out[4]~I .output_register_mode = "none";
defparam \sortie_Port_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[5]~I (
	.datain(sortie_Port[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[5]));
// synopsys translate_off
defparam \sortie_Port_out[5]~I .input_async_reset = "none";
defparam \sortie_Port_out[5]~I .input_power_up = "low";
defparam \sortie_Port_out[5]~I .input_register_mode = "none";
defparam \sortie_Port_out[5]~I .input_sync_reset = "none";
defparam \sortie_Port_out[5]~I .oe_async_reset = "none";
defparam \sortie_Port_out[5]~I .oe_power_up = "low";
defparam \sortie_Port_out[5]~I .oe_register_mode = "none";
defparam \sortie_Port_out[5]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[5]~I .operation_mode = "output";
defparam \sortie_Port_out[5]~I .output_async_reset = "none";
defparam \sortie_Port_out[5]~I .output_power_up = "low";
defparam \sortie_Port_out[5]~I .output_register_mode = "none";
defparam \sortie_Port_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[6]~I (
	.datain(sortie_Port[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[6]));
// synopsys translate_off
defparam \sortie_Port_out[6]~I .input_async_reset = "none";
defparam \sortie_Port_out[6]~I .input_power_up = "low";
defparam \sortie_Port_out[6]~I .input_register_mode = "none";
defparam \sortie_Port_out[6]~I .input_sync_reset = "none";
defparam \sortie_Port_out[6]~I .oe_async_reset = "none";
defparam \sortie_Port_out[6]~I .oe_power_up = "low";
defparam \sortie_Port_out[6]~I .oe_register_mode = "none";
defparam \sortie_Port_out[6]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[6]~I .operation_mode = "output";
defparam \sortie_Port_out[6]~I .output_async_reset = "none";
defparam \sortie_Port_out[6]~I .output_power_up = "low";
defparam \sortie_Port_out[6]~I .output_register_mode = "none";
defparam \sortie_Port_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[7]~I (
	.datain(sortie_Port[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[7]));
// synopsys translate_off
defparam \sortie_Port_out[7]~I .input_async_reset = "none";
defparam \sortie_Port_out[7]~I .input_power_up = "low";
defparam \sortie_Port_out[7]~I .input_register_mode = "none";
defparam \sortie_Port_out[7]~I .input_sync_reset = "none";
defparam \sortie_Port_out[7]~I .oe_async_reset = "none";
defparam \sortie_Port_out[7]~I .oe_power_up = "low";
defparam \sortie_Port_out[7]~I .oe_register_mode = "none";
defparam \sortie_Port_out[7]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[7]~I .operation_mode = "output";
defparam \sortie_Port_out[7]~I .output_async_reset = "none";
defparam \sortie_Port_out[7]~I .output_power_up = "low";
defparam \sortie_Port_out[7]~I .output_register_mode = "none";
defparam \sortie_Port_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[8]~I (
	.datain(sortie_Port[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[8]));
// synopsys translate_off
defparam \sortie_Port_out[8]~I .input_async_reset = "none";
defparam \sortie_Port_out[8]~I .input_power_up = "low";
defparam \sortie_Port_out[8]~I .input_register_mode = "none";
defparam \sortie_Port_out[8]~I .input_sync_reset = "none";
defparam \sortie_Port_out[8]~I .oe_async_reset = "none";
defparam \sortie_Port_out[8]~I .oe_power_up = "low";
defparam \sortie_Port_out[8]~I .oe_register_mode = "none";
defparam \sortie_Port_out[8]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[8]~I .operation_mode = "output";
defparam \sortie_Port_out[8]~I .output_async_reset = "none";
defparam \sortie_Port_out[8]~I .output_power_up = "low";
defparam \sortie_Port_out[8]~I .output_register_mode = "none";
defparam \sortie_Port_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[9]~I (
	.datain(sortie_Port[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[9]));
// synopsys translate_off
defparam \sortie_Port_out[9]~I .input_async_reset = "none";
defparam \sortie_Port_out[9]~I .input_power_up = "low";
defparam \sortie_Port_out[9]~I .input_register_mode = "none";
defparam \sortie_Port_out[9]~I .input_sync_reset = "none";
defparam \sortie_Port_out[9]~I .oe_async_reset = "none";
defparam \sortie_Port_out[9]~I .oe_power_up = "low";
defparam \sortie_Port_out[9]~I .oe_register_mode = "none";
defparam \sortie_Port_out[9]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[9]~I .operation_mode = "output";
defparam \sortie_Port_out[9]~I .output_async_reset = "none";
defparam \sortie_Port_out[9]~I .output_power_up = "low";
defparam \sortie_Port_out[9]~I .output_register_mode = "none";
defparam \sortie_Port_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[10]~I (
	.datain(sortie_Port[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[10]));
// synopsys translate_off
defparam \sortie_Port_out[10]~I .input_async_reset = "none";
defparam \sortie_Port_out[10]~I .input_power_up = "low";
defparam \sortie_Port_out[10]~I .input_register_mode = "none";
defparam \sortie_Port_out[10]~I .input_sync_reset = "none";
defparam \sortie_Port_out[10]~I .oe_async_reset = "none";
defparam \sortie_Port_out[10]~I .oe_power_up = "low";
defparam \sortie_Port_out[10]~I .oe_register_mode = "none";
defparam \sortie_Port_out[10]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[10]~I .operation_mode = "output";
defparam \sortie_Port_out[10]~I .output_async_reset = "none";
defparam \sortie_Port_out[10]~I .output_power_up = "low";
defparam \sortie_Port_out[10]~I .output_register_mode = "none";
defparam \sortie_Port_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[11]~I (
	.datain(sortie_Port[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[11]));
// synopsys translate_off
defparam \sortie_Port_out[11]~I .input_async_reset = "none";
defparam \sortie_Port_out[11]~I .input_power_up = "low";
defparam \sortie_Port_out[11]~I .input_register_mode = "none";
defparam \sortie_Port_out[11]~I .input_sync_reset = "none";
defparam \sortie_Port_out[11]~I .oe_async_reset = "none";
defparam \sortie_Port_out[11]~I .oe_power_up = "low";
defparam \sortie_Port_out[11]~I .oe_register_mode = "none";
defparam \sortie_Port_out[11]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[11]~I .operation_mode = "output";
defparam \sortie_Port_out[11]~I .output_async_reset = "none";
defparam \sortie_Port_out[11]~I .output_power_up = "low";
defparam \sortie_Port_out[11]~I .output_register_mode = "none";
defparam \sortie_Port_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[12]~I (
	.datain(sortie_Port[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[12]));
// synopsys translate_off
defparam \sortie_Port_out[12]~I .input_async_reset = "none";
defparam \sortie_Port_out[12]~I .input_power_up = "low";
defparam \sortie_Port_out[12]~I .input_register_mode = "none";
defparam \sortie_Port_out[12]~I .input_sync_reset = "none";
defparam \sortie_Port_out[12]~I .oe_async_reset = "none";
defparam \sortie_Port_out[12]~I .oe_power_up = "low";
defparam \sortie_Port_out[12]~I .oe_register_mode = "none";
defparam \sortie_Port_out[12]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[12]~I .operation_mode = "output";
defparam \sortie_Port_out[12]~I .output_async_reset = "none";
defparam \sortie_Port_out[12]~I .output_power_up = "low";
defparam \sortie_Port_out[12]~I .output_register_mode = "none";
defparam \sortie_Port_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[13]~I (
	.datain(sortie_Port[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[13]));
// synopsys translate_off
defparam \sortie_Port_out[13]~I .input_async_reset = "none";
defparam \sortie_Port_out[13]~I .input_power_up = "low";
defparam \sortie_Port_out[13]~I .input_register_mode = "none";
defparam \sortie_Port_out[13]~I .input_sync_reset = "none";
defparam \sortie_Port_out[13]~I .oe_async_reset = "none";
defparam \sortie_Port_out[13]~I .oe_power_up = "low";
defparam \sortie_Port_out[13]~I .oe_register_mode = "none";
defparam \sortie_Port_out[13]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[13]~I .operation_mode = "output";
defparam \sortie_Port_out[13]~I .output_async_reset = "none";
defparam \sortie_Port_out[13]~I .output_power_up = "low";
defparam \sortie_Port_out[13]~I .output_register_mode = "none";
defparam \sortie_Port_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[14]~I (
	.datain(sortie_Port[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[14]));
// synopsys translate_off
defparam \sortie_Port_out[14]~I .input_async_reset = "none";
defparam \sortie_Port_out[14]~I .input_power_up = "low";
defparam \sortie_Port_out[14]~I .input_register_mode = "none";
defparam \sortie_Port_out[14]~I .input_sync_reset = "none";
defparam \sortie_Port_out[14]~I .oe_async_reset = "none";
defparam \sortie_Port_out[14]~I .oe_power_up = "low";
defparam \sortie_Port_out[14]~I .oe_register_mode = "none";
defparam \sortie_Port_out[14]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[14]~I .operation_mode = "output";
defparam \sortie_Port_out[14]~I .output_async_reset = "none";
defparam \sortie_Port_out[14]~I .output_power_up = "low";
defparam \sortie_Port_out[14]~I .output_register_mode = "none";
defparam \sortie_Port_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sortie_Port_out[15]~I (
	.datain(sortie_Port[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sortie_Port_out[15]));
// synopsys translate_off
defparam \sortie_Port_out[15]~I .input_async_reset = "none";
defparam \sortie_Port_out[15]~I .input_power_up = "low";
defparam \sortie_Port_out[15]~I .input_register_mode = "none";
defparam \sortie_Port_out[15]~I .input_sync_reset = "none";
defparam \sortie_Port_out[15]~I .oe_async_reset = "none";
defparam \sortie_Port_out[15]~I .oe_power_up = "low";
defparam \sortie_Port_out[15]~I .oe_register_mode = "none";
defparam \sortie_Port_out[15]~I .oe_sync_reset = "none";
defparam \sortie_Port_out[15]~I .operation_mode = "output";
defparam \sortie_Port_out[15]~I .output_async_reset = "none";
defparam \sortie_Port_out[15]~I .output_power_up = "low";
defparam \sortie_Port_out[15]~I .output_register_mode = "none";
defparam \sortie_Port_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
