{COMPONENT C:\WINCUPL\WINCUPL\GLUE3.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu Dec 14 17:22:58 2017 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P A13 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P A12 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A11 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A10 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A9 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A8 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P A7 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A6 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A5 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P RW {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P IO1' {Pt "I/O"}{Lq 0}{Ploc 280 20}}
   {P IO2' {Pt "I/O"}{Lq 0}{Ploc 280 40}}
   {P IO3' {Pt "I/O"}{Lq 0}{Ploc 280 60}}
   {P IO4' {Pt "I/O"}{Lq 0}{Ploc 280 80}}
   {P IO5' {Pt "I/O"}{Lq 0}{Ploc 280 100}}
   {P ROM' {Pt "I/O"}{Lq 0}{Ploc 280 120}}
   {P RAM' {Pt "I/O"}{Lq 0}{Ploc 280 140}}
   {P MWR' {Pt "I/O"}{Lq 0}{Ploc 280 160}}
   {P MRD' {Pt "I/O"}{Lq 0}{Ploc 280 180}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 190 310}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 260 30}
   {Pnl 260 50}
   {Pnl 260 70}
   {Pnl 260 90}
   {Pnl 260 110}
   {Pnl 260 130}
   {Pnl 260 150}
   {Pnl 260 170}
   {Pnl 260 190}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 23 14 15 16 17 18 19 20 21 22}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 300 250 0}
   {L 130 280 100 280}
   {L 130 290 140 280 130 270}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {C 255 20 5}
   {L 260 20 280 20}
   {C 255 40 5}
   {L 260 40 280 40}
   {C 255 60 5}
   {L 260 60 280 60}
   {C 255 80 5}
   {L 260 80 280 80}
   {C 255 100 5}
   {L 260 100 280 100}
   {C 255 120 5}
   {L 260 120 280 120}
   {C 255 140 5}
   {L 260 140 280 140}
   {C 255 160 5}
   {L 260 160 280 160}
   {C 255 180 5}
   {L 260 180 280 180}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK" 140 280}
   {T "A15" 140 240}
   {T "A14" 140 220}
   {T "A13" 140 200}
   {T "A12" 140 180}
   {T "A11" 140 160}
   {T "A10" 140 140}
   {T "A9" 140 120}
   {T "A8" 140 100}
   {T "A7" 140 80}
   {T "A6" 140 60}
   {T "A5" 140 40}
   {T "RW" 140 20}
   [Tj "RC"]
   {T "IO1'" 240 20}
   {T "IO2'" 240 40}
   {T "IO3'" 240 60}
   {T "IO4'" 240 80}
   {T "IO5'" 240 100}
   {T "ROM'" 240 120}
   {T "RAM'" 240 140}
   {T "MWR'" 240 160}
   {T "MRD'" 240 180}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 190 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\WINCUPL\WINCUPL\GLUE3 190 300}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK
   }
   {N A15
   }
   {N A14
   }
   {N A13
   }
   {N A12
   }
   {N A11
   }
   {N A10
   }
   {N A9
   }
   {N A8
   }
   {N A7
   }
   {N A6
   }
   {N A5
   }
   {N RW
   }
   {N IO1'
   }
   {N IO2'
   }
   {N IO3'
   }
   {N IO4'
   }
   {N IO5'
   }
   {N ROM'
   }
   {N RAM'
   }
   {N MWR'
   }
   {N MRD'
   }
  }

  {SUBCOMP
  }
 }
}
