// Seed: 2393262117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    output tri1 id_4,
    input wire id_5
    , id_14,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    input tri1 id_11,
    output wand id_12
);
  wire id_15, id_16, id_17, id_18;
  module_0(
      id_16, id_17, id_18, id_15, id_14
  );
endmodule
