
---------- Begin Simulation Statistics ----------
final_tick                                85838270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 441842                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673692                       # Number of bytes of host memory used
host_op_rate                                   442710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.33                       # Real time elapsed on the host
host_tick_rate                              379269461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085838                       # Number of seconds simulated
sim_ticks                                 85838270500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.716765                       # CPI: cycles per instruction
system.cpu.discardedOps                        189366                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        39077629                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.582491                       # IPC: instructions per cycle
system.cpu.numCycles                        171676541                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132598912                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       266746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        542367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           60                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       474339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       951397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2507                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485920                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735620                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103793                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101791                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65381                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51539448                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51539448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51539958                       # number of overall hits
system.cpu.dcache.overall_hits::total        51539958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       530539                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         530539                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       538448                       # number of overall misses
system.cpu.dcache.overall_misses::total        538448                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28247749500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28247749500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28247749500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28247749500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078406                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53243.492938                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53243.492938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52461.425244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52461.425244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194829                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.150973                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       382155                       # number of writebacks
system.cpu.dcache.writebacks::total            382155                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62059                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62059                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62059                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       468480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       468480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       476385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       476385                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26128268500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26128268500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26728292999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26728292999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55772.431054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55772.431054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56106.495794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56106.495794                       # average overall mshr miss latency
system.cpu.dcache.replacements                 474337                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40880430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40880430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       240475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        240475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10444963500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10444963500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43434.716707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43434.716707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10203883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10203883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42433.610433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42433.610433                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10659018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10659018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       290064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       290064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17802786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17802786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61375.372332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61375.372332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       228013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       228013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15924385500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15924385500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69839.813958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69839.813958                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    600024499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    600024499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75904.427451                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75904.427451                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.983486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            476385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.189876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.983486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417104241                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417104241                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685793                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474848                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024787                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277824                       # number of overall hits
system.cpu.icache.overall_hits::total        10277824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52301000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52301000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52301000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52301000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77482.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77482.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77482.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77482.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76482.962963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76482.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76482.962963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76482.962963                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77482.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77482.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76482.962963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76482.962963                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.768294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15227.405926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.768294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.267465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.267465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          568                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.329590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          82228667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         82228667                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85838270500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               201405                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201421                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              201405                       # number of overall hits
system.l2.overall_hits::total                  201421                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             274980                       # number of demand (read+write) misses
system.l2.demand_misses::total                 275639                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            274980                       # number of overall misses
system.l2.overall_misses::total                275639                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23897313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23947742500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50429000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23897313500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23947742500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           476385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               477060                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          476385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              477060                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.577222                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.577787                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.577222                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.577787                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76523.520486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86905.642229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86880.820566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76523.520486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86905.642229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86880.820566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188909                       # number of writebacks
system.l2.writebacks::total                    188909                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        274975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            275634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       274975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           275634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43839000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21147232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21191071000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43839000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21147232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21191071000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.577212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.577776                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.577212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.577776                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66523.520486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76906.016911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76881.193902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66523.520486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76906.016911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76881.193902                       # average overall mshr miss latency
system.l2.replacements                         269206                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382155                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382155                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382155                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             61309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          166704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14937529500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14937529500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        228013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            228013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.731116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89605.105456                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89605.105456                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       166704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13270489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13270489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.731116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79605.105456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79605.105456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50429000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50429000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76523.520486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76523.520486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66523.520486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66523.520486                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        140096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8959784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8959784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       248372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        248372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.435943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.435943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82749.492039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82749.492039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7876742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7876742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.435923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.435923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72750.251683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72750.251683                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8037.562774                       # Cycle average of tags in use
system.l2.tags.total_refs                      951298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277398                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.429361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      81.314799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.796232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7932.451744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981148                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15498790                       # Number of tag accesses
system.l2.tags.data_accesses                 15498790                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    188909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    274228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013848844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              746492                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             177893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      275634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     188909                       # Number of write requests accepted
system.mem_ctrls.readBursts                    275634                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   188909                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    747                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                275634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               188909                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  203679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.479562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.916308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.139639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11102     98.87%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           72      0.64%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.08%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.26%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.821623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.789225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6848     60.98%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      1.07%     62.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3697     32.92%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              547      4.87%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   47808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17640576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12090176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    205.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85830430000                       # Total gap between requests
system.mem_ctrls.avgGap                     184763.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17550592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12088960                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 491342.611568577704                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 204461155.819769233465                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 140834151.592092037201                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       274975                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       188909                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16844250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9818777500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2048449090000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25560.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35707.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10843575.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17598400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17640576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12090176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12090176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       274975                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         275634                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       188909                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        188909                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       491343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    205018110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        205509453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       491343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       491343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    140848318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       140848318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    140848318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       491343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    205018110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       346357771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               274887                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              188890                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        11879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12289                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4681490500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1374435000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9835621750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17030.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35780.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              155869                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97222                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       210686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.881349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.408305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   201.832669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       155129     73.63%     73.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30811     14.62%     88.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4096      1.94%     90.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2147      1.02%     91.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9794      4.65%     95.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          987      0.47%     96.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          421      0.20%     96.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          821      0.39%     96.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6480      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       210686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17592768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12088960                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              204.952498                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              140.834152                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       747729360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       397427580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      978458460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     492381720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6775791360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25578183990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11422372800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46392345270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.462255                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29437204750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2866240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53534825750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       756568680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       402125790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      984234720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     493624080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6775791360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25298355030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11658018240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46368717900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.187001                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30051427500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2866240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52920603000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108930                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188909                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77824                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166704                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166704                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108930                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       818001                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 818001                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29730752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29730752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            275634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  275634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              275634                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1350161500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1495041250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            249047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       571064                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           228013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          228013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       248372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1350                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1427107                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1428457                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     54946560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               54989760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269206                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12090176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           746266                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003459                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058981                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 743697     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2557      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             746266                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85838270500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          857853500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         714579995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
