<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d2/df6/casper__common__add__sub_8vhd" kind="file" language="VHDL">
    <compoundname>casper_common_add_sub.vhd</compoundname>
    <innerclass refid="de/d7e/classcommon__add__sub" prot="public">common_add_sub</innerclass>
    <innerclass refid="d6/d43/classcommon__add__sub_1_1add__sub" prot="private">common_add_sub::add_sub</innerclass>
    <briefdescription>
<para>Common adder/subtractor for signed/unsigned values. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="7"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="11"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="13"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="19"></codeline>
<codeline lineno="21" refid="de/d7e/classcommon__add__sub_1ac1ebcc4faa34f687aecd1f2ffe111199" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib,<sp/>common_components_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="22" refid="de/d7e/classcommon__add__sub_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">IEEE.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23" refid="de/d7e/classcommon__add__sub_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">common_pkg_lib.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24"></codeline>
<codeline lineno="34"></codeline>
<codeline lineno="55"></codeline>
<codeline lineno="56" refid="de/d7e/classcommon__add__sub" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="58" refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STRING</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;ADD&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59" refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STRING</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60" refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61" refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62" refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight></codeline>
<codeline lineno="64" refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="66" refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="67" refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68" refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" kindref="member">sel_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69" refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70" refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" kindref="member">result</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="72" refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref>;</highlight></codeline>
<codeline lineno="74"></codeline>
<codeline lineno="75" refid="d6/d43/classcommon__add__sub_1_1add__sub" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d6/d43/classcommon__add__sub_1_1add__sub" kindref="compound">add_sub</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="76"></codeline>
<codeline lineno="77" refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">CONSTANT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78"></codeline>
<codeline lineno="79" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"></codeline>
<codeline lineno="82" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"></codeline>
<codeline lineno="85" refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"></codeline>
<codeline lineno="87"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="88"></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;ADD&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;BOTH&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" kindref="member">sel_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">no_input_reg</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="comment"><sp/>--<sp/>wired<sp/>input</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_input_reg</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="comment"><sp/>--<sp/>register<sp/>input</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>p_reg<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="98"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a65ce39d468e78ee3a481904623a08cac" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108"></codeline>
<codeline lineno="109"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Where<sp/>the<sp/>addition/subtraction<sp/>actually<sp/>occurs.</highlight></codeline>
<codeline lineno="110"><highlight class="comment"><sp/><sp/><sp/><sp/>--Signed<sp/>addition/subtraction.</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_signed</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ADD_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">SUB_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="114"><highlight class="comment"><sp/><sp/><sp/><sp/>--Unsigned<sp/>addition/subtraction.</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;UNSIGNED&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ADD_UVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">SUB_UVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="118"></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/>u_output_pipe<sp/>:<sp/></highlight><highlight class="keywordflow">ENTITY</highlight><highlight class="normal"><sp/>common_components_lib.<ref refid="d3/d5d/classcommon__pipeline" kindref="compound">common_pipeline</ref><sp/>--<sp/>pipeline<sp/>output</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref>,</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ae0677aa1031770c217381bdb170498dc" kindref="member">g_pipeline</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref>,</highlight><highlight class="comment"><sp/>--<sp/>0<sp/>for<sp/>wires,<sp/>&gt;0<sp/>for<sp/>register<sp/>stages</highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>result&apos;LENGTH,</highlight></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>result&apos;LENGTH</highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref>,</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1adc27c695c03d5f1a657bc84366825eac" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">result&apos;RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/d5d/classcommon__pipeline_1ad227931aff3b2b721b0c0dd832970031" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" kindref="member">result</ref></highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="132"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>add_sub;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_adder/casper_common_add_sub.vhd"/>
  </compounddef>
</doxygen>
