{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 2,
    "design__latch__count": 0,
    "design__instance__count": 11555,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.008062286302447319,
    "power__switching__total": 0.010023744776844978,
    "power__leakage__total": 1.0540873773834392e-07,
    "power__total": 0.018086137250065804,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.032738,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.032738,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.316906,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.44694,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 2,
    "design__max_fanout_violation__count": 18,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.023973,
    "clock__skew__worst_setup": -0.023973,
    "timing__hold__ws": 0.105451,
    "timing__setup__ws": -4.806212,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -795.797913,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -4.806212,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 233,
    "timing__setup_r2r_vio__count": 5,
    "design__die__bbox": "0.0 0.0 421.845 432.565",
    "design__core__bbox": "5.52 10.88 416.3 421.6",
    "design__io": 120,
    "design__die__area": 182475,
    "design__core__area": 168716,
    "design__instance__area": 77595.7,
    "design__instance__count__stdcell": 11555,
    "design__instance__area__stdcell": 77595.7,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.45992,
    "design__instance__utilization__stdcell": 0.45992,
    "floorplan__design__io": 118,
    "design__io__hpwl": 42562054,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 225.48,
    "design__instance__displacement__mean": 0.019,
    "design__instance__displacement__max": 7.78,
    "route__wirelength__estimated": 220704,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 11,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 9,
    "antenna__violating__pins": 14,
    "antenna__count": 30,
    "route__net": 9200,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 5640,
    "route__wirelength__iter:1": 245604,
    "route__drc_errors__iter:2": 3838,
    "route__wirelength__iter:2": 244488,
    "route__drc_errors__iter:3": 3754,
    "route__wirelength__iter:3": 244192,
    "route__drc_errors__iter:4": 572,
    "route__wirelength__iter:4": 244127,
    "route__drc_errors__iter:5": 30,
    "route__wirelength__iter:5": 244064,
    "route__drc_errors__iter:6": 10,
    "route__wirelength__iter:6": 244056,
    "route__drc_errors__iter:7": 10,
    "route__wirelength__iter:7": 244056,
    "route__drc_errors__iter:8": 7,
    "route__wirelength__iter:8": 244055,
    "route__drc_errors__iter:9": 7,
    "route__wirelength__iter:9": 244055,
    "route__drc_errors__iter:10": 7,
    "route__wirelength__iter:10": 244055,
    "route__drc_errors__iter:11": 0,
    "route__wirelength__iter:11": 244057,
    "route__drc_errors": 0,
    "route__wirelength": 244057,
    "route__vias": 66043,
    "route__vias__singlecut": 66043,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 775.185,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.051539,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.051539,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.752988,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -4.733911,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -265.017487,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -4.733911,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 77,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 1,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.025633,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.025633,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.110735,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.821124,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.030833,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.030833,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.314815,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.471226,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.049034,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.049034,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.784027,
    "timing__setup__ws__corner:min_ss_100C_1v60": -4.645355,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -258.940735,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -4.645355,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 77,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 1,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.023973,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.023973,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.105451,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.842047,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.035763,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.035763,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.319114,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.394931,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.055172,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.055172,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.728349,
    "timing__setup__ws__corner:max_ss_100C_1v60": -4.806212,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -271.839691,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -4.806212,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 79,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 3,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.028362,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.028362,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.112371,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.796827,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79647,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000327979,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00353462,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000328,
    "ir__drop__worst": 0.00353,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}