Protel Design System Design Rule Check
PCB File : C:\Users\li007\Desktop\毕业论文\硬件工程\audio_analyzer\PCB_Project\PCB.PcbDoc
Date     : 2023/2/19
Time     : 上午 12:55:48

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L01_P001 In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P001) on Top Layer 
Rule Violations :1

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad -2(3171.65mil,1856.5mil) on Top Layer And Pad -3(3211.05mil,1856.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad -3(3211.05mil,1856.5mil) on Top Layer And Pad -4(3250.45mil,1856.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad -4(3250.45mil,1856.5mil) on Top Layer And Pad -5(3289.85mil,1856.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.239mil < 10mil) Between Pad R7-2(4136.822mil,1972.015mil) on Top Layer And Via (4099.395mil,1969.14mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.239mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-1(3656.22mil,2657.24mil) on Top Layer And Pad U1-2(3636.539mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-10(3479.06mil,2657.24mil) on Top Layer And Pad U1-11(3459.37mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-10(3479.06mil,2657.24mil) on Top Layer And Pad U1-9(3498.74mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-100(3717.24mil,2596.22mil) on Top Layer And Pad U1-99(3717.24mil,2576.539mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-11(3459.37mil,2657.24mil) on Top Layer And Pad U1-12(3439.68mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-12(3439.68mil,2657.24mil) on Top Layer And Pad U1-13(3420mil,2657.239mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-13(3420mil,2657.239mil) on Top Layer And Pad U1-14(3400.31mil,2657.239mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-14(3400.31mil,2657.239mil) on Top Layer And Pad U1-15(3380.63mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-15(3380.63mil,2657.24mil) on Top Layer And Pad U1-16(3360.94mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-16(3360.94mil,2657.24mil) on Top Layer And Pad U1-17(3341.26mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-17(3341.26mil,2657.24mil) on Top Layer And Pad U1-18(3321.57mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-18(3321.57mil,2657.24mil) on Top Layer And Pad U1-19(3301.89mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-19(3301.89mil,2657.24mil) on Top Layer And Pad U1-20(3282.2mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-2(3636.539mil,2657.24mil) on Top Layer And Pad U1-3(3616.85mil,2657.239mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-20(3282.2mil,2657.24mil) on Top Layer And Pad U1-21(3262.519mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-21(3262.519mil,2657.24mil) on Top Layer And Pad U1-22(3242.829mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-22(3242.829mil,2657.24mil) on Top Layer And Pad U1-23(3223.15mil,2657.239mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-23(3223.15mil,2657.239mil) on Top Layer And Pad U1-24(3203.461mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-24(3203.461mil,2657.24mil) on Top Layer And Pad U1-25(3183.78mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-26(3122.76mil,2596.22mil) on Top Layer And Pad U1-27(3122.76mil,2576.539mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-27(3122.76mil,2576.539mil) on Top Layer And Pad U1-28(3122.761mil,2556.85mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-28(3122.761mil,2556.85mil) on Top Layer And Pad U1-29(3122.76mil,2537.171mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-29(3122.76mil,2537.171mil) on Top Layer And Pad U1-30(3122.76mil,2517.481mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-3(3616.85mil,2657.239mil) on Top Layer And Pad U1-4(3597.171mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-30(3122.76mil,2517.481mil) on Top Layer And Pad U1-31(3122.76mil,2497.8mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-31(3122.76mil,2497.8mil) on Top Layer And Pad U1-32(3122.76mil,2478.11mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-32(3122.76mil,2478.11mil) on Top Layer And Pad U1-33(3122.76mil,2458.43mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-33(3122.76mil,2458.43mil) on Top Layer And Pad U1-34(3122.76mil,2438.74mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-34(3122.76mil,2438.74mil) on Top Layer And Pad U1-35(3122.76mil,2419.06mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-35(3122.76mil,2419.06mil) on Top Layer And Pad U1-36(3122.76mil,2399.37mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-36(3122.76mil,2399.37mil) on Top Layer And Pad U1-37(3122.76mil,2379.68mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-37(3122.76mil,2379.68mil) on Top Layer And Pad U1-38(3122.761mil,2360mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-38(3122.761mil,2360mil) on Top Layer And Pad U1-39(3122.761mil,2340.31mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-39(3122.761mil,2340.31mil) on Top Layer And Pad U1-40(3122.76mil,2320.63mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-4(3597.171mil,2657.24mil) on Top Layer And Pad U1-5(3577.481mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-40(3122.76mil,2320.63mil) on Top Layer And Pad U1-41(3122.76mil,2300.94mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-41(3122.76mil,2300.94mil) on Top Layer And Pad U1-42(3122.76mil,2281.26mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-42(3122.76mil,2281.26mil) on Top Layer And Pad U1-43(3122.76mil,2261.57mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-43(3122.76mil,2261.57mil) on Top Layer And Pad U1-44(3122.76mil,2241.89mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-44(3122.76mil,2241.89mil) on Top Layer And Pad U1-45(3122.76mil,2222.2mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-45(3122.76mil,2222.2mil) on Top Layer And Pad U1-46(3122.76mil,2202.519mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-46(3122.76mil,2202.519mil) on Top Layer And Pad U1-47(3122.76mil,2182.829mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-47(3122.76mil,2182.829mil) on Top Layer And Pad U1-48(3122.761mil,2163.15mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-48(3122.761mil,2163.15mil) on Top Layer And Pad U1-49(3122.76mil,2143.461mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-49(3122.76mil,2143.461mil) on Top Layer And Pad U1-50(3122.76mil,2123.78mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-5(3577.481mil,2657.24mil) on Top Layer And Pad U1-6(3557.8mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-51(3183.78mil,2062.76mil) on Top Layer And Pad U1-52(3203.461mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-52(3203.461mil,2062.76mil) on Top Layer And Pad U1-53(3223.15mil,2062.761mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-53(3223.15mil,2062.761mil) on Top Layer And Pad U1-54(3242.829mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-54(3242.829mil,2062.76mil) on Top Layer And Pad U1-55(3262.519mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-55(3262.519mil,2062.76mil) on Top Layer And Pad U1-56(3282.2mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-56(3282.2mil,2062.76mil) on Top Layer And Pad U1-57(3301.89mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-57(3301.89mil,2062.76mil) on Top Layer And Pad U1-58(3321.57mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-58(3321.57mil,2062.76mil) on Top Layer And Pad U1-59(3341.26mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-59(3341.26mil,2062.76mil) on Top Layer And Pad U1-60(3360.94mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-6(3557.8mil,2657.24mil) on Top Layer And Pad U1-7(3538.11mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-60(3360.94mil,2062.76mil) on Top Layer And Pad U1-61(3380.63mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-61(3380.63mil,2062.76mil) on Top Layer And Pad U1-62(3400.31mil,2062.761mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-62(3400.31mil,2062.761mil) on Top Layer And Pad U1-63(3420mil,2062.761mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-63(3420mil,2062.761mil) on Top Layer And Pad U1-64(3439.68mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-64(3439.68mil,2062.76mil) on Top Layer And Pad U1-65(3459.37mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-65(3459.37mil,2062.76mil) on Top Layer And Pad U1-66(3479.06mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-66(3479.06mil,2062.76mil) on Top Layer And Pad U1-67(3498.74mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-67(3498.74mil,2062.76mil) on Top Layer And Pad U1-68(3518.43mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-68(3518.43mil,2062.76mil) on Top Layer And Pad U1-69(3538.11mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-69(3538.11mil,2062.76mil) on Top Layer And Pad U1-70(3557.8mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-7(3538.11mil,2657.24mil) on Top Layer And Pad U1-8(3518.43mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-70(3557.8mil,2062.76mil) on Top Layer And Pad U1-71(3577.481mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-71(3577.481mil,2062.76mil) on Top Layer And Pad U1-72(3597.171mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-72(3597.171mil,2062.76mil) on Top Layer And Pad U1-73(3616.85mil,2062.761mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-73(3616.85mil,2062.761mil) on Top Layer And Pad U1-74(3636.539mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-74(3636.539mil,2062.76mil) on Top Layer And Pad U1-75(3656.22mil,2062.76mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-76(3717.24mil,2123.78mil) on Top Layer And Pad U1-77(3717.24mil,2143.461mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-77(3717.24mil,2143.461mil) on Top Layer And Pad U1-78(3717.239mil,2163.15mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-78(3717.239mil,2163.15mil) on Top Layer And Pad U1-79(3717.24mil,2182.829mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-79(3717.24mil,2182.829mil) on Top Layer And Pad U1-80(3717.24mil,2202.519mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-8(3518.43mil,2657.24mil) on Top Layer And Pad U1-9(3498.74mil,2657.24mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-80(3717.24mil,2202.519mil) on Top Layer And Pad U1-81(3717.24mil,2222.2mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-81(3717.24mil,2222.2mil) on Top Layer And Pad U1-82(3717.24mil,2241.89mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-82(3717.24mil,2241.89mil) on Top Layer And Pad U1-83(3717.24mil,2261.57mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-83(3717.24mil,2261.57mil) on Top Layer And Pad U1-84(3717.24mil,2281.26mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-84(3717.24mil,2281.26mil) on Top Layer And Pad U1-85(3717.24mil,2300.94mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-85(3717.24mil,2300.94mil) on Top Layer And Pad U1-86(3717.24mil,2320.63mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-86(3717.24mil,2320.63mil) on Top Layer And Pad U1-87(3717.239mil,2340.31mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-87(3717.239mil,2340.31mil) on Top Layer And Pad U1-88(3717.239mil,2360mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-88(3717.239mil,2360mil) on Top Layer And Pad U1-89(3717.24mil,2379.68mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-89(3717.24mil,2379.68mil) on Top Layer And Pad U1-90(3717.24mil,2399.37mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-90(3717.24mil,2399.37mil) on Top Layer And Pad U1-91(3717.24mil,2419.06mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-91(3717.24mil,2419.06mil) on Top Layer And Pad U1-92(3717.24mil,2438.74mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-92(3717.24mil,2438.74mil) on Top Layer And Pad U1-93(3717.24mil,2458.43mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-93(3717.24mil,2458.43mil) on Top Layer And Pad U1-94(3717.24mil,2478.11mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-94(3717.24mil,2478.11mil) on Top Layer And Pad U1-95(3717.24mil,2497.8mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.656mil < 10mil) Between Pad U1-95(3717.24mil,2497.8mil) on Top Layer And Pad U1-96(3717.24mil,2517.481mil) on Top Layer [Top Solder] Mask Sliver [0.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.666mil < 10mil) Between Pad U1-96(3717.24mil,2517.481mil) on Top Layer And Pad U1-97(3717.24mil,2537.171mil) on Top Layer [Top Solder] Mask Sliver [0.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.655mil < 10mil) Between Pad U1-97(3717.24mil,2537.171mil) on Top Layer And Pad U1-98(3717.239mil,2556.85mil) on Top Layer [Top Solder] Mask Sliver [0.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.665mil < 10mil) Between Pad U1-98(3717.239mil,2556.85mil) on Top Layer And Pad U1-99(3717.24mil,2576.539mil) on Top Layer [Top Solder] Mask Sliver [0.665mil]
Rule Violations :100

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.763mil < 10mil) Between Arc (2997.39mil,2045.593mil) on Top Overlay And Pad mic1-1(2992.45mil,2073.183mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.161mil < 10mil) Between Arc (3681.708mil,2671.006mil) on Top Overlay And Pad U1-1(3656.22mil,2657.24mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.305mil < 10mil) Between Arc (4247.68mil,2076.405mil) on Top Overlay And Pad SW3-a(4483.623mil,1863.305mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.979mil < 10mil) Between Arc (4247.68mil,2076.405mil) on Top Overlay And Pad SW3-a(4483.623mil,2288.505mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad -1(3124.45mil,1856.5mil) on Top Layer And Track (3091.35mil,1872.3mil)(3099.65mil,1872.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.276mil < 10mil) Between Pad -10(4030.397mil,2401.773mil) on Multi-Layer And Text "李祥瑞" (3953.532mil,2440.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad -3(3211.05mil,1856.5mil) on Top Layer And Track (3215.05mil,1817.1mil)(3215.05mil,1825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad -4(3250.45mil,1856.5mil) on Top Layer And Track (3246.45mil,1817.1mil)(3246.45mil,1825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.15mil < 10mil) Between Pad -6(3337.05mil,1856.5mil) on Top Layer And Track (3361.85mil,1872.3mil)(3370.15mil,1872.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3379.47mil,1981.858mil) on Bottom Layer And Track (3365.283mil,1955mil)(3405.659mil,1955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(3379.47mil,1981.858mil) on Bottom Layer And Track (3365.283mil,2008.716mil)(3405.659mil,2008.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C10-1(3379.47mil,1981.858mil) on Bottom Layer And Track (3405.659mil,1955mil)(3405.659mil,2008.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C10-2(3330.53mil,1981.858mil) on Bottom Layer And Track (3304.341mil,1955mil)(3304.341mil,2008.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3330.53mil,1981.858mil) on Bottom Layer And Track (3304.341mil,1955mil)(3344.717mil,1955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(3330.53mil,1981.858mil) on Bottom Layer And Track (3304.341mil,2008.716mil)(3344.717mil,2008.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3616.35mil,2472.44mil) on Bottom Layer And Track (3589.492mil,2458.253mil)(3589.492mil,2498.629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C1-1(3616.35mil,2472.44mil) on Bottom Layer And Track (3589.492mil,2498.629mil)(3643.208mil,2498.629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3616.35mil,2472.44mil) on Bottom Layer And Track (3643.208mil,2458.253mil)(3643.208mil,2498.629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(3379.47mil,2134.358mil) on Bottom Layer And Track (3365.283mil,2107.5mil)(3405.659mil,2107.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(3379.47mil,2134.358mil) on Bottom Layer And Track (3365.283mil,2161.216mil)(3405.659mil,2161.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C11-1(3379.47mil,2134.358mil) on Bottom Layer And Track (3405.659mil,2107.5mil)(3405.659mil,2161.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C11-2(3330.53mil,2134.358mil) on Bottom Layer And Track (3304.341mil,2107.5mil)(3304.341mil,2161.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(3330.53mil,2134.358mil) on Bottom Layer And Track (3304.341mil,2107.5mil)(3344.717mil,2107.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(3330.53mil,2134.358mil) on Bottom Layer And Track (3304.341mil,2161.216mil)(3344.717mil,2161.216mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3616.35mil,2423.5mil) on Bottom Layer And Track (3589.492mil,2397.311mil)(3589.492mil,2437.687mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C1-2(3616.35mil,2423.5mil) on Bottom Layer And Track (3589.492mil,2397.311mil)(3643.208mil,2397.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3616.35mil,2423.5mil) on Bottom Layer And Track (3643.208mil,2397.311mil)(3643.208mil,2437.687mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(3379.47mil,2286.858mil) on Bottom Layer And Track (3365.283mil,2260mil)(3405.659mil,2260mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(3379.47mil,2286.858mil) on Bottom Layer And Track (3365.283mil,2313.716mil)(3405.659mil,2313.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C12-1(3379.47mil,2286.858mil) on Bottom Layer And Track (3405.659mil,2260mil)(3405.659mil,2313.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C12-2(3330.53mil,2286.858mil) on Bottom Layer And Track (3304.341mil,2260mil)(3304.341mil,2313.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(3330.53mil,2286.858mil) on Bottom Layer And Track (3304.341mil,2260mil)(3344.717mil,2260mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(3330.53mil,2286.858mil) on Bottom Layer And Track (3304.341mil,2313.716mil)(3344.717mil,2313.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C13-1(3475.81mil,2213.429mil) on Bottom Layer And Track (3449.621mil,2186.571mil)(3449.621mil,2240.287mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(3475.81mil,2213.429mil) on Bottom Layer And Track (3449.621mil,2186.571mil)(3489.997mil,2186.571mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(3475.81mil,2213.429mil) on Bottom Layer And Track (3449.621mil,2240.287mil)(3489.997mil,2240.287mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(3524.75mil,2213.429mil) on Bottom Layer And Track (3510.563mil,2186.571mil)(3550.939mil,2186.571mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(3524.75mil,2213.429mil) on Bottom Layer And Track (3510.563mil,2240.287mil)(3550.939mil,2240.287mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C13-2(3524.75mil,2213.429mil) on Bottom Layer And Track (3550.939mil,2186.571mil)(3550.939mil,2240.287mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C14-1(3475.81mil,2063.142mil) on Bottom Layer And Track (3449.621mil,2036.284mil)(3449.621mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(3475.81mil,2063.142mil) on Bottom Layer And Track (3449.621mil,2036.284mil)(3489.997mil,2036.284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(3475.81mil,2063.142mil) on Bottom Layer And Track (3449.621mil,2090mil)(3489.997mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(3524.75mil,2063.142mil) on Bottom Layer And Track (3510.563mil,2036.284mil)(3550.939mil,2036.284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(3524.75mil,2063.142mil) on Bottom Layer And Track (3510.563mil,2090mil)(3550.939mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C14-2(3524.75mil,2063.142mil) on Bottom Layer And Track (3550.939mil,2036.284mil)(3550.939mil,2090mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(2802.075mil,2125.063mil) on Top Layer And Track (2775.216mil,2110.876mil)(2775.216mil,2151.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C2-1(2802.075mil,2125.063mil) on Top Layer And Track (2775.216mil,2151.252mil)(2828.932mil,2151.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(2802.075mil,2125.063mil) on Top Layer And Track (2828.932mil,2110.876mil)(2828.932mil,2151.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(2802.075mil,2076.123mil) on Top Layer And Track (2775.216mil,2049.934mil)(2775.216mil,2090.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C2-2(2802.075mil,2076.123mil) on Top Layer And Track (2775.216mil,2049.934mil)(2828.932mil,2049.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(2802.075mil,2076.123mil) on Top Layer And Track (2828.932mil,2049.934mil)(2828.932mil,2090.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2712.2mil,2125.063mil) on Top Layer And Track (2685.342mil,2110.876mil)(2685.342mil,2151.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C3-1(2712.2mil,2125.063mil) on Top Layer And Track (2685.342mil,2151.252mil)(2739.058mil,2151.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2712.2mil,2125.063mil) on Top Layer And Track (2739.058mil,2110.876mil)(2739.058mil,2151.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2712.2mil,2076.123mil) on Top Layer And Track (2685.342mil,2049.934mil)(2685.342mil,2090.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C3-2(2712.2mil,2076.123mil) on Top Layer And Track (2685.342mil,2049.934mil)(2739.058mil,2049.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2712.2mil,2076.123mil) on Top Layer And Track (2739.058mil,2049.934mil)(2739.058mil,2090.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(2893.227mil,1931.9mil) on Top Layer And Track (2866.369mil,1905.711mil)(2866.369mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C4-1(2893.227mil,1931.9mil) on Top Layer And Track (2866.369mil,1905.711mil)(2920.084mil,1905.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(2893.227mil,1931.9mil) on Top Layer And Track (2920.084mil,1905.711mil)(2920.084mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(2893.227mil,1980.84mil) on Top Layer And Track (2866.369mil,1966.653mil)(2866.369mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C4-2(2893.227mil,1980.84mil) on Top Layer And Track (2866.369mil,2007.029mil)(2920.084mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(2893.227mil,1980.84mil) on Top Layer And Track (2920.084mil,1966.653mil)(2920.084mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(2803.352mil,1931.9mil) on Top Layer And Track (2776.494mil,1905.711mil)(2776.494mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C5-1(2803.352mil,1931.9mil) on Top Layer And Track (2776.494mil,1905.711mil)(2830.21mil,1905.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(2803.352mil,1931.9mil) on Top Layer And Track (2830.21mil,1905.711mil)(2830.21mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(2803.352mil,1980.84mil) on Top Layer And Track (2776.494mil,1966.653mil)(2776.494mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C5-2(2803.352mil,1980.84mil) on Top Layer And Track (2776.494mil,2007.029mil)(2830.21mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(2803.352mil,1980.84mil) on Top Layer And Track (2830.21mil,1966.653mil)(2830.21mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(2980.95mil,1931.9mil) on Top Layer And Track (2954.092mil,1905.711mil)(2954.092mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C6-1(2980.95mil,1931.9mil) on Top Layer And Track (2954.092mil,1905.711mil)(3007.808mil,1905.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(2980.95mil,1931.9mil) on Top Layer And Track (3007.808mil,1905.711mil)(3007.808mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(2980.95mil,1980.84mil) on Top Layer And Track (2954.092mil,1966.653mil)(2954.092mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C6-2(2980.95mil,1980.84mil) on Top Layer And Track (2954.092mil,2007.029mil)(3007.808mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(2980.95mil,1980.84mil) on Top Layer And Track (3007.808mil,1966.653mil)(3007.808mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(4370.75mil,2549.958mil) on Top Layer And Track (4356.563mil,2523.1mil)(4396.939mil,2523.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(4370.75mil,2549.958mil) on Top Layer And Track (4356.563mil,2576.816mil)(4396.939mil,2576.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C7-1(4370.75mil,2549.958mil) on Top Layer And Track (4396.939mil,2523.1mil)(4396.939mil,2576.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C7-2(4321.81mil,2549.958mil) on Top Layer And Track (4295.621mil,2523.1mil)(4295.621mil,2576.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(4321.81mil,2549.958mil) on Top Layer And Track (4295.621mil,2523.1mil)(4335.997mil,2523.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(4321.81mil,2549.958mil) on Top Layer And Track (4295.621mil,2576.816mil)(4335.997mil,2576.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(4370.75mil,2774.786mil) on Top Layer And Track (4356.563mil,2747.928mil)(4396.939mil,2747.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(4370.75mil,2774.786mil) on Top Layer And Track (4356.563mil,2801.644mil)(4396.939mil,2801.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C8-1(4370.75mil,2774.786mil) on Top Layer And Track (4396.939mil,2747.928mil)(4396.939mil,2801.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C8-2(4321.81mil,2774.786mil) on Top Layer And Track (4295.621mil,2747.928mil)(4295.621mil,2801.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(4321.81mil,2774.786mil) on Top Layer And Track (4295.621mil,2747.928mil)(4335.997mil,2747.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(4321.81mil,2774.786mil) on Top Layer And Track (4295.621mil,2801.644mil)(4335.997mil,2801.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3241.842mil,2470.12mil) on Bottom Layer And Track (3214.984mil,2455.933mil)(3214.984mil,2496.309mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C9-1(3241.842mil,2470.12mil) on Bottom Layer And Track (3214.984mil,2496.309mil)(3268.7mil,2496.309mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(3241.842mil,2470.12mil) on Bottom Layer And Track (3268.7mil,2455.933mil)(3268.7mil,2496.309mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(3241.842mil,2421.18mil) on Bottom Layer And Track (3214.984mil,2394.991mil)(3214.984mil,2435.367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad C9-2(3241.842mil,2421.18mil) on Bottom Layer And Track (3214.984mil,2394.991mil)(3268.7mil,2394.991mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(3241.842mil,2421.18mil) on Bottom Layer And Track (3268.7mil,2394.991mil)(3268.7mil,2435.367mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3500.832mil,1590.932mil)(3559.099mil,1590.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3516.579mil,1544.865mil)(3516.973mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3516.579mil,1544.865mil)(3543.352mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3516.973mil,1544.865mil)(3530.359mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3530.359mil,1531.479mil)(3530.359mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.489mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3530.359mil,1531.479mil)(3543.352mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad D1-1(3530.479mil,1567.665mil) on Top Layer And Track (3543.352mil,1544.475mil)(3543.352mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.726mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3500.92mil,1489.35mil)(3512.729mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3512.729mil,1477.541mil)(3516.672mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3516.672mil,1477.541mil)(3544.228mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3516.973mil,1544.865mil)(3530.359mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3530.359mil,1531.479mil)(3530.359mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3530.359mil,1531.479mil)(3543.352mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3544.228mil,1477.541mil)(3548.166mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.301mil < 10mil) Between Pad D1-2(3530.749mil,1504.705mil) on Top Layer And Track (3548.166mil,1477.541mil)(3559.98mil,1489.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.788mil < 10mil) Between Pad JT1-1(3345.195mil,2422.16mil) on Bottom Layer And Track (3295.005mil,2349.33mil)(3295.005mil,2394.6mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.788mil < 10mil) Between Pad JT1-1(3345.195mil,2422.16mil) on Bottom Layer And Track (3295.005mil,2449.72mil)(3295.005mil,2495mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.793mil < 10mil) Between Pad JT1-1(3345.195mil,2422.16mil) on Bottom Layer And Track (3295mil,2394.601mil)(3295mil,2449.719mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.34mil < 10mil) Between Pad JT1-1(3345.195mil,2422.16mil) on Bottom Layer And Track (3388.905mil,2422.16mil)(3402.905mil,2422.16mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad JT1-2(3506.615mil,2422.16mil) on Bottom Layer And Track (3450.213mil,2422.53mil)(3462.024mil,2422.53mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.788mil < 10mil) Between Pad JT1-2(3506.615mil,2422.16mil) on Bottom Layer And Track (3556.805mil,2349.33mil)(3556.805mil,2394.6mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.788mil < 10mil) Between Pad JT1-2(3506.615mil,2422.16mil) on Bottom Layer And Track (3556.805mil,2449.72mil)(3556.805mil,2495mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad JT1-2(3506.615mil,2422.16mil) on Bottom Layer And Track (3556.811mil,2394.601mil)(3556.811mil,2449.719mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.726mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3610.127mil,1489.35mil)(3621.936mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3621.936mil,1477.541mil)(3625.879mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3625.879mil,1477.541mil)(3653.435mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3626.18mil,1544.865mil)(3639.566mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3639.566mil,1531.479mil)(3639.566mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3639.566mil,1531.479mil)(3652.559mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3653.435mil,1477.541mil)(3657.373mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.301mil < 10mil) Between Pad LED1-1(3639.956mil,1504.705mil) on Top Layer And Track (3657.373mil,1477.541mil)(3669.187mil,1489.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3610.039mil,1590.932mil)(3668.306mil,1590.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3625.786mil,1544.865mil)(3626.18mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3625.786mil,1544.865mil)(3652.559mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3626.18mil,1544.865mil)(3639.566mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3639.566mil,1531.479mil)(3639.566mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.489mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3639.566mil,1531.479mil)(3652.559mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED1-2(3639.686mil,1567.665mil) on Top Layer And Track (3652.559mil,1544.475mil)(3652.559mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.726mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3719.334mil,1489.35mil)(3731.143mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3731.143mil,1477.541mil)(3735.086mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3735.086mil,1477.541mil)(3762.642mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3735.387mil,1544.865mil)(3748.773mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3748.773mil,1531.479mil)(3748.773mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3748.773mil,1531.479mil)(3761.766mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3762.642mil,1477.541mil)(3766.58mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.301mil < 10mil) Between Pad LED2-1(3749.163mil,1504.705mil) on Top Layer And Track (3766.58mil,1477.541mil)(3778.394mil,1489.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3719.246mil,1590.932mil)(3777.513mil,1590.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3734.993mil,1544.865mil)(3735.387mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3734.993mil,1544.865mil)(3761.766mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3735.387mil,1544.865mil)(3748.773mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3748.773mil,1531.479mil)(3748.773mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.489mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3748.773mil,1531.479mil)(3761.766mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED2-2(3748.893mil,1567.665mil) on Top Layer And Track (3761.766mil,1544.475mil)(3761.766mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3828.453mil,1590.932mil)(3886.72mil,1590.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3844.2mil,1544.865mil)(3844.594mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3844.2mil,1544.865mil)(3870.973mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3844.594mil,1544.865mil)(3857.98mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3857.98mil,1531.479mil)(3857.98mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.489mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3857.98mil,1531.479mil)(3870.973mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad LED3-1(3858.1mil,1567.665mil) on Top Layer And Track (3870.973mil,1544.475mil)(3870.973mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.726mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3828.541mil,1489.35mil)(3840.35mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.726mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3840.35mil,1477.541mil)(3844.293mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3844.293mil,1477.541mil)(3871.849mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3844.594mil,1544.865mil)(3857.98mil,1531.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3857.98mil,1531.479mil)(3857.98mil,1544.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.073mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3857.98mil,1531.479mil)(3870.973mil,1544.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.463mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3871.849mil,1477.541mil)(3875.787mil,1477.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.463mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.301mil < 10mil) Between Pad LED3-2(3858.37mil,1504.705mil) on Top Layer And Track (3875.787mil,1477.541mil)(3887.601mil,1489.35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.68mil < 10mil) Between Pad mic1-3(2992.45mil,2147.993mil) on Top Layer And Track (2904.217mil,2170.5mil)(2975.081mil,2170.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.68mil < 10mil) Between Pad mic1-4(2892.34mil,2147.993mil) on Top Layer And Track (2904.217mil,2170.5mil)(2975.081mil,2170.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.079mil < 10mil) Between Pad mic1-4(2892.34mil,2147.993mil) on Top Layer And Track (2907.398mil,2095.591mil)(2907.398mil,2127.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.079mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.581mil < 10mil) Between Pad mic1-5(2892.34mil,2073.183mil) on Top Layer And Track (2907.398mil,2095.591mil)(2907.398mil,2127.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.581mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(2964.242mil,2319.23mil) on Top Layer And Track (2937.384mil,2293.041mil)(2937.384mil,2333.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R10-1(2964.242mil,2319.23mil) on Top Layer And Track (2937.384mil,2293.041mil)(2991.1mil,2293.041mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(2964.242mil,2319.23mil) on Top Layer And Track (2991.1mil,2293.041mil)(2991.1mil,2333.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(2964.242mil,2368.17mil) on Top Layer And Track (2937.384mil,2353.983mil)(2937.384mil,2394.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R10-2(2964.242mil,2368.17mil) on Top Layer And Track (2937.384mil,2394.359mil)(2991.1mil,2394.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(2964.242mil,2368.17mil) on Top Layer And Track (2991.1mil,2353.983mil)(2991.1mil,2394.359mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(3635.287mil,1813.895mil) on Top Layer And Track (3608.429mil,1799.708mil)(3608.429mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R1-1(3635.287mil,1813.895mil) on Top Layer And Track (3608.429mil,1840.084mil)(3662.145mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(3635.287mil,1813.895mil) on Top Layer And Track (3662.145mil,1799.708mil)(3662.145mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(3905.318mil,2685.882mil) on Top Layer And Track (3878.46mil,2659.693mil)(3878.46mil,2700.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R11-1(3905.318mil,2685.882mil) on Top Layer And Track (3878.46mil,2659.693mil)(3932.176mil,2659.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(3905.318mil,2685.882mil) on Top Layer And Track (3932.176mil,2659.693mil)(3932.176mil,2700.069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(3905.318mil,2734.822mil) on Top Layer And Track (3878.46mil,2720.635mil)(3878.46mil,2761.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R11-2(3905.318mil,2734.822mil) on Top Layer And Track (3878.46mil,2761.011mil)(3932.176mil,2761.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(3905.318mil,2734.822mil) on Top Layer And Track (3932.176mil,2720.635mil)(3932.176mil,2761.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3635.287mil,1764.955mil) on Top Layer And Track (3608.429mil,1738.766mil)(3608.429mil,1779.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R1-2(3635.287mil,1764.955mil) on Top Layer And Track (3608.429mil,1738.766mil)(3662.145mil,1738.766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3635.287mil,1764.955mil) on Top Layer And Track (3662.145mil,1738.766mil)(3662.145mil,1779.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(4370.75mil,2437.544mil) on Top Layer And Track (4356.563mil,2410.686mil)(4396.939mil,2410.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(4370.75mil,2437.544mil) on Top Layer And Track (4356.563mil,2464.402mil)(4396.939mil,2464.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R2-1(4370.75mil,2437.544mil) on Top Layer And Track (4396.939mil,2410.686mil)(4396.939mil,2464.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R2-2(4321.81mil,2437.544mil) on Top Layer And Track (4295.621mil,2410.686mil)(4295.621mil,2464.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(4321.81mil,2437.544mil) on Top Layer And Track (4295.621mil,2410.686mil)(4335.997mil,2410.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(4321.81mil,2437.544mil) on Top Layer And Track (4295.621mil,2464.402mil)(4335.997mil,2464.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(4370.75mil,2662.372mil) on Top Layer And Track (4356.563mil,2635.514mil)(4396.939mil,2635.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(4370.75mil,2662.372mil) on Top Layer And Track (4356.563mil,2689.23mil)(4396.939mil,2689.23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R3-1(4370.75mil,2662.372mil) on Top Layer And Track (4396.939mil,2635.514mil)(4396.939mil,2689.23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R3-2(4321.81mil,2662.372mil) on Top Layer And Track (4295.621mil,2635.514mil)(4295.621mil,2689.23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(4321.81mil,2662.372mil) on Top Layer And Track (4295.621mil,2635.514mil)(4335.997mil,2635.514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(4321.81mil,2662.372mil) on Top Layer And Track (4295.621mil,2689.23mil)(4335.997mil,2689.23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(3741.936mil,1813.895mil) on Top Layer And Track (3715.078mil,1799.708mil)(3715.078mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R4-1(3741.936mil,1813.895mil) on Top Layer And Track (3715.078mil,1840.084mil)(3768.794mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(3741.936mil,1813.895mil) on Top Layer And Track (3768.794mil,1799.708mil)(3768.794mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3741.936mil,1764.955mil) on Top Layer And Track (3715.078mil,1738.766mil)(3715.078mil,1779.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R4-2(3741.936mil,1764.955mil) on Top Layer And Track (3715.078mil,1738.766mil)(3768.794mil,1738.766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3741.936mil,1764.955mil) on Top Layer And Track (3768.794mil,1738.766mil)(3768.794mil,1779.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(2713.477mil,1931.9mil) on Top Layer And Track (2686.619mil,1905.711mil)(2686.619mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R5-1(2713.477mil,1931.9mil) on Top Layer And Track (2686.619mil,1905.711mil)(2740.336mil,1905.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(2713.477mil,1931.9mil) on Top Layer And Track (2740.336mil,1905.711mil)(2740.336mil,1946.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(2713.477mil,1980.84mil) on Top Layer And Track (2686.619mil,1966.653mil)(2686.619mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R5-2(2713.477mil,1980.84mil) on Top Layer And Track (2686.619mil,2007.029mil)(2740.336mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(2713.477mil,1980.84mil) on Top Layer And Track (2740.336mil,1966.653mil)(2740.336mil,2007.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3848.585mil,1813.895mil) on Top Layer And Track (3821.727mil,1799.708mil)(3821.727mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R6-1(3848.585mil,1813.895mil) on Top Layer And Track (3821.727mil,1840.084mil)(3875.443mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3848.585mil,1813.895mil) on Top Layer And Track (3875.443mil,1799.708mil)(3875.443mil,1840.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3848.585mil,1764.955mil) on Top Layer And Track (3821.727mil,1738.766mil)(3821.727mil,1779.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R6-2(3848.585mil,1764.955mil) on Top Layer And Track (3821.727mil,1738.766mil)(3875.443mil,1738.766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3848.585mil,1764.955mil) on Top Layer And Track (3875.443mil,1738.766mil)(3875.443mil,1779.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(4185.762mil,1972.015mil) on Top Layer And Track (4171.575mil,1945.157mil)(4211.951mil,1945.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(4185.762mil,1972.015mil) on Top Layer And Track (4171.575mil,1998.873mil)(4211.951mil,1998.873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R7-1(4185.762mil,1972.015mil) on Top Layer And Track (4211.951mil,1945.157mil)(4211.951mil,1998.873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R7-2(4136.822mil,1972.015mil) on Top Layer And Track (4110.633mil,1945.157mil)(4110.633mil,1998.873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(4136.822mil,1972.015mil) on Top Layer And Track (4110.633mil,1945.157mil)(4151.009mil,1945.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(4136.822mil,1972.015mil) on Top Layer And Track (4110.633mil,1998.873mil)(4151.009mil,1998.873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(4186.032mil,2081.607mil) on Top Layer And Track (4171.845mil,2054.749mil)(4212.221mil,2054.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(4186.032mil,2081.607mil) on Top Layer And Track (4171.845mil,2108.465mil)(4212.221mil,2108.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R8-1(4186.032mil,2081.607mil) on Top Layer And Track (4212.221mil,2054.749mil)(4212.221mil,2108.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R8-2(4137.092mil,2081.607mil) on Top Layer And Track (4110.903mil,2054.749mil)(4110.903mil,2108.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(4137.092mil,2081.607mil) on Top Layer And Track (4110.903mil,2054.749mil)(4151.279mil,2054.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(4137.092mil,2081.607mil) on Top Layer And Track (4110.903mil,2108.465mil)(4151.279mil,2108.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(4183.012mil,2178.915mil) on Top Layer And Track (4168.825mil,2152.057mil)(4209.201mil,2152.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(4183.012mil,2178.915mil) on Top Layer And Track (4168.825mil,2205.773mil)(4209.201mil,2205.773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R9-1(4183.012mil,2178.915mil) on Top Layer And Track (4209.201mil,2152.057mil)(4209.201mil,2205.773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad R9-2(4134.072mil,2178.915mil) on Top Layer And Track (4107.883mil,2152.057mil)(4107.883mil,2205.773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(4134.072mil,2178.915mil) on Top Layer And Track (4107.883mil,2152.057mil)(4148.259mil,2152.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(4134.072mil,2178.915mil) on Top Layer And Track (4107.883mil,2205.773mil)(4148.259mil,2205.773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb1-1(2783.85mil,2458.89mil) on Bottom Layer And Track (2756.992mil,2444.703mil)(2756.992mil,2485.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad Rb1-1(2783.85mil,2458.89mil) on Bottom Layer And Track (2756.992mil,2485.079mil)(2810.708mil,2485.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb1-1(2783.85mil,2458.89mil) on Bottom Layer And Track (2810.708mil,2444.703mil)(2810.708mil,2485.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb1-2(2783.85mil,2409.95mil) on Bottom Layer And Track (2756.992mil,2383.761mil)(2756.992mil,2424.137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad Rb1-2(2783.85mil,2409.95mil) on Bottom Layer And Track (2756.992mil,2383.761mil)(2810.708mil,2383.761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb1-2(2783.85mil,2409.95mil) on Bottom Layer And Track (2810.708mil,2383.761mil)(2810.708mil,2424.137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb2-1(2853.858mil,2409.95mil) on Bottom Layer And Track (2827mil,2383.761mil)(2827mil,2424.137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad Rb2-1(2853.858mil,2409.95mil) on Bottom Layer And Track (2827mil,2383.761mil)(2880.716mil,2383.761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb2-1(2853.858mil,2409.95mil) on Bottom Layer And Track (2880.716mil,2383.761mil)(2880.716mil,2424.137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb2-2(2853.858mil,2458.89mil) on Bottom Layer And Track (2827mil,2444.703mil)(2827mil,2485.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.001mil < 10mil) Between Pad Rb2-2(2853.858mil,2458.89mil) on Bottom Layer And Track (2827mil,2485.079mil)(2880.716mil,2485.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad Rb2-2(2853.858mil,2458.89mil) on Bottom Layer And Track (2880.716mil,2444.703mil)(2880.716mil,2485.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.192mil < 10mil) Between Pad SW_power-1(2670.173mil,1789.161mil) on Top Layer And Track (2696.082mil,1762.316mil)(2762.372mil,1762.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.196mil < 10mil) Between Pad SW_power-2(2788.284mil,1789.161mil) on Top Layer And Track (2696.082mil,1762.316mil)(2762.372mil,1762.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.191mil < 10mil) Between Pad SW_power-2(2788.284mil,1789.161mil) on Top Layer And Track (2814.191mil,1762.316mil)(2821.427mil,1762.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.191mil < 10mil) Between Pad SW_power-3(2847.334mil,1789.161mil) on Top Layer And Track (2814.191mil,1762.316mil)(2821.427mil,1762.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.191mil < 10mil) Between Pad SW_power-4(2908.363mil,1753.851mil) on Top Layer And Track (2888.675mil,1690.983mil)(2888.675mil,1727.353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW_power-5(2908.363mil,1664.481mil) on Top Layer And Track (2632.769mil,1656.02mil)(2884.738mil,1656.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.195mil < 10mil) Between Pad SW_power-5(2908.363mil,1664.481mil) on Top Layer And Track (2888.675mil,1690.983mil)(2888.675mil,1727.353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.195mil < 10mil) Between Pad SW_power-6(2609.153mil,1664.481mil) on Top Layer And Track (2628.831mil,1690.983mil)(2628.831mil,1727.353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW_power-6(2609.153mil,1664.481mil) on Top Layer And Track (2632.769mil,1656.02mil)(2884.738mil,1656.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.191mil < 10mil) Between Pad SW_power-7(2609.153mil,1753.851mil) on Top Layer And Track (2628.831mil,1690.983mil)(2628.831mil,1727.353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.191mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.84mil < 10mil) Between Pad SW1-1(4545.449mil,2407.135mil) on Top Layer And Track (4515.924mil,2412.057mil)(4515.924mil,2467.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-1(4545.449mil,2407.135mil) on Top Layer And Track (4515.924mil,2412.057mil)(4516.666mil,2412.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW1-1(4545.449mil,2407.135mil) on Top Layer And Track (4574.236mil,2412.057mil)(4575.722mil,2412.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.605mil < 10mil) Between Pad SW1-2(4545.449mil,2554.775mil) on Top Layer And Text "SW1" (4522.518mil,2583.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.605mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.84mil < 10mil) Between Pad SW1-2(4545.449mil,2554.775mil) on Top Layer And Track (4515.924mil,2494.51mil)(4515.924mil,2549.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-2(4545.449mil,2554.775mil) on Top Layer And Track (4515.924mil,2549.853mil)(4516.666mil,2549.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW1-2(4545.449mil,2554.775mil) on Top Layer And Track (4574.236mil,2549.853mil)(4575.722mil,2549.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW1-3(4604.509mil,2407.135mil) on Top Layer And Track (4574.236mil,2412.057mil)(4575.722mil,2412.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-3(4604.509mil,2407.135mil) on Top Layer And Track (4633.292mil,2412.057mil)(4633.292mil,2466.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-3(4604.509mil,2407.135mil) on Top Layer And Track (4633.292mil,2412.057mil)(4634.034mil,2412.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.159mil < 10mil) Between Pad SW1-4(4604.509mil,2554.775mil) on Top Layer And Text "SW1" (4522.518mil,2583.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW1-4(4604.509mil,2554.775mil) on Top Layer And Track (4574.236mil,2549.853mil)(4575.722mil,2549.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-4(4604.509mil,2554.775mil) on Top Layer And Track (4633.292mil,2495.736mil)(4633.292mil,2549.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-4(4604.509mil,2554.775mil) on Top Layer And Track (4633.292mil,2549.853mil)(4634.034mil,2549.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.896mil < 10mil) Between Pad SW2-1(4545.449mil,2643.568mil) on Top Layer And Text "SW1" (4522.518mil,2583.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.84mil < 10mil) Between Pad SW2-1(4545.449mil,2643.568mil) on Top Layer And Track (4515.924mil,2648.49mil)(4515.924mil,2703.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW2-1(4545.449mil,2643.568mil) on Top Layer And Track (4515.924mil,2648.49mil)(4516.666mil,2648.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW2-1(4545.449mil,2643.568mil) on Top Layer And Track (4574.236mil,2648.49mil)(4575.722mil,2648.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.409mil < 10mil) Between Pad SW2-2(4545.449mil,2791.208mil) on Top Layer And Text "SW2" (4515.558mil,2822.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.84mil < 10mil) Between Pad SW2-2(4545.449mil,2791.208mil) on Top Layer And Track (4515.924mil,2730.943mil)(4515.924mil,2786.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW2-2(4545.449mil,2791.208mil) on Top Layer And Track (4515.924mil,2786.286mil)(4516.666mil,2786.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW2-2(4545.449mil,2791.208mil) on Top Layer And Track (4574.236mil,2786.286mil)(4575.722mil,2786.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.312mil < 10mil) Between Pad SW2-3(4604.509mil,2643.568mil) on Top Layer And Text "SW1" (4522.518mil,2583.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW2-3(4604.509mil,2643.568mil) on Top Layer And Track (4574.236mil,2648.49mil)(4575.722mil,2648.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW2-3(4604.509mil,2643.568mil) on Top Layer And Track (4633.292mil,2648.49mil)(4633.292mil,2702.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW2-3(4604.509mil,2643.568mil) on Top Layer And Track (4633.292mil,2648.49mil)(4634.034mil,2648.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.963mil < 10mil) Between Pad SW2-4(4604.509mil,2791.208mil) on Top Layer And Text "SW2" (4515.558mil,2822.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.102mil < 10mil) Between Pad SW2-4(4604.509mil,2791.208mil) on Top Layer And Track (4574.236mil,2786.286mil)(4575.722mil,2786.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW2-4(4604.509mil,2791.208mil) on Top Layer And Track (4633.292mil,2732.169mil)(4633.292mil,2786.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW2-4(4604.509mil,2791.208mil) on Top Layer And Track (4633.292mil,2786.286mil)(4634.034mil,2786.286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad SW3-a(4483.623mil,1863.305mil) on Top Layer And Track (4247.682mil,1820.905mil)(4517.682mil,1820.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.384mil < 10mil) Between Pad SW3-a(4483.623mil,2288.505mil) on Top Layer And Track (4247.682mil,2330.385mil)(4517.682mil,2330.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad SW3-b(4292.682mil,1977.475mil) on Top Layer And Track (4247.682mil,1875.905mil)(4247.682mil,2330.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad SW3-c(4292.682mil,2075.905mil) on Top Layer And Track (4247.682mil,1875.905mil)(4247.682mil,2330.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad SW3-c(4292.682mil,2075.905mil) on Top Layer And Track (4247.682mil,2075.053mil)(4248.149mil,2075.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad SW3-c(4292.682mil,2075.905mil) on Top Layer And Track (4247.682mil,2076.386mil)(4248.149mil,2076.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad SW3-d(4292.682mil,2174.335mil) on Top Layer And Track (4247.682mil,1875.905mil)(4247.682mil,2330.385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.567mil]
Rule Violations :290

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.123mil < 10mil) Between Text "C10" (3393.243mil,2016.394mil) on Bottom Overlay And Track (3304.341mil,2008.716mil)(3344.717mil,2008.716mil) on Bottom Overlay Silk Text to Silk Clearance [4.123mil]
   Violation between Silk To Silk Clearance Constraint: (4.123mil < 10mil) Between Text "C10" (3393.243mil,2016.394mil) on Bottom Overlay And Track (3365.283mil,2008.716mil)(3405.659mil,2008.716mil) on Bottom Overlay Silk Text to Silk Clearance [4.123mil]
   Violation between Silk To Silk Clearance Constraint: (6.718mil < 10mil) Between Text "C11" (3375.229mil,2167.195mil) on Bottom Overlay And Track (3295mil,2109.358mil)(3295mil,2159.358mil) on Bottom Overlay Silk Text to Silk Clearance [6.718mil]
   Violation between Silk To Silk Clearance Constraint: (2.979mil < 10mil) Between Text "C11" (3375.229mil,2167.195mil) on Bottom Overlay And Track (3304.341mil,2107.5mil)(3304.341mil,2161.216mil) on Bottom Overlay Silk Text to Silk Clearance [2.979mil]
   Violation between Silk To Silk Clearance Constraint: (2.979mil < 10mil) Between Text "C11" (3375.229mil,2167.195mil) on Bottom Overlay And Track (3304.341mil,2161.216mil)(3344.717mil,2161.216mil) on Bottom Overlay Silk Text to Silk Clearance [2.979mil]
   Violation between Silk To Silk Clearance Constraint: (2.97mil < 10mil) Between Text "C11" (3375.229mil,2167.195mil) on Bottom Overlay And Track (3365.283mil,2161.216mil)(3405.659mil,2161.216mil) on Bottom Overlay Silk Text to Silk Clearance [2.97mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3291.124mil,2258.511mil) on Bottom Overlay And Track (3295mil,2261.858mil)(3295mil,2311.858mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.056mil < 10mil) Between Text "C13" (3539.839mil,2248.898mil) on Bottom Overlay And Track (3449.621mil,2240.287mil)(3489.997mil,2240.287mil) on Bottom Overlay Silk Text to Silk Clearance [5.056mil]
   Violation between Silk To Silk Clearance Constraint: (5.056mil < 10mil) Between Text "C13" (3539.839mil,2248.898mil) on Bottom Overlay And Track (3510.563mil,2240.287mil)(3550.939mil,2240.287mil) on Bottom Overlay Silk Text to Silk Clearance [5.056mil]
   Violation between Silk To Silk Clearance Constraint: (8.111mil < 10mil) Between Text "C14" (3537.436mil,2101.111mil) on Bottom Overlay And Track (3449.621mil,2090mil)(3489.997mil,2090mil) on Bottom Overlay Silk Text to Silk Clearance [8.111mil]
   Violation between Silk To Silk Clearance Constraint: (7.556mil < 10mil) Between Text "C14" (3537.436mil,2101.111mil) on Bottom Overlay And Track (3510.563mil,2090mil)(3550.939mil,2090mil) on Bottom Overlay Silk Text to Silk Clearance [7.556mil]
   Violation between Silk To Silk Clearance Constraint: (6.447mil < 10mil) Between Text "C4" (2870.838mil,1852.398mil) on Top Overlay And Track (2868.227mil,1896.37mil)(2918.227mil,1896.37mil) on Top Overlay Silk Text to Silk Clearance [6.447mil]
   Violation between Silk To Silk Clearance Constraint: (2.003mil < 10mil) Between Text "C5" (2778.627mil,1856.842mil) on Top Overlay And Track (2778.352mil,1896.37mil)(2828.352mil,1896.37mil) on Top Overlay Silk Text to Silk Clearance [2.003mil]
   Violation between Silk To Silk Clearance Constraint: (4.788mil < 10mil) Between Text "C6" (2947.185mil,1854.057mil) on Top Overlay And Track (2955.95mil,1896.37mil)(3005.95mil,1896.37mil) on Top Overlay Silk Text to Silk Clearance [4.788mil]
   Violation between Silk To Silk Clearance Constraint: (9.58mil < 10mil) Between Text "C7" (4285.83mil,2590.409mil) on Top Overlay And Track (4295.621mil,2635.514mil)(4335.997mil,2635.514mil) on Top Overlay Silk Text to Silk Clearance [9.58mil]
   Violation between Silk To Silk Clearance Constraint: (8.25mil < 10mil) Between Text "C8" (4283.88mil,2813.259mil) on Top Overlay And Track (4295.621mil,2747.928mil)(4295.621mil,2801.644mil) on Top Overlay Silk Text to Silk Clearance [8.249mil]
   Violation between Silk To Silk Clearance Constraint: (8.06mil < 10mil) Between Text "C8" (4283.88mil,2813.259mil) on Top Overlay And Track (4295.621mil,2801.644mil)(4335.997mil,2801.644mil) on Top Overlay Silk Text to Silk Clearance [8.06mil]
   Violation between Silk To Silk Clearance Constraint: (7.912mil < 10mil) Between Text "D1" (3506.998mil,1601.796mil) on Top Overlay And Track (3500.832mil,1590.932mil)(3559.099mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [7.912mil]
   Violation between Silk To Silk Clearance Constraint: (9.54mil < 10mil) Between Text "D1" (3506.998mil,1601.796mil) on Top Overlay And Track (3500.83mil,1545.654mil)(3500.83mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [9.54mil]
   Violation between Silk To Silk Clearance Constraint: (7.445mil < 10mil) Between Text "JT1" (3360.297mil,2507.444mil) on Bottom Overlay And Track (3295.005mil,2449.72mil)(3295.005mil,2495mil) on Bottom Overlay Silk Text to Silk Clearance [7.445mil]
   Violation between Silk To Silk Clearance Constraint: (6.889mil < 10mil) Between Text "JT1" (3360.297mil,2507.444mil) on Bottom Overlay And Track (3295.005mil,2495mil)(3556.805mil,2495mil) on Bottom Overlay Silk Text to Silk Clearance [6.889mil]
   Violation between Silk To Silk Clearance Constraint: (7.691mil < 10mil) Between Text "LCD" (2428.291mil,2742.183mil) on Top Overlay And Track (2420mil,2730mil)(2520mil,2730mil) on Top Overlay Silk Text to Silk Clearance [7.691mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (3576.591mil,1593.609mil) on Top Overlay And Track (3610.037mil,1545.654mil)(3610.037mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (3576.591mil,1593.609mil) on Top Overlay And Track (3610.039mil,1590.932mil)(3668.306mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.712mil < 10mil) Between Text "LED1" (3576.591mil,1593.609mil) on Top Overlay And Track (3669.097mil,1545.654mil)(3669.097mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [1.712mil]
   Violation between Silk To Silk Clearance Constraint: (6.866mil < 10mil) Between Text "LED2" (3693.672mil,1596.883mil) on Top Overlay And Text "LED3" (3806.659mil,1597.161mil) on Top Overlay Silk Text to Silk Clearance [6.866mil]
   Violation between Silk To Silk Clearance Constraint: (2.998mil < 10mil) Between Text "LED2" (3693.672mil,1596.883mil) on Top Overlay And Track (3719.244mil,1545.654mil)(3719.244mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [2.998mil]
   Violation between Silk To Silk Clearance Constraint: (2.998mil < 10mil) Between Text "LED2" (3693.672mil,1596.883mil) on Top Overlay And Track (3719.246mil,1590.932mil)(3777.513mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [2.998mil]
   Violation between Silk To Silk Clearance Constraint: (3.005mil < 10mil) Between Text "LED2" (3693.672mil,1596.883mil) on Top Overlay And Track (3778.304mil,1545.654mil)(3778.304mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [3.005mil]
   Violation between Silk To Silk Clearance Constraint: (3.527mil < 10mil) Between Text "LED3" (3806.659mil,1597.161mil) on Top Overlay And Track (3828.451mil,1545.654mil)(3828.451mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [3.527mil]
   Violation between Silk To Silk Clearance Constraint: (3.276mil < 10mil) Between Text "LED3" (3806.659mil,1597.161mil) on Top Overlay And Track (3828.453mil,1590.932mil)(3886.72mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [3.276mil]
   Violation between Silk To Silk Clearance Constraint: (7.074mil < 10mil) Between Text "LED3" (3806.659mil,1597.161mil) on Top Overlay And Track (3887.511mil,1545.654mil)(3887.511mil,1590.932mil) on Top Overlay Silk Text to Silk Clearance [7.074mil]
   Violation between Silk To Silk Clearance Constraint: (9.52mil < 10mil) Between Text "P2" (4229.203mil,1774.275mil) on Top Overlay And Track (4247.682mil,1820.905mil)(4517.682mil,1820.905mil) on Top Overlay Silk Text to Silk Clearance [9.52mil]
   Violation between Silk To Silk Clearance Constraint: (9.523mil < 10mil) Between Text "POWER" (2565.535mil,1664.15mil) on Top Overlay And Track (2519.55mil,1634.15mil)(2519.55mil,1834.15mil) on Top Overlay Silk Text to Silk Clearance [9.523mil]
   Violation between Silk To Silk Clearance Constraint: (7.359mil < 10mil) Between Text "R11" (3942.535mil,2692.061mil) on Top Overlay And Track (3932.176mil,2659.693mil)(3932.176mil,2700.069mil) on Top Overlay Silk Text to Silk Clearance [7.359mil]
   Violation between Silk To Silk Clearance Constraint: (7.359mil < 10mil) Between Text "R11" (3942.535mil,2692.061mil) on Top Overlay And Track (3932.176mil,2720.635mil)(3932.176mil,2761.011mil) on Top Overlay Silk Text to Silk Clearance [7.359mil]
   Violation between Silk To Silk Clearance Constraint: (9.856mil < 10mil) Between Text "R2" (4286.83mil,2477.39mil) on Top Overlay And Track (4286.28mil,2412.544mil)(4286.28mil,2462.544mil) on Top Overlay Silk Text to Silk Clearance [9.856mil]
   Violation between Silk To Silk Clearance Constraint: (9.988mil < 10mil) Between Text "R2" (4286.83mil,2477.39mil) on Top Overlay And Track (4295.621mil,2464.402mil)(4335.997mil,2464.402mil) on Top Overlay Silk Text to Silk Clearance [9.988mil]
   Violation between Silk To Silk Clearance Constraint: (9.195mil < 10mil) Between Text "R3" (4284.88mil,2701.567mil) on Top Overlay And Track (4286.28mil,2637.372mil)(4286.28mil,2687.372mil) on Top Overlay Silk Text to Silk Clearance [9.195mil]
   Violation between Silk To Silk Clearance Constraint: (8.782mil < 10mil) Between Text "R3" (4284.88mil,2701.567mil) on Top Overlay And Track (4295.621mil,2689.23mil)(4335.997mil,2689.23mil) on Top Overlay Silk Text to Silk Clearance [8.782mil]
   Violation between Silk To Silk Clearance Constraint: (6.254mil < 10mil) Between Text "R5" (2689.334mil,1853.146mil) on Top Overlay And Track (2688.477mil,1896.37mil)(2738.477mil,1896.37mil) on Top Overlay Silk Text to Silk Clearance [6.254mil]
   Violation between Silk To Silk Clearance Constraint: (5.715mil < 10mil) Between Text "R7" (4100.162mil,2007.73mil) on Top Overlay And Track (4101.292mil,1947.015mil)(4101.292mil,1997.015mil) on Top Overlay Silk Text to Silk Clearance [5.715mil]
   Violation between Silk To Silk Clearance Constraint: (7.823mil < 10mil) Between Text "R7" (4100.162mil,2007.73mil) on Top Overlay And Track (4110.633mil,1945.157mil)(4110.633mil,1998.873mil) on Top Overlay Silk Text to Silk Clearance [7.823mil]
   Violation between Silk To Silk Clearance Constraint: (5.857mil < 10mil) Between Text "R7" (4100.162mil,2007.73mil) on Top Overlay And Track (4110.633mil,1998.873mil)(4151.009mil,1998.873mil) on Top Overlay Silk Text to Silk Clearance [5.857mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (4101.162mil,2118.388mil) on Top Overlay And Track (4098.542mil,2153.915mil)(4098.542mil,2203.915mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.781mil < 10mil) Between Text "R8" (4101.162mil,2118.388mil) on Top Overlay And Track (4101.562mil,2056.607mil)(4101.562mil,2106.607mil) on Top Overlay Silk Text to Silk Clearance [6.781mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (4101.162mil,2118.388mil) on Top Overlay And Track (4107.883mil,2152.057mil)(4107.883mil,2205.773mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8" (4101.162mil,2118.388mil) on Top Overlay And Track (4107.883mil,2152.057mil)(4148.259mil,2152.057mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.341mil < 10mil) Between Text "R8" (4101.162mil,2118.388mil) on Top Overlay And Track (4110.903mil,2054.749mil)(4110.903mil,2108.465mil) on Top Overlay Silk Text to Silk Clearance [8.341mil]
   Violation between Silk To Silk Clearance Constraint: (6.368mil < 10mil) Between Text "R8" (4101.162mil,2118.388mil) on Top Overlay And Track (4110.903mil,2108.465mil)(4151.279mil,2108.465mil) on Top Overlay Silk Text to Silk Clearance [6.368mil]
   Violation between Silk To Silk Clearance Constraint: (4.44mil < 10mil) Between Text "R9" (4099.112mil,2213.338mil) on Top Overlay And Track (4098.542mil,2153.915mil)(4098.542mil,2203.915mil) on Top Overlay Silk Text to Silk Clearance [4.44mil]
   Violation between Silk To Silk Clearance Constraint: (5.812mil < 10mil) Between Text "R9" (4099.112mil,2213.338mil) on Top Overlay And Track (4107.883mil,2152.057mil)(4107.883mil,2205.773mil) on Top Overlay Silk Text to Silk Clearance [5.812mil]
   Violation between Silk To Silk Clearance Constraint: (4.01mil < 10mil) Between Text "R9" (4099.112mil,2213.338mil) on Top Overlay And Track (4107.883mil,2205.773mil)(4148.259mil,2205.773mil) on Top Overlay Silk Text to Silk Clearance [4.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW_power" (2655.305mil,1662.619mil) on Top Overlay And Track (2632.769mil,1656.02mil)(2884.738mil,1656.02mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW_power" (2655.305mil,1662.619mil) on Top Overlay And Track (2758.753mil,1596.962mil)(2758.753mil,1656.02mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.599mil < 10mil) Between Text "SW_power" (2655.305mil,1662.619mil) on Top Overlay And Track (2809.938mil,1596.962mil)(2809.938mil,1656.02mil) on Top Overlay Silk Text to Silk Clearance [1.599mil]
   Violation between Silk To Silk Clearance Constraint: (2.601mil < 10mil) Between Text "V     G      I" (3072.637mil,2970.297mil) on Top Overlay And Track (3034.566mil,2963.204mil)(3334.566mil,2963.204mil) on Top Overlay Silk Text to Silk Clearance [2.601mil]
Rule Violations :57

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (3122.45mil,1953.476mil)(3122.45mil,2078.565mil) on Bottom Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 449
Waived Violations : 0
Time Elapsed        : 00:00:02