{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700350948732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700350948732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 17:42:28 2023 " "Processing started: Sat Nov 18 17:42:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700350948732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350948732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica04 -c practica04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica04 -c practica04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350948732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700350948913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700350948913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-amr " "Found design unit 1: contador-amr" {  } { { "contador.vhd" "" { Text "/home/angel/Documentos/ddm/practica04/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956817 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/angel/Documentos/ddm/practica04/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350956817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco-am " "Found design unit 1: deco-am" {  } { { "deco.vhd" "" { Text "/home/angel/Documentos/ddm/practica04/deco.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956818 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.vhd" "" { Text "/home/angel/Documentos/ddm/practica04/deco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350956818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-BEAS " "Found design unit 1: divf-BEAS" {  } { { "divf.vhd" "" { Text "/home/angel/Documentos/ddm/practica04/divf.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956818 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "/home/angel/Documentos/ddm/practica04/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350956818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica04.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica04 " "Found entity 1: practica04" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700350956818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350956818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica04 " "Elaborating entity \"practica04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700350956859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco deco:inst3 " "Elaborating entity \"deco\" for hierarchy \"deco:inst3\"" {  } { { "practica04.bdf" "inst3" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 32 464 648 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700350956862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst " "Elaborating entity \"contador\" for hierarchy \"contador:inst\"" {  } { { "practica04.bdf" "inst" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 104 280 432 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700350956863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divf divf:inst2 " "Elaborating entity \"divf\" for hierarchy \"divf:inst2\"" {  } { { "practica04.bdf" "inst2" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 96 264 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700350956864 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[7\] " "Inserted always-enabled tri-state buffer between \"X\[7\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[6\] " "Inserted always-enabled tri-state buffer between \"X\[6\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[5\] " "Inserted always-enabled tri-state buffer between \"X\[5\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[4\] " "Inserted always-enabled tri-state buffer between \"X\[4\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[3\] " "Inserted always-enabled tri-state buffer between \"X\[3\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[2\] " "Inserted always-enabled tri-state buffer between \"X\[2\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "X\[1\] " "Inserted always-enabled tri-state buffer between \"X\[1\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[7\] " "Inserted always-enabled tri-state buffer between \"Y\[7\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[6\] " "Inserted always-enabled tri-state buffer between \"Y\[6\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[5\] " "Inserted always-enabled tri-state buffer between \"Y\[5\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[4\] " "Inserted always-enabled tri-state buffer between \"Y\[4\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[3\] " "Inserted always-enabled tri-state buffer between \"Y\[3\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[2\] " "Inserted always-enabled tri-state buffer between \"Y\[2\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Y\[1\] " "Inserted always-enabled tri-state buffer between \"Y\[1\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[7\] " "Inserted always-enabled tri-state buffer between \"Z\[7\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[6\] " "Inserted always-enabled tri-state buffer between \"Z\[6\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[5\] " "Inserted always-enabled tri-state buffer between \"Z\[5\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[4\] " "Inserted always-enabled tri-state buffer between \"Z\[4\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[3\] " "Inserted always-enabled tri-state buffer between \"Z\[3\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[2\] " "Inserted always-enabled tri-state buffer between \"Z\[2\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Z\[1\] " "Inserted always-enabled tri-state buffer between \"Z\[1\]\" and its non-tri-state driver." {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700350957241 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1700350957241 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "X\[0\] VCC pin " "The pin \"X\[0\]\" is fed by VCC" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Y\[0\] VCC pin " "The pin \"Y\[0\]\" is fed by VCC" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700350957241 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Z\[0\] VCC pin " "The pin \"Z\[0\]\" is fed by VCC" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700350957241 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1700350957241 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "X~synth " "Node \"X~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 56 672 848 72 "X\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Y~synth " "Node \"Y~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 144 672 848 160 "Y\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Z~synth " "Node \"Z~synth\"" {  } { { "practica04.bdf" "" { Schematic "/home/angel/Documentos/ddm/practica04/practica04.bdf" { { 232 672 848 248 "Z\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700350957261 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700350957261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700350957324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700350957707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700350957707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700350957737 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700350957737 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700350957737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700350957737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700350957737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700350957744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 17:42:37 2023 " "Processing ended: Sat Nov 18 17:42:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700350957744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700350957744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700350957744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700350957744 ""}
