// Seed: 561160003
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10,
    input wor id_11,
    output uwire id_12
);
  assign module_1.id_3 = 0;
  wire id_14;
  assign id_0 = -1 ? 1 <= -1 : 1;
  wire id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd97
) (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 _id_2,
    output supply1 id_3,
    input wor id_4,
    output tri1 id_5
);
  wire [1 : (  id_2  )] id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_1
  );
endmodule
