#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Tue Apr  8 17:23:59 2025
# Process ID         : 1145440
# Current directory  : /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1
# Command line       : vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file           : /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top.vdi
# Journal file       : /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/vivado.jou
# Running On         : OptiPlex-4440118170
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-14500
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16437 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25027 MB
# Available Virtual  : 17380 MB
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericp/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/dvi2rgb_0.dcp' for cell 'dvi2rgb'
INFO: [Project 1-454] Reading design checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1513.719 ; gain = 0.000 ; free physical = 2198 ; free virtual = 16118
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/dvi2rgb.xdc] for cell 'dvi2rgb/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/dvi2rgb.xdc] for cell 'dvi2rgb/U0'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_cec'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpd'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_rscl'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_rsda'. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/constrs_1/imports/constraints/nexysvideo.xdc]
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_timing_workaround.xdc] for cell 'dvi2rgb/U0'
Finished Parsing XDC File [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.gen/sources_1/ip/dvi2rgb_0/src/ila_timing_workaround.xdc] for cell 'dvi2rgb/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.145 ; gain = 0.000 ; free physical = 1628 ; free virtual = 15550
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

16 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.145 ; gain = 870.738 ; free physical = 1628 ; free virtual = 15550
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2344.629 ; gain = 40.484 ; free physical = 1530 ; free virtual = 15453

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 211e1a602

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2365.441 ; gain = 20.812 ; free physical = 1528 ; free virtual = 15450

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 211e1a602

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 211e1a602

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Phase 1 Initialization | Checksum: 211e1a602

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 211e1a602

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 211e1a602

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Phase 2 Timer Update And Timing Data Collection | Checksum: 211e1a602

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 71 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e7e31c13

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Retarget | Checksum: 1e7e31c13
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f4f4e513

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Constant propagation | Checksum: 1f4f4e513
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Phase 5 Sweep | Checksum: 2407cdb74

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2679.363 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Sweep | Checksum: 2407cdb74
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 28781a205

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127
BUFG optimization | Checksum: 28781a205
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28781a205

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127
Shift Register Optimization | Checksum: 28781a205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 28781a205

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127
Post Processing Netlist | Checksum: 28781a205
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ddd7d92d

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2711.379 ; gain = 0.000 ; free physical = 1207 ; free virtual = 15127
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ddd7d92d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127
Phase 9 Finalization | Checksum: 1ddd7d92d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ddd7d92d

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2711.379 ; gain = 32.016 ; free physical = 1207 ; free virtual = 15127

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 232 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 120 WE to EN ports
Number of BRAM Ports augmented: 224 newly gated: 120 Total Ports: 464
Number of Flops added for Enable Generation: 14

Ending PowerOpt Patch Enables Task | Checksum: 222fceb51

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 927 ; free virtual = 14847
Ending Power Optimization Task | Checksum: 222fceb51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.160 ; gain = 361.781 ; free physical = 927 ; free virtual = 14847

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c7705df4

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 936 ; free virtual = 14856
Ending Final Cleanup Task | Checksum: 1c7705df4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 936 ; free virtual = 14856

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 936 ; free virtual = 14856
Ending Netlist Obfuscation Task | Checksum: 1c7705df4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 936 ; free virtual = 14856
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3073.160 ; gain = 769.016 ; free physical = 936 ; free virtual = 14856
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 939 ; free virtual = 14859
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 934 ; free virtual = 14855
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1264c2c87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 934 ; free virtual = 14855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 934 ; free virtual = 14855

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1066f7b83

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 932 ; free virtual = 14853

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ac1f653d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 933 ; free virtual = 14854

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ac1f653d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 933 ; free virtual = 14854
Phase 1 Placer Initialization | Checksum: 1ac1f653d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 933 ; free virtual = 14854

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1542493bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 907 ; free virtual = 14828

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 121c90c5b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 955 ; free virtual = 14876

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 121c90c5b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 955 ; free virtual = 14876

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c92b9727

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1c92b9727

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 965 ; free virtual = 14886

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 252 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 109 nets or LUTs. Breaked 0 LUT, combined 109 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 968 ; free virtual = 14889

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            109  |                   109  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            109  |                   109  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1833a6f4c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 971 ; free virtual = 14892
Phase 2.5 Global Place Phase2 | Checksum: 234072ae1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 970 ; free virtual = 14891
Phase 2 Global Placement | Checksum: 234072ae1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 970 ; free virtual = 14891

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2835eff6a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 970 ; free virtual = 14891

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e88bde92

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 969 ; free virtual = 14890

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1877d479d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 969 ; free virtual = 14890

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 152573cdd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 969 ; free virtual = 14890

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a18bcf10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 967 ; free virtual = 14888

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fe0df521

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 967 ; free virtual = 14888

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 230b7e661

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 967 ; free virtual = 14888
Phase 3 Detail Placement | Checksum: 230b7e661

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 967 ; free virtual = 14888

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f0a81de7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.457 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1552a0aaf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 288af5aaa

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f0a81de7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.588. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21aa32982

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
Phase 4.1 Post Commit Optimization | Checksum: 21aa32982

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21aa32982

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21aa32982

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
Phase 4.3 Placer Reporting | Checksum: 21aa32982

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a069a45e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
Ending Placer Task | Checksum: f78539a1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
85 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 966 ; free virtual = 14887
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 953 ; free virtual = 14874
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 953 ; free virtual = 14874
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 954 ; free virtual = 14875
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 951 ; free virtual = 14878
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 951 ; free virtual = 14878
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 948 ; free virtual = 14875
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 948 ; free virtual = 14876
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 948 ; free virtual = 14876
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 948 ; free virtual = 14876
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 929 ; free virtual = 14854
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.588 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 929 ; free virtual = 14853
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 925 ; free virtual = 14856
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 925 ; free virtual = 14856
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 925 ; free virtual = 14856
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 925 ; free virtual = 14856
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 925 ; free virtual = 14856
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 925 ; free virtual = 14856
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2ebaeec9 ConstDB: 0 ShapeSum: 30af5f74 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: d25f3bb7 | NumContArr: 71161c8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25ec292b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 591 ; free virtual = 14515

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25ec292b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 591 ; free virtual = 14515

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25ec292b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.160 ; gain = 0.000 ; free physical = 591 ; free virtual = 14515
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c6d28252

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3119.438 ; gain = 46.277 ; free physical = 508 ; free virtual = 14432
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.583  | TNS=0.000  | WHS=-0.201 | THS=-11.023|


Router Utilization Summary
  Global Vertical Routing Utilization    = 2.0245e-05 %
  Global Horizontal Routing Utilization  = 9.91408e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2079
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2079
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dcc94fef

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 494 ; free virtual = 14417

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dcc94fef

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 494 ; free virtual = 14417

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29edc81fd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 494 ; free virtual = 14418
Phase 4 Initial Routing | Checksum: 29edc81fd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 494 ; free virtual = 14418

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.812  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 279eb61c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420
Phase 5 Rip-up And Reroute | Checksum: 279eb61c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 279eb61c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 279eb61c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420
Phase 6 Delay and Skew Optimization | Checksum: 279eb61c1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2733d47b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420
Phase 7 Post Hold Fix | Checksum: 2733d47b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.595222 %
  Global Horizontal Routing Utilization  = 0.564805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2733d47b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2733d47b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 290f47086

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 290f47086

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.905  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 290f47086

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420
Total Elapsed time in route_design: 26.56 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: f69dda3f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f69dda3f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3126.828 ; gain = 53.668 ; free physical = 496 ; free virtual = 14420
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
127 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 455 ; free virtual = 14383
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 450 ; free virtual = 14384
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 450 ; free virtual = 14384
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 450 ; free virtual = 14385
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 450 ; free virtual = 14385
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 446 ; free virtual = 14382
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3207.609 ; gain = 0.000 ; free physical = 446 ; free virtual = 14382
INFO: [Common 17-1381] The checkpoint '/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 5 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3552.125 ; gain = 344.516 ; free physical = 197 ; free virtual = 13877
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 17:25:14 2025...
