

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Thu Oct 23 23:42:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      210|      210|  2.100 us|  2.100 us|  211|  211|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1  |      203|      203|  2.030 us|  2.030 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|    1166|   1839|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    136|    -|
|Register         |        -|    -|     139|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1305|   2124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1  |        0|   7|  1023|  1518|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U16                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|   321|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                         |        0|  10|  1166|  1839|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln32_fu_155_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_1_fu_143_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln32_fu_137_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln32_fu_149_p2        |        or|   0|  0|   2|           1|           1|
    |current_theta_fu_224_p3  |    select|   0|  0|  32|           1|          32|
    |x_new_4_fu_233_p3        |    select|   0|  0|  32|           1|          32|
    |y_new_4_fu_241_p3        |    select|   0|  0|  32|           1|          32|
    |xor_ln33_fu_168_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_202_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 149|          38|         105|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  48|          9|    1|          9|
    |grp_fu_109_ce      |   9|          2|    1|          2|
    |grp_fu_109_p0      |  14|          3|   32|         96|
    |grp_fu_109_p1      |  14|          3|   32|         96|
    |grp_fu_114_ce      |   9|          2|    1|          2|
    |grp_fu_114_opcode  |  14|          3|    5|         15|
    |grp_fu_114_p0      |  14|          3|   32|         96|
    |grp_fu_114_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 136|         28|  136|        412|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   8|   0|    8|          0|
    |current_theta_reg_291                                           |   1|   0|   32|         31|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |tmp_1_reg_286                                                   |   1|   0|    1|          0|
    |x_new_4_reg_296                                                 |  32|   0|   32|          0|
    |x_new_6_loc_fu_62                                               |  32|   0|   32|          0|
    |y_new_4_reg_301                                                 |  32|   0|   32|          0|
    |y_read_reg_267                                                  |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 139|   0|  170|         31|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

