{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650275022453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650275022459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 12:43:41 2022 " "Processing started: Mon Apr 18 12:43:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650275022459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275022459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALCULATOR -c CALCULATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALCULATOR -c CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275022459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650275023691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650275023691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_ll_cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_ll_cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_LL_CLA " "Found entity 1: ADDER_LL_CLA" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIGITS digits BIN_to_BCD.sv(3) " "Verilog HDL Declaration information at BIN_to_BCD.sv(3): object \"DIGITS\" differs only in case from object \"digits\" in the same scope" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650275042846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIN_to_BCD " "Found entity 1: BIN_to_BCD" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CALCULATOR " "Found entity 1: CALCULATOR" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_ll.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_ll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER_LL " "Found entity 1: DIVIDER_LL" {  } { { "DIVIDER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/DIVIDER_LL.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplayer_ll.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplayer_ll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLAYER_LL " "Found entity 1: MULTIPLAYER_LL" {  } { { "MULTIPLAYER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULTIPLAYER_LL.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file num_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MAKER " "Found entity 1: NUM_MAKER" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "ADD1.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADD1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD3 " "Found entity 1: ADD3" {  } { { "ADD3.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADD3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_LL " "Found entity 1: ALU_LL" {  } { { "ALU_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cin cin CLA.v(3) " "Verilog HDL Declaration information at CLA.v(3): object \"Cin\" differs only in case from object \"cin\" in the same scope" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650275042924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_ll_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_ll_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA_LL_CLA " "Found entity 1: FA_LL_CLA" {  } { { "FA_LL_CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/FA_LL_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file ha_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA_LL " "Found entity 1: HA_LL" {  } { { "HA_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/HA_LL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult10.v 1 1 " "Found 1 design units, including 1 entities, in source file mult10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT10 " "Found entity 1: MULT10" {  } { { "MULT10.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULT10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUT " "Found entity 1: MUX_OUT" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_in.v 1 1 " "Found 1 design units, including 1 entities, in source file num_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_IN " "Found entity 1: NUM_IN" {  } { { "NUM_IN.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_map.v 1 1 " "Found 1 design units, including 1 entities, in source file num_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MAP " "Found entity 1: NUM_MAP" {  } { { "NUM_MAP.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file num_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_MUX " "Found entity 1: NUM_MUX" {  } { { "NUM_MUX.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275042986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275042986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rem3.v 1 1 " "Found 1 design units, including 1 entities, in source file rem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 REM3 " "Found entity 1: REM3" {  } { { "REM3.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/REM3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "SEVEN_SEG.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SEVEN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turner_ll.v 1 1 " "Found 1 design units, including 1 entities, in source file turner_ll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TURNER_LL " "Found entity 1: TURNER_LL" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_on_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_on_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_on_DIGITS " "Found entity 1: CLK_on_DIGITS" {  } { { "CLK_on_DIGITS.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK_on_DIGITS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER " "Found entity 1: NUMBER" {  } { { "NUMBER.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUMBER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK.v(10) " "Verilog HDL information at CLK.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650275043049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_then.sv 1 1 " "Found 1 design units, including 1 entities, in source file less_then.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LESS_THEN " "Found entity 1: LESS_THEN" {  } { { "LESS_THEN.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/LESS_THEN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650275043080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Min TURNER_LL.v(13) " "Verilog HDL Implicit Net warning at TURNER_LL.v(13): created implicit net for \"Min\"" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zero TURNER_LL.v(14) " "Verilog HDL Implicit Net warning at TURNER_LL.v(14): created implicit net for \"Zero\"" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLA.v(22) " "Verilog HDL Instantiation warning at CLA.v(22): instance has no name" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLA.v(28) " "Verilog HDL Instantiation warning at CLA.v(28): instance has no name" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADDER_LL_CLA.sv(21) " "Verilog HDL Instantiation warning at ADDER_LL_CLA.sv(21): instance has no name" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADDER_LL_CLA.sv(32) " "Verilog HDL Instantiation warning at ADDER_LL_CLA.sv(32): instance has no name" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADDER_LL_CLA.sv(39) " "Verilog HDL Instantiation warning at ADDER_LL_CLA.sv(39): instance has no name" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FA_LL_CLA.v(6) " "Verilog HDL Instantiation warning at FA_LL_CLA.v(6): instance has no name" {  } { { "FA_LL_CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/FA_LL_CLA.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FA_LL_CLA.v(7) " "Verilog HDL Instantiation warning at FA_LL_CLA.v(7): instance has no name" {  } { { "FA_LL_CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/FA_LL_CLA.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADDER_LL_CLA.sv(51) " "Verilog HDL Instantiation warning at ADDER_LL_CLA.sv(51): instance has no name" {  } { { "ADDER_LL_CLA.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BIN_to_BCD.sv(25) " "Verilog HDL Instantiation warning at BIN_to_BCD.sv(25): instance has no name" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(83) " "Verilog HDL Instantiation warning at CALCULATOR.sv(83): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(84) " "Verilog HDL Instantiation warning at CALCULATOR.sv(84): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(85) " "Verilog HDL Instantiation warning at CALCULATOR.sv(85): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(86) " "Verilog HDL Instantiation warning at CALCULATOR.sv(86): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(87) " "Verilog HDL Instantiation warning at CALCULATOR.sv(87): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(88) " "Verilog HDL Instantiation warning at CALCULATOR.sv(88): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(96) " "Verilog HDL Instantiation warning at CALCULATOR.sv(96): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(105) " "Verilog HDL Instantiation warning at CALCULATOR.sv(105): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MULT10.v(11) " "Verilog HDL Instantiation warning at MULT10.v(11): instance has no name" {  } { { "MULT10.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULT10.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NUM_MAKER.sv(20) " "Verilog HDL Instantiation warning at NUM_MAKER.sv(20): instance has no name" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NUM_MAKER.sv(24) " "Verilog HDL Instantiation warning at NUM_MAKER.sv(24): instance has no name" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TURNER_LL.v(10) " "Verilog HDL Instantiation warning at TURNER_LL.v(10): instance has no name" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NUM_MAKER.sv(26) " "Verilog HDL Instantiation warning at NUM_MAKER.sv(26): instance has no name" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(113) " "Verilog HDL Instantiation warning at CALCULATOR.sv(113): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(131) " "Verilog HDL Instantiation warning at CALCULATOR.sv(131): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NUM_IN.v(9) " "Verilog HDL Instantiation warning at NUM_IN.v(9): instance has no name" {  } { { "NUM_IN.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_IN.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NUM_IN.v(11) " "Verilog HDL Instantiation warning at NUM_IN.v(11): instance has no name" {  } { { "NUM_IN.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_IN.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MULTIPLAYER_LL.sv(44) " "Verilog HDL Instantiation warning at MULTIPLAYER_LL.sv(44): instance has no name" {  } { { "MULTIPLAYER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULTIPLAYER_LL.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIVIDER_LL.sv(29) " "Verilog HDL Instantiation warning at DIVIDER_LL.sv(29): instance has no name" {  } { { "DIVIDER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/DIVIDER_LL.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIVIDER_LL.sv(47) " "Verilog HDL Instantiation warning at DIVIDER_LL.sv(47): instance has no name" {  } { { "DIVIDER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/DIVIDER_LL.sv" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SHIFT.sv(22) " "Verilog HDL Instantiation warning at SHIFT.sv(22): instance has no name" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SHIFT.sv(28) " "Verilog HDL Instantiation warning at SHIFT.sv(28): instance has no name" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SHIFT.sv(44) " "Verilog HDL Instantiation warning at SHIFT.sv(44): instance has no name" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043080 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(141) " "Verilog HDL Instantiation warning at CALCULATOR.sv(141): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 141 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043096 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MUX_OUT.v(11) " "Verilog HDL Instantiation warning at MUX_OUT.v(11): instance has no name" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043096 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(152) " "Verilog HDL Instantiation warning at CALCULATOR.sv(152): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043096 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(158) " "Verilog HDL Instantiation warning at CALCULATOR.sv(158): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 158 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043096 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(167) " "Verilog HDL Instantiation warning at CALCULATOR.sv(167): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043096 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CALCULATOR.sv(176) " "Verilog HDL Instantiation warning at CALCULATOR.sv(176): instance has no name" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 176 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650275043096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALCULATOR " "Elaborating entity \"CALCULATOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650275043392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG SEVEN_SEG:comb_51 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"SEVEN_SEG:comb_51\"" {  } { { "CALCULATOR.sv" "comb_51" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBER NUMBER:comb_57 " "Elaborating entity \"NUMBER\" for hierarchy \"NUMBER:comb_57\"" {  } { { "CALCULATOR.sv" "comb_57" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_MAKER NUM_MAKER:comb_59 " "Elaborating entity \"NUM_MAKER\" for hierarchy \"NUM_MAKER:comb_59\"" {  } { { "CALCULATOR.sv" "comb_59" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NUM_MAKER.sv(29) " "Verilog HDL assignment warning at NUM_MAKER.sv(29): truncated value with size 32 to match size of target (16)" {  } { { "NUM_MAKER.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275043486 "|CALCULATOR|NUM_MAKER:comb_59"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT10 NUM_MAKER:comb_59\|MULT10:comb_35 " "Elaborating entity \"MULT10\" for hierarchy \"NUM_MAKER:comb_59\|MULT10:comb_35\"" {  } { { "NUM_MAKER.sv" "comb_35" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_LL_CLA NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35 " "Elaborating entity \"ADDER_LL_CLA\" for hierarchy \"NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\"" {  } { { "MULT10.v" "comb_35" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULT10.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|CLA:comb_3 " "Elaborating entity \"CLA\" for hierarchy \"NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|CLA:comb_3\"" {  } { { "ADDER_LL_CLA.sv" "comb_3" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043533 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PG CLA.v(4) " "Output port \"PG\" at CLA.v(4) has no driver" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650275043533 "|CALCULATOR|NUM_MAKER:comb_59|MULT10:comb_35|ADDER_LL_CLA:comb_35|CLA:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GG CLA.v(4) " "Output port \"GG\" at CLA.v(4) has no driver" {  } { { "CLA.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650275043533 "|CALCULATOR|NUM_MAKER:comb_59|MULT10:comb_35|ADDER_LL_CLA:comb_35|CLA:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|CLA:comb_3\|CLA:comb_3 " "Elaborating entity \"CLA\" for hierarchy \"NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|CLA:comb_3\|CLA:comb_3\"" {  } { { "CLA.v" "comb_3" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLA.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_LL_CLA NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|FA_LL_CLA:comb_4 " "Elaborating entity \"FA_LL_CLA\" for hierarchy \"NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|FA_LL_CLA:comb_4\"" {  } { { "ADDER_LL_CLA.sv" "comb_4" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ADDER_LL_CLA.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA_LL NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|FA_LL_CLA:comb_4\|HA_LL:comb_3 " "Elaborating entity \"HA_LL\" for hierarchy \"NUM_MAKER:comb_59\|MULT10:comb_35\|ADDER_LL_CLA:comb_35\|FA_LL_CLA:comb_4\|HA_LL:comb_3\"" {  } { { "FA_LL_CLA.v" "comb_3" { Text "C:/Users/Vadim/Desktop/CALCULATOR/FA_LL_CLA.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TURNER_LL NUM_MAKER:comb_59\|TURNER_LL:comb_38 " "Elaborating entity \"TURNER_LL\" for hierarchy \"NUM_MAKER:comb_59\|TURNER_LL:comb_38\"" {  } { { "NUM_MAKER.sv" "comb_38" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MAKER.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275043892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Min TURNER_LL.v(13) " "Verilog HDL or VHDL warning at TURNER_LL.v(13): object \"Min\" assigned a value but never read" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650275043892 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zero TURNER_LL.v(14) " "Verilog HDL or VHDL warning at TURNER_LL.v(14): object \"Zero\" assigned a value but never read" {  } { { "TURNER_LL.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650275043892 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_MUX NUM_MUX:comb_60 " "Elaborating entity \"NUM_MUX\" for hierarchy \"NUM_MUX:comb_60\"" {  } { { "CALCULATOR.sv" "comb_60" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275044033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NUM_MUX.v(9) " "Verilog HDL assignment warning at NUM_MUX.v(9): truncated value with size 32 to match size of target (16)" {  } { { "NUM_MUX.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_MUX.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275044033 "|CALCULATOR|NUM_MUX:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_LL ALU_LL:comb_61 " "Elaborating entity \"ALU_LL\" for hierarchy \"ALU_LL:comb_61\"" {  } { { "CALCULATOR.sv" "comb_61" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275044033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_IN ALU_LL:comb_61\|NUM_IN:First_Number " "Elaborating entity \"NUM_IN\" for hierarchy \"ALU_LL:comb_61\|NUM_IN:First_Number\"" {  } { { "ALU_LL.v" "First_Number" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275044064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_MAP ALU_LL:comb_61\|NUM_IN:First_Number\|NUM_MAP:comb_4 " "Elaborating entity \"NUM_MAP\" for hierarchy \"ALU_LL:comb_61\|NUM_IN:First_Number\|NUM_MAP:comb_4\"" {  } { { "NUM_IN.v" "comb_4" { Text "C:/Users/Vadim/Desktop/CALCULATOR/NUM_IN.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275044189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLAYER_LL ALU_LL:comb_61\|MULTIPLAYER_LL:Multiplayer " "Elaborating entity \"MULTIPLAYER_LL\" for hierarchy \"ALU_LL:comb_61\|MULTIPLAYER_LL:Multiplayer\"" {  } { { "ALU_LL.v" "Multiplayer" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275044502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MULTIPLAYER_LL.sv(13) " "Verilog HDL assignment warning at MULTIPLAYER_LL.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "MULTIPLAYER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULTIPLAYER_LL.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275044533 "|CALCULATOR|ALU_LL:comb_61|MULTIPLAYER_LL:Multiplayer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "over_sub\[0\] 0 MULTIPLAYER_LL.sv(10) " "Net \"over_sub\[0\]\" at MULTIPLAYER_LL.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "MULTIPLAYER_LL.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MULTIPLAYER_LL.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650275044580 "|CALCULATOR|ALU_LL:comb_61|MULTIPLAYER_LL:Multiplayer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inner " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inner\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1650275044596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVIDER_LL ALU_LL:comb_61\|DIVIDER_LL:Divider " "Elaborating entity \"DIVIDER_LL\" for hierarchy \"ALU_LL:comb_61\|DIVIDER_LL:Divider\"" {  } { { "ALU_LL.v" "Divider" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275046252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT ALU_LL:comb_61\|SHIFT:Arithmetic_Logic_Shift " "Elaborating entity \"SHIFT\" for hierarchy \"ALU_LL:comb_61\|SHIFT:Arithmetic_Logic_Shift\"" {  } { { "ALU_LL.v" "Arithmetic_Logic_Shift" { Text "C:/Users/Vadim/Desktop/CALCULATOR/ALU_LL.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275048220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SHIFT.sv(16) " "Verilog HDL assignment warning at SHIFT.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275048220 "|CALCULATOR|ALU_LL:comb_61|SHIFT:Arithmetic_Logic_Shift"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arithmetic_shift\[0\] 0 SHIFT.sv(12) " "Net \"arithmetic_shift\[0\]\" at SHIFT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650275048251 "|CALCULATOR|ALU_LL:comb_61|SHIFT:Arithmetic_Logic_Shift"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "logical_shift\[0\] 0 SHIFT.sv(12) " "Net \"logical_shift\[0\]\" at SHIFT.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "SHIFT.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650275048251 "|CALCULATOR|ALU_LL:comb_61|SHIFT:Arithmetic_Logic_Shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LESS_THEN ALU_LL:comb_61\|SHIFT:Arithmetic_Logic_Shift\|LESS_THEN:comb_19 " "Elaborating entity \"LESS_THEN\" for hierarchy \"ALU_LL:comb_61\|SHIFT:Arithmetic_Logic_Shift\|LESS_THEN:comb_19\"" {  } { { "SHIFT.sv" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/SHIFT.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275048283 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "res_bus\[15\] 0 LESS_THEN.sv(20) " "Net \"res_bus\[15\]\" at LESS_THEN.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "LESS_THEN.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/LESS_THEN.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650275048283 "|CALCULATOR|ALU_LL:comb_61|SHIFT:Arithmetic_Logic_Shift|LESS_THEN:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_OUT MUX_OUT:comb_62 " "Elaborating entity \"MUX_OUT\" for hierarchy \"MUX_OUT:comb_62\"" {  } { { "CALCULATOR.sv" "comb_62" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275048767 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MUX_OUT.v(15) " "Verilog HDL Always Construct warning at MUX_OUT.v(15): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650275048767 "|CALCULATOR|MUX_OUT:comb_10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MUX_OUT.v(16) " "Verilog HDL Always Construct warning at MUX_OUT.v(16): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650275048767 "|CALCULATOR|MUX_OUT:comb_10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES MUX_OUT.v(17) " "Verilog HDL Always Construct warning at MUX_OUT.v(17): variable \"RES\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650275048767 "|CALCULATOR|MUX_OUT:comb_10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MOD MUX_OUT.v(18) " "Verilog HDL Always Construct warning at MUX_OUT.v(18): variable \"MOD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX_OUT.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/MUX_OUT.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650275048767 "|CALCULATOR|MUX_OUT:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK CLK:comb_63 " "Elaborating entity \"CLK\" for hierarchy \"CLK:comb_63\"" {  } { { "CALCULATOR.sv" "comb_63" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275048892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CLK.v(8) " "Verilog HDL assignment warning at CLK.v(8): truncated value with size 32 to match size of target (24)" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275048892 "|CALCULATOR|CLK:comb_63"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CLK.v(13) " "Verilog HDL assignment warning at CLK.v(13): truncated value with size 32 to match size of target (24)" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275048892 "|CALCULATOR|CLK:comb_63"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CLK.v(15) " "Verilog HDL assignment warning at CLK.v(15): truncated value with size 32 to match size of target (24)" {  } { { "CLK.v" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CLK.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275048892 "|CALCULATOR|CLK:comb_63"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN_to_BCD BIN_to_BCD:comb_64 " "Elaborating entity \"BIN_to_BCD\" for hierarchy \"BIN_to_BCD:comb_64\"" {  } { { "CALCULATOR.sv" "comb_64" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275048908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 20 BIN_to_BCD.sv(19) " "Verilog HDL assignment warning at BIN_to_BCD.sv(19): truncated value with size 24 to match size of target (20)" {  } { { "BIN_to_BCD.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650275048923 "|CALCULATOR|BIN_to_BCD:comb_64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD3 BIN_to_BCD:comb_64\|ADD3:comb_143 " "Elaborating entity \"ADD3\" for hierarchy \"BIN_to_BCD:comb_64\|ADD3:comb_143\"" {  } { { "BIN_to_BCD.sv" "comb_143" { Text "C:/Users/Vadim/Desktop/CALCULATOR/BIN_to_BCD.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275048955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_on_DIGITS CLK_on_DIGITS:comb_65 " "Elaborating entity \"CLK_on_DIGITS\" for hierarchy \"CLK_on_DIGITS:comb_65\"" {  } { { "CALCULATOR.sv" "comb_65" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275049048 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B comb_19 1 16 " "Port \"B\" on the entity instantiation of \"comb_19\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "TURNER_LL.v" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1650275049345 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38|ADDER_LL_CLA:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B comb_19 1 16 " "Port \"B\" on the entity instantiation of \"comb_19\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "TURNER_LL.v" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1650275049345 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38|ADDER_LL_CLA:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B comb_19 1 16 " "Port \"B\" on the entity instantiation of \"comb_19\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "TURNER_LL.v" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1650275049345 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38|ADDER_LL_CLA:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B comb_19 1 16 " "Port \"B\" on the entity instantiation of \"comb_19\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "TURNER_LL.v" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1650275049361 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38|ADDER_LL_CLA:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B comb_19 1 16 " "Port \"B\" on the entity instantiation of \"comb_19\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "TURNER_LL.v" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1650275049486 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38|ADDER_LL_CLA:comb_19"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B comb_19 1 16 " "Port \"B\" on the entity instantiation of \"comb_19\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "TURNER_LL.v" "comb_19" { Text "C:/Users/Vadim/Desktop/CALCULATOR/TURNER_LL.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1650275049501 "|CALCULATOR|NUM_MAKER:comb_59|TURNER_LL:comb_38|ADDER_LL_CLA:comb_19"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "60 " "60 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650275057391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "CALCULATOR.sv" "" { Text "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650275060907 "|CALCULATOR|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650275060907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650275061047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.map.smsg " "Generated suppressed messages file C:/Users/Vadim/Desktop/CALCULATOR/CALCULATOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275064360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650275065110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650275065110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1838 " "Implemented 1838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650275065422 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650275065422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1767 " "Implemented 1767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650275065422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650275065422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650275065500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 12:44:25 2022 " "Processing ended: Mon Apr 18 12:44:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650275065500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650275065500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650275065500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650275065500 ""}
