// Seed: 3815074564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(1),
      .id_1(id_3 - id_1),
      .id_2(1),
      .id_3(1),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(1 - id_4),
      .id_8(1),
      .id_9(1),
      .id_10(1)
  );
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2,
    output wand id_3,
    input uwire id_4,
    output tri id_5
    , id_15,
    output tri id_6,
    input supply1 id_7,
    input tri id_8,
    output uwire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri0 id_13
);
  assign id_6 = 1;
  assign id_6 = 1'b0;
  assign id_5 = id_11;
  logic [7:0] id_16;
  xor primCall (id_5, id_10, id_1, id_8, id_4, id_12, id_11, id_16, id_7, id_15);
  assign id_6 = id_11;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign id_16[1'h0] = 1;
  wire id_17;
  assign id_3 = id_8;
  assign id_6 = 1;
endmodule
