0.7
2020.2
Nov 18 2020
09:47:47
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/AESL_axi_master_gmem.v,1659949115,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/AESL_axi_slave_CTRL.v,1659949115,systemVerilog,,,,AESL_axi_slave_CTRL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/AESL_axi_slave_control.v,1659949115,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/csv_file_dump.sv,1659949115,systemVerilog,,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dataflow_monitor.sv,1659949115,systemVerilog,,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_manager.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/csv_file_dump.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_monitor.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_monitor.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_interface.sv,1659949115,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_monitor.sv,1659949115,systemVerilog,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_interface.sv,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_agent.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_interface.sv,1659949115,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_monitor.sv,1659949115,systemVerilog,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_interface.sv,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_agent.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv,1659949115,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel.autotb.v,1659949115,systemVerilog,,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fifo_para.vh,apatb_fast_accel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel.v,1659949049,systemVerilog,,,,fast_accel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_CTRL_s_axi.v,1659949051,systemVerilog,,,,fast_accel_CTRL_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_control_s_axi.v,1659949051,systemVerilog,,,,fast_accel_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_gmem_m_axi.v,1659949051,systemVerilog,,,,fast_accel_gmem_m_axi;fast_accel_gmem_m_axi_buffer;fast_accel_gmem_m_axi_decoder;fast_accel_gmem_m_axi_fifo;fast_accel_gmem_m_axi_read;fast_accel_gmem_m_axi_reg_slice;fast_accel_gmem_m_axi_throttle;fast_accel_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_mul_32ns_32ns_64_2_1.v,1659949051,systemVerilog,,,,fast_accel_mul_32ns_32ns_64_2_1;fast_accel_mul_32ns_32ns_64_2_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_mul_32ns_32s_64_2_1.v,1659949051,systemVerilog,,,,fast_accel_mul_32ns_32s_64_2_1;fast_accel_mul_32ns_32s_64_2_1_Multiplier_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel_mul_33ns_32s_64_2_1.v,1659949051,systemVerilog,,,,fast_accel_mul_33ns_32s_64_2_1;fast_accel_mul_33ns_32s_64_2_1_Multiplier_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fifo_para.vh,1659949115,verilog,,,,,,,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_interface.sv,1659949115,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_monitor.sv,1659949115,systemVerilog,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_interface.sv,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_agent.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv;D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_agent.sv,1659949115,systemVerilog,,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_manager.sv,1659949115,systemVerilog,,,D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
