Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan  9 17:12:08 2018
| Host         : PC-57 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 106 register/latch pins with no clock driven by root clock pin: _clk_16/curr_num_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: _display/clk_divider_reg[15]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: _setup/_clk_25MHz/curr_num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 754 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.399        0.000                      0                  187        0.158        0.000                      0                  187        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.399        0.000                      0                  187        0.158        0.000                      0                  187        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.204ns (26.419%)  route 3.353ns (73.581%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.543     8.715    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.839 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_2/O
                         net (fo=1, routed)           0.661     9.500    key_de/inst/inst/Ps2Interface_i/counter[10]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.624 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.624    key_de/inst/inst/Ps2Interface_i/counter_next[10]
    SLICE_X32Y25         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.428    14.769    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y25         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y25         FDCE (Setup_fdce_C_D)        0.029    15.023    key_de/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.204ns (26.443%)  route 3.349ns (73.557%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.793     8.964    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X31Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.088 r  key_de/inst/inst/Ps2Interface_i/counter[12]_i_2/O
                         net (fo=1, routed)           0.407     9.495    key_de/inst/inst/Ps2Interface_i/counter[12]_i_2_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.619 r  key_de/inst/inst/Ps2Interface_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.619    key_de/inst/inst/Ps2Interface_i/counter_next[12]
    SLICE_X31Y26         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y26         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.031    15.027    key_de/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.204ns (26.435%)  route 3.351ns (73.565%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.534     8.706    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  key_de/inst/inst/Ps2Interface_i/counter[7]_i_2/O
                         net (fo=1, routed)           0.667     9.497    key_de/inst/inst/Ps2Interface_i/counter[7]_i_2_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.621 r  key_de/inst/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.621    key_de/inst/inst/Ps2Interface_i/counter_next[7]
    SLICE_X32Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.428    14.769    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X32Y24         FDCE (Setup_fdce_C_D)        0.031    15.040    key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.204ns (26.692%)  route 3.307ns (73.308%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.754     8.926    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.050 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_4/O
                         net (fo=1, routed)           0.403     9.453    key_de/inst/inst/Ps2Interface_i/counter[13]_i_4_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.577 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.577    key_de/inst/inst/Ps2Interface_i/counter_next[13]
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.428    14.769    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
                         clock pessimism              0.297    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.029    15.060    key_de/inst/inst/Ps2Interface_i/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.204ns (26.915%)  route 3.269ns (73.085%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.676     8.848    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X32Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.972 r  key_de/inst/inst/Ps2Interface_i/counter[9]_i_2/O
                         net (fo=1, routed)           0.444     9.416    key_de/inst/inst/Ps2Interface_i/counter[9]_i_2_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.540 r  key_de/inst/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.540    key_de/inst/inst/Ps2Interface_i/counter_next[9]
    SLICE_X32Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.431    14.772    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y27         FDCE (Setup_fdce_C_D)        0.029    15.026    key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.204ns (27.400%)  route 3.190ns (72.600%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.551     8.723    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.847 r  key_de/inst/inst/Ps2Interface_i/counter[5]_i_2/O
                         net (fo=1, routed)           0.490     9.336    key_de/inst/inst/Ps2Interface_i/counter[5]_i_2_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.460 r  key_de/inst/inst/Ps2Interface_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.460    key_de/inst/inst/Ps2Interface_i/counter_next[5]
    SLICE_X32Y26         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y26         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y26         FDCE (Setup_fdce_C_D)        0.031    15.027    key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.204ns (27.315%)  route 3.204ns (72.685%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.374     8.546    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.670 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_2/O
                         net (fo=1, routed)           0.680     9.350    key_de/inst/inst/Ps2Interface_i/counter[2]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.474    key_de/inst/inst/Ps2Interface_i/counter_next[2]
    SLICE_X34Y25         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.427    14.768    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y25         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X34Y25         FDCE (Setup_fdce_C_D)        0.077    15.070    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.204ns (27.866%)  route 3.117ns (72.134%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.534     8.706    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_2/O
                         net (fo=1, routed)           0.433     9.263    key_de/inst/inst/Ps2Interface_i/counter[8]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.387    key_de/inst/inst/Ps2Interface_i/counter_next[8]
    SLICE_X31Y25         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.428    14.769    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y25         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)        0.029    15.023    key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.204ns (27.991%)  route 3.097ns (72.009%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.545     5.066    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/Q
                         net (fo=8, routed)           1.288     6.810    key_de/inst/inst/Ps2Interface_i/counter[3]
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.962 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_12/O
                         net (fo=1, routed)           0.861     7.824    key_de/inst/inst/Ps2Interface_i/counter[13]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.348     8.172 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.794     8.965    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X31Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.089 r  key_de/inst/inst/Ps2Interface_i/counter[11]_i_2/O
                         net (fo=1, routed)           0.154     9.244    key_de/inst/inst/Ps2Interface_i/counter[11]_i_2_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.368 r  key_de/inst/inst/Ps2Interface_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.368    key_de/inst/inst/Ps2Interface_i/counter_next[11]
    SLICE_X31Y26         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y26         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.029    15.025    key_de/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.148ns (27.110%)  route 3.087ns (72.890%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.553     5.074    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           1.177     6.707    key_de/inst/inst/Ps2Interface_i/Q[2]
    SLICE_X32Y18         LUT5 (Prop_lut5_I3_O)        0.124     6.831 f  key_de/inst/inst/Ps2Interface_i/valid_i_3/O
                         net (fo=3, routed)           0.427     7.258    key_de/inst/inst/Ps2Interface_i/valid_i_3_n_0
    SLICE_X32Y20         LUT3 (Prop_lut3_I2_O)        0.118     7.376 f  key_de/inst/inst/Ps2Interface_i/valid_i_2/O
                         net (fo=2, routed)           0.677     8.053    key_de/inst/inst/Ps2Interface_i/valid_i_2_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.326     8.379 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.806     9.185    key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[0]_i_2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.309 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.309    key_de/inst/inst/Ps2Interface_i_n_13
    SLICE_X33Y21         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.433    14.774    key_de/inst/inst/clk
    SLICE_X33Y21         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y21         FDCE (Setup_fdce_C_D)        0.029    15.043    key_de/inst/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.553     1.436    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.076     1.653    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.698 r  key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.698    key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.091     1.540    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.554     1.437    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           0.125     1.703    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[7]
    SLICE_X32Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.076     1.528    key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.123     1.702    key_de/inst/inst/rx_data[0]
    SLICE_X33Y18         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.823     1.950    key_de/inst/inst/clk
    SLICE_X33Y18         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X33Y18         FDCE (Hold_fdce_C_D)         0.070     1.523    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.462%)  route 0.103ns (35.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.551     1.434    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y23         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/Q
                         net (fo=7, routed)           0.103     1.678    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[1]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.723 r  key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.723    key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_2_n_0
    SLICE_X32Y23         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.817     1.944    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y23         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.092     1.539    key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.558     1.441    key_de/op/CLK
    SLICE_X33Y16         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128     1.569 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.624    key_de/op/signal_delay
    SLICE_X33Y16         LUT2 (Prop_lut2_I1_O)        0.099     1.723 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.723    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.825     1.952    key_de/op/CLK
    SLICE_X33Y16         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.091     1.532    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.552     1.435    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDPE (Prop_fdpe_C_Q)         0.148     1.583 r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.073     1.656    key_de/inst/inst/Ps2Interface_i/data_inter
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.098     1.754 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.754    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X34Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.511     1.435    
    SLICE_X34Y28         FDPE (Hold_fdpe_C_D)         0.120     1.555    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/err_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.685%)  route 0.121ns (39.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.553     1.436    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.121     1.698    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X31Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  key_de/inst/inst/Ps2Interface_i/err_i_1/O
                         net (fo=1, routed)           0.000     1.743    key_de/inst/inst/Ps2Interface_i/err_next
    SLICE_X31Y21         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y21         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.497     1.450    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.091     1.541    key_de/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.451%)  route 0.128ns (47.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/inst/inst/Ps2Interface_i/frame_reg[2]/Q
                         net (fo=4, routed)           0.128     1.707    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[2]
    SLICE_X32Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.047     1.499    key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.254ns (73.333%)  route 0.092ns (26.667%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.553     1.436    key_de/inst/inst/clk
    SLICE_X34Y20         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  key_de/inst/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=9, routed)           0.092     1.692    key_de/inst/inst/Ps2Interface_i/out[2]
    SLICE_X34Y20         MUXF7 (Prop_muxf7_S_O)       0.090     1.782 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    key_de/inst/inst/Ps2Interface_i_n_11
    SLICE_X34Y20         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.820     1.947    key_de/inst/inst/clk
    SLICE_X34Y20         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.134     1.570    key_de/inst/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 key_de/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.466%)  route 0.132ns (41.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.557     1.440    key_de/CLK
    SLICE_X32Y17         FDCE                                         r  key_de/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  key_de/state_reg[0]/Q
                         net (fo=5, routed)           0.132     1.713    key_de/state_reg_n_0_[0]
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.758 r  key_de/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    key_de/state[1]_i_1_n_0
    SLICE_X31Y17         FDCE                                         r  key_de/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.824     1.951    key_de/CLK
    SLICE_X31Y17         FDCE                                         r  key_de/state_reg[1]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X31Y17         FDCE (Hold_fdce_C_D)         0.091     1.545    key_de/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   _clk_16/curr_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   _clk_16/curr_num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   _clk_16/curr_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   _clk_16/curr_num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   _clk_16/curr_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   _clk_16/curr_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   _clk_16/curr_num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   _clk_16/curr_num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   _clk_16/curr_num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   _clk_16/curr_num_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y15   _display/clk_divider_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   key_de/been_break_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   key_de/been_extend_reg/C



