/*** cpsdio_spi_devdata.h ******************************/

/* PAGE Register */
#define PAGE_CPS_MC341_DSX_DIO	(0x00)	///< CPS-MC341-DSX Page0

#define PAGE_CPS_MC341_ADSCX_AIO	(0x00)	///< CPS-MC341-ADSCX Page0
#define PAGE_CPS_MC341_ADSCX_DIO	(0x01)	///< CPS-MC341-ADSCX Page1
#define PAGE_CPS_MC341_ADSCX_CNT	(0x02)	///< CPS-MC341-ADSCX Page2

/* CPS-MC341-DS1x */
#define OFFSET_INPUT0_CPS_MC341_DSX 0x10
#define OFFSET_OUTPUT0_CPS_MC341_DSX 0x12
#define OFFSET_OUTPUT_ECHO0_CPS_MC341_DSX 0x12
//#define OFFSET_INTERNAL_POWER_SUPPLY_CPS_MC341_DSX 0x18
#define OFFSET_DIGITALFILTER_CPS_MC341_DSX	0x19
#define OFFSET_INTERRUPT_MASK_CPS_MC341_DSX	0x20
#define OFFSET_INTERRUPT_STATUS_CPS_MC341_DSX	0x20
#define OFFSET_INTERRUPT_EGDE_CPS_MC341_DSX	0x24

/**************************************************/
