# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW4P4_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_HW/HW4/HW4P4 {E:/repos/ECEN5863_HW/HW4/HW4P4/ram_verilog_max10.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:08 on Sep 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_HW/HW4/HW4P4" E:/repos/ECEN5863_HW/HW4/HW4P4/ram_verilog_max10.v 
# -- Compiling module ram_verilog_max10
# 
# Top level modules:
# 	ram_verilog_max10
# End time: 16:09:08 on Sep 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ram_verilog_max10
# vsim work.ram_verilog_max10 
# Start time: 16:12:21 on Sep 27,2020
# Loading work.ram_verilog_max10
# ** Error: (vsim-3033) E:/repos/ECEN5863_HW/HW4/HW4P4/ram_verilog_max10.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram_verilog_max10 File: E:/repos/ECEN5863_HW/HW4/HW4P4/ram_verilog_max10.v
#         Searched libraries:
#             E:/repos/ECEN5863_HW/HW4/HW4P4/simulation/modelsim/rtl_work
# Error loading design
# End time: 16:12:21 on Sep 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf 
# Modifying modelsim.ini
vsim -L altera_mf work.ram_verilog_max10
# vsim -L altera_mf work.ram_verilog_max10 
# Start time: 16:18:09 on Sep 27,2020
# Loading work.ram_verilog_max10
# Loading altera_mf.altsyncram
# Loading altera_mf.altsyncram_body
# Loading altera_mf.ALTERA_DEVICE_FAMILIES
# Loading altera_mf.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/ram_verilog_max10/address
add wave -position end  sim:/ram_verilog_max10/clock
add wave -position end  sim:/ram_verilog_max10/data
add wave -position end  sim:/ram_verilog_max10/wren
add wave -position end  sim:/ram_verilog_max10/q
add wave -position end  sim:/ram_verilog_max10/sub_wire0
force -freeze sim:/ram_verilog_max10/clock 1 0, 0 {5 ps} -r 10
force -freeze sim:/ram_verilog_max10/address 00101 0
force -freeze sim:/ram_verilog_max10/data 11100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0
force -freeze sim:/ram_verilog_max10/wren 1 0
run
force -freeze sim:/ram_verilog_max10/wren 0 0
force -freeze sim:/ram_verilog_max10/address 01001 0
run
force -freeze sim:/ram_verilog_max10/wren 1 0
force -freeze sim:/ram_verilog_max10/data 11101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0
run
force -freeze sim:/ram_verilog_max10/wren 0 0
force -freeze sim:/ram_verilog_max10/address 00101 0
run
# End time: 16:30:08 on Sep 27,2020, Elapsed time: 0:11:59
# Errors: 0, Warnings: 0
