# Lab 11: Multicycle Processor

This lab involves implementing a multicycle RISC-V processor.

## Files

- `RISCVsingle.sv`: SystemVerilog implementation of a single-cycle RISC-V processor
- `memfile.dat`: Memory initialization file
- `riscv_testbench.sv`: Testbench for verifying the RISC-V processor
- `riscvtest.asm`: Assembly test program for the RISC-V processor