
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ed0 <.init>:
  401ed0:	stp	x29, x30, [sp, #-16]!
  401ed4:	mov	x29, sp
  401ed8:	bl	402590 <tigetstr@plt+0x60>
  401edc:	ldp	x29, x30, [sp], #16
  401ee0:	ret

Disassembly of section .plt:

0000000000401ef0 <mbrtowc@plt-0x20>:
  401ef0:	stp	x16, x30, [sp, #-16]!
  401ef4:	adrp	x16, 41c000 <tigetstr@plt+0x19ad0>
  401ef8:	ldr	x17, [x16, #4088]
  401efc:	add	x16, x16, #0xff8
  401f00:	br	x17
  401f04:	nop
  401f08:	nop
  401f0c:	nop

0000000000401f10 <mbrtowc@plt>:
  401f10:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f14:	ldr	x17, [x16]
  401f18:	add	x16, x16, #0x0
  401f1c:	br	x17

0000000000401f20 <memcpy@plt>:
  401f20:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f24:	ldr	x17, [x16, #8]
  401f28:	add	x16, x16, #0x8
  401f2c:	br	x17

0000000000401f30 <_exit@plt>:
  401f30:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f34:	ldr	x17, [x16, #16]
  401f38:	add	x16, x16, #0x10
  401f3c:	br	x17

0000000000401f40 <strtoul@plt>:
  401f40:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f44:	ldr	x17, [x16, #24]
  401f48:	add	x16, x16, #0x18
  401f4c:	br	x17

0000000000401f50 <strlen@plt>:
  401f50:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f54:	ldr	x17, [x16, #32]
  401f58:	add	x16, x16, #0x20
  401f5c:	br	x17

0000000000401f60 <fputs@plt>:
  401f60:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f64:	ldr	x17, [x16, #40]
  401f68:	add	x16, x16, #0x28
  401f6c:	br	x17

0000000000401f70 <mbstowcs@plt>:
  401f70:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f74:	ldr	x17, [x16, #48]
  401f78:	add	x16, x16, #0x30
  401f7c:	br	x17

0000000000401f80 <exit@plt>:
  401f80:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f84:	ldr	x17, [x16, #56]
  401f88:	add	x16, x16, #0x38
  401f8c:	br	x17

0000000000401f90 <dup@plt>:
  401f90:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401f94:	ldr	x17, [x16, #64]
  401f98:	add	x16, x16, #0x40
  401f9c:	br	x17

0000000000401fa0 <setupterm@plt>:
  401fa0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401fa4:	ldr	x17, [x16, #72]
  401fa8:	add	x16, x16, #0x48
  401fac:	br	x17

0000000000401fb0 <getegid@plt>:
  401fb0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401fb4:	ldr	x17, [x16, #80]
  401fb8:	add	x16, x16, #0x50
  401fbc:	br	x17

0000000000401fc0 <strtoll@plt>:
  401fc0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401fc4:	ldr	x17, [x16, #88]
  401fc8:	add	x16, x16, #0x58
  401fcc:	br	x17

0000000000401fd0 <strtod@plt>:
  401fd0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401fd4:	ldr	x17, [x16, #96]
  401fd8:	add	x16, x16, #0x60
  401fdc:	br	x17

0000000000401fe0 <geteuid@plt>:
  401fe0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401fe4:	ldr	x17, [x16, #104]
  401fe8:	add	x16, x16, #0x68
  401fec:	br	x17

0000000000401ff0 <ttyname@plt>:
  401ff0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  401ff4:	ldr	x17, [x16, #112]
  401ff8:	add	x16, x16, #0x70
  401ffc:	br	x17

0000000000402000 <localtime_r@plt>:
  402000:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402004:	ldr	x17, [x16, #120]
  402008:	add	x16, x16, #0x78
  40200c:	br	x17

0000000000402010 <putp@plt>:
  402010:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402014:	ldr	x17, [x16, #128]
  402018:	add	x16, x16, #0x80
  40201c:	br	x17

0000000000402020 <sprintf@plt>:
  402020:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402024:	ldr	x17, [x16, #136]
  402028:	add	x16, x16, #0x88
  40202c:	br	x17

0000000000402030 <getuid@plt>:
  402030:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402034:	ldr	x17, [x16, #144]
  402038:	add	x16, x16, #0x90
  40203c:	br	x17

0000000000402040 <opendir@plt>:
  402040:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402044:	ldr	x17, [x16, #152]
  402048:	add	x16, x16, #0x98
  40204c:	br	x17

0000000000402050 <strftime@plt>:
  402050:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402054:	ldr	x17, [x16, #160]
  402058:	add	x16, x16, #0xa0
  40205c:	br	x17

0000000000402060 <__cxa_atexit@plt>:
  402060:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402064:	ldr	x17, [x16, #168]
  402068:	add	x16, x16, #0xa8
  40206c:	br	x17

0000000000402070 <fputc@plt>:
  402070:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402074:	ldr	x17, [x16, #176]
  402078:	add	x16, x16, #0xb0
  40207c:	br	x17

0000000000402080 <qsort@plt>:
  402080:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402084:	ldr	x17, [x16, #184]
  402088:	add	x16, x16, #0xb8
  40208c:	br	x17

0000000000402090 <asprintf@plt>:
  402090:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402094:	ldr	x17, [x16, #192]
  402098:	add	x16, x16, #0xc0
  40209c:	br	x17

00000000004020a0 <strptime@plt>:
  4020a0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4020a4:	ldr	x17, [x16, #200]
  4020a8:	add	x16, x16, #0xc8
  4020ac:	br	x17

00000000004020b0 <snprintf@plt>:
  4020b0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4020b4:	ldr	x17, [x16, #208]
  4020b8:	add	x16, x16, #0xd0
  4020bc:	br	x17

00000000004020c0 <localeconv@plt>:
  4020c0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4020c4:	ldr	x17, [x16, #216]
  4020c8:	add	x16, x16, #0xd8
  4020cc:	br	x17

00000000004020d0 <fileno@plt>:
  4020d0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4020d4:	ldr	x17, [x16, #224]
  4020d8:	add	x16, x16, #0xe0
  4020dc:	br	x17

00000000004020e0 <localtime@plt>:
  4020e0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4020e4:	ldr	x17, [x16, #232]
  4020e8:	add	x16, x16, #0xe8
  4020ec:	br	x17

00000000004020f0 <fclose@plt>:
  4020f0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4020f4:	ldr	x17, [x16, #240]
  4020f8:	add	x16, x16, #0xf0
  4020fc:	br	x17

0000000000402100 <getpid@plt>:
  402100:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402104:	ldr	x17, [x16, #248]
  402108:	add	x16, x16, #0xf8
  40210c:	br	x17

0000000000402110 <nl_langinfo@plt>:
  402110:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402114:	ldr	x17, [x16, #256]
  402118:	add	x16, x16, #0x100
  40211c:	br	x17

0000000000402120 <fopen@plt>:
  402120:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402124:	ldr	x17, [x16, #264]
  402128:	add	x16, x16, #0x108
  40212c:	br	x17

0000000000402130 <time@plt>:
  402130:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402134:	ldr	x17, [x16, #272]
  402138:	add	x16, x16, #0x110
  40213c:	br	x17

0000000000402140 <malloc@plt>:
  402140:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402144:	ldr	x17, [x16, #280]
  402148:	add	x16, x16, #0x118
  40214c:	br	x17

0000000000402150 <wcwidth@plt>:
  402150:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402154:	ldr	x17, [x16, #288]
  402158:	add	x16, x16, #0x120
  40215c:	br	x17

0000000000402160 <__strtol_internal@plt>:
  402160:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402164:	ldr	x17, [x16, #296]
  402168:	add	x16, x16, #0x128
  40216c:	br	x17

0000000000402170 <strncmp@plt>:
  402170:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402174:	ldr	x17, [x16, #304]
  402178:	add	x16, x16, #0x130
  40217c:	br	x17

0000000000402180 <bindtextdomain@plt>:
  402180:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402184:	ldr	x17, [x16, #312]
  402188:	add	x16, x16, #0x138
  40218c:	br	x17

0000000000402190 <__libc_start_main@plt>:
  402190:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402194:	ldr	x17, [x16, #320]
  402198:	add	x16, x16, #0x140
  40219c:	br	x17

00000000004021a0 <fgetc@plt>:
  4021a0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4021a4:	ldr	x17, [x16, #328]
  4021a8:	add	x16, x16, #0x148
  4021ac:	br	x17

00000000004021b0 <memset@plt>:
  4021b0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4021b4:	ldr	x17, [x16, #336]
  4021b8:	add	x16, x16, #0x150
  4021bc:	br	x17

00000000004021c0 <gettimeofday@plt>:
  4021c0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4021c4:	ldr	x17, [x16, #344]
  4021c8:	add	x16, x16, #0x158
  4021cc:	br	x17

00000000004021d0 <gmtime_r@plt>:
  4021d0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4021d4:	ldr	x17, [x16, #352]
  4021d8:	add	x16, x16, #0x160
  4021dc:	br	x17

00000000004021e0 <__strtoul_internal@plt>:
  4021e0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4021e4:	ldr	x17, [x16, #360]
  4021e8:	add	x16, x16, #0x168
  4021ec:	br	x17

00000000004021f0 <calloc@plt>:
  4021f0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4021f4:	ldr	x17, [x16, #368]
  4021f8:	add	x16, x16, #0x170
  4021fc:	br	x17

0000000000402200 <strcasecmp@plt>:
  402200:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402204:	ldr	x17, [x16, #376]
  402208:	add	x16, x16, #0x178
  40220c:	br	x17

0000000000402210 <readdir@plt>:
  402210:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402214:	ldr	x17, [x16, #384]
  402218:	add	x16, x16, #0x180
  40221c:	br	x17

0000000000402220 <realloc@plt>:
  402220:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402224:	ldr	x17, [x16, #392]
  402228:	add	x16, x16, #0x188
  40222c:	br	x17

0000000000402230 <strdup@plt>:
  402230:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402234:	ldr	x17, [x16, #400]
  402238:	add	x16, x16, #0x190
  40223c:	br	x17

0000000000402240 <closedir@plt>:
  402240:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402244:	ldr	x17, [x16, #408]
  402248:	add	x16, x16, #0x198
  40224c:	br	x17

0000000000402250 <close@plt>:
  402250:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402254:	ldr	x17, [x16, #416]
  402258:	add	x16, x16, #0x1a0
  40225c:	br	x17

0000000000402260 <strrchr@plt>:
  402260:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402264:	ldr	x17, [x16, #424]
  402268:	add	x16, x16, #0x1a8
  40226c:	br	x17

0000000000402270 <__gmon_start__@plt>:
  402270:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402274:	ldr	x17, [x16, #432]
  402278:	add	x16, x16, #0x1b0
  40227c:	br	x17

0000000000402280 <mktime@plt>:
  402280:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402284:	ldr	x17, [x16, #440]
  402288:	add	x16, x16, #0x1b8
  40228c:	br	x17

0000000000402290 <abort@plt>:
  402290:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402294:	ldr	x17, [x16, #448]
  402298:	add	x16, x16, #0x1c0
  40229c:	br	x17

00000000004022a0 <feof@plt>:
  4022a0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4022a4:	ldr	x17, [x16, #456]
  4022a8:	add	x16, x16, #0x1c8
  4022ac:	br	x17

00000000004022b0 <puts@plt>:
  4022b0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4022b4:	ldr	x17, [x16, #464]
  4022b8:	add	x16, x16, #0x1d0
  4022bc:	br	x17

00000000004022c0 <memcmp@plt>:
  4022c0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4022c4:	ldr	x17, [x16, #472]
  4022c8:	add	x16, x16, #0x1d8
  4022cc:	br	x17

00000000004022d0 <textdomain@plt>:
  4022d0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4022d4:	ldr	x17, [x16, #480]
  4022d8:	add	x16, x16, #0x1e0
  4022dc:	br	x17

00000000004022e0 <getopt_long@plt>:
  4022e0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4022e4:	ldr	x17, [x16, #488]
  4022e8:	add	x16, x16, #0x1e8
  4022ec:	br	x17

00000000004022f0 <strcmp@plt>:
  4022f0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4022f4:	ldr	x17, [x16, #496]
  4022f8:	add	x16, x16, #0x1f0
  4022fc:	br	x17

0000000000402300 <warn@plt>:
  402300:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402304:	ldr	x17, [x16, #504]
  402308:	add	x16, x16, #0x1f8
  40230c:	br	x17

0000000000402310 <__ctype_b_loc@plt>:
  402310:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402314:	ldr	x17, [x16, #512]
  402318:	add	x16, x16, #0x200
  40231c:	br	x17

0000000000402320 <strtol@plt>:
  402320:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402324:	ldr	x17, [x16, #520]
  402328:	add	x16, x16, #0x208
  40232c:	br	x17

0000000000402330 <free@plt>:
  402330:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402334:	ldr	x17, [x16, #528]
  402338:	add	x16, x16, #0x210
  40233c:	br	x17

0000000000402340 <__ctype_get_mb_cur_max@plt>:
  402340:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402344:	ldr	x17, [x16, #536]
  402348:	add	x16, x16, #0x218
  40234c:	br	x17

0000000000402350 <getgid@plt>:
  402350:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402354:	ldr	x17, [x16, #544]
  402358:	add	x16, x16, #0x220
  40235c:	br	x17

0000000000402360 <mempcpy@plt>:
  402360:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402364:	ldr	x17, [x16, #552]
  402368:	add	x16, x16, #0x228
  40236c:	br	x17

0000000000402370 <strncasecmp@plt>:
  402370:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402374:	ldr	x17, [x16, #560]
  402378:	add	x16, x16, #0x230
  40237c:	br	x17

0000000000402380 <vasprintf@plt>:
  402380:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402384:	ldr	x17, [x16, #568]
  402388:	add	x16, x16, #0x238
  40238c:	br	x17

0000000000402390 <strndup@plt>:
  402390:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402394:	ldr	x17, [x16, #576]
  402398:	add	x16, x16, #0x240
  40239c:	br	x17

00000000004023a0 <strspn@plt>:
  4023a0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4023a4:	ldr	x17, [x16, #584]
  4023a8:	add	x16, x16, #0x248
  4023ac:	br	x17

00000000004023b0 <strchr@plt>:
  4023b0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4023b4:	ldr	x17, [x16, #592]
  4023b8:	add	x16, x16, #0x250
  4023bc:	br	x17

00000000004023c0 <fwrite@plt>:
  4023c0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4023c4:	ldr	x17, [x16, #600]
  4023c8:	add	x16, x16, #0x258
  4023cc:	br	x17

00000000004023d0 <fflush@plt>:
  4023d0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4023d4:	ldr	x17, [x16, #608]
  4023d8:	add	x16, x16, #0x260
  4023dc:	br	x17

00000000004023e0 <warnx@plt>:
  4023e0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4023e4:	ldr	x17, [x16, #616]
  4023e8:	add	x16, x16, #0x268
  4023ec:	br	x17

00000000004023f0 <isatty@plt>:
  4023f0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4023f4:	ldr	x17, [x16, #624]
  4023f8:	add	x16, x16, #0x270
  4023fc:	br	x17

0000000000402400 <wcstombs@plt>:
  402400:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402404:	ldr	x17, [x16, #632]
  402408:	add	x16, x16, #0x278
  40240c:	br	x17

0000000000402410 <dcgettext@plt>:
  402410:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402414:	ldr	x17, [x16, #640]
  402418:	add	x16, x16, #0x280
  40241c:	br	x17

0000000000402420 <__isoc99_sscanf@plt>:
  402420:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402424:	ldr	x17, [x16, #648]
  402428:	add	x16, x16, #0x288
  40242c:	br	x17

0000000000402430 <strncpy@plt>:
  402430:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402434:	ldr	x17, [x16, #656]
  402438:	add	x16, x16, #0x290
  40243c:	br	x17

0000000000402440 <errx@plt>:
  402440:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402444:	ldr	x17, [x16, #664]
  402448:	add	x16, x16, #0x298
  40244c:	br	x17

0000000000402450 <iswprint@plt>:
  402450:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402454:	ldr	x17, [x16, #672]
  402458:	add	x16, x16, #0x2a0
  40245c:	br	x17

0000000000402460 <strcspn@plt>:
  402460:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402464:	ldr	x17, [x16, #680]
  402468:	add	x16, x16, #0x2a8
  40246c:	br	x17

0000000000402470 <vfprintf@plt>:
  402470:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402474:	ldr	x17, [x16, #688]
  402478:	add	x16, x16, #0x2b0
  40247c:	br	x17

0000000000402480 <printf@plt>:
  402480:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402484:	ldr	x17, [x16, #696]
  402488:	add	x16, x16, #0x2b8
  40248c:	br	x17

0000000000402490 <__assert_fail@plt>:
  402490:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402494:	ldr	x17, [x16, #704]
  402498:	add	x16, x16, #0x2c0
  40249c:	br	x17

00000000004024a0 <__errno_location@plt>:
  4024a0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4024a4:	ldr	x17, [x16, #712]
  4024a8:	add	x16, x16, #0x2c8
  4024ac:	br	x17

00000000004024b0 <getenv@plt>:
  4024b0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4024b4:	ldr	x17, [x16, #720]
  4024b8:	add	x16, x16, #0x2d0
  4024bc:	br	x17

00000000004024c0 <tigetnum@plt>:
  4024c0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4024c4:	ldr	x17, [x16, #728]
  4024c8:	add	x16, x16, #0x2d8
  4024cc:	br	x17

00000000004024d0 <fprintf@plt>:
  4024d0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4024d4:	ldr	x17, [x16, #736]
  4024d8:	add	x16, x16, #0x2e0
  4024dc:	br	x17

00000000004024e0 <fgets@plt>:
  4024e0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4024e4:	ldr	x17, [x16, #744]
  4024e8:	add	x16, x16, #0x2e8
  4024ec:	br	x17

00000000004024f0 <err@plt>:
  4024f0:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  4024f4:	ldr	x17, [x16, #752]
  4024f8:	add	x16, x16, #0x2f0
  4024fc:	br	x17

0000000000402500 <ioctl@plt>:
  402500:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402504:	ldr	x17, [x16, #760]
  402508:	add	x16, x16, #0x2f8
  40250c:	br	x17

0000000000402510 <setlocale@plt>:
  402510:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402514:	ldr	x17, [x16, #768]
  402518:	add	x16, x16, #0x300
  40251c:	br	x17

0000000000402520 <ferror@plt>:
  402520:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402524:	ldr	x17, [x16, #776]
  402528:	add	x16, x16, #0x308
  40252c:	br	x17

0000000000402530 <tigetstr@plt>:
  402530:	adrp	x16, 41d000 <tigetstr@plt+0x1aad0>
  402534:	ldr	x17, [x16, #784]
  402538:	add	x16, x16, #0x310
  40253c:	br	x17

Disassembly of section .text:

0000000000402540 <.text>:
  402540:	mov	x29, #0x0                   	// #0
  402544:	mov	x30, #0x0                   	// #0
  402548:	mov	x5, x0
  40254c:	ldr	x1, [sp]
  402550:	add	x2, sp, #0x8
  402554:	mov	x6, sp
  402558:	movz	x0, #0x0, lsl #48
  40255c:	movk	x0, #0x0, lsl #32
  402560:	movk	x0, #0x40, lsl #16
  402564:	movk	x0, #0x36b4
  402568:	movz	x3, #0x0, lsl #48
  40256c:	movk	x3, #0x0, lsl #32
  402570:	movk	x3, #0x40, lsl #16
  402574:	movk	x3, #0x9588
  402578:	movz	x4, #0x0, lsl #48
  40257c:	movk	x4, #0x0, lsl #32
  402580:	movk	x4, #0x40, lsl #16
  402584:	movk	x4, #0x9608
  402588:	bl	402190 <__libc_start_main@plt>
  40258c:	bl	402290 <abort@plt>
  402590:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  402594:	ldr	x0, [x0, #4064]
  402598:	cbz	x0, 4025a0 <tigetstr@plt+0x70>
  40259c:	b	402270 <__gmon_start__@plt>
  4025a0:	ret
  4025a4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4025a8:	add	x0, x0, #0x450
  4025ac:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4025b0:	add	x1, x1, #0x450
  4025b4:	cmp	x0, x1
  4025b8:	b.eq	4025ec <tigetstr@plt+0xbc>  // b.none
  4025bc:	stp	x29, x30, [sp, #-32]!
  4025c0:	mov	x29, sp
  4025c4:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  4025c8:	ldr	x0, [x0, #1592]
  4025cc:	str	x0, [sp, #24]
  4025d0:	mov	x1, x0
  4025d4:	cbz	x1, 4025e4 <tigetstr@plt+0xb4>
  4025d8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4025dc:	add	x0, x0, #0x450
  4025e0:	blr	x1
  4025e4:	ldp	x29, x30, [sp], #32
  4025e8:	ret
  4025ec:	ret
  4025f0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4025f4:	add	x0, x0, #0x450
  4025f8:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4025fc:	add	x1, x1, #0x450
  402600:	sub	x0, x0, x1
  402604:	lsr	x1, x0, #63
  402608:	add	x0, x1, x0, asr #3
  40260c:	cmp	xzr, x0, asr #1
  402610:	b.eq	402648 <tigetstr@plt+0x118>  // b.none
  402614:	stp	x29, x30, [sp, #-32]!
  402618:	mov	x29, sp
  40261c:	asr	x1, x0, #1
  402620:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  402624:	ldr	x0, [x0, #1600]
  402628:	str	x0, [sp, #24]
  40262c:	mov	x2, x0
  402630:	cbz	x2, 402640 <tigetstr@plt+0x110>
  402634:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  402638:	add	x0, x0, #0x450
  40263c:	blr	x2
  402640:	ldp	x29, x30, [sp], #32
  402644:	ret
  402648:	ret
  40264c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  402650:	ldrb	w0, [x0, #1144]
  402654:	cbnz	w0, 402678 <tigetstr@plt+0x148>
  402658:	stp	x29, x30, [sp, #-16]!
  40265c:	mov	x29, sp
  402660:	bl	4025a4 <tigetstr@plt+0x74>
  402664:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  402668:	mov	w1, #0x1                   	// #1
  40266c:	strb	w1, [x0, #1144]
  402670:	ldp	x29, x30, [sp], #16
  402674:	ret
  402678:	ret
  40267c:	stp	x29, x30, [sp, #-16]!
  402680:	mov	x29, sp
  402684:	bl	4025f0 <tigetstr@plt+0xc0>
  402688:	ldp	x29, x30, [sp], #16
  40268c:	ret
  402690:	ldr	w0, [x0, #192]
  402694:	cmp	w0, w1
  402698:	b.lt	4026a8 <tigetstr@plt+0x178>  // b.tstop
  40269c:	tst	x1, #0x3
  4026a0:	cset	w0, eq  // eq = none
  4026a4:	ret
  4026a8:	tst	x1, #0x3
  4026ac:	b.ne	4026d4 <tigetstr@plt+0x1a4>  // b.any
  4026b0:	mov	w2, #0x851f                	// #34079
  4026b4:	movk	w2, #0x51eb, lsl #16
  4026b8:	smull	x2, w1, w2
  4026bc:	asr	x2, x2, #37
  4026c0:	sub	w2, w2, w1, asr #31
  4026c4:	mov	w0, #0x64                  	// #100
  4026c8:	msub	w2, w2, w0, w1
  4026cc:	mov	w0, #0x1                   	// #1
  4026d0:	cbnz	w2, 4026a4 <tigetstr@plt+0x174>
  4026d4:	mov	w0, #0x851f                	// #34079
  4026d8:	movk	w0, #0x51eb, lsl #16
  4026dc:	smull	x0, w1, w0
  4026e0:	asr	x0, x0, #39
  4026e4:	sub	w0, w0, w1, asr #31
  4026e8:	mov	w2, #0x190                 	// #400
  4026ec:	msub	w1, w0, w2, w1
  4026f0:	cmp	w1, #0x0
  4026f4:	cset	w0, eq  // eq = none
  4026f8:	b	4026a4 <tigetstr@plt+0x174>
  4026fc:	ldr	w4, [x0, #192]
  402700:	add	w5, w4, #0x1
  402704:	cmp	w5, w3
  402708:	b.eq	402798 <tigetstr@plt+0x268>  // b.none
  40270c:	cmp	w2, #0x2
  402710:	cset	w0, le
  402714:	sub	w3, w3, w0
  402718:	cmp	w4, w3
  40271c:	b.lt	4027e4 <tigetstr@plt+0x2b4>  // b.tstop
  402720:	cmp	w2, #0x9
  402724:	ccmp	w4, w3, #0x0, gt
  402728:	b.eq	4027e4 <tigetstr@plt+0x2b4>  // b.none
  40272c:	cmp	w4, w3
  402730:	b.eq	4027ac <tigetstr@plt+0x27c>  // b.none
  402734:	b.le	402868 <tigetstr@plt+0x338>
  402738:	add	w4, w3, #0x3
  40273c:	cmp	w3, #0x0
  402740:	csel	w4, w4, w3, lt  // lt = tstop
  402744:	asr	w4, w4, #2
  402748:	sxtw	x3, w3
  40274c:	add	x3, x3, w4, sxtw
  402750:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  402754:	add	x0, x0, #0xeb8
  402758:	sub	w2, w2, #0x1
  40275c:	add	x0, x0, #0x30
  402760:	ldrsw	x0, [x0, w2, sxtw #2]
  402764:	add	x3, x3, x0
  402768:	add	x0, x3, w1, sxtw
  40276c:	mov	x1, #0x4925                	// #18725
  402770:	movk	x1, #0x2492, lsl #16
  402774:	movk	x1, #0x9249, lsl #32
  402778:	movk	x1, #0x4924, lsl #48
  40277c:	smulh	x1, x0, x1
  402780:	asr	x1, x1, #1
  402784:	sub	x1, x1, x0, asr #63
  402788:	lsl	x2, x1, #3
  40278c:	sub	x1, x2, x1
  402790:	sub	w0, w0, w1
  402794:	b	402864 <tigetstr@plt+0x334>
  402798:	cmp	w2, #0x3
  40279c:	cset	w0, lt  // lt = tstop
  4027a0:	add	w0, w0, #0xe
  4027a4:	sub	w3, w3, w0
  4027a8:	b	402718 <tigetstr@plt+0x1e8>
  4027ac:	cmp	w2, #0x9
  4027b0:	cset	w0, eq  // eq = none
  4027b4:	cmp	w0, #0x0
  4027b8:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  4027bc:	b.gt	4027e4 <tigetstr@plt+0x2b4>
  4027c0:	cmp	w4, w3
  4027c4:	b.gt	402738 <tigetstr@plt+0x208>
  4027c8:	cmp	w2, #0x8
  4027cc:	b.le	402738 <tigetstr@plt+0x208>
  4027d0:	cmp	w0, #0x0
  4027d4:	mov	w0, #0x8                   	// #8
  4027d8:	ccmp	w1, #0x2, #0x0, ne  // ne = any
  4027dc:	b.gt	402864 <tigetstr@plt+0x334>
  4027e0:	b	402738 <tigetstr@plt+0x208>
  4027e4:	add	w5, w3, #0x3
  4027e8:	cmp	w3, #0x0
  4027ec:	csel	w5, w5, w3, lt  // lt = tstop
  4027f0:	asr	w5, w5, #2
  4027f4:	sxtw	x0, w3
  4027f8:	add	x5, x0, w5, sxtw
  4027fc:	mov	w4, #0x851f                	// #34079
  402800:	movk	w4, #0x51eb, lsl #16
  402804:	smull	x4, w3, w4
  402808:	asr	x0, x4, #37
  40280c:	asr	w3, w3, #31
  402810:	sub	w0, w0, w3
  402814:	sub	x5, x5, w0, sxtw
  402818:	asr	x4, x4, #39
  40281c:	sub	w3, w4, w3
  402820:	add	x3, x5, w3, sxtw
  402824:	sub	w2, w2, #0x1
  402828:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  40282c:	add	x0, x0, #0xeb8
  402830:	ldrsw	x0, [x0, w2, sxtw #2]
  402834:	add	x3, x3, x0
  402838:	add	x0, x3, w1, sxtw
  40283c:	mov	x1, #0x4925                	// #18725
  402840:	movk	x1, #0x2492, lsl #16
  402844:	movk	x1, #0x9249, lsl #32
  402848:	movk	x1, #0x4924, lsl #48
  40284c:	smulh	x1, x0, x1
  402850:	asr	x1, x1, #1
  402854:	sub	x1, x1, x0, asr #63
  402858:	lsl	x2, x1, #3
  40285c:	sub	x1, x2, x1
  402860:	sub	w0, w0, w1
  402864:	ret
  402868:	mov	w0, #0x8                   	// #8
  40286c:	b	402864 <tigetstr@plt+0x334>
  402870:	stp	x29, x30, [sp, #-64]!
  402874:	mov	x29, sp
  402878:	stp	x19, x20, [sp, #16]
  40287c:	stp	x21, x22, [sp, #32]
  402880:	stp	x23, x24, [sp, #48]
  402884:	mov	w22, w0
  402888:	mov	w23, w1
  40288c:	mov	w21, w2
  402890:	mov	x20, x3
  402894:	mov	w3, w2
  402898:	mov	w2, #0x1                   	// #1
  40289c:	mov	w1, w2
  4028a0:	mov	x0, x20
  4028a4:	bl	4026fc <tigetstr@plt+0x1cc>
  4028a8:	ldr	w24, [x20, #216]
  4028ac:	add	w19, w0, #0x6
  4028b0:	tbz	w24, #8, 4028c8 <tigetstr@plt+0x398>
  4028b4:	cmp	w0, #0x4
  4028b8:	mov	w19, #0xfffffffe            	// #-2
  4028bc:	mov	w1, #0x5                   	// #5
  4028c0:	csel	w19, w19, w1, gt
  4028c4:	add	w19, w19, w0
  4028c8:	cmp	w22, #0x1f
  4028cc:	b.gt	40297c <tigetstr@plt+0x44c>
  4028d0:	mov	w1, w21
  4028d4:	mov	x0, x20
  4028d8:	bl	402690 <tigetstr@plt+0x160>
  4028dc:	cmp	w23, #0x1
  4028e0:	b.le	402988 <tigetstr@plt+0x458>
  4028e4:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4028e8:	add	x1, x1, #0xeb8
  4028ec:	sxtw	x2, w0
  4028f0:	add	x4, x2, w0, sxtw #1
  4028f4:	add	x4, x2, x4, lsl #2
  4028f8:	add	x0, x1, #0x60
  4028fc:	add	x4, x0, x4, lsl #2
  402900:	mov	w0, w22
  402904:	mov	x1, #0x1                   	// #1
  402908:	ldr	w2, [x4, x1, lsl #2]
  40290c:	add	w0, w0, w2
  402910:	add	x1, x1, #0x1
  402914:	cmp	w23, w1
  402918:	b.gt	402908 <tigetstr@plt+0x3d8>
  40291c:	ldr	w2, [x20, #192]
  402920:	cmp	w0, #0x101
  402924:	sub	w1, w19, #0xb
  402928:	ccmp	w2, w21, #0x0, gt
  40292c:	csel	w19, w1, w19, eq  // eq = none
  402930:	add	w19, w19, w0
  402934:	cmp	w19, #0x6
  402938:	b.le	402990 <tigetstr@plt+0x460>
  40293c:	cmp	w0, #0x16a
  402940:	mov	w0, #0x100                 	// #256
  402944:	ccmp	w24, w0, #0x0, gt
  402948:	b.eq	4029a8 <tigetstr@plt+0x478>  // b.none
  40294c:	mov	w0, #0x2493                	// #9363
  402950:	movk	w0, #0x9249, lsl #16
  402954:	smull	x0, w19, w0
  402958:	lsr	x0, x0, #32
  40295c:	add	w0, w19, w0
  402960:	asr	w0, w0, #2
  402964:	sub	w0, w0, w19, asr #31
  402968:	ldp	x19, x20, [sp, #16]
  40296c:	ldp	x21, x22, [sp, #32]
  402970:	ldp	x23, x24, [sp, #48]
  402974:	ldp	x29, x30, [sp], #64
  402978:	ret
  40297c:	mov	w0, w22
  402980:	mov	w23, #0x1                   	// #1
  402984:	b	40291c <tigetstr@plt+0x3ec>
  402988:	mov	w0, w22
  40298c:	b	402930 <tigetstr@plt+0x400>
  402990:	mov	x3, x20
  402994:	sub	w2, w21, #0x1
  402998:	mov	w1, #0xc                   	// #12
  40299c:	mov	w0, #0x1f                  	// #31
  4029a0:	bl	402870 <tigetstr@plt+0x340>
  4029a4:	b	402968 <tigetstr@plt+0x438>
  4029a8:	mov	w3, w21
  4029ac:	mov	w2, w23
  4029b0:	mov	w1, w22
  4029b4:	mov	x0, x20
  4029b8:	bl	4026fc <tigetstr@plt+0x1cc>
  4029bc:	sub	w0, w0, #0x1
  4029c0:	cmp	w0, #0x2
  4029c4:	b.hi	40294c <tigetstr@plt+0x41c>  // b.pmore
  4029c8:	mov	w3, w21
  4029cc:	mov	w2, #0xc                   	// #12
  4029d0:	mov	w1, #0x1f                  	// #31
  4029d4:	mov	x0, x20
  4029d8:	bl	4026fc <tigetstr@plt+0x1cc>
  4029dc:	sub	w0, w0, #0x1
  4029e0:	cmp	w0, #0x2
  4029e4:	b.hi	40294c <tigetstr@plt+0x41c>  // b.pmore
  4029e8:	mov	x3, x20
  4029ec:	add	w2, w21, #0x1
  4029f0:	mov	w1, #0x1                   	// #1
  4029f4:	mov	w0, w1
  4029f8:	bl	402870 <tigetstr@plt+0x340>
  4029fc:	b	402968 <tigetstr@plt+0x438>
  402a00:	stp	x29, x30, [sp, #-48]!
  402a04:	mov	x29, sp
  402a08:	stp	x19, x20, [sp, #16]
  402a0c:	mov	x20, x0
  402a10:	ldr	x0, [x0]
  402a14:	cbz	x0, 402a24 <tigetstr@plt+0x4f4>
  402a18:	ldp	x19, x20, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #48
  402a20:	ret
  402a24:	str	x21, [sp, #32]
  402a28:	mov	x19, #0x0                   	// #0
  402a2c:	mov	w21, #0x6f                  	// #111
  402a30:	movk	w21, #0x2, lsl #16
  402a34:	add	w0, w21, w19
  402a38:	bl	402110 <nl_langinfo@plt>
  402a3c:	str	x0, [x20, x19, lsl #3]
  402a40:	add	x19, x19, #0x1
  402a44:	cmp	x19, #0xc
  402a48:	b.ne	402a34 <tigetstr@plt+0x504>  // b.any
  402a4c:	ldr	x21, [sp, #32]
  402a50:	b	402a18 <tigetstr@plt+0x4e8>
  402a54:	stp	x29, x30, [sp, #-64]!
  402a58:	mov	x29, sp
  402a5c:	stp	x19, x20, [sp, #16]
  402a60:	stp	x21, x22, [sp, #32]
  402a64:	mov	x20, x0
  402a68:	mov	x21, x1
  402a6c:	bl	402a00 <tigetstr@plt+0x4d0>
  402a70:	mov	x19, #0x0                   	// #0
  402a74:	mov	x1, x21
  402a78:	ldr	x0, [x20, x19, lsl #3]
  402a7c:	bl	402200 <strcasecmp@plt>
  402a80:	cbz	w0, 402ac4 <tigetstr@plt+0x594>
  402a84:	add	x19, x19, #0x1
  402a88:	cmp	x19, #0xc
  402a8c:	b.ne	402a74 <tigetstr@plt+0x544>  // b.any
  402a90:	ldr	x0, [x20, #96]
  402a94:	cbz	x0, 402ad8 <tigetstr@plt+0x5a8>
  402a98:	mov	x19, #0x0                   	// #0
  402a9c:	add	x20, x20, #0x60
  402aa0:	mov	x1, x21
  402aa4:	ldr	x0, [x20, x19, lsl #3]
  402aa8:	bl	402200 <strcasecmp@plt>
  402aac:	cbz	w0, 402b0c <tigetstr@plt+0x5dc>
  402ab0:	add	x19, x19, #0x1
  402ab4:	cmp	x19, #0xc
  402ab8:	b.ne	402aa0 <tigetstr@plt+0x570>  // b.any
  402abc:	mov	w0, #0xffffffea            	// #-22
  402ac0:	b	402ac8 <tigetstr@plt+0x598>
  402ac4:	add	w0, w19, #0x1
  402ac8:	ldp	x19, x20, [sp, #16]
  402acc:	ldp	x21, x22, [sp, #32]
  402ad0:	ldp	x29, x30, [sp], #64
  402ad4:	ret
  402ad8:	str	x23, [sp, #48]
  402adc:	mov	x19, #0x0                   	// #0
  402ae0:	mov	w23, #0x87                  	// #135
  402ae4:	movk	w23, #0x2, lsl #16
  402ae8:	add	x22, x20, #0x60
  402aec:	add	w0, w23, w19
  402af0:	bl	402110 <nl_langinfo@plt>
  402af4:	str	x0, [x22, x19, lsl #3]
  402af8:	add	x19, x19, #0x1
  402afc:	cmp	x19, #0xc
  402b00:	b.ne	402aec <tigetstr@plt+0x5bc>  // b.any
  402b04:	ldr	x23, [sp, #48]
  402b08:	b	402a98 <tigetstr@plt+0x568>
  402b0c:	add	w0, w19, #0x1
  402b10:	b	402ac8 <tigetstr@plt+0x598>
  402b14:	stp	x29, x30, [sp, #-416]!
  402b18:	mov	x29, sp
  402b1c:	stp	x19, x20, [sp, #16]
  402b20:	stp	x21, x22, [sp, #32]
  402b24:	stp	x23, x24, [sp, #48]
  402b28:	stp	x25, x26, [sp, #64]
  402b2c:	stp	x27, x28, [sp, #80]
  402b30:	mov	x20, x0
  402b34:	ldr	w3, [x0, #252]
  402b38:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  402b3c:	add	x2, x2, #0x670
  402b40:	mov	x1, #0x12c                 	// #300
  402b44:	add	x0, sp, #0x70
  402b48:	bl	4020b0 <snprintf@plt>
  402b4c:	mov	w24, w0
  402b50:	ldrsw	x1, [x20, #212]
  402b54:	mov	x0, #0x2493                	// #9363
  402b58:	movk	x0, #0x9249, lsl #16
  402b5c:	movk	x0, #0x4924, lsl #32
  402b60:	movk	x0, #0x2492, lsl #48
  402b64:	umulh	x0, x1, x0
  402b68:	sub	x19, x1, x0
  402b6c:	add	x19, x0, x19, lsr #1
  402b70:	lsr	x19, x19, #2
  402b74:	lsl	x0, x19, #3
  402b78:	sub	x19, x0, x19
  402b7c:	sub	x19, x1, x19
  402b80:	mov	x23, #0x0                   	// #0
  402b84:	adrp	x21, 41d000 <tigetstr@plt+0x1aad0>
  402b88:	add	x21, x21, #0x480
  402b8c:	mov	x25, x21
  402b90:	mov	x26, #0x85                  	// #133
  402b94:	mov	w27, #0x1                   	// #1
  402b98:	mov	x28, #0x2493                	// #9363
  402b9c:	movk	x28, #0x9249, lsl #16
  402ba0:	movk	x28, #0x4924, lsl #32
  402ba4:	movk	x28, #0x2492, lsl #48
  402ba8:	b	402bc4 <tigetstr@plt+0x694>
  402bac:	add	x22, x21, #0x1
  402bb0:	mov	x0, x21
  402bb4:	bl	401f50 <strlen@plt>
  402bb8:	mov	w1, #0x20                  	// #32
  402bbc:	strh	w1, [x21, x0]
  402bc0:	mov	x21, x22
  402bc4:	sub	x22, x21, x25
  402bc8:	sub	x22, x26, x22
  402bcc:	ldr	x0, [x20, #224]
  402bd0:	sub	x0, x0, #0x1
  402bd4:	cmp	x0, x22
  402bd8:	b.cs	402c44 <tigetstr@plt+0x714>  // b.hs, b.nlast
  402bdc:	add	w0, w19, #0x20, lsl #12
  402be0:	bl	402110 <nl_langinfo@plt>
  402be4:	ldr	x1, [x20, #224]
  402be8:	sub	x1, x1, #0x1
  402bec:	str	x1, [sp, #104]
  402bf0:	mov	w5, w27
  402bf4:	mov	w4, #0x2                   	// #2
  402bf8:	add	x3, sp, #0x68
  402bfc:	mov	x2, x22
  402c00:	mov	x1, x21
  402c04:	bl	4052dc <tigetstr@plt+0x2dac>
  402c08:	add	x21, x21, w0, sxtw
  402c0c:	add	x23, x23, #0x1
  402c10:	cmp	x23, #0x7
  402c14:	b.eq	402c44 <tigetstr@plt+0x714>  // b.none
  402c18:	ldrsw	x0, [x20, #212]
  402c1c:	add	x0, x0, x23
  402c20:	umulh	x1, x0, x28
  402c24:	sub	x19, x0, x1
  402c28:	add	x19, x1, x19, lsr #1
  402c2c:	lsr	x19, x19, #2
  402c30:	lsl	x1, x19, #3
  402c34:	sub	x19, x1, x19
  402c38:	sub	x19, x0, x19
  402c3c:	cbnz	x23, 402bac <tigetstr@plt+0x67c>
  402c40:	b	402bc4 <tigetstr@plt+0x694>
  402c44:	mov	x0, x20
  402c48:	bl	402a00 <tigetstr@plt+0x4d0>
  402c4c:	ldr	x21, [x20, #232]
  402c50:	mov	x19, #0x0                   	// #0
  402c54:	sxtw	x24, w24
  402c58:	add	x24, x24, #0x1
  402c5c:	b	402c6c <tigetstr@plt+0x73c>
  402c60:	add	x19, x19, #0x1
  402c64:	cmp	x19, #0xc
  402c68:	b.eq	402c90 <tigetstr@plt+0x760>  // b.none
  402c6c:	ldr	x0, [x20, x19, lsl #3]
  402c70:	bl	401f50 <strlen@plt>
  402c74:	add	x0, x24, x0
  402c78:	cmp	x21, x0
  402c7c:	b.cs	402c60 <tigetstr@plt+0x730>  // b.hs, b.nlast
  402c80:	ldrb	w0, [x20, #264]
  402c84:	orr	w0, w0, #0x4
  402c88:	strb	w0, [x20, #264]
  402c8c:	b	402c60 <tigetstr@plt+0x730>
  402c90:	ldp	x19, x20, [sp, #16]
  402c94:	ldp	x21, x22, [sp, #32]
  402c98:	ldp	x23, x24, [sp, #48]
  402c9c:	ldp	x25, x26, [sp, #64]
  402ca0:	ldp	x27, x28, [sp, #80]
  402ca4:	ldp	x29, x30, [sp], #416
  402ca8:	ret
  402cac:	stp	x29, x30, [sp, #-16]!
  402cb0:	mov	x29, sp
  402cb4:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  402cb8:	ldr	w1, [x1, #1288]
  402cbc:	cbz	w1, 402ccc <tigetstr@plt+0x79c>
  402cc0:	bl	402010 <putp@plt>
  402cc4:	ldp	x29, x30, [sp], #16
  402cc8:	ret
  402ccc:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  402cd0:	ldr	x1, [x1, #1128]
  402cd4:	bl	401f60 <fputs@plt>
  402cd8:	b	402cc4 <tigetstr@plt+0x794>
  402cdc:	stp	x29, x30, [sp, #-32]!
  402ce0:	mov	x29, sp
  402ce4:	stp	x19, x20, [sp, #16]
  402ce8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  402cec:	ldr	x20, [x0, #1128]
  402cf0:	bl	4024a0 <__errno_location@plt>
  402cf4:	mov	x19, x0
  402cf8:	str	wzr, [x0]
  402cfc:	mov	x0, x20
  402d00:	bl	402520 <ferror@plt>
  402d04:	cbz	w0, 402d4c <tigetstr@plt+0x81c>
  402d08:	ldr	w0, [x19]
  402d0c:	cmp	w0, #0x9
  402d10:	b.eq	402d1c <tigetstr@plt+0x7ec>  // b.none
  402d14:	cmp	w0, #0x20
  402d18:	b.ne	402d78 <tigetstr@plt+0x848>  // b.any
  402d1c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  402d20:	ldr	x20, [x0, #1104]
  402d24:	str	wzr, [x19]
  402d28:	mov	x0, x20
  402d2c:	bl	402520 <ferror@plt>
  402d30:	cbz	w0, 402db8 <tigetstr@plt+0x888>
  402d34:	ldr	w0, [x19]
  402d38:	cmp	w0, #0x9
  402d3c:	b.ne	402de4 <tigetstr@plt+0x8b4>  // b.any
  402d40:	ldp	x19, x20, [sp, #16]
  402d44:	ldp	x29, x30, [sp], #32
  402d48:	ret
  402d4c:	mov	x0, x20
  402d50:	bl	4023d0 <fflush@plt>
  402d54:	cbnz	w0, 402d08 <tigetstr@plt+0x7d8>
  402d58:	mov	x0, x20
  402d5c:	bl	4020d0 <fileno@plt>
  402d60:	tbnz	w0, #31, 402d08 <tigetstr@plt+0x7d8>
  402d64:	bl	401f90 <dup@plt>
  402d68:	tbnz	w0, #31, 402d08 <tigetstr@plt+0x7d8>
  402d6c:	bl	402250 <close@plt>
  402d70:	cbz	w0, 402d1c <tigetstr@plt+0x7ec>
  402d74:	b	402d08 <tigetstr@plt+0x7d8>
  402d78:	cbz	w0, 402d9c <tigetstr@plt+0x86c>
  402d7c:	mov	w2, #0x5                   	// #5
  402d80:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  402d84:	add	x1, x1, #0x678
  402d88:	mov	x0, #0x0                   	// #0
  402d8c:	bl	402410 <dcgettext@plt>
  402d90:	bl	402300 <warn@plt>
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	bl	401f30 <_exit@plt>
  402d9c:	mov	w2, #0x5                   	// #5
  402da0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  402da4:	add	x1, x1, #0x678
  402da8:	mov	x0, #0x0                   	// #0
  402dac:	bl	402410 <dcgettext@plt>
  402db0:	bl	4023e0 <warnx@plt>
  402db4:	b	402d94 <tigetstr@plt+0x864>
  402db8:	mov	x0, x20
  402dbc:	bl	4023d0 <fflush@plt>
  402dc0:	cbnz	w0, 402d34 <tigetstr@plt+0x804>
  402dc4:	mov	x0, x20
  402dc8:	bl	4020d0 <fileno@plt>
  402dcc:	tbnz	w0, #31, 402d34 <tigetstr@plt+0x804>
  402dd0:	bl	401f90 <dup@plt>
  402dd4:	tbnz	w0, #31, 402d34 <tigetstr@plt+0x804>
  402dd8:	bl	402250 <close@plt>
  402ddc:	cbz	w0, 402d40 <tigetstr@plt+0x810>
  402de0:	b	402d34 <tigetstr@plt+0x804>
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	bl	401f30 <_exit@plt>
  402dec:	stp	x29, x30, [sp, #-352]!
  402df0:	mov	x29, sp
  402df4:	str	x19, [sp, #16]
  402df8:	mov	w19, w2
  402dfc:	str	x1, [sp, #40]
  402e00:	mov	w5, #0x1                   	// #1
  402e04:	mov	w4, #0x2                   	// #2
  402e08:	add	x3, sp, #0x28
  402e0c:	mov	x2, #0x12c                 	// #300
  402e10:	add	x1, sp, #0x30
  402e14:	bl	4052dc <tigetstr@plt+0x2dac>
  402e18:	add	x0, sp, #0x30
  402e1c:	bl	402cac <tigetstr@plt+0x77c>
  402e20:	cbnz	w19, 402e30 <tigetstr@plt+0x900>
  402e24:	ldr	x19, [sp, #16]
  402e28:	ldp	x29, x30, [sp], #352
  402e2c:	ret
  402e30:	adrp	x4, 409000 <tigetstr@plt+0x6ad0>
  402e34:	add	x4, x4, #0xc00
  402e38:	mov	w3, w19
  402e3c:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  402e40:	add	x2, x2, #0x688
  402e44:	mov	x1, #0x12c                 	// #300
  402e48:	add	x0, sp, #0x30
  402e4c:	bl	4020b0 <snprintf@plt>
  402e50:	add	x0, sp, #0x30
  402e54:	bl	402cac <tigetstr@plt+0x77c>
  402e58:	b	402e24 <tigetstr@plt+0x8f4>
  402e5c:	sub	sp, sp, #0x430
  402e60:	stp	x29, x30, [sp, #16]
  402e64:	add	x29, sp, #0x10
  402e68:	stp	x19, x20, [sp, #32]
  402e6c:	stp	x27, x28, [sp, #96]
  402e70:	mov	x19, x0
  402e74:	ldr	w27, [x0, #260]
  402e78:	cbnz	w27, 402e80 <tigetstr@plt+0x950>
  402e7c:	ldr	w27, [x0, #248]
  402e80:	ldr	w2, [x19, #252]
  402e84:	str	w2, [sp, #120]
  402e88:	ldr	w0, [x19, #204]
  402e8c:	cbz	w0, 402ea8 <tigetstr@plt+0x978>
  402e90:	ldr	w0, [x19, #200]
  402e94:	mov	w1, #0x2                   	// #2
  402e98:	sdiv	w0, w0, w1
  402e9c:	sub	w27, w27, w0
  402ea0:	cmp	w27, #0x0
  402ea4:	b.le	402f10 <tigetstr@plt+0x9e0>
  402ea8:	ldr	w0, [x19, #208]
  402eac:	cmp	w0, #0x1
  402eb0:	b.le	403628 <tigetstr@plt+0x10f8>
  402eb4:	add	x1, sp, #0x290
  402eb8:	str	x1, [sp, #1064]
  402ebc:	cmp	w0, #0x2
  402ec0:	add	x1, sp, #0x1c0
  402ec4:	csel	x1, x1, xzr, gt
  402ec8:	str	x1, [sp, #856]
  402ecc:	str	xzr, [sp, #648]
  402ed0:	ldr	w1, [x19, #200]
  402ed4:	sub	w1, w1, #0x1
  402ed8:	sdiv	w0, w1, w0
  402edc:	str	w0, [sp, #136]
  402ee0:	tbnz	w0, #31, 403614 <tigetstr@plt+0x10e4>
  402ee4:	stp	x21, x22, [sp, #48]
  402ee8:	stp	x23, x24, [sp, #64]
  402eec:	stp	x25, x26, [sp, #80]
  402ef0:	add	w0, w0, #0x1
  402ef4:	str	w0, [sp, #140]
  402ef8:	str	wzr, [sp, #132]
  402efc:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  402f00:	add	x0, x0, #0xeb8
  402f04:	add	x0, x0, #0x60
  402f08:	str	x0, [sp, #112]
  402f0c:	b	4035e4 <tigetstr@plt+0x10b4>
  402f10:	neg	w1, w27
  402f14:	mov	w0, #0xc                   	// #12
  402f18:	sdiv	w0, w1, w0
  402f1c:	add	w0, w0, #0x1
  402f20:	sub	w0, w2, w0
  402f24:	str	w0, [sp, #120]
  402f28:	cmn	w27, #0xc
  402f2c:	b.ge	402f3c <tigetstr@plt+0xa0c>  // b.tcont
  402f30:	mov	w0, #0xc                   	// #12
  402f34:	sdiv	w2, w1, w0
  402f38:	msub	w1, w2, w0, w1
  402f3c:	mov	w27, #0xc                   	// #12
  402f40:	sub	w27, w27, w1
  402f44:	b	402ea8 <tigetstr@plt+0x978>
  402f48:	ldr	w2, [x19, #200]
  402f4c:	ldr	w1, [x19, #208]
  402f50:	sdiv	w0, w2, w1
  402f54:	msub	w0, w0, w1, w2
  402f58:	cmp	w0, #0x1
  402f5c:	b.eq	402f70 <tigetstr@plt+0xa40>  // b.none
  402f60:	cmp	w0, #0x2
  402f64:	b.ne	4035f4 <tigetstr@plt+0x10c4>  // b.any
  402f68:	str	xzr, [sp, #856]
  402f6c:	b	4035f4 <tigetstr@plt+0x10c4>
  402f70:	str	xzr, [sp, #1064]
  402f74:	b	402f68 <tigetstr@plt+0xa38>
  402f78:	mov	w20, #0x1                   	// #1
  402f7c:	b	403084 <tigetstr@plt+0xb54>
  402f80:	str	w28, [x0]
  402f84:	sub	w21, w21, #0x1
  402f88:	add	x0, x0, #0x4
  402f8c:	cmp	x3, x0
  402f90:	b.eq	402fe0 <tigetstr@plt+0xab0>  // b.none
  402f94:	cmp	w21, #0x0
  402f98:	b.gt	402f80 <tigetstr@plt+0xa50>
  402f9c:	cmp	w1, w20
  402fa0:	b.gt	402fb0 <tigetstr@plt+0xa80>
  402fa4:	str	w28, [x0]
  402fa8:	add	w26, w26, #0x1
  402fac:	b	402f88 <tigetstr@plt+0xa58>
  402fb0:	ldr	w2, [x19, #192]
  402fb4:	cmp	w2, w24
  402fb8:	ccmp	w22, #0x9, #0x0, eq  // eq = none
  402fbc:	b.eq	402fcc <tigetstr@plt+0xa9c>  // b.none
  402fc0:	str	w20, [x0]
  402fc4:	add	w20, w20, #0x1
  402fc8:	b	402f88 <tigetstr@plt+0xa58>
  402fcc:	cmp	w20, #0xf7
  402fd0:	add	w2, w20, #0xb
  402fd4:	ccmp	w20, #0x3, #0x4, ne  // ne = any
  402fd8:	csel	w20, w2, w20, eq  // eq = none
  402fdc:	b	402fc0 <tigetstr@plt+0xa90>
  402fe0:	ldr	w0, [x19, #216]
  402fe4:	cbnz	w0, 4030e0 <tigetstr@plt+0xbb0>
  402fe8:	ldr	x23, [x23, #200]
  402fec:	cbz	x23, 403170 <tigetstr@plt+0xc40>
  402ff0:	ldr	w24, [sp, #120]
  402ff4:	mov	w22, w27
  402ff8:	add	w27, w22, #0x1
  402ffc:	str	w22, [x23, #192]
  403000:	str	w24, [x23, #196]
  403004:	str	w24, [sp, #120]
  403008:	cmp	w27, #0xc
  40300c:	b.le	40301c <tigetstr@plt+0xaec>
  403010:	add	w0, w24, #0x1
  403014:	str	w0, [sp, #120]
  403018:	mov	w27, #0x1                   	// #1
  40301c:	mov	w3, w24
  403020:	mov	w2, w22
  403024:	mov	w1, #0x1                   	// #1
  403028:	mov	x0, x19
  40302c:	bl	4026fc <tigetstr@plt+0x1cc>
  403030:	mov	w21, w0
  403034:	ldrb	w0, [x19, #264]
  403038:	mov	w20, #0x1                   	// #1
  40303c:	tbz	w0, #0, 403084 <tigetstr@plt+0xb54>
  403040:	mov	w1, w24
  403044:	mov	x0, x19
  403048:	bl	402690 <tigetstr@plt+0x160>
  40304c:	cmp	w22, w20
  403050:	b.le	402f78 <tigetstr@plt+0xa48>
  403054:	sxtw	x1, w0
  403058:	add	x0, x1, w0, sxtw #1
  40305c:	add	x0, x1, x0, lsl #2
  403060:	ldr	x1, [sp, #112]
  403064:	add	x0, x1, x0, lsl #2
  403068:	mov	x1, #0x1                   	// #1
  40306c:	mov	w20, w1
  403070:	ldr	w2, [x0, x1, lsl #2]
  403074:	add	w20, w20, w2
  403078:	add	x1, x1, #0x1
  40307c:	cmp	w22, w1
  403080:	b.gt	403070 <tigetstr@plt+0xb40>
  403084:	mov	w1, w24
  403088:	mov	x0, x19
  40308c:	bl	402690 <tigetstr@plt+0x160>
  403090:	sxtw	x1, w0
  403094:	add	x0, x1, w0, sxtw #1
  403098:	add	x0, x1, x0, lsl #2
  40309c:	add	x0, x0, w22, sxtw
  4030a0:	ldr	x1, [sp, #112]
  4030a4:	ldr	w1, [x1, x0, lsl #2]
  4030a8:	add	w1, w20, w1
  4030ac:	ldr	w0, [x19, #212]
  4030b0:	cbz	w0, 4030cc <tigetstr@plt+0xb9c>
  4030b4:	mov	w2, #0x7                   	// #7
  4030b8:	sub	w2, w2, w0
  4030bc:	subs	w21, w21, w0
  4030c0:	csel	w21, w2, w21, mi  // mi = first
  4030c4:	sub	w0, w0, #0x1
  4030c8:	add	w1, w1, w0
  4030cc:	mov	x25, x23
  4030d0:	add	x3, x23, #0xa8
  4030d4:	mov	x0, x23
  4030d8:	mov	w26, #0x0                   	// #0
  4030dc:	b	402f94 <tigetstr@plt+0xa64>
  4030e0:	mov	x3, x19
  4030e4:	mov	w2, w24
  4030e8:	mov	w1, w22
  4030ec:	mov	w0, #0x1                   	// #1
  4030f0:	bl	402870 <tigetstr@plt+0x340>
  4030f4:	mov	w1, #0x2493                	// #9363
  4030f8:	movk	w1, #0x9249, lsl #16
  4030fc:	smull	x1, w26, w1
  403100:	lsr	x1, x1, #32
  403104:	add	w1, w26, w1
  403108:	asr	w26, w26, #31
  40310c:	sub	w26, w26, w1, asr #2
  403110:	add	w20, w26, #0x6
  403114:	sub	x21, x25, x25, lsl #2
  403118:	lsl	x21, x21, #1
  40311c:	b	403154 <tigetstr@plt+0xc24>
  403120:	lsl	x0, x25, #3
  403124:	sub	x0, x0, x25
  403128:	mov	x3, x19
  40312c:	mov	w2, w24
  403130:	mov	w1, w22
  403134:	ldr	w0, [x0, x21]
  403138:	bl	402870 <tigetstr@plt+0x340>
  40313c:	str	w0, [x25, #168]
  403140:	add	w0, w0, #0x1
  403144:	sub	w20, w20, #0x1
  403148:	add	x25, x25, #0x4
  40314c:	cmp	w26, w20
  403150:	b.eq	402fe8 <tigetstr@plt+0xab8>  // b.none
  403154:	cmp	w20, #0x0
  403158:	b.le	403168 <tigetstr@plt+0xc38>
  40315c:	cmp	w0, #0x34
  403160:	b.le	40313c <tigetstr@plt+0xc0c>
  403164:	b	403120 <tigetstr@plt+0xbf0>
  403168:	str	w28, [x25, #168]
  40316c:	b	403144 <tigetstr@plt+0xc14>
  403170:	ldrb	w0, [x19, #264]
  403174:	tst	w0, #0x6
  403178:	b.eq	403268 <tigetstr@plt+0xd38>  // b.none
  40317c:	add	x20, sp, #0x360
  403180:	adrp	x21, 409000 <tigetstr@plt+0x6ad0>
  403184:	add	x21, x21, #0x6c0
  403188:	mov	x22, #0x12c                 	// #300
  40318c:	b	4031a0 <tigetstr@plt+0xc70>
  403190:	add	x0, sp, #0x90
  403194:	bl	402dec <tigetstr@plt+0x8bc>
  403198:	ldr	x20, [x20, #200]
  40319c:	cbz	x20, 4031d8 <tigetstr@plt+0xca8>
  4031a0:	ldr	w0, [x20, #192]
  4031a4:	sub	w0, w0, #0x1
  4031a8:	ldr	x3, [x19, w0, sxtw #3]
  4031ac:	mov	x2, x21
  4031b0:	mov	x1, x22
  4031b4:	add	x0, sp, #0x90
  4031b8:	bl	4020b0 <snprintf@plt>
  4031bc:	ldr	x1, [x19, #232]
  4031c0:	sub	x1, x1, #0x1
  4031c4:	ldr	x0, [x20, #200]
  4031c8:	mov	w2, w23
  4031cc:	cbz	x0, 403190 <tigetstr@plt+0xc60>
  4031d0:	ldr	w2, [x19, #240]
  4031d4:	b	403190 <tigetstr@plt+0xc60>
  4031d8:	ldrb	w0, [x19, #264]
  4031dc:	tbz	w0, #1, 403204 <tigetstr@plt+0xcd4>
  4031e0:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4031e4:	add	x0, x0, #0x8c8
  4031e8:	bl	402cac <tigetstr@plt+0x77c>
  4031ec:	add	x20, sp, #0x360
  4031f0:	adrp	x22, 41d000 <tigetstr@plt+0x1aad0>
  4031f4:	add	x22, x22, #0x480
  4031f8:	adrp	x21, 409000 <tigetstr@plt+0x6ad0>
  4031fc:	add	x21, x21, #0xc00
  403200:	b	40332c <tigetstr@plt+0xdfc>
  403204:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  403208:	add	x0, x0, #0x8c8
  40320c:	bl	402cac <tigetstr@plt+0x77c>
  403210:	add	x20, sp, #0x360
  403214:	adrp	x21, 409000 <tigetstr@plt+0x6ad0>
  403218:	add	x21, x21, #0x670
  40321c:	mov	x22, #0x12c                 	// #300
  403220:	mov	w23, #0x0                   	// #0
  403224:	b	40323c <tigetstr@plt+0xd0c>
  403228:	ldr	w2, [x19, #240]
  40322c:	add	x0, sp, #0x90
  403230:	bl	402dec <tigetstr@plt+0x8bc>
  403234:	ldr	x20, [x20, #200]
  403238:	cbz	x20, 4031e0 <tigetstr@plt+0xcb0>
  40323c:	ldr	w3, [x20, #196]
  403240:	mov	x2, x21
  403244:	mov	x1, x22
  403248:	add	x0, sp, #0x90
  40324c:	bl	4020b0 <snprintf@plt>
  403250:	ldr	x1, [x19, #232]
  403254:	sub	x1, x1, #0x1
  403258:	ldr	x0, [x20, #200]
  40325c:	mov	w2, w23
  403260:	cbnz	x0, 403228 <tigetstr@plt+0xcf8>
  403264:	b	40322c <tigetstr@plt+0xcfc>
  403268:	add	x20, sp, #0x360
  40326c:	adrp	x21, 409000 <tigetstr@plt+0x6ad0>
  403270:	add	x21, x21, #0x690
  403274:	mov	x22, #0x12c                 	// #300
  403278:	mov	w23, #0x0                   	// #0
  40327c:	b	403290 <tigetstr@plt+0xd60>
  403280:	add	x0, sp, #0x90
  403284:	bl	402dec <tigetstr@plt+0x8bc>
  403288:	ldr	x20, [x20, #200]
  40328c:	cbz	x20, 4031e0 <tigetstr@plt+0xcb0>
  403290:	ldr	w0, [x20, #192]
  403294:	sub	w0, w0, #0x1
  403298:	ldr	w4, [x20, #196]
  40329c:	ldr	x3, [x19, w0, sxtw #3]
  4032a0:	mov	x2, x21
  4032a4:	mov	x1, x22
  4032a8:	add	x0, sp, #0x90
  4032ac:	bl	4020b0 <snprintf@plt>
  4032b0:	ldr	x1, [x19, #232]
  4032b4:	sub	x1, x1, #0x1
  4032b8:	ldr	x0, [x20, #200]
  4032bc:	mov	w2, w23
  4032c0:	cbz	x0, 403280 <tigetstr@plt+0xd50>
  4032c4:	ldr	w2, [x19, #240]
  4032c8:	b	403280 <tigetstr@plt+0xd50>
  4032cc:	ldr	x3, [x19, #224]
  4032d0:	mov	x5, x22
  4032d4:	mov	x4, x21
  4032d8:	sub	w3, w3, #0x1
  4032dc:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  4032e0:	add	x2, x2, #0x698
  4032e4:	mov	x1, #0x12c                 	// #300
  4032e8:	add	x0, sp, #0x90
  4032ec:	bl	4020b0 <snprintf@plt>
  4032f0:	add	x0, sp, #0x90
  4032f4:	bl	402cac <tigetstr@plt+0x77c>
  4032f8:	ldr	x0, [x20, #200]
  4032fc:	cbz	x0, 40336c <tigetstr@plt+0xe3c>
  403300:	mov	x4, x21
  403304:	ldr	w3, [x19, #240]
  403308:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  40330c:	add	x2, x2, #0x688
  403310:	mov	x1, #0x12c                 	// #300
  403314:	add	x0, sp, #0x90
  403318:	bl	4020b0 <snprintf@plt>
  40331c:	add	x0, sp, #0x90
  403320:	bl	402cac <tigetstr@plt+0x77c>
  403324:	ldr	x20, [x20, #200]
  403328:	cbz	x20, 40336c <tigetstr@plt+0xe3c>
  40332c:	ldr	w0, [x19, #216]
  403330:	cbz	w0, 403360 <tigetstr@plt+0xe30>
  403334:	ldrb	w0, [x19, #264]
  403338:	tbnz	w0, #0, 4032cc <tigetstr@plt+0xd9c>
  40333c:	mov	x5, x22
  403340:	mov	x4, x21
  403344:	ldr	w3, [x19, #224]
  403348:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  40334c:	add	x2, x2, #0x698
  403350:	mov	x1, #0x12c                 	// #300
  403354:	add	x0, sp, #0x90
  403358:	bl	4020b0 <snprintf@plt>
  40335c:	b	4032f0 <tigetstr@plt+0xdc0>
  403360:	mov	x0, x22
  403364:	bl	402cac <tigetstr@plt+0x77c>
  403368:	b	4032f8 <tigetstr@plt+0xdc8>
  40336c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  403370:	add	x0, x0, #0x8c8
  403374:	bl	402cac <tigetstr@plt+0x77c>
  403378:	mov	x25, #0x0                   	// #0
  40337c:	mov	w26, #0x0                   	// #0
  403380:	b	4035b0 <tigetstr@plt+0x1080>
  403384:	ldrb	w0, [x19, #264]
  403388:	tbz	w0, #0, 403394 <tigetstr@plt+0xe64>
  40338c:	ldr	w22, [x19, #244]
  403390:	b	403544 <tigetstr@plt+0x1014>
  403394:	ldr	w22, [x19, #244]
  403398:	add	w22, w22, #0x1
  40339c:	ldr	w20, [x21, #192]
  4033a0:	ldr	w1, [x21, #196]
  4033a4:	mov	x0, x19
  4033a8:	bl	402690 <tigetstr@plt+0x160>
  4033ac:	cmp	w20, #0x1
  4033b0:	b.le	4033ec <tigetstr@plt+0xebc>
  4033b4:	sxtw	x1, w0
  4033b8:	add	x0, x1, w0, sxtw #1
  4033bc:	add	x0, x1, x0, lsl #2
  4033c0:	ldr	x1, [sp, #112]
  4033c4:	add	x0, x1, x0, lsl #2
  4033c8:	mov	x1, #0x1                   	// #1
  4033cc:	mov	w2, w1
  4033d0:	ldr	w3, [x0, x1, lsl #2]
  4033d4:	add	w2, w2, w3
  4033d8:	add	x1, x1, #0x1
  4033dc:	cmp	w20, w1
  4033e0:	b.gt	4033d0 <tigetstr@plt+0xea0>
  4033e4:	sub	w22, w22, w2
  4033e8:	b	403544 <tigetstr@plt+0x1014>
  4033ec:	mov	w2, #0x1                   	// #1
  4033f0:	b	4033e4 <tigetstr@plt+0xeb4>
  4033f4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4033f8:	add	x1, x0, #0x328
  4033fc:	ldr	x5, [x0, #808]
  403400:	mov	w4, w3
  403404:	ldr	x3, [x1, #8]
  403408:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  40340c:	add	x2, x2, #0x6a0
  403410:	mov	x1, #0x12c                 	// #300
  403414:	add	x0, sp, #0x90
  403418:	bl	4020b0 <snprintf@plt>
  40341c:	b	40357c <tigetstr@plt+0x104c>
  403420:	mov	x3, x23
  403424:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  403428:	add	x2, x2, #0x6b0
  40342c:	mov	x1, #0x12c                 	// #300
  403430:	add	x0, sp, #0x90
  403434:	bl	4020b0 <snprintf@plt>
  403438:	b	40357c <tigetstr@plt+0x104c>
  40343c:	ldr	x20, [x19, #224]
  403440:	sub	w20, w20, #0x1
  403444:	b	403588 <tigetstr@plt+0x1058>
  403448:	mov	w3, w20
  40344c:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  403450:	add	x2, x2, #0x6c8
  403454:	mov	x1, #0x12c                 	// #300
  403458:	add	x0, sp, #0x90
  40345c:	bl	4020b0 <snprintf@plt>
  403460:	add	x0, sp, #0x90
  403464:	bl	402cac <tigetstr@plt+0x77c>
  403468:	ldr	x0, [x19, #224]
  40346c:	cmp	w20, w0
  403470:	cinc	w20, w20, lt  // lt = tstop
  403474:	add	x24, x24, #0x1
  403478:	ldr	w0, [sp, #128]
  40347c:	add	w0, w0, #0x7
  403480:	cmp	w0, w24
  403484:	b.le	4034fc <tigetstr@plt+0xfcc>
  403488:	ldr	w4, [x21, x24, lsl #2]
  40348c:	cmp	w4, #0x0
  403490:	b.le	4034e0 <tigetstr@plt+0xfb0>
  403494:	cmp	w4, w22
  403498:	b.ne	403448 <tigetstr@plt+0xf18>  // b.any
  40349c:	ldrb	w6, [x19, #264]
  4034a0:	and	w6, w6, #0x1
  4034a4:	add	w6, w6, #0x2
  4034a8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4034ac:	add	x1, x0, #0x328
  4034b0:	ldr	x0, [x0, #808]
  4034b4:	str	x0, [sp]
  4034b8:	mov	w7, w4
  4034bc:	ldr	x5, [x1, #8]
  4034c0:	mov	x4, x23
  4034c4:	sub	w3, w20, w6
  4034c8:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  4034cc:	add	x2, x2, #0x6b8
  4034d0:	mov	x1, #0x12c                 	// #300
  4034d4:	add	x0, sp, #0x90
  4034d8:	bl	4020b0 <snprintf@plt>
  4034dc:	b	403460 <tigetstr@plt+0xf30>
  4034e0:	mov	x4, x23
  4034e4:	mov	w3, w20
  4034e8:	mov	x2, x28
  4034ec:	mov	x1, #0x12c                 	// #300
  4034f0:	add	x0, sp, #0x90
  4034f4:	bl	4020b0 <snprintf@plt>
  4034f8:	b	403460 <tigetstr@plt+0xf30>
  4034fc:	ldr	x0, [x21, #200]
  403500:	cbz	x0, 403598 <tigetstr@plt+0x1068>
  403504:	mov	x4, x23
  403508:	ldr	w3, [x19, #240]
  40350c:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  403510:	add	x2, x2, #0x688
  403514:	mov	x1, #0x12c                 	// #300
  403518:	add	x0, sp, #0x90
  40351c:	bl	4020b0 <snprintf@plt>
  403520:	add	x0, sp, #0x90
  403524:	bl	402cac <tigetstr@plt+0x77c>
  403528:	ldr	x21, [x21, #200]
  40352c:	cbz	x21, 403598 <tigetstr@plt+0x1068>
  403530:	ldr	x1, [x21, #192]
  403534:	ldr	x0, [x19, #248]
  403538:	mov	w22, #0x0                   	// #0
  40353c:	cmp	x1, x0
  403540:	b.eq	403384 <tigetstr@plt+0xe54>  // b.none
  403544:	ldr	w0, [x19, #216]
  403548:	cbz	w0, 40343c <tigetstr@plt+0xf0c>
  40354c:	ldr	w1, [sp, #124]
  403550:	add	x1, x21, w1, sxtw #2
  403554:	ldr	w3, [x1, #168]
  403558:	cmp	w3, #0x0
  40355c:	b.le	403420 <tigetstr@plt+0xef0>
  403560:	cmp	w3, w0, uxtb
  403564:	b.eq	4033f4 <tigetstr@plt+0xec4>  // b.none
  403568:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  40356c:	add	x2, x2, #0x6a8
  403570:	mov	x1, #0x12c                 	// #300
  403574:	add	x0, sp, #0x90
  403578:	bl	4020b0 <snprintf@plt>
  40357c:	add	x0, sp, #0x90
  403580:	bl	402cac <tigetstr@plt+0x77c>
  403584:	ldr	w20, [x19, #224]
  403588:	mov	x24, x25
  40358c:	adrp	x28, 409000 <tigetstr@plt+0x6ad0>
  403590:	add	x28, x28, #0x688
  403594:	b	403488 <tigetstr@plt+0xf58>
  403598:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40359c:	add	x0, x0, #0x8c8
  4035a0:	bl	402cac <tigetstr@plt+0x77c>
  4035a4:	add	x25, x25, #0x7
  4035a8:	cmp	w26, #0x6
  4035ac:	b.eq	4035cc <tigetstr@plt+0x109c>  // b.none
  4035b0:	str	w25, [sp, #128]
  4035b4:	str	w26, [sp, #124]
  4035b8:	add	w26, w26, #0x1
  4035bc:	add	x21, sp, #0x360
  4035c0:	adrp	x23, 409000 <tigetstr@plt+0x6ad0>
  4035c4:	add	x23, x23, #0xc00
  4035c8:	b	403530 <tigetstr@plt+0x1000>
  4035cc:	ldr	w0, [sp, #132]
  4035d0:	add	w0, w0, #0x1
  4035d4:	str	w0, [sp, #132]
  4035d8:	ldr	w1, [sp, #140]
  4035dc:	cmp	w0, w1
  4035e0:	b.eq	403608 <tigetstr@plt+0x10d8>  // b.none
  4035e4:	ldr	w0, [sp, #136]
  4035e8:	ldr	w1, [sp, #132]
  4035ec:	cmp	w0, w1
  4035f0:	b.eq	402f48 <tigetstr@plt+0xa18>  // b.none
  4035f4:	ldr	w24, [sp, #120]
  4035f8:	mov	w22, w27
  4035fc:	add	x23, sp, #0x360
  403600:	mov	w28, #0xffffffff            	// #-1
  403604:	b	402ff8 <tigetstr@plt+0xac8>
  403608:	ldp	x21, x22, [sp, #48]
  40360c:	ldp	x23, x24, [sp, #64]
  403610:	ldp	x25, x26, [sp, #80]
  403614:	ldp	x19, x20, [sp, #32]
  403618:	ldp	x27, x28, [sp, #96]
  40361c:	ldp	x29, x30, [sp, #16]
  403620:	add	sp, sp, #0x430
  403624:	ret
  403628:	str	xzr, [sp, #1064]
  40362c:	mov	x1, #0x0                   	// #0
  403630:	b	402ec8 <tigetstr@plt+0x998>
  403634:	stp	x29, x30, [sp, #-336]!
  403638:	mov	x29, sp
  40363c:	stp	x19, x20, [sp, #16]
  403640:	mov	x20, x0
  403644:	ldr	x1, [x0, #232]
  403648:	add	x1, x1, #0x1
  40364c:	ldrb	w0, [x0, #264]
  403650:	add	w19, w1, w1, lsl #1
  403654:	lsl	w1, w1, #1
  403658:	sub	w1, w1, #0x1
  40365c:	tst	x0, #0x1
  403660:	csel	w19, w1, w19, ne  // ne = any
  403664:	tbnz	w0, #1, 40367c <tigetstr@plt+0x114c>
  403668:	mov	x0, x20
  40366c:	bl	402e5c <tigetstr@plt+0x92c>
  403670:	ldp	x19, x20, [sp, #16]
  403674:	ldp	x29, x30, [sp], #336
  403678:	ret
  40367c:	ldr	w3, [x20, #252]
  403680:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  403684:	add	x2, x2, #0x670
  403688:	mov	x1, #0x12c                 	// #300
  40368c:	add	x0, sp, #0x20
  403690:	bl	4020b0 <snprintf@plt>
  403694:	mov	w2, #0x0                   	// #0
  403698:	sxtw	x1, w19
  40369c:	add	x0, sp, #0x20
  4036a0:	bl	402dec <tigetstr@plt+0x8bc>
  4036a4:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  4036a8:	add	x0, x0, #0x6d0
  4036ac:	bl	402cac <tigetstr@plt+0x77c>
  4036b0:	b	403668 <tigetstr@plt+0x1138>
  4036b4:	stp	x29, x30, [sp, #-192]!
  4036b8:	mov	x29, sp
  4036bc:	stp	x19, x20, [sp, #16]
  4036c0:	stp	x21, x22, [sp, #32]
  4036c4:	stp	x23, x24, [sp, #48]
  4036c8:	stp	x25, x26, [sp, #64]
  4036cc:	stp	x27, x28, [sp, #80]
  4036d0:	mov	w19, w0
  4036d4:	mov	x21, x1
  4036d8:	str	xzr, [sp, #176]
  4036dc:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4036e0:	add	x1, x1, #0xc00
  4036e4:	mov	w0, #0x6                   	// #6
  4036e8:	bl	402510 <setlocale@plt>
  4036ec:	adrp	x20, 409000 <tigetstr@plt+0x6ad0>
  4036f0:	add	x20, x20, #0x6f8
  4036f4:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4036f8:	add	x1, x1, #0x6e0
  4036fc:	mov	x0, x20
  403700:	bl	402180 <bindtextdomain@plt>
  403704:	mov	x0, x20
  403708:	bl	4022d0 <textdomain@plt>
  40370c:	adrp	x0, 402000 <localtime_r@plt>
  403710:	add	x0, x0, #0xcdc
  403714:	bl	409610 <tigetstr@plt+0x70e0>
  403718:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  40371c:	add	x0, x0, #0x708
  403720:	bl	4024b0 <getenv@plt>
  403724:	cbz	x0, 40378c <tigetstr@plt+0x125c>
  403728:	add	x2, sp, #0x70
  40372c:	mov	w1, #0x1                   	// #1
  403730:	bl	401fa0 <setupterm@plt>
  403734:	cbnz	w0, 4047c4 <tigetstr@plt+0x2294>
  403738:	ldr	w0, [sp, #112]
  40373c:	cmp	w0, #0x1
  403740:	b.ne	4047c4 <tigetstr@plt+0x2294>  // b.any
  403744:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403748:	mov	w1, #0x1                   	// #1
  40374c:	str	w1, [x0, #1288]
  403750:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  403754:	add	x0, x0, #0x710
  403758:	bl	402530 <tigetstr@plt>
  40375c:	sub	x1, x0, #0x1
  403760:	cmn	x1, #0x3
  403764:	b.hi	403860 <tigetstr@plt+0x1330>  // b.pmore
  403768:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  40376c:	str	x0, [x1, #816]
  403770:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403774:	ldr	w0, [x0, #1288]
  403778:	cbnz	w0, 40386c <tigetstr@plt+0x133c>
  40377c:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  403780:	add	x0, x0, #0xc00
  403784:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  403788:	str	x0, [x1, #808]
  40378c:	mov	w0, #0x66                  	// #102
  403790:	movk	w0, #0x2, lsl #16
  403794:	bl	402110 <nl_langinfo@plt>
  403798:	mov	w4, #0x851f                	// #34079
  40379c:	movk	w4, #0x51eb, lsl #16
  4037a0:	smull	x5, w0, w4
  4037a4:	asr	x5, x5, #37
  4037a8:	asr	w6, w0, #31
  4037ac:	sub	w7, w5, w6
  4037b0:	mov	w1, #0x64                  	// #100
  4037b4:	smull	x2, w7, w4
  4037b8:	asr	x2, x2, #37
  4037bc:	sub	w2, w2, w7, asr #31
  4037c0:	mov	w3, #0x8bad                	// #35757
  4037c4:	movk	w3, #0x68db, lsl #16
  4037c8:	smull	x3, w0, w3
  4037cc:	asr	x3, x3, #44
  4037d0:	adrp	x20, 41d000 <tigetstr@plt+0x1aad0>
  4037d4:	add	x20, x20, #0x328
  4037d8:	add	x20, x20, #0x10
  4037dc:	sub	w3, w3, w6
  4037e0:	msub	w2, w2, w1, w7
  4037e4:	msub	w1, w7, w1, w0
  4037e8:	mov	x0, x20
  4037ec:	bl	4026fc <tigetstr@plt+0x1cc>
  4037f0:	mov	w22, w0
  4037f4:	mov	w0, #0x68                  	// #104
  4037f8:	movk	w0, #0x2, lsl #16
  4037fc:	bl	402110 <nl_langinfo@plt>
  403800:	ldrsb	w1, [x0]
  403804:	add	w1, w1, w22
  403808:	sub	w1, w1, #0x1
  40380c:	mov	w0, #0x2493                	// #9363
  403810:	movk	w0, #0x9249, lsl #16
  403814:	smull	x0, w1, w0
  403818:	lsr	x0, x0, #32
  40381c:	add	w0, w1, w0
  403820:	asr	w0, w0, #2
  403824:	sub	w0, w0, w1, asr #31
  403828:	lsl	w2, w0, #3
  40382c:	sub	w0, w2, w0
  403830:	sub	w1, w1, w0
  403834:	str	w1, [x20, #212]
  403838:	mov	w26, #0x0                   	// #0
  40383c:	str	wzr, [sp, #108]
  403840:	adrp	x20, 409000 <tigetstr@plt+0x6ad0>
  403844:	add	x20, x20, #0xeb8
  403848:	add	x24, x20, #0xc8
  40384c:	adrp	x22, 409000 <tigetstr@plt+0x6ad0>
  403850:	add	x22, x22, #0xd10
  403854:	adrp	x23, 41d000 <tigetstr@plt+0x1aad0>
  403858:	add	x23, x23, #0x328
  40385c:	b	403ac0 <tigetstr@plt+0x1590>
  403860:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  403864:	add	x0, x0, #0xc00
  403868:	b	403768 <tigetstr@plt+0x1238>
  40386c:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  403870:	add	x0, x0, #0x718
  403874:	bl	402530 <tigetstr@plt>
  403878:	sub	x1, x0, #0x1
  40387c:	cmn	x1, #0x3
  403880:	b.ls	403784 <tigetstr@plt+0x1254>  // b.plast
  403884:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  403888:	add	x0, x0, #0xc00
  40388c:	b	403784 <tigetstr@plt+0x1254>
  403890:	ldr	w1, [x3, #4]!
  403894:	cmp	w1, #0x0
  403898:	ccmp	w0, w1, #0x1, ne  // ne = any
  40389c:	b.ge	4038d0 <tigetstr@plt+0x13a0>  // b.tcont
  4038a0:	b	4038a8 <tigetstr@plt+0x1378>
  4038a4:	str	w0, [x2]
  4038a8:	ldr	w1, [x25, #64]!
  4038ac:	add	x2, x2, #0x4
  4038b0:	cmp	w1, #0x0
  4038b4:	ccmp	w0, w1, #0x1, ne  // ne = any
  4038b8:	b.lt	4039b8 <tigetstr@plt+0x1488>  // b.tstop
  4038bc:	ldr	w1, [x25]
  4038c0:	cmp	w1, #0x0
  4038c4:	mov	x3, x25
  4038c8:	ccmp	w1, w0, #0x0, ne  // ne = any
  4038cc:	b.gt	4038a8 <tigetstr@plt+0x1378>
  4038d0:	cmp	w0, w1
  4038d4:	b.ne	403890 <tigetstr@plt+0x1360>  // b.any
  4038d8:	ldr	w1, [x2]
  4038dc:	cbz	w1, 4038a4 <tigetstr@plt+0x1374>
  4038e0:	cmp	w0, w1
  4038e4:	b.eq	4038a8 <tigetstr@plt+0x1378>  // b.none
  4038e8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4038ec:	ldr	x19, [x0, #1104]
  4038f0:	mov	w2, #0x5                   	// #5
  4038f4:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4038f8:	add	x1, x1, #0x720
  4038fc:	mov	x0, #0x0                   	// #0
  403900:	bl	402410 <dcgettext@plt>
  403904:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  403908:	ldr	x2, [x1, #1136]
  40390c:	mov	x1, x0
  403910:	mov	x0, x19
  403914:	bl	4024d0 <fprintf@plt>
  403918:	mov	x19, #0x0                   	// #0
  40391c:	adrp	x21, 409000 <tigetstr@plt+0x6ad0>
  403920:	add	x21, x21, #0x6d8
  403924:	adrp	x20, 409000 <tigetstr@plt+0x6ad0>
  403928:	add	x20, x20, #0xeb8
  40392c:	adrp	x22, 409000 <tigetstr@plt+0x6ad0>
  403930:	b	403958 <tigetstr@plt+0x1428>
  403934:	cbz	x2, 40397c <tigetstr@plt+0x144c>
  403938:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  40393c:	add	x1, x1, #0x748
  403940:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403944:	ldr	x0, [x0, #1104]
  403948:	bl	4024d0 <fprintf@plt>
  40394c:	add	x19, x19, #0x4
  403950:	cmp	x19, #0x3c
  403954:	b.eq	4039a0 <tigetstr@plt+0x1470>  // b.none
  403958:	ldr	w3, [x25, x19]
  40395c:	cbz	w3, 4039a0 <tigetstr@plt+0x1470>
  403960:	mov	x2, x21
  403964:	add	x0, x20, #0xc8
  403968:	ldr	w1, [x0, #24]
  40396c:	cmp	w3, w1
  403970:	b.eq	403934 <tigetstr@plt+0x1404>  // b.none
  403974:	ldr	x2, [x0, #32]!
  403978:	cbnz	x2, 403968 <tigetstr@plt+0x1438>
  40397c:	sub	w0, w3, #0x21
  403980:	cmp	w0, #0x5d
  403984:	b.hi	40394c <tigetstr@plt+0x141c>  // b.pmore
  403988:	mov	w2, w3
  40398c:	add	x1, x22, #0x750
  403990:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403994:	ldr	x0, [x0, #1104]
  403998:	bl	4024d0 <fprintf@plt>
  40399c:	b	40394c <tigetstr@plt+0x141c>
  4039a0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4039a4:	ldr	x1, [x0, #1104]
  4039a8:	mov	w0, #0xa                   	// #10
  4039ac:	bl	402070 <fputc@plt>
  4039b0:	mov	w0, #0x1                   	// #1
  4039b4:	bl	401f80 <exit@plt>
  4039b8:	cmp	w0, #0x6d
  4039bc:	b.eq	403be0 <tigetstr@plt+0x16b0>  // b.none
  4039c0:	cmp	w0, #0x6d
  4039c4:	b.le	403a50 <tigetstr@plt+0x1520>
  4039c8:	cmp	w0, #0x79
  4039cc:	b.eq	403f98 <tigetstr@plt+0x1a68>  // b.none
  4039d0:	cmp	w0, #0x79
  4039d4:	b.le	403af4 <tigetstr@plt+0x15c4>
  4039d8:	cmp	w0, #0x81
  4039dc:	b.eq	403c20 <tigetstr@plt+0x16f0>  // b.none
  4039e0:	cmp	w0, #0x82
  4039e4:	b.ne	403b84 <tigetstr@plt+0x1654>  // b.any
  4039e8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4039ec:	ldr	x28, [x0, #1112]
  4039f0:	add	x0, x20, #0x348
  4039f4:	ldp	x2, x3, [x0]
  4039f8:	stp	x2, x3, [sp, #112]
  4039fc:	ldp	x2, x3, [x0, #16]
  403a00:	stp	x2, x3, [sp, #128]
  403a04:	ldp	x2, x3, [x0, #32]
  403a08:	stp	x2, x3, [sp, #144]
  403a0c:	ldp	x0, x1, [x0, #48]
  403a10:	stp	x0, x1, [sp, #160]
  403a14:	add	x27, sp, #0x70
  403a18:	mov	x25, #0x0                   	// #0
  403a1c:	ldr	x1, [x27]
  403a20:	mov	x0, x28
  403a24:	bl	402200 <strcasecmp@plt>
  403a28:	cbz	w0, 403c0c <tigetstr@plt+0x16dc>
  403a2c:	add	x25, x25, #0x1
  403a30:	add	x27, x27, #0x10
  403a34:	cmp	x25, #0x4
  403a38:	b.ne	403a1c <tigetstr@plt+0x14ec>  // b.any
  403a3c:	mov	x2, x28
  403a40:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403a44:	add	x1, x1, #0x7c0
  403a48:	mov	w0, #0x1                   	// #1
  403a4c:	bl	402440 <errx@plt>
  403a50:	cmp	w0, #0x56
  403a54:	b.eq	403c2c <tigetstr@plt+0x16fc>  // b.none
  403a58:	b.le	403a84 <tigetstr@plt+0x1554>
  403a5c:	cmp	w0, #0x68
  403a60:	b.eq	403c5c <tigetstr@plt+0x172c>  // b.none
  403a64:	cmp	w0, #0x6a
  403a68:	b.ne	403ab4 <tigetstr@plt+0x1584>  // b.any
  403a6c:	ldrb	w1, [x23, #280]
  403a70:	orr	w1, w1, #0x1
  403a74:	strb	w1, [x23, #280]
  403a78:	mov	x1, #0x4                   	// #4
  403a7c:	str	x1, [x23, #240]
  403a80:	b	403ac0 <tigetstr@plt+0x1590>
  403a84:	cmp	w0, #0x33
  403a88:	b.eq	403bc4 <tigetstr@plt+0x1694>  // b.none
  403a8c:	cmp	w0, #0x53
  403a90:	b.ne	403aa0 <tigetstr@plt+0x1570>  // b.any
  403a94:	mov	w0, #0x1                   	// #1
  403a98:	str	w0, [x23, #220]
  403a9c:	b	403ac0 <tigetstr@plt+0x1590>
  403aa0:	cmp	w0, #0x31
  403aa4:	b.ne	403f60 <tigetstr@plt+0x1a30>  // b.any
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	str	w0, [x23, #216]
  403ab0:	b	403ac0 <tigetstr@plt+0x1590>
  403ab4:	cmp	w0, #0x59
  403ab8:	b.ne	403f60 <tigetstr@plt+0x1a30>  // b.any
  403abc:	mov	w26, #0x1                   	// #1
  403ac0:	mov	x4, #0x0                   	// #0
  403ac4:	mov	x3, x24
  403ac8:	mov	x2, x22
  403acc:	mov	x1, x21
  403ad0:	mov	w0, w19
  403ad4:	bl	4022e0 <getopt_long@plt>
  403ad8:	cmn	w0, #0x1
  403adc:	b.eq	403fa4 <tigetstr@plt+0x1a74>  // b.none
  403ae0:	cmp	w0, #0x58
  403ae4:	b.le	4039b8 <tigetstr@plt+0x1488>
  403ae8:	add	x2, sp, #0xb0
  403aec:	add	x25, x20, #0x2c8
  403af0:	b	4038bc <tigetstr@plt+0x138c>
  403af4:	cmp	w0, #0x73
  403af8:	b.eq	403bd8 <tigetstr@plt+0x16a8>  // b.none
  403afc:	cmp	w0, #0x77
  403b00:	b.ne	403b4c <tigetstr@plt+0x161c>  // b.any
  403b04:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403b08:	ldr	x25, [x0, #1112]
  403b0c:	cbz	x25, 403b40 <tigetstr@plt+0x1610>
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403b18:	add	x1, x1, #0x770
  403b1c:	mov	x0, #0x0                   	// #0
  403b20:	bl	402410 <dcgettext@plt>
  403b24:	mov	x1, x0
  403b28:	mov	x0, x25
  403b2c:	bl	405e24 <tigetstr@plt+0x38f4>
  403b30:	str	w0, [x23, #272]
  403b34:	sub	w0, w0, #0x1
  403b38:	cmp	w0, #0x35
  403b3c:	b.hi	403bec <tigetstr@plt+0x16bc>  // b.pmore
  403b40:	mov	w0, #0x200                 	// #512
  403b44:	str	w0, [x23, #232]
  403b48:	b	403ac0 <tigetstr@plt+0x1590>
  403b4c:	cmp	w0, #0x6e
  403b50:	b.ne	403f60 <tigetstr@plt+0x1a30>  // b.any
  403b54:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403b58:	ldr	x25, [x0, #1112]
  403b5c:	mov	w2, #0x5                   	// #5
  403b60:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403b64:	add	x1, x1, #0x758
  403b68:	mov	x0, #0x0                   	// #0
  403b6c:	bl	402410 <dcgettext@plt>
  403b70:	mov	x1, x0
  403b74:	mov	x0, x25
  403b78:	bl	405d3c <tigetstr@plt+0x380c>
  403b7c:	str	w0, [x23, #216]
  403b80:	b	403ac0 <tigetstr@plt+0x1590>
  403b84:	cmp	w0, #0x80
  403b88:	b.ne	403f60 <tigetstr@plt+0x1a30>  // b.any
  403b8c:	str	wzr, [x23, #212]
  403b90:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403b94:	ldr	x25, [x0, #1112]
  403b98:	cbz	x25, 403ac0 <tigetstr@plt+0x1590>
  403b9c:	mov	w2, #0x5                   	// #5
  403ba0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403ba4:	add	x1, x1, #0x7a8
  403ba8:	mov	x0, #0x0                   	// #0
  403bac:	bl	402410 <dcgettext@plt>
  403bb0:	mov	x1, x0
  403bb4:	mov	x0, x25
  403bb8:	bl	4094a0 <tigetstr@plt+0x6f70>
  403bbc:	str	w0, [x23, #212]
  403bc0:	b	403ac0 <tigetstr@plt+0x1590>
  403bc4:	mov	w1, #0x3                   	// #3
  403bc8:	str	w1, [x23, #216]
  403bcc:	mov	w1, #0x1                   	// #1
  403bd0:	str	w1, [x23, #220]
  403bd4:	b	403ac0 <tigetstr@plt+0x1590>
  403bd8:	str	wzr, [x23, #228]
  403bdc:	b	403ac0 <tigetstr@plt+0x1590>
  403be0:	mov	w0, #0x1                   	// #1
  403be4:	str	w0, [x23, #228]
  403be8:	b	403ac0 <tigetstr@plt+0x1590>
  403bec:	mov	w2, #0x5                   	// #5
  403bf0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403bf4:	add	x1, x1, #0x788
  403bf8:	mov	x0, #0x0                   	// #0
  403bfc:	bl	402410 <dcgettext@plt>
  403c00:	mov	x1, x0
  403c04:	mov	w0, #0x1                   	// #1
  403c08:	bl	402440 <errx@plt>
  403c0c:	add	x0, sp, #0xc0
  403c10:	add	x25, x0, x25, lsl #4
  403c14:	ldur	w0, [x25, #-72]
  403c18:	str	w0, [x23, #208]
  403c1c:	b	403ac0 <tigetstr@plt+0x1590>
  403c20:	mov	w0, #0x80000000            	// #-2147483648
  403c24:	str	w0, [x23, #208]
  403c28:	b	403ac0 <tigetstr@plt+0x1590>
  403c2c:	mov	w2, #0x5                   	// #5
  403c30:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403c34:	add	x1, x1, #0x7e0
  403c38:	mov	x0, #0x0                   	// #0
  403c3c:	bl	402410 <dcgettext@plt>
  403c40:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  403c44:	add	x2, x2, #0x7f0
  403c48:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  403c4c:	ldr	x1, [x1, #1136]
  403c50:	bl	402480 <printf@plt>
  403c54:	mov	w0, #0x0                   	// #0
  403c58:	bl	401f80 <exit@plt>
  403c5c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403c60:	ldr	x19, [x0, #1128]
  403c64:	mov	w2, #0x5                   	// #5
  403c68:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403c6c:	add	x1, x1, #0x808
  403c70:	mov	x0, #0x0                   	// #0
  403c74:	bl	402410 <dcgettext@plt>
  403c78:	mov	x1, x19
  403c7c:	bl	401f60 <fputs@plt>
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403c88:	add	x1, x1, #0x818
  403c8c:	mov	x0, #0x0                   	// #0
  403c90:	bl	402410 <dcgettext@plt>
  403c94:	adrp	x20, 41d000 <tigetstr@plt+0x1aad0>
  403c98:	ldr	x2, [x20, #1136]
  403c9c:	mov	x1, x0
  403ca0:	mov	x0, x19
  403ca4:	bl	4024d0 <fprintf@plt>
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403cb0:	add	x1, x1, #0x840
  403cb4:	mov	x0, #0x0                   	// #0
  403cb8:	bl	402410 <dcgettext@plt>
  403cbc:	ldr	x2, [x20, #1136]
  403cc0:	mov	x1, x0
  403cc4:	mov	x0, x19
  403cc8:	bl	4024d0 <fprintf@plt>
  403ccc:	mov	x1, x19
  403cd0:	mov	w0, #0xa                   	// #10
  403cd4:	bl	402070 <fputc@plt>
  403cd8:	mov	w2, #0x5                   	// #5
  403cdc:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403ce0:	add	x1, x1, #0x868
  403ce4:	mov	x0, #0x0                   	// #0
  403ce8:	bl	402410 <dcgettext@plt>
  403cec:	mov	x1, x19
  403cf0:	bl	401f60 <fputs@plt>
  403cf4:	mov	w2, #0x5                   	// #5
  403cf8:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403cfc:	add	x1, x1, #0x898
  403d00:	mov	x0, #0x0                   	// #0
  403d04:	bl	402410 <dcgettext@plt>
  403d08:	mov	x1, x19
  403d0c:	bl	401f60 <fputs@plt>
  403d10:	mov	w2, #0x5                   	// #5
  403d14:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403d18:	add	x1, x1, #0x8d0
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	bl	402410 <dcgettext@plt>
  403d24:	mov	x1, x19
  403d28:	bl	401f60 <fputs@plt>
  403d2c:	mov	w2, #0x5                   	// #5
  403d30:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403d34:	add	x1, x1, #0x8e0
  403d38:	mov	x0, #0x0                   	// #0
  403d3c:	bl	402410 <dcgettext@plt>
  403d40:	mov	x1, x19
  403d44:	bl	401f60 <fputs@plt>
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403d50:	add	x1, x1, #0x920
  403d54:	mov	x0, #0x0                   	// #0
  403d58:	bl	402410 <dcgettext@plt>
  403d5c:	mov	x1, x19
  403d60:	bl	401f60 <fputs@plt>
  403d64:	mov	w2, #0x5                   	// #5
  403d68:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403d6c:	add	x1, x1, #0x960
  403d70:	mov	x0, #0x0                   	// #0
  403d74:	bl	402410 <dcgettext@plt>
  403d78:	mov	x1, x19
  403d7c:	bl	401f60 <fputs@plt>
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403d88:	add	x1, x1, #0x9a8
  403d8c:	mov	x0, #0x0                   	// #0
  403d90:	bl	402410 <dcgettext@plt>
  403d94:	mov	x1, x19
  403d98:	bl	401f60 <fputs@plt>
  403d9c:	mov	w2, #0x5                   	// #5
  403da0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403da4:	add	x1, x1, #0x9f0
  403da8:	mov	x0, #0x0                   	// #0
  403dac:	bl	402410 <dcgettext@plt>
  403db0:	mov	x1, x19
  403db4:	bl	401f60 <fputs@plt>
  403db8:	mov	w2, #0x5                   	// #5
  403dbc:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403dc0:	add	x1, x1, #0xa28
  403dc4:	mov	x0, #0x0                   	// #0
  403dc8:	bl	402410 <dcgettext@plt>
  403dcc:	mov	x1, x19
  403dd0:	bl	401f60 <fputs@plt>
  403dd4:	mov	w2, #0x5                   	// #5
  403dd8:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403ddc:	add	x1, x1, #0xa60
  403de0:	mov	x0, #0x0                   	// #0
  403de4:	bl	402410 <dcgettext@plt>
  403de8:	mov	x1, x19
  403dec:	bl	401f60 <fputs@plt>
  403df0:	mov	w2, #0x5                   	// #5
  403df4:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403df8:	add	x1, x1, #0xaa0
  403dfc:	mov	x0, #0x0                   	// #0
  403e00:	bl	402410 <dcgettext@plt>
  403e04:	mov	x1, x19
  403e08:	bl	401f60 <fputs@plt>
  403e0c:	mov	w2, #0x5                   	// #5
  403e10:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403e14:	add	x1, x1, #0xaf0
  403e18:	mov	x0, #0x0                   	// #0
  403e1c:	bl	402410 <dcgettext@plt>
  403e20:	mov	x1, x19
  403e24:	bl	401f60 <fputs@plt>
  403e28:	mov	w2, #0x5                   	// #5
  403e2c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403e30:	add	x1, x1, #0xb20
  403e34:	mov	x0, #0x0                   	// #0
  403e38:	bl	402410 <dcgettext@plt>
  403e3c:	mov	x1, x19
  403e40:	bl	401f60 <fputs@plt>
  403e44:	mov	w2, #0x5                   	// #5
  403e48:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403e4c:	add	x1, x1, #0xb50
  403e50:	mov	x0, #0x0                   	// #0
  403e54:	bl	402410 <dcgettext@plt>
  403e58:	mov	x1, x19
  403e5c:	bl	401f60 <fputs@plt>
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403e68:	add	x1, x1, #0xb88
  403e6c:	mov	x0, #0x0                   	// #0
  403e70:	bl	402410 <dcgettext@plt>
  403e74:	mov	x1, x19
  403e78:	bl	401f60 <fputs@plt>
  403e7c:	mov	w2, #0x5                   	// #5
  403e80:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403e84:	add	x1, x1, #0xbc8
  403e88:	mov	x0, #0x0                   	// #0
  403e8c:	bl	402410 <dcgettext@plt>
  403e90:	adrp	x4, 409000 <tigetstr@plt+0x6ad0>
  403e94:	add	x4, x4, #0xc08
  403e98:	adrp	x3, 409000 <tigetstr@plt+0x6ad0>
  403e9c:	add	x3, x3, #0xc10
  403ea0:	adrp	x2, 409000 <tigetstr@plt+0x6ad0>
  403ea4:	add	x2, x2, #0xc18
  403ea8:	mov	x1, x0
  403eac:	mov	x0, x19
  403eb0:	bl	4024d0 <fprintf@plt>
  403eb4:	mov	w2, #0x5                   	// #5
  403eb8:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403ebc:	add	x1, x1, #0xc20
  403ec0:	mov	x0, #0x0                   	// #0
  403ec4:	bl	402410 <dcgettext@plt>
  403ec8:	mov	x2, x0
  403ecc:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403ed0:	add	x1, x1, #0xc40
  403ed4:	mov	x0, x19
  403ed8:	bl	4024d0 <fprintf@plt>
  403edc:	mov	x1, x19
  403ee0:	mov	w0, #0xa                   	// #10
  403ee4:	bl	402070 <fputc@plt>
  403ee8:	mov	w2, #0x5                   	// #5
  403eec:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403ef0:	add	x1, x1, #0xc60
  403ef4:	mov	x0, #0x0                   	// #0
  403ef8:	bl	402410 <dcgettext@plt>
  403efc:	mov	x19, x0
  403f00:	mov	w2, #0x5                   	// #5
  403f04:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403f08:	add	x1, x1, #0xc78
  403f0c:	mov	x0, #0x0                   	// #0
  403f10:	bl	402410 <dcgettext@plt>
  403f14:	mov	x4, x0
  403f18:	adrp	x3, 409000 <tigetstr@plt+0x6ad0>
  403f1c:	add	x3, x3, #0xc88
  403f20:	mov	x2, x19
  403f24:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403f28:	add	x1, x1, #0xc98
  403f2c:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  403f30:	add	x0, x0, #0xca8
  403f34:	bl	402480 <printf@plt>
  403f38:	mov	w2, #0x5                   	// #5
  403f3c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403f40:	add	x1, x1, #0xcc0
  403f44:	mov	x0, #0x0                   	// #0
  403f48:	bl	402410 <dcgettext@plt>
  403f4c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403f50:	add	x1, x1, #0xce0
  403f54:	bl	402480 <printf@plt>
  403f58:	mov	w0, #0x0                   	// #0
  403f5c:	bl	401f80 <exit@plt>
  403f60:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403f64:	ldr	x19, [x0, #1104]
  403f68:	mov	w2, #0x5                   	// #5
  403f6c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  403f70:	add	x1, x1, #0xce8
  403f74:	mov	x0, #0x0                   	// #0
  403f78:	bl	402410 <dcgettext@plt>
  403f7c:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  403f80:	ldr	x2, [x1, #1136]
  403f84:	mov	x1, x0
  403f88:	mov	x0, x19
  403f8c:	bl	4024d0 <fprintf@plt>
  403f90:	mov	w0, #0x1                   	// #1
  403f94:	bl	401f80 <exit@plt>
  403f98:	mov	w0, #0x1                   	// #1
  403f9c:	str	w0, [sp, #108]
  403fa0:	b	403ac0 <tigetstr@plt+0x1590>
  403fa4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403fa8:	ldr	w0, [x0, #1120]
  403fac:	sub	w19, w19, w0
  403fb0:	sbfiz	x23, x0, #3, #32
  403fb4:	add	x22, x21, w0, sxtw #3
  403fb8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403fbc:	ldr	w0, [x0, #1040]
  403fc0:	cbz	w0, 4040ec <tigetstr@plt+0x1bbc>
  403fc4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403fc8:	add	x0, x0, #0x328
  403fcc:	ldrb	w1, [x0, #272]
  403fd0:	ldr	w0, [x0, #228]
  403fd4:	cmp	w0, #0x1
  403fd8:	mov	w2, #0x100                 	// #256
  403fdc:	mov	w0, #0x200                 	// #512
  403fe0:	csel	w2, w2, w0, eq  // eq = none
  403fe4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  403fe8:	add	x0, x0, #0x328
  403fec:	orr	w1, w1, w2
  403ff0:	str	w1, [x0, #232]
  403ff4:	ldr	x1, [x0, #240]
  403ff8:	mov	x2, #0x7                   	// #7
  403ffc:	mul	x1, x1, x2
  404000:	add	x1, x1, #0x3
  404004:	str	x1, [x0, #248]
  404008:	cmp	w19, #0x1
  40400c:	b.eq	404108 <tigetstr@plt+0x1bd8>  // b.none
  404010:	add	x0, sp, #0xb8
  404014:	bl	402130 <time@plt>
  404018:	add	x0, sp, #0xb8
  40401c:	bl	4020e0 <localtime@plt>
  404020:	mov	x20, x0
  404024:	cmp	w19, #0x2
  404028:	b.eq	404074 <tigetstr@plt+0x1b44>  // b.none
  40402c:	b.le	4043a8 <tigetstr@plt+0x1e78>
  404030:	cmp	w19, #0x3
  404034:	b.ne	4045c4 <tigetstr@plt+0x2094>  // b.any
  404038:	add	x22, x22, #0x8
  40403c:	ldr	x19, [x21, x23]
  404040:	mov	w2, #0x5                   	// #5
  404044:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404048:	add	x1, x1, #0xd58
  40404c:	mov	x0, #0x0                   	// #0
  404050:	bl	402410 <dcgettext@plt>
  404054:	mov	x1, x0
  404058:	mov	x0, x19
  40405c:	bl	405e24 <tigetstr@plt+0x38f4>
  404060:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  404064:	str	w0, [x1, #1068]
  404068:	sub	w0, w0, #0x1
  40406c:	cmp	w0, #0x1e
  404070:	b.hi	404478 <tigetstr@plt+0x1f48>  // b.pmore
  404074:	bl	402310 <__ctype_b_loc@plt>
  404078:	ldr	x21, [x22]
  40407c:	ldrsb	x1, [x21]
  404080:	ldr	x0, [x0]
  404084:	ldrh	w0, [x0, x1, lsl #1]
  404088:	tbz	w0, #11, 40449c <tigetstr@plt+0x1f6c>
  40408c:	add	x22, x22, #0x8
  404090:	mov	w2, #0x5                   	// #5
  404094:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404098:	add	x1, x1, #0xd90
  40409c:	mov	x0, #0x0                   	// #0
  4040a0:	bl	402410 <dcgettext@plt>
  4040a4:	mov	x1, x0
  4040a8:	mov	x0, x21
  4040ac:	bl	405e24 <tigetstr@plt+0x38f4>
  4040b0:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4040b4:	str	w0, [x1, #1072]
  4040b8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4040bc:	ldr	w0, [x0, #1072]
  4040c0:	sub	w0, w0, #0x1
  4040c4:	cmp	w0, #0xb
  4040c8:	b.ls	4043b4 <tigetstr@plt+0x1e84>  // b.plast
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4040d4:	add	x1, x1, #0xd90
  4040d8:	mov	x0, #0x0                   	// #0
  4040dc:	bl	402410 <dcgettext@plt>
  4040e0:	mov	x1, x0
  4040e4:	mov	w0, #0x1                   	// #1
  4040e8:	bl	402440 <errx@plt>
  4040ec:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4040f0:	add	x0, x0, #0x328
  4040f4:	ldr	x1, [x0, #240]
  4040f8:	mov	x2, #0x7                   	// #7
  4040fc:	mul	x1, x1, x2
  404100:	str	x1, [x0, #248]
  404104:	b	404008 <tigetstr@plt+0x1ad8>
  404108:	mov	x1, #0x0                   	// #0
  40410c:	ldr	x0, [x21, x23]
  404110:	bl	405a9c <tigetstr@plt+0x356c>
  404114:	cbz	w0, 404130 <tigetstr@plt+0x1c00>
  404118:	add	x0, sp, #0xb8
  40411c:	bl	402130 <time@plt>
  404120:	add	x0, sp, #0xb8
  404124:	bl	4020e0 <localtime@plt>
  404128:	mov	x20, x0
  40412c:	b	4043b4 <tigetstr@plt+0x1e84>
  404130:	add	x1, sp, #0x70
  404134:	ldr	x0, [x21, x23]
  404138:	bl	407218 <tigetstr@plt+0x4ce8>
  40413c:	cbnz	w0, 404354 <tigetstr@plt+0x1e24>
  404140:	ldr	x0, [sp, #112]
  404144:	mov	x1, #0x4240                	// #16960
  404148:	movk	x1, #0xf, lsl #16
  40414c:	udiv	x0, x0, x1
  404150:	str	x0, [sp, #184]
  404154:	add	x0, sp, #0xb8
  404158:	bl	4020e0 <localtime@plt>
  40415c:	mov	x20, x0
  404160:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404164:	add	x0, x0, #0x328
  404168:	ldr	w1, [x20, #28]
  40416c:	add	w1, w1, #0x1
  404170:	str	w1, [x0, #260]
  404174:	ldr	w1, [x20, #20]
  404178:	add	w1, w1, #0x76c
  40417c:	str	w1, [x0, #268]
  404180:	add	x0, x0, #0x10
  404184:	ldr	w0, [x0, #248]
  404188:	cbnz	w0, 40419c <tigetstr@plt+0x1c6c>
  40418c:	ldr	w0, [x20, #16]
  404190:	add	w0, w0, #0x1
  404194:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  404198:	str	w0, [x1, #1072]
  40419c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4041a0:	ldr	w21, [x0, #1080]
  4041a4:	cmp	w21, #0x0
  4041a8:	b.le	40429c <tigetstr@plt+0x1d6c>
  4041ac:	adrp	x19, 41d000 <tigetstr@plt+0x1aad0>
  4041b0:	add	x19, x19, #0x328
  4041b4:	ldr	w20, [x19, #268]
  4041b8:	add	x19, x19, #0x10
  4041bc:	mov	w3, w20
  4041c0:	mov	w2, #0x1                   	// #1
  4041c4:	mov	w1, w2
  4041c8:	mov	x0, x19
  4041cc:	bl	4026fc <tigetstr@plt+0x1cc>
  4041d0:	mov	w1, #0x7                   	// #7
  4041d4:	mul	w1, w21, w1
  4041d8:	sub	w1, w1, w0
  4041dc:	ldr	w2, [x19, #192]
  4041e0:	cmp	w1, #0x101
  4041e4:	ccmp	w2, w20, #0x0, gt
  4041e8:	mov	w2, w1
  4041ec:	add	w1, w1, #0xb
  4041f0:	csel	w1, w1, w2, eq  // eq = none
  4041f4:	adrp	x2, 41d000 <tigetstr@plt+0x1aad0>
  4041f8:	ldr	w2, [x2, #1040]
  4041fc:	and	w22, w2, #0x100
  404200:	tbz	w2, #8, 404614 <tigetstr@plt+0x20e4>
  404204:	cmp	w0, #0x4
  404208:	mov	w19, #0xfffffffe            	// #-2
  40420c:	mov	w0, #0x5                   	// #5
  404210:	csel	w19, w19, w0, gt
  404214:	sub	w1, w1, w19
  404218:	cmp	w1, #0x0
  40421c:	csinc	w19, w1, wzr, gt
  404220:	mov	w1, w20
  404224:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404228:	add	x0, x0, #0x328
  40422c:	add	x0, x0, #0x10
  404230:	bl	402690 <tigetstr@plt+0x160>
  404234:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404238:	add	x1, x1, #0xeb8
  40423c:	sxtw	x3, w0
  404240:	add	x1, x1, #0x60
  404244:	mov	x0, #0x34                  	// #52
  404248:	madd	x3, x3, x0, x1
  40424c:	mov	x0, #0x1                   	// #1
  404250:	mov	w2, w0
  404254:	ldr	w1, [x3, x0, lsl #2]
  404258:	cmp	w1, w19
  40425c:	b.ge	404274 <tigetstr@plt+0x1d44>  // b.tcont
  404260:	add	w2, w0, #0x1
  404264:	sub	w19, w19, w1
  404268:	add	x0, x0, #0x1
  40426c:	cmp	x0, #0xd
  404270:	b.ne	404250 <tigetstr@plt+0x1d20>  // b.any
  404274:	cmp	w22, #0x0
  404278:	ccmp	w2, #0xc, #0x4, ne  // ne = any
  40427c:	b.gt	40461c <tigetstr@plt+0x20ec>
  404280:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404284:	ldr	w0, [x0, #1072]
  404288:	cbnz	w0, 40429c <tigetstr@plt+0x1d6c>
  40428c:	cmp	w2, #0xd
  404290:	csinc	w2, w2, wzr, lt  // lt = tstop
  404294:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404298:	str	w2, [x0, #1072]
  40429c:	adrp	x19, 41d000 <tigetstr@plt+0x1aad0>
  4042a0:	add	x19, x19, #0x328
  4042a4:	add	x19, x19, #0x10
  4042a8:	mov	x0, x19
  4042ac:	bl	402b14 <tigetstr@plt+0x5e4>
  4042b0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4042b4:	add	x1, x1, #0xe58
  4042b8:	ldr	w0, [x19, #196]
  4042bc:	bl	408f6c <tigetstr@plt+0x6a3c>
  4042c0:	cbnz	w0, 40430c <tigetstr@plt+0x1ddc>
  4042c4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4042c8:	ldr	x0, [x0, #816]
  4042cc:	ldrsb	w0, [x0]
  4042d0:	cbz	w0, 4042e4 <tigetstr@plt+0x1db4>
  4042d4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4042d8:	ldr	x0, [x0, #808]
  4042dc:	ldrsb	w0, [x0]
  4042e0:	cbnz	w0, 404688 <tigetstr@plt+0x2158>
  4042e4:	adrp	x2, 41d000 <tigetstr@plt+0x1aad0>
  4042e8:	add	x0, x2, #0x328
  4042ec:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4042f0:	add	x1, x1, #0xc00
  4042f4:	str	x1, [x0, #8]
  4042f8:	str	x1, [x2, #808]
  4042fc:	str	wzr, [x0, #260]
  404300:	ldr	w1, [x0, #232]
  404304:	and	w1, w1, #0xffffff00
  404308:	str	w1, [x0, #232]
  40430c:	ldr	w2, [sp, #108]
  404310:	orr	w26, w26, w2
  404314:	cbz	w26, 4046bc <tigetstr@plt+0x218c>
  404318:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40431c:	add	x0, x0, #0x328
  404320:	mov	w1, #0x3                   	// #3
  404324:	str	w1, [x0, #256]
  404328:	add	x0, x0, #0x10
  40432c:	ldr	w0, [x0, #200]
  404330:	cbnz	w0, 404698 <tigetstr@plt+0x2168>
  404334:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404338:	mov	w1, #0xc                   	// #12
  40433c:	str	w1, [x0, #1024]
  404340:	cbnz	w2, 4046a0 <tigetstr@plt+0x2170>
  404344:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404348:	ldr	w0, [x0, #1032]
  40434c:	cbnz	w0, 40477c <tigetstr@plt+0x224c>
  404350:	b	4046d8 <tigetstr@plt+0x21a8>
  404354:	adrp	x19, 41d000 <tigetstr@plt+0x1aad0>
  404358:	add	x19, x19, #0x328
  40435c:	add	x19, x19, #0x10
  404360:	ldr	x1, [x21, x23]
  404364:	mov	x0, x19
  404368:	bl	402a54 <tigetstr@plt+0x524>
  40436c:	str	w0, [x19, #248]
  404370:	cmp	w0, #0x0
  404374:	b.le	404384 <tigetstr@plt+0x1e54>
  404378:	add	x0, sp, #0xb8
  40437c:	bl	402130 <time@plt>
  404380:	b	404154 <tigetstr@plt+0x1c24>
  404384:	mov	w2, #0x5                   	// #5
  404388:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  40438c:	add	x1, x1, #0xd20
  404390:	mov	x0, #0x0                   	// #0
  404394:	bl	402410 <dcgettext@plt>
  404398:	ldr	x2, [x21, x23]
  40439c:	mov	x1, x0
  4043a0:	mov	w0, #0x1                   	// #1
  4043a4:	bl	402440 <errx@plt>
  4043a8:	cbz	w19, 404160 <tigetstr@plt+0x1c30>
  4043ac:	cmp	w19, #0x1
  4043b0:	b.ne	4045c4 <tigetstr@plt+0x2094>  // b.any
  4043b4:	ldr	x19, [x22]
  4043b8:	mov	w2, #0x5                   	// #5
  4043bc:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4043c0:	add	x1, x1, #0xdc8
  4043c4:	mov	x0, #0x0                   	// #0
  4043c8:	bl	402410 <dcgettext@plt>
  4043cc:	mov	x1, x0
  4043d0:	mov	x0, x19
  4043d4:	bl	405e24 <tigetstr@plt+0x38f4>
  4043d8:	mov	w1, w0
  4043dc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4043e0:	str	w1, [x0, #1076]
  4043e4:	cmp	w1, #0x0
  4043e8:	b.le	4044e8 <tigetstr@plt+0x1fb8>
  4043ec:	mov	w0, #0x7fffffff            	// #2147483647
  4043f0:	cmp	w1, w0
  4043f4:	b.eq	404508 <tigetstr@plt+0x1fd8>  // b.none
  4043f8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4043fc:	ldr	w19, [x0, #1068]
  404400:	cbz	w19, 4045a0 <tigetstr@plt+0x2070>
  404404:	adrp	x21, 41d000 <tigetstr@plt+0x1aad0>
  404408:	add	x21, x21, #0x328
  40440c:	add	x21, x21, #0x10
  404410:	mov	x0, x21
  404414:	bl	402690 <tigetstr@plt+0x160>
  404418:	ldr	w3, [x21, #248]
  40441c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404420:	add	x1, x1, #0xeb8
  404424:	sxtw	x2, w0
  404428:	mov	x4, #0xd                   	// #13
  40442c:	mul	x2, x2, x4
  404430:	add	x2, x2, w3, sxtw
  404434:	add	x1, x1, #0x60
  404438:	ldr	w21, [x1, x2, lsl #2]
  40443c:	cmp	w19, w21
  404440:	b.gt	404528 <tigetstr@plt+0x1ff8>
  404444:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404448:	add	x1, x1, #0xeb8
  40444c:	sxtw	x2, w0
  404450:	add	x0, x1, #0x60
  404454:	mov	x1, #0x34                  	// #52
  404458:	madd	x2, x2, x1, x0
  40445c:	mov	x1, #0x0                   	// #0
  404460:	add	x1, x1, #0x1
  404464:	cmp	w3, w1
  404468:	b.le	40454c <tigetstr@plt+0x201c>
  40446c:	ldr	w0, [x2, x1, lsl #2]
  404470:	add	w19, w19, w0
  404474:	b	404460 <tigetstr@plt+0x1f30>
  404478:	mov	w2, #0x5                   	// #5
  40447c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404480:	add	x1, x1, #0xd70
  404484:	mov	x0, #0x0                   	// #0
  404488:	bl	402410 <dcgettext@plt>
  40448c:	mov	w2, #0x1f                  	// #31
  404490:	mov	x1, x0
  404494:	mov	w0, #0x1                   	// #1
  404498:	bl	402440 <errx@plt>
  40449c:	adrp	x19, 41d000 <tigetstr@plt+0x1aad0>
  4044a0:	add	x19, x19, #0x328
  4044a4:	add	x19, x19, #0x10
  4044a8:	mov	x1, x21
  4044ac:	mov	x0, x19
  4044b0:	bl	402a54 <tigetstr@plt+0x524>
  4044b4:	str	w0, [x19, #248]
  4044b8:	tbnz	w0, #31, 4044c4 <tigetstr@plt+0x1f94>
  4044bc:	add	x22, x22, #0x8
  4044c0:	b	4040b8 <tigetstr@plt+0x1b88>
  4044c4:	mov	w2, #0x5                   	// #5
  4044c8:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4044cc:	add	x1, x1, #0xdb0
  4044d0:	mov	x0, #0x0                   	// #0
  4044d4:	bl	402410 <dcgettext@plt>
  4044d8:	ldr	x2, [x22]
  4044dc:	mov	x1, x0
  4044e0:	mov	w0, #0x1                   	// #1
  4044e4:	bl	402440 <errx@plt>
  4044e8:	mov	w2, #0x5                   	// #5
  4044ec:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4044f0:	add	x1, x1, #0xde0
  4044f4:	mov	x0, #0x0                   	// #0
  4044f8:	bl	402410 <dcgettext@plt>
  4044fc:	mov	x1, x0
  404500:	mov	w0, #0x1                   	// #1
  404504:	bl	402440 <errx@plt>
  404508:	mov	w2, #0x5                   	// #5
  40450c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404510:	add	x1, x1, #0xdc8
  404514:	mov	x0, #0x0                   	// #0
  404518:	bl	402410 <dcgettext@plt>
  40451c:	mov	x1, x0
  404520:	mov	w0, #0x1                   	// #1
  404524:	bl	402440 <errx@plt>
  404528:	mov	w2, #0x5                   	// #5
  40452c:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  404530:	add	x1, x1, #0xd70
  404534:	mov	x0, #0x0                   	// #0
  404538:	bl	402410 <dcgettext@plt>
  40453c:	mov	w2, w21
  404540:	mov	x1, x0
  404544:	mov	w0, #0x1                   	// #1
  404548:	bl	402440 <errx@plt>
  40454c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404550:	str	w19, [x0, #1068]
  404554:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404558:	add	x0, x0, #0x328
  40455c:	ldr	w1, [x0, #264]
  404560:	add	x0, x0, #0x10
  404564:	ldr	w0, [x0, #256]
  404568:	orr	w0, w1, w0
  40456c:	cbnz	w0, 40419c <tigetstr@plt+0x1c6c>
  404570:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404574:	add	x0, x0, #0x328
  404578:	ldr	w1, [x20, #16]
  40457c:	add	w1, w1, #0x1
  404580:	str	w1, [x0, #264]
  404584:	add	x0, x0, #0x10
  404588:	ldr	w0, [x0, #200]
  40458c:	cmp	w0, #0x0
  404590:	ldr	w0, [sp, #108]
  404594:	csinc	w0, w0, wzr, ne  // ne = any
  404598:	str	w0, [sp, #108]
  40459c:	b	40429c <tigetstr@plt+0x1d6c>
  4045a0:	ldr	w0, [x20, #20]
  4045a4:	add	w0, w0, #0x76c
  4045a8:	cmp	w1, w0
  4045ac:	b.ne	404554 <tigetstr@plt+0x2024>  // b.any
  4045b0:	ldr	w0, [x20, #28]
  4045b4:	add	w0, w0, #0x1
  4045b8:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4045bc:	str	w0, [x1, #1068]
  4045c0:	b	404554 <tigetstr@plt+0x2024>
  4045c4:	mov	w2, #0x5                   	// #5
  4045c8:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4045cc:	add	x1, x1, #0xe10
  4045d0:	mov	x0, #0x0                   	// #0
  4045d4:	bl	402410 <dcgettext@plt>
  4045d8:	bl	4023e0 <warnx@plt>
  4045dc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4045e0:	ldr	x19, [x0, #1104]
  4045e4:	mov	w2, #0x5                   	// #5
  4045e8:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4045ec:	add	x1, x1, #0xce8
  4045f0:	mov	x0, #0x0                   	// #0
  4045f4:	bl	402410 <dcgettext@plt>
  4045f8:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4045fc:	ldr	x2, [x1, #1136]
  404600:	mov	x1, x0
  404604:	mov	x0, x19
  404608:	bl	4024d0 <fprintf@plt>
  40460c:	mov	w0, #0x1                   	// #1
  404610:	bl	401f80 <exit@plt>
  404614:	sub	w1, w1, #0x6
  404618:	b	404218 <tigetstr@plt+0x1ce8>
  40461c:	adrp	x3, 41d000 <tigetstr@plt+0x1aad0>
  404620:	add	x3, x3, #0x328
  404624:	add	x3, x3, #0x10
  404628:	sub	w2, w20, #0x1
  40462c:	mov	w1, #0xc                   	// #12
  404630:	mov	w0, #0x1f                  	// #31
  404634:	bl	402870 <tigetstr@plt+0x340>
  404638:	cmp	w21, w0
  40463c:	b.ne	404654 <tigetstr@plt+0x2124>  // b.any
  404640:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404644:	ldr	w0, [x0, #1072]
  404648:	cbnz	w0, 40429c <tigetstr@plt+0x1d6c>
  40464c:	mov	w2, #0x1                   	// #1
  404650:	b	404294 <tigetstr@plt+0x1d64>
  404654:	mov	w2, #0x5                   	// #5
  404658:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  40465c:	add	x1, x1, #0xe20
  404660:	mov	x0, #0x0                   	// #0
  404664:	bl	402410 <dcgettext@plt>
  404668:	adrp	x2, 41d000 <tigetstr@plt+0x1aad0>
  40466c:	add	x2, x2, #0x328
  404670:	ldr	w3, [x2, #272]
  404674:	add	x2, x2, #0x10
  404678:	ldr	w2, [x2, #252]
  40467c:	mov	x1, x0
  404680:	mov	w0, #0x1                   	// #1
  404684:	bl	402440 <errx@plt>
  404688:	bl	408d58 <tigetstr@plt+0x6828>
  40468c:	cmp	w0, #0x1
  404690:	b.ne	40430c <tigetstr@plt+0x1ddc>  // b.any
  404694:	b	4042e4 <tigetstr@plt+0x1db4>
  404698:	ldr	w0, [sp, #108]
  40469c:	cbz	w0, 4046bc <tigetstr@plt+0x218c>
  4046a0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4046a4:	add	x0, x0, #0x328
  4046a8:	mov	w1, #0x1                   	// #1
  4046ac:	str	w1, [x0, #276]
  4046b0:	ldrb	w1, [x0, #280]
  4046b4:	orr	w1, w1, #0x2
  4046b8:	strb	w1, [x0, #280]
  4046bc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4046c0:	ldr	w0, [x0, #1024]
  4046c4:	cmp	w0, #0x1
  4046c8:	b.le	40474c <tigetstr@plt+0x221c>
  4046cc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4046d0:	ldr	w0, [x0, #1032]
  4046d4:	cbnz	w0, 404764 <tigetstr@plt+0x2234>
  4046d8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4046dc:	mov	w1, #0x3                   	// #3
  4046e0:	str	w1, [x0, #1032]
  4046e4:	mov	w0, #0x1                   	// #1
  4046e8:	bl	4023f0 <isatty@plt>
  4046ec:	cbz	w0, 404764 <tigetstr@plt+0x2234>
  4046f0:	mov	w0, #0x50                  	// #80
  4046f4:	bl	407da4 <tigetstr@plt+0x5874>
  4046f8:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4046fc:	ldrb	w1, [x1, #1088]
  404700:	tst	x1, #0x1
  404704:	mov	w2, #0x1b                  	// #27
  404708:	mov	w1, #0x14                  	// #20
  40470c:	csel	w2, w2, w1, ne  // ne = any
  404710:	cmp	w2, w0
  404714:	csel	w1, w2, w0, ge  // ge = tcont
  404718:	sdiv	w0, w1, w2
  40471c:	sub	w0, w0, #0x1
  404720:	adrp	x3, 41d000 <tigetstr@plt+0x1aad0>
  404724:	ldr	w3, [x3, #1064]
  404728:	msub	w0, w0, w3, w1
  40472c:	sdiv	w0, w0, w2
  404730:	cmp	w0, #0x2
  404734:	b.gt	404764 <tigetstr@plt+0x2234>
  404738:	cmp	w0, #0x0
  40473c:	csinc	w0, w0, wzr, gt
  404740:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  404744:	str	w0, [x1, #1032]
  404748:	b	404764 <tigetstr@plt+0x2234>
  40474c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404750:	ldr	w0, [x0, #1032]
  404754:	cbnz	w0, 404764 <tigetstr@plt+0x2234>
  404758:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40475c:	mov	w1, #0x1                   	// #1
  404760:	str	w1, [x0, #1032]
  404764:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404768:	ldr	w0, [x0, #1024]
  40476c:	cbnz	w0, 40477c <tigetstr@plt+0x224c>
  404770:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404774:	mov	w1, #0x1                   	// #1
  404778:	str	w1, [x0, #1024]
  40477c:	cbz	w26, 4047b0 <tigetstr@plt+0x2280>
  404780:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  404784:	add	x0, x0, #0x328
  404788:	add	x0, x0, #0x10
  40478c:	bl	403634 <tigetstr@plt+0x1104>
  404790:	mov	w0, #0x0                   	// #0
  404794:	ldp	x19, x20, [sp, #16]
  404798:	ldp	x21, x22, [sp, #32]
  40479c:	ldp	x23, x24, [sp, #48]
  4047a0:	ldp	x25, x26, [sp, #64]
  4047a4:	ldp	x27, x28, [sp, #80]
  4047a8:	ldp	x29, x30, [sp], #192
  4047ac:	ret
  4047b0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4047b4:	add	x0, x0, #0x328
  4047b8:	add	x0, x0, #0x10
  4047bc:	bl	402e5c <tigetstr@plt+0x92c>
  4047c0:	b	404790 <tigetstr@plt+0x2260>
  4047c4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4047c8:	str	wzr, [x0, #1288]
  4047cc:	b	40378c <tigetstr@plt+0x125c>
  4047d0:	stp	x29, x30, [sp, #-64]!
  4047d4:	mov	x29, sp
  4047d8:	stp	x19, x20, [sp, #16]
  4047dc:	mov	x19, x0
  4047e0:	ldr	w0, [x0]
  4047e4:	cbz	w0, 404844 <tigetstr@plt+0x2314>
  4047e8:	stp	x21, x22, [sp, #32]
  4047ec:	str	x23, [sp, #48]
  4047f0:	mov	x21, x1
  4047f4:	mov	x20, #0x0                   	// #0
  4047f8:	mov	w23, #0xfffd                	// #65533
  4047fc:	mov	w22, #0x1                   	// #1
  404800:	b	40481c <tigetstr@plt+0x22ec>
  404804:	add	x2, x20, w0, sxtw
  404808:	cmp	x2, x21
  40480c:	b.hi	40484c <tigetstr@plt+0x231c>  // b.pmore
  404810:	ldr	w0, [x19, #4]!
  404814:	cbz	w0, 404834 <tigetstr@plt+0x2304>
  404818:	mov	x20, x2
  40481c:	bl	402150 <wcwidth@plt>
  404820:	cmn	w0, #0x1
  404824:	b.ne	404804 <tigetstr@plt+0x22d4>  // b.any
  404828:	str	w23, [x19]
  40482c:	mov	w0, w22
  404830:	b	404804 <tigetstr@plt+0x22d4>
  404834:	mov	x20, x2
  404838:	ldp	x21, x22, [sp, #32]
  40483c:	ldr	x23, [sp, #48]
  404840:	b	404854 <tigetstr@plt+0x2324>
  404844:	mov	x20, #0x0                   	// #0
  404848:	b	404854 <tigetstr@plt+0x2324>
  40484c:	ldp	x21, x22, [sp, #32]
  404850:	ldr	x23, [sp, #48]
  404854:	str	wzr, [x19]
  404858:	mov	x0, x20
  40485c:	ldp	x19, x20, [sp, #16]
  404860:	ldp	x29, x30, [sp], #64
  404864:	ret
  404868:	stp	x29, x30, [sp, #-112]!
  40486c:	mov	x29, sp
  404870:	stp	x23, x24, [sp, #48]
  404874:	stp	x25, x26, [sp, #64]
  404878:	mov	x25, x2
  40487c:	str	xzr, [sp, #104]
  404880:	cbz	x0, 4049dc <tigetstr@plt+0x24ac>
  404884:	stp	x19, x20, [sp, #16]
  404888:	stp	x21, x22, [sp, #32]
  40488c:	mov	x19, x0
  404890:	ldrsb	w20, [x0]
  404894:	cmp	w20, #0x0
  404898:	cset	w0, ne  // ne = any
  40489c:	cmp	x1, #0x0
  4048a0:	sub	x22, x1, #0x1
  4048a4:	add	x22, x19, x22
  4048a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4048ac:	csel	x22, x22, x19, ne  // ne = any
  4048b0:	cmp	w0, #0x0
  4048b4:	mov	x24, #0x0                   	// #0
  4048b8:	mov	x23, #0x0                   	// #0
  4048bc:	ccmp	x22, x19, #0x0, ne  // ne = any
  4048c0:	b.cc	4049f8 <tigetstr@plt+0x24c8>  // b.lo, b.ul, b.last
  4048c4:	stp	x27, x28, [sp, #80]
  4048c8:	add	x27, sp, #0x68
  4048cc:	add	x26, sp, #0x64
  4048d0:	mov	x28, #0x1                   	// #1
  4048d4:	b	404900 <tigetstr@plt+0x23d0>
  4048d8:	ldrsb	w0, [x19, #1]
  4048dc:	cmp	w0, #0x78
  4048e0:	b.ne	40490c <tigetstr@plt+0x23dc>  // b.any
  4048e4:	add	x23, x23, #0x4
  4048e8:	add	x24, x24, #0x4
  4048ec:	add	x19, x19, #0x1
  4048f0:	ldrsb	w20, [x19]
  4048f4:	cmp	w20, #0x0
  4048f8:	ccmp	x22, x19, #0x0, ne  // ne = any
  4048fc:	b.cc	4049b4 <tigetstr@plt+0x2484>  // b.lo, b.ul, b.last
  404900:	cmp	w20, #0x5c
  404904:	ccmp	x22, x19, #0x0, eq  // eq = none
  404908:	b.hi	4048d8 <tigetstr@plt+0x23a8>  // b.pmore
  40490c:	bl	402310 <__ctype_b_loc@plt>
  404910:	mov	x21, x0
  404914:	and	x20, x20, #0xff
  404918:	ldr	x0, [x0]
  40491c:	ldrh	w0, [x0, x20, lsl #1]
  404920:	tbnz	w0, #1, 4048e4 <tigetstr@plt+0x23b4>
  404924:	bl	402340 <__ctype_get_mb_cur_max@plt>
  404928:	mov	x3, x27
  40492c:	mov	x2, x0
  404930:	mov	x1, x19
  404934:	mov	x0, x26
  404938:	bl	401f10 <mbrtowc@plt>
  40493c:	mov	x20, x0
  404940:	cbz	x0, 4049e8 <tigetstr@plt+0x24b8>
  404944:	cmn	x0, #0x3
  404948:	b.ls	40497c <tigetstr@plt+0x244c>  // b.plast
  40494c:	ldrb	w1, [x19]
  404950:	ldr	x0, [x21]
  404954:	ldrh	w0, [x0, x1, lsl #1]
  404958:	tbz	w0, #14, 40496c <tigetstr@plt+0x243c>
  40495c:	add	x23, x23, #0x1
  404960:	add	x24, x24, #0x1
  404964:	mov	x20, x28
  404968:	b	404998 <tigetstr@plt+0x2468>
  40496c:	add	x23, x23, #0x4
  404970:	add	x24, x24, #0x4
  404974:	mov	x20, x28
  404978:	b	404998 <tigetstr@plt+0x2468>
  40497c:	ldr	w21, [sp, #100]
  404980:	mov	w0, w21
  404984:	bl	402450 <iswprint@plt>
  404988:	cbnz	w0, 4049a0 <tigetstr@plt+0x2470>
  40498c:	lsl	x0, x20, #2
  404990:	add	x23, x23, x0
  404994:	add	x24, x24, x0
  404998:	add	x19, x19, x20
  40499c:	b	4048f0 <tigetstr@plt+0x23c0>
  4049a0:	mov	w0, w21
  4049a4:	bl	402150 <wcwidth@plt>
  4049a8:	add	x23, x23, w0, sxtw
  4049ac:	add	x24, x24, x20
  4049b0:	b	404998 <tigetstr@plt+0x2468>
  4049b4:	ldp	x19, x20, [sp, #16]
  4049b8:	ldp	x21, x22, [sp, #32]
  4049bc:	ldp	x27, x28, [sp, #80]
  4049c0:	cbz	x25, 4049c8 <tigetstr@plt+0x2498>
  4049c4:	str	x24, [x25]
  4049c8:	mov	x0, x23
  4049cc:	ldp	x23, x24, [sp, #48]
  4049d0:	ldp	x25, x26, [sp, #64]
  4049d4:	ldp	x29, x30, [sp], #112
  4049d8:	ret
  4049dc:	mov	x24, #0x0                   	// #0
  4049e0:	mov	x23, #0x0                   	// #0
  4049e4:	b	4049c0 <tigetstr@plt+0x2490>
  4049e8:	ldp	x19, x20, [sp, #16]
  4049ec:	ldp	x21, x22, [sp, #32]
  4049f0:	ldp	x27, x28, [sp, #80]
  4049f4:	b	4049c0 <tigetstr@plt+0x2490>
  4049f8:	mov	x24, #0x0                   	// #0
  4049fc:	mov	x23, #0x0                   	// #0
  404a00:	ldp	x19, x20, [sp, #16]
  404a04:	ldp	x21, x22, [sp, #32]
  404a08:	b	4049c0 <tigetstr@plt+0x2490>
  404a0c:	cbz	x0, 404a54 <tigetstr@plt+0x2524>
  404a10:	stp	x29, x30, [sp, #-32]!
  404a14:	mov	x29, sp
  404a18:	str	x19, [sp, #16]
  404a1c:	mov	x19, x0
  404a20:	ldrsb	w1, [x0]
  404a24:	mov	x0, #0x0                   	// #0
  404a28:	cbnz	w1, 404a38 <tigetstr@plt+0x2508>
  404a2c:	ldr	x19, [sp, #16]
  404a30:	ldp	x29, x30, [sp], #32
  404a34:	ret
  404a38:	mov	x0, x19
  404a3c:	bl	401f50 <strlen@plt>
  404a40:	mov	x2, #0x0                   	// #0
  404a44:	mov	x1, x0
  404a48:	mov	x0, x19
  404a4c:	bl	404868 <tigetstr@plt+0x2338>
  404a50:	b	404a2c <tigetstr@plt+0x24fc>
  404a54:	mov	x0, #0x0                   	// #0
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-128]!
  404a60:	mov	x29, sp
  404a64:	stp	x19, x20, [sp, #16]
  404a68:	mov	x20, x0
  404a6c:	str	x2, [sp, #96]
  404a70:	cbz	x0, 404c50 <tigetstr@plt+0x2720>
  404a74:	stp	x21, x22, [sp, #32]
  404a78:	stp	x23, x24, [sp, #48]
  404a7c:	stp	x25, x26, [sp, #64]
  404a80:	stp	x27, x28, [sp, #80]
  404a84:	mov	x21, x1
  404a88:	mov	x19, x2
  404a8c:	mov	x22, x3
  404a90:	bl	401f50 <strlen@plt>
  404a94:	str	xzr, [sp, #120]
  404a98:	cmp	x0, #0x0
  404a9c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404aa0:	b.eq	404c5c <tigetstr@plt+0x272c>  // b.none
  404aa4:	str	xzr, [x21]
  404aa8:	ldr	x19, [sp, #96]
  404aac:	adrp	x24, 40a000 <tigetstr@plt+0x7ad0>
  404ab0:	add	x24, x24, #0x240
  404ab4:	add	x28, sp, #0x78
  404ab8:	add	x0, sp, #0x74
  404abc:	str	x0, [sp, #104]
  404ac0:	b	404b08 <tigetstr@plt+0x25d8>
  404ac4:	cmp	w23, #0x5c
  404ac8:	b.eq	404b30 <tigetstr@plt+0x2600>  // b.none
  404acc:	bl	402310 <__ctype_b_loc@plt>
  404ad0:	mov	x25, x0
  404ad4:	and	x0, x23, #0xff
  404ad8:	ldr	x1, [x25]
  404adc:	ldrh	w0, [x1, x0, lsl #1]
  404ae0:	tbz	w0, #1, 404b40 <tigetstr@plt+0x2610>
  404ae4:	and	w2, w23, #0xff
  404ae8:	mov	x1, x24
  404aec:	mov	x0, x19
  404af0:	bl	402020 <sprintf@plt>
  404af4:	add	x19, x19, #0x4
  404af8:	ldr	x0, [x21]
  404afc:	add	x0, x0, #0x4
  404b00:	str	x0, [x21]
  404b04:	add	x20, x20, #0x1
  404b08:	ldrsb	w23, [x20]
  404b0c:	cbz	w23, 404c38 <tigetstr@plt+0x2708>
  404b10:	cbz	x22, 404ac4 <tigetstr@plt+0x2594>
  404b14:	mov	w1, w23
  404b18:	mov	x0, x22
  404b1c:	bl	4023b0 <strchr@plt>
  404b20:	cbz	x0, 404ac4 <tigetstr@plt+0x2594>
  404b24:	add	x20, x20, #0x1
  404b28:	strb	w23, [x19], #1
  404b2c:	b	404b08 <tigetstr@plt+0x25d8>
  404b30:	ldrsb	w0, [x20, #1]
  404b34:	cmp	w0, #0x78
  404b38:	b.ne	404acc <tigetstr@plt+0x259c>  // b.any
  404b3c:	b	404ae4 <tigetstr@plt+0x25b4>
  404b40:	bl	402340 <__ctype_get_mb_cur_max@plt>
  404b44:	mov	x3, x28
  404b48:	mov	x2, x0
  404b4c:	mov	x1, x20
  404b50:	ldr	x0, [sp, #104]
  404b54:	bl	401f10 <mbrtowc@plt>
  404b58:	mov	x23, x0
  404b5c:	cbz	x0, 404c38 <tigetstr@plt+0x2708>
  404b60:	cmn	x0, #0x3
  404b64:	b.ls	404bc0 <tigetstr@plt+0x2690>  // b.plast
  404b68:	ldrb	w2, [x20]
  404b6c:	and	x1, x2, #0xff
  404b70:	ldr	x0, [x25]
  404b74:	ldrh	w0, [x0, x1, lsl #1]
  404b78:	tbz	w0, #14, 404b9c <tigetstr@plt+0x266c>
  404b7c:	ldr	x0, [x21]
  404b80:	add	x0, x0, #0x1
  404b84:	str	x0, [x21]
  404b88:	ldrsb	w0, [x20]
  404b8c:	strb	w0, [x19], #1
  404b90:	mov	x23, #0x1                   	// #1
  404b94:	add	x20, x20, x23
  404b98:	b	404b08 <tigetstr@plt+0x25d8>
  404b9c:	mov	x1, x24
  404ba0:	mov	x0, x19
  404ba4:	bl	402020 <sprintf@plt>
  404ba8:	add	x19, x19, #0x4
  404bac:	ldr	x0, [x21]
  404bb0:	add	x0, x0, #0x4
  404bb4:	str	x0, [x21]
  404bb8:	mov	x23, #0x1                   	// #1
  404bbc:	b	404b94 <tigetstr@plt+0x2664>
  404bc0:	ldr	w25, [sp, #116]
  404bc4:	mov	w0, w25
  404bc8:	bl	402450 <iswprint@plt>
  404bcc:	cbz	w0, 404bfc <tigetstr@plt+0x26cc>
  404bd0:	mov	x2, x23
  404bd4:	mov	x1, x20
  404bd8:	mov	x0, x19
  404bdc:	bl	401f20 <memcpy@plt>
  404be0:	add	x19, x19, x23
  404be4:	mov	w0, w25
  404be8:	bl	402150 <wcwidth@plt>
  404bec:	ldr	x1, [x21]
  404bf0:	add	x0, x1, w0, sxtw
  404bf4:	str	x0, [x21]
  404bf8:	b	404b94 <tigetstr@plt+0x2664>
  404bfc:	mov	x26, x20
  404c00:	add	x27, x23, x20
  404c04:	mov	x25, x19
  404c08:	ldrb	w2, [x26], #1
  404c0c:	mov	x1, x24
  404c10:	mov	x0, x25
  404c14:	bl	402020 <sprintf@plt>
  404c18:	add	x25, x25, #0x4
  404c1c:	ldr	x0, [x21]
  404c20:	add	x0, x0, #0x4
  404c24:	str	x0, [x21]
  404c28:	cmp	x27, x26
  404c2c:	b.ne	404c08 <tigetstr@plt+0x26d8>  // b.any
  404c30:	add	x19, x19, x23, lsl #2
  404c34:	b	404b94 <tigetstr@plt+0x2664>
  404c38:	strb	wzr, [x19]
  404c3c:	ldr	x0, [sp, #96]
  404c40:	ldp	x21, x22, [sp, #32]
  404c44:	ldp	x23, x24, [sp, #48]
  404c48:	ldp	x25, x26, [sp, #64]
  404c4c:	ldp	x27, x28, [sp, #80]
  404c50:	ldp	x19, x20, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #128
  404c58:	ret
  404c5c:	mov	x0, #0x0                   	// #0
  404c60:	ldp	x21, x22, [sp, #32]
  404c64:	ldp	x23, x24, [sp, #48]
  404c68:	ldp	x25, x26, [sp, #64]
  404c6c:	ldp	x27, x28, [sp, #80]
  404c70:	b	404c50 <tigetstr@plt+0x2720>
  404c74:	stp	x29, x30, [sp, #-112]!
  404c78:	mov	x29, sp
  404c7c:	stp	x19, x20, [sp, #16]
  404c80:	mov	x20, x0
  404c84:	cbz	x0, 404ddc <tigetstr@plt+0x28ac>
  404c88:	stp	x21, x22, [sp, #32]
  404c8c:	stp	x23, x24, [sp, #48]
  404c90:	stp	x25, x26, [sp, #64]
  404c94:	str	x27, [sp, #80]
  404c98:	mov	x22, x1
  404c9c:	mov	x25, x2
  404ca0:	bl	401f50 <strlen@plt>
  404ca4:	str	xzr, [sp, #104]
  404ca8:	cmp	x0, #0x0
  404cac:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  404cb0:	b.eq	404de8 <tigetstr@plt+0x28b8>  // b.none
  404cb4:	str	xzr, [x22]
  404cb8:	mov	x21, x25
  404cbc:	add	x24, sp, #0x68
  404cc0:	add	x23, sp, #0x64
  404cc4:	adrp	x26, 40a000 <tigetstr@plt+0x7ad0>
  404cc8:	add	x26, x26, #0x240
  404ccc:	mov	w27, #0x5c                  	// #92
  404cd0:	b	404d3c <tigetstr@plt+0x280c>
  404cd4:	mov	x1, x26
  404cd8:	mov	x0, x21
  404cdc:	bl	402020 <sprintf@plt>
  404ce0:	add	x21, x21, #0x4
  404ce4:	ldr	x0, [x22]
  404ce8:	add	x0, x0, #0x4
  404cec:	str	x0, [x22]
  404cf0:	mov	x19, #0x1                   	// #1
  404cf4:	b	404d38 <tigetstr@plt+0x2808>
  404cf8:	ldrsb	w0, [x20]
  404cfc:	cmp	w0, #0x5c
  404d00:	b.ne	404d10 <tigetstr@plt+0x27e0>  // b.any
  404d04:	ldrsb	w0, [x20, #1]
  404d08:	cmp	w0, #0x78
  404d0c:	b.eq	404da0 <tigetstr@plt+0x2870>  // b.none
  404d10:	mov	x2, x19
  404d14:	mov	x1, x20
  404d18:	mov	x0, x21
  404d1c:	bl	401f20 <memcpy@plt>
  404d20:	add	x21, x21, x19
  404d24:	ldr	w0, [sp, #100]
  404d28:	bl	402150 <wcwidth@plt>
  404d2c:	ldr	x1, [x22]
  404d30:	add	x0, x1, w0, sxtw
  404d34:	str	x0, [x22]
  404d38:	add	x20, x20, x19
  404d3c:	ldrsb	w1, [x20]
  404d40:	cbz	w1, 404dc4 <tigetstr@plt+0x2894>
  404d44:	bl	402340 <__ctype_get_mb_cur_max@plt>
  404d48:	mov	x3, x24
  404d4c:	mov	x2, x0
  404d50:	mov	x1, x20
  404d54:	mov	x0, x23
  404d58:	bl	401f10 <mbrtowc@plt>
  404d5c:	mov	x19, x0
  404d60:	cbz	x0, 404dc4 <tigetstr@plt+0x2894>
  404d64:	cmn	x0, #0x3
  404d68:	b.ls	404cf8 <tigetstr@plt+0x27c8>  // b.plast
  404d6c:	bl	402310 <__ctype_b_loc@plt>
  404d70:	ldrb	w2, [x20]
  404d74:	and	x1, x2, #0xff
  404d78:	ldr	x0, [x0]
  404d7c:	ldrh	w0, [x0, x1, lsl #1]
  404d80:	tbz	w0, #14, 404cd4 <tigetstr@plt+0x27a4>
  404d84:	ldr	x0, [x22]
  404d88:	add	x0, x0, #0x1
  404d8c:	str	x0, [x22]
  404d90:	ldrsb	w0, [x20]
  404d94:	strb	w0, [x21], #1
  404d98:	mov	x19, #0x1                   	// #1
  404d9c:	b	404d38 <tigetstr@plt+0x2808>
  404da0:	mov	w2, w27
  404da4:	mov	x1, x26
  404da8:	mov	x0, x21
  404dac:	bl	402020 <sprintf@plt>
  404db0:	add	x21, x21, #0x4
  404db4:	ldr	x0, [x22]
  404db8:	add	x0, x0, #0x4
  404dbc:	str	x0, [x22]
  404dc0:	b	404d38 <tigetstr@plt+0x2808>
  404dc4:	strb	wzr, [x21]
  404dc8:	mov	x0, x25
  404dcc:	ldp	x21, x22, [sp, #32]
  404dd0:	ldp	x23, x24, [sp, #48]
  404dd4:	ldp	x25, x26, [sp, #64]
  404dd8:	ldr	x27, [sp, #80]
  404ddc:	ldp	x19, x20, [sp, #16]
  404de0:	ldp	x29, x30, [sp], #112
  404de4:	ret
  404de8:	mov	x0, #0x0                   	// #0
  404dec:	ldp	x21, x22, [sp, #32]
  404df0:	ldp	x23, x24, [sp, #48]
  404df4:	ldp	x25, x26, [sp, #64]
  404df8:	ldr	x27, [sp, #80]
  404dfc:	b	404ddc <tigetstr@plt+0x28ac>
  404e00:	lsl	x0, x0, #2
  404e04:	add	x0, x0, #0x1
  404e08:	ret
  404e0c:	stp	x29, x30, [sp, #-48]!
  404e10:	mov	x29, sp
  404e14:	stp	x19, x20, [sp, #16]
  404e18:	mov	x19, x0
  404e1c:	cbz	x0, 404e68 <tigetstr@plt+0x2938>
  404e20:	mov	x20, x1
  404e24:	bl	401f50 <strlen@plt>
  404e28:	mov	x2, x0
  404e2c:	mov	x0, #0x0                   	// #0
  404e30:	cbz	x2, 404e68 <tigetstr@plt+0x2938>
  404e34:	str	x21, [sp, #32]
  404e38:	mov	x0, x2
  404e3c:	bl	404e00 <tigetstr@plt+0x28d0>
  404e40:	bl	402140 <malloc@plt>
  404e44:	mov	x21, x0
  404e48:	cbz	x0, 404e74 <tigetstr@plt+0x2944>
  404e4c:	mov	x3, #0x0                   	// #0
  404e50:	mov	x2, x0
  404e54:	mov	x1, x20
  404e58:	mov	x0, x19
  404e5c:	bl	404a5c <tigetstr@plt+0x252c>
  404e60:	cbz	x0, 404e74 <tigetstr@plt+0x2944>
  404e64:	ldr	x21, [sp, #32]
  404e68:	ldp	x19, x20, [sp, #16]
  404e6c:	ldp	x29, x30, [sp], #48
  404e70:	ret
  404e74:	mov	x0, x21
  404e78:	bl	402330 <free@plt>
  404e7c:	mov	x0, #0x0                   	// #0
  404e80:	ldr	x21, [sp, #32]
  404e84:	b	404e68 <tigetstr@plt+0x2938>
  404e88:	stp	x29, x30, [sp, #-48]!
  404e8c:	mov	x29, sp
  404e90:	stp	x19, x20, [sp, #16]
  404e94:	mov	x19, x0
  404e98:	cbz	x0, 404ee0 <tigetstr@plt+0x29b0>
  404e9c:	mov	x20, x1
  404ea0:	bl	401f50 <strlen@plt>
  404ea4:	mov	x2, x0
  404ea8:	mov	x0, #0x0                   	// #0
  404eac:	cbz	x2, 404ee0 <tigetstr@plt+0x29b0>
  404eb0:	str	x21, [sp, #32]
  404eb4:	mov	x0, x2
  404eb8:	bl	404e00 <tigetstr@plt+0x28d0>
  404ebc:	bl	402140 <malloc@plt>
  404ec0:	mov	x21, x0
  404ec4:	cbz	x0, 404eec <tigetstr@plt+0x29bc>
  404ec8:	mov	x2, x0
  404ecc:	mov	x1, x20
  404ed0:	mov	x0, x19
  404ed4:	bl	404c74 <tigetstr@plt+0x2744>
  404ed8:	cbz	x0, 404eec <tigetstr@plt+0x29bc>
  404edc:	ldr	x21, [sp, #32]
  404ee0:	ldp	x19, x20, [sp, #16]
  404ee4:	ldp	x29, x30, [sp], #48
  404ee8:	ret
  404eec:	mov	x0, x21
  404ef0:	bl	402330 <free@plt>
  404ef4:	mov	x0, #0x0                   	// #0
  404ef8:	ldr	x21, [sp, #32]
  404efc:	b	404ee0 <tigetstr@plt+0x29b0>
  404f00:	stp	x29, x30, [sp, #-64]!
  404f04:	mov	x29, sp
  404f08:	stp	x19, x20, [sp, #16]
  404f0c:	stp	x21, x22, [sp, #32]
  404f10:	str	x23, [sp, #48]
  404f14:	mov	x20, x0
  404f18:	mov	x23, x1
  404f1c:	bl	401f50 <strlen@plt>
  404f20:	mov	x19, x0
  404f24:	mov	x2, #0x0                   	// #0
  404f28:	mov	x1, x20
  404f2c:	mov	x0, #0x0                   	// #0
  404f30:	bl	401f70 <mbstowcs@plt>
  404f34:	cmn	x0, #0x1
  404f38:	b.eq	404f9c <tigetstr@plt+0x2a6c>  // b.none
  404f3c:	mov	x22, x0
  404f40:	add	x1, x0, #0x1
  404f44:	lsl	x1, x1, #2
  404f48:	mov	x0, #0x1                   	// #1
  404f4c:	bl	4021f0 <calloc@plt>
  404f50:	mov	x21, x0
  404f54:	cbz	x0, 404fa0 <tigetstr@plt+0x2a70>
  404f58:	mov	x2, x22
  404f5c:	mov	x1, x20
  404f60:	bl	401f70 <mbstowcs@plt>
  404f64:	cbz	x0, 404fa0 <tigetstr@plt+0x2a70>
  404f68:	ldr	x1, [x23]
  404f6c:	mov	x0, x21
  404f70:	bl	4047d0 <tigetstr@plt+0x22a0>
  404f74:	str	x0, [x23]
  404f78:	mov	x2, x19
  404f7c:	mov	x1, x21
  404f80:	mov	x0, x20
  404f84:	bl	402400 <wcstombs@plt>
  404f88:	mov	x19, x0
  404f8c:	mov	x0, x21
  404f90:	bl	402330 <free@plt>
  404f94:	tbnz	x19, #63, 404fac <tigetstr@plt+0x2a7c>
  404f98:	b	404fa8 <tigetstr@plt+0x2a78>
  404f9c:	mov	x21, #0x0                   	// #0
  404fa0:	mov	x0, x21
  404fa4:	bl	402330 <free@plt>
  404fa8:	strb	wzr, [x20, x19]
  404fac:	mov	x0, x19
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x21, x22, [sp, #32]
  404fb8:	ldr	x23, [sp, #48]
  404fbc:	ldp	x29, x30, [sp], #64
  404fc0:	ret
  404fc4:	stp	x29, x30, [sp, #-128]!
  404fc8:	mov	x29, sp
  404fcc:	stp	x19, x20, [sp, #16]
  404fd0:	stp	x21, x22, [sp, #32]
  404fd4:	stp	x23, x24, [sp, #48]
  404fd8:	stp	x25, x26, [sp, #64]
  404fdc:	stp	x27, x28, [sp, #80]
  404fe0:	mov	x21, x0
  404fe4:	str	x0, [sp, #104]
  404fe8:	mov	x22, x1
  404fec:	mov	x19, x2
  404ff0:	mov	x23, x3
  404ff4:	mov	w26, w4
  404ff8:	mov	w27, w5
  404ffc:	str	w5, [sp, #112]
  405000:	mov	w24, w6
  405004:	bl	401f50 <strlen@plt>
  405008:	mov	x20, x0
  40500c:	bl	402340 <__ctype_get_mb_cur_max@plt>
  405010:	mov	x25, #0x0                   	// #0
  405014:	cmp	x0, #0x1
  405018:	b.hi	40503c <tigetstr@plt+0x2b0c>  // b.pmore
  40501c:	mov	x21, x20
  405020:	mov	x28, #0x0                   	// #0
  405024:	ldr	x0, [x23]
  405028:	cmp	x0, x21
  40502c:	b.cs	405168 <tigetstr@plt+0x2c38>  // b.hs, b.nlast
  405030:	mov	x20, x0
  405034:	mov	x27, #0x0                   	// #0
  405038:	b	405178 <tigetstr@plt+0x2c48>
  40503c:	mov	x2, #0x0                   	// #0
  405040:	mov	x1, x21
  405044:	mov	x0, #0x0                   	// #0
  405048:	bl	401f70 <mbstowcs@plt>
  40504c:	mov	x21, x0
  405050:	cmn	x0, #0x1
  405054:	b.ne	405074 <tigetstr@plt+0x2b44>  // b.any
  405058:	mov	x0, x27
  40505c:	mov	x28, #0x0                   	// #0
  405060:	tbz	w0, #0, 40529c <tigetstr@plt+0x2d6c>
  405064:	mov	x21, x20
  405068:	mov	x25, #0x0                   	// #0
  40506c:	mov	x28, #0x0                   	// #0
  405070:	b	405024 <tigetstr@plt+0x2af4>
  405074:	add	x27, x0, #0x1
  405078:	lsl	x28, x27, #2
  40507c:	mov	x0, x28
  405080:	bl	402140 <malloc@plt>
  405084:	mov	x25, x0
  405088:	cbz	x0, 4050bc <tigetstr@plt+0x2b8c>
  40508c:	mov	x2, x27
  405090:	ldr	x1, [sp, #104]
  405094:	bl	401f70 <mbstowcs@plt>
  405098:	cbz	x0, 40501c <tigetstr@plt+0x2aec>
  40509c:	add	x28, x25, x28
  4050a0:	stur	wzr, [x28, #-4]
  4050a4:	ldr	w0, [x25]
  4050a8:	cbz	w0, 4050fc <tigetstr@plt+0x2bcc>
  4050ac:	mov	x27, x25
  4050b0:	str	wzr, [sp, #124]
  4050b4:	mov	w28, #0xfffd                	// #65533
  4050b8:	b	4050e4 <tigetstr@plt+0x2bb4>
  4050bc:	ldr	x0, [sp, #112]
  4050c0:	tbz	w0, #0, 4050d0 <tigetstr@plt+0x2ba0>
  4050c4:	mov	x21, x20
  4050c8:	mov	x28, x25
  4050cc:	b	405024 <tigetstr@plt+0x2af4>
  4050d0:	mov	x28, x25
  4050d4:	mov	x21, #0xffffffffffffffff    	// #-1
  4050d8:	b	40529c <tigetstr@plt+0x2d6c>
  4050dc:	ldr	w0, [x27, #4]!
  4050e0:	cbz	w0, 405100 <tigetstr@plt+0x2bd0>
  4050e4:	bl	402450 <iswprint@plt>
  4050e8:	cbnz	w0, 4050dc <tigetstr@plt+0x2bac>
  4050ec:	str	w28, [x27]
  4050f0:	mov	w0, #0x1                   	// #1
  4050f4:	str	w0, [sp, #124]
  4050f8:	b	4050dc <tigetstr@plt+0x2bac>
  4050fc:	str	wzr, [sp, #124]
  405100:	mov	x28, #0x0                   	// #0
  405104:	mov	w27, #0x0                   	// #0
  405108:	ldr	w0, [x25, x28, lsl #2]
  40510c:	cbz	w0, 405148 <tigetstr@plt+0x2c18>
  405110:	bl	402150 <wcwidth@plt>
  405114:	cmn	w0, #0x1
  405118:	b.eq	405144 <tigetstr@plt+0x2c14>  // b.none
  40511c:	mov	w1, #0x7fffffff            	// #2147483647
  405120:	sub	w1, w1, w0
  405124:	cmp	w1, w27
  405128:	b.lt	4051b0 <tigetstr@plt+0x2c80>  // b.tstop
  40512c:	add	w27, w27, w0
  405130:	add	x0, x28, #0x1
  405134:	cmp	x21, x28
  405138:	b.eq	405148 <tigetstr@plt+0x2c18>  // b.none
  40513c:	mov	x28, x0
  405140:	b	405108 <tigetstr@plt+0x2bd8>
  405144:	mov	w27, w0
  405148:	sxtw	x21, w27
  40514c:	ldr	w0, [sp, #124]
  405150:	cbnz	w0, 4051b8 <tigetstr@plt+0x2c88>
  405154:	ldr	x0, [x23]
  405158:	add	x27, x20, #0x1
  40515c:	cmp	x0, x21
  405160:	b.cc	4051cc <tigetstr@plt+0x2c9c>  // b.lo, b.ul, b.last
  405164:	mov	x28, #0x0                   	// #0
  405168:	cmp	x21, x0
  40516c:	b.cs	405218 <tigetstr@plt+0x2ce8>  // b.hs, b.nlast
  405170:	sub	x27, x0, x21
  405174:	mov	x0, x21
  405178:	str	x0, [x23]
  40517c:	add	x21, x27, x20
  405180:	cbz	x19, 40529c <tigetstr@plt+0x2d6c>
  405184:	sub	x19, x19, #0x1
  405188:	add	x19, x22, x19
  40518c:	cmp	w26, #0x1
  405190:	b.eq	405230 <tigetstr@plt+0x2d00>  // b.none
  405194:	cmp	w26, #0x2
  405198:	b.ne	405224 <tigetstr@plt+0x2cf4>  // b.any
  40519c:	lsr	x0, x27, #1
  4051a0:	and	x27, x27, #0x1
  4051a4:	add	x1, x27, x0
  4051a8:	mov	x27, x0
  4051ac:	b	405238 <tigetstr@plt+0x2d08>
  4051b0:	mov	w27, #0xffffffff            	// #-1
  4051b4:	b	405148 <tigetstr@plt+0x2c18>
  4051b8:	mov	x2, #0x0                   	// #0
  4051bc:	mov	x1, x25
  4051c0:	mov	x0, #0x0                   	// #0
  4051c4:	bl	402400 <wcstombs@plt>
  4051c8:	add	x27, x0, #0x1
  4051cc:	mov	x0, x27
  4051d0:	bl	402140 <malloc@plt>
  4051d4:	mov	x28, x0
  4051d8:	cbz	x0, 405208 <tigetstr@plt+0x2cd8>
  4051dc:	ldr	x1, [x23]
  4051e0:	mov	x0, x25
  4051e4:	bl	4047d0 <tigetstr@plt+0x22a0>
  4051e8:	mov	x21, x0
  4051ec:	mov	x2, x27
  4051f0:	mov	x1, x25
  4051f4:	mov	x0, x28
  4051f8:	bl	402400 <wcstombs@plt>
  4051fc:	mov	x20, x0
  405200:	str	x28, [sp, #104]
  405204:	b	405024 <tigetstr@plt+0x2af4>
  405208:	ldr	x0, [sp, #112]
  40520c:	tbnz	w0, #0, 405024 <tigetstr@plt+0x2af4>
  405210:	mov	x21, #0xffffffffffffffff    	// #-1
  405214:	b	40529c <tigetstr@plt+0x2d6c>
  405218:	mov	x0, x21
  40521c:	mov	x27, #0x0                   	// #0
  405220:	b	405178 <tigetstr@plt+0x2c48>
  405224:	mov	x0, x22
  405228:	cbz	w26, 40525c <tigetstr@plt+0x2d2c>
  40522c:	bl	402290 <abort@plt>
  405230:	mov	x1, x27
  405234:	mov	x27, #0x0                   	// #0
  405238:	cmp	x1, #0x0
  40523c:	ccmp	x22, x19, #0x2, ne  // ne = any
  405240:	b.cs	4052cc <tigetstr@plt+0x2d9c>  // b.hs, b.nlast
  405244:	mov	x0, x22
  405248:	strb	w24, [x0], #1
  40524c:	sub	x2, x22, x0
  405250:	cmn	x2, x1
  405254:	ccmp	x19, x0, #0x0, ne  // ne = any
  405258:	b.hi	405248 <tigetstr@plt+0x2d18>  // b.pmore
  40525c:	strb	wzr, [x0]
  405260:	sub	x2, x19, x0
  405264:	cmp	x2, x20
  405268:	csel	x2, x2, x20, ls  // ls = plast
  40526c:	ldr	x1, [sp, #104]
  405270:	bl	402360 <mempcpy@plt>
  405274:	cmp	x27, #0x0
  405278:	ccmp	x19, x0, #0x0, ne  // ne = any
  40527c:	b.ls	4052d4 <tigetstr@plt+0x2da4>  // b.plast
  405280:	mov	x1, x0
  405284:	strb	w24, [x1], #1
  405288:	sub	x2, x27, x1
  40528c:	cmn	x0, x2
  405290:	ccmp	x19, x1, #0x0, ne  // ne = any
  405294:	b.hi	405284 <tigetstr@plt+0x2d54>  // b.pmore
  405298:	strb	wzr, [x1]
  40529c:	mov	x0, x25
  4052a0:	bl	402330 <free@plt>
  4052a4:	mov	x0, x28
  4052a8:	bl	402330 <free@plt>
  4052ac:	mov	x0, x21
  4052b0:	ldp	x19, x20, [sp, #16]
  4052b4:	ldp	x21, x22, [sp, #32]
  4052b8:	ldp	x23, x24, [sp, #48]
  4052bc:	ldp	x25, x26, [sp, #64]
  4052c0:	ldp	x27, x28, [sp, #80]
  4052c4:	ldp	x29, x30, [sp], #128
  4052c8:	ret
  4052cc:	mov	x0, x22
  4052d0:	b	40525c <tigetstr@plt+0x2d2c>
  4052d4:	mov	x1, x0
  4052d8:	b	405298 <tigetstr@plt+0x2d68>
  4052dc:	stp	x29, x30, [sp, #-16]!
  4052e0:	mov	x29, sp
  4052e4:	mov	w6, #0x20                  	// #32
  4052e8:	bl	404fc4 <tigetstr@plt+0x2a94>
  4052ec:	ldp	x29, x30, [sp], #16
  4052f0:	ret
  4052f4:	str	xzr, [x1]
  4052f8:	cbnz	x0, 405304 <tigetstr@plt+0x2dd4>
  4052fc:	b	40535c <tigetstr@plt+0x2e2c>
  405300:	add	x0, x0, #0x1
  405304:	ldrsb	w2, [x0]
  405308:	cmp	w2, #0x2f
  40530c:	b.ne	40531c <tigetstr@plt+0x2dec>  // b.any
  405310:	ldrsb	w2, [x0, #1]
  405314:	cmp	w2, #0x2f
  405318:	b.eq	405300 <tigetstr@plt+0x2dd0>  // b.none
  40531c:	ldrsb	w2, [x0]
  405320:	cbz	w2, 405360 <tigetstr@plt+0x2e30>
  405324:	mov	x2, #0x1                   	// #1
  405328:	str	x2, [x1]
  40532c:	add	x3, x0, x2
  405330:	ldrsb	w2, [x0, #1]
  405334:	cmp	w2, #0x2f
  405338:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40533c:	b.eq	40535c <tigetstr@plt+0x2e2c>  // b.none
  405340:	ldr	x2, [x1]
  405344:	add	x2, x2, #0x1
  405348:	str	x2, [x1]
  40534c:	ldrsb	w2, [x3, #1]!
  405350:	cmp	w2, #0x2f
  405354:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405358:	b.ne	405340 <tigetstr@plt+0x2e10>  // b.any
  40535c:	ret
  405360:	mov	x0, #0x0                   	// #0
  405364:	b	40535c <tigetstr@plt+0x2e2c>
  405368:	stp	x29, x30, [sp, #-80]!
  40536c:	mov	x29, sp
  405370:	stp	x19, x20, [sp, #16]
  405374:	stp	x21, x22, [sp, #32]
  405378:	stp	x23, x24, [sp, #48]
  40537c:	mov	x24, x1
  405380:	ldrsb	w1, [x0]
  405384:	cbz	w1, 405404 <tigetstr@plt+0x2ed4>
  405388:	str	x25, [sp, #64]
  40538c:	mov	x19, #0x1                   	// #1
  405390:	mov	w21, #0x0                   	// #0
  405394:	mov	w23, #0x0                   	// #0
  405398:	mov	w25, #0x1                   	// #1
  40539c:	sub	x22, x0, #0x1
  4053a0:	b	4053b8 <tigetstr@plt+0x2e88>
  4053a4:	mov	w21, w23
  4053a8:	mov	w20, w19
  4053ac:	add	x19, x19, #0x1
  4053b0:	ldrsb	w1, [x22, x19]
  4053b4:	cbz	w1, 4053e4 <tigetstr@plt+0x2eb4>
  4053b8:	sub	w20, w19, #0x1
  4053bc:	cbnz	w21, 4053a4 <tigetstr@plt+0x2e74>
  4053c0:	cmp	w1, #0x5c
  4053c4:	b.eq	4053dc <tigetstr@plt+0x2eac>  // b.none
  4053c8:	mov	x0, x24
  4053cc:	bl	4023b0 <strchr@plt>
  4053d0:	cbz	x0, 4053a8 <tigetstr@plt+0x2e78>
  4053d4:	ldr	x25, [sp, #64]
  4053d8:	b	4053e8 <tigetstr@plt+0x2eb8>
  4053dc:	mov	w21, w25
  4053e0:	b	4053a8 <tigetstr@plt+0x2e78>
  4053e4:	ldr	x25, [sp, #64]
  4053e8:	sub	w0, w20, w21
  4053ec:	sxtw	x0, w0
  4053f0:	ldp	x19, x20, [sp, #16]
  4053f4:	ldp	x21, x22, [sp, #32]
  4053f8:	ldp	x23, x24, [sp, #48]
  4053fc:	ldp	x29, x30, [sp], #80
  405400:	ret
  405404:	mov	w20, #0x0                   	// #0
  405408:	mov	w21, #0x0                   	// #0
  40540c:	b	4053e8 <tigetstr@plt+0x2eb8>
  405410:	stp	x29, x30, [sp, #-64]!
  405414:	mov	x29, sp
  405418:	stp	x19, x20, [sp, #16]
  40541c:	stp	x21, x22, [sp, #32]
  405420:	mov	x19, x0
  405424:	mov	x22, x1
  405428:	mov	w21, w2
  40542c:	str	xzr, [sp, #56]
  405430:	bl	4024a0 <__errno_location@plt>
  405434:	str	wzr, [x0]
  405438:	cbz	x19, 405448 <tigetstr@plt+0x2f18>
  40543c:	mov	x20, x0
  405440:	ldrsb	w0, [x19]
  405444:	cbnz	w0, 405464 <tigetstr@plt+0x2f34>
  405448:	mov	x3, x19
  40544c:	mov	x2, x22
  405450:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405454:	add	x1, x1, #0x248
  405458:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40545c:	ldr	w0, [x0, #1096]
  405460:	bl	402440 <errx@plt>
  405464:	mov	w3, #0x0                   	// #0
  405468:	mov	w2, w21
  40546c:	add	x1, sp, #0x38
  405470:	mov	x0, x19
  405474:	bl	4021e0 <__strtoul_internal@plt>
  405478:	ldr	w1, [x20]
  40547c:	cbnz	w1, 4054a8 <tigetstr@plt+0x2f78>
  405480:	ldr	x1, [sp, #56]
  405484:	cmp	x1, x19
  405488:	b.eq	405448 <tigetstr@plt+0x2f18>  // b.none
  40548c:	cbz	x1, 405498 <tigetstr@plt+0x2f68>
  405490:	ldrsb	w1, [x1]
  405494:	cbnz	w1, 405448 <tigetstr@plt+0x2f18>
  405498:	ldp	x19, x20, [sp, #16]
  40549c:	ldp	x21, x22, [sp, #32]
  4054a0:	ldp	x29, x30, [sp], #64
  4054a4:	ret
  4054a8:	cmp	w1, #0x22
  4054ac:	b.ne	405448 <tigetstr@plt+0x2f18>  // b.any
  4054b0:	mov	x3, x19
  4054b4:	mov	x2, x22
  4054b8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4054bc:	add	x1, x1, #0x248
  4054c0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4054c4:	ldr	w0, [x0, #1096]
  4054c8:	bl	4024f0 <err@plt>
  4054cc:	stp	x29, x30, [sp, #-32]!
  4054d0:	mov	x29, sp
  4054d4:	stp	x19, x20, [sp, #16]
  4054d8:	mov	x20, x0
  4054dc:	mov	x19, x1
  4054e0:	bl	405410 <tigetstr@plt+0x2ee0>
  4054e4:	mov	x1, #0xffffffff            	// #4294967295
  4054e8:	cmp	x0, x1
  4054ec:	b.hi	4054fc <tigetstr@plt+0x2fcc>  // b.pmore
  4054f0:	ldp	x19, x20, [sp, #16]
  4054f4:	ldp	x29, x30, [sp], #32
  4054f8:	ret
  4054fc:	bl	4024a0 <__errno_location@plt>
  405500:	mov	w1, #0x22                  	// #34
  405504:	str	w1, [x0]
  405508:	mov	x3, x20
  40550c:	mov	x2, x19
  405510:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405514:	add	x1, x1, #0x248
  405518:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40551c:	ldr	w0, [x0, #1096]
  405520:	bl	4024f0 <err@plt>
  405524:	stp	x29, x30, [sp, #-32]!
  405528:	mov	x29, sp
  40552c:	stp	x19, x20, [sp, #16]
  405530:	mov	x20, x0
  405534:	mov	x19, x1
  405538:	bl	4054cc <tigetstr@plt+0x2f9c>
  40553c:	mov	w1, #0xffff                	// #65535
  405540:	cmp	w0, w1
  405544:	b.hi	405554 <tigetstr@plt+0x3024>  // b.pmore
  405548:	ldp	x19, x20, [sp, #16]
  40554c:	ldp	x29, x30, [sp], #32
  405550:	ret
  405554:	bl	4024a0 <__errno_location@plt>
  405558:	mov	w1, #0x22                  	// #34
  40555c:	str	w1, [x0]
  405560:	mov	x3, x20
  405564:	mov	x2, x19
  405568:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  40556c:	add	x1, x1, #0x248
  405570:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405574:	ldr	w0, [x0, #1096]
  405578:	bl	4024f0 <err@plt>
  40557c:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  405580:	str	w0, [x1, #1096]
  405584:	ret
  405588:	stp	x29, x30, [sp, #-128]!
  40558c:	mov	x29, sp
  405590:	stp	x19, x20, [sp, #16]
  405594:	str	xzr, [x1]
  405598:	cbz	x0, 4059a8 <tigetstr@plt+0x3478>
  40559c:	stp	x21, x22, [sp, #32]
  4055a0:	mov	x19, x0
  4055a4:	mov	x21, x1
  4055a8:	mov	x22, x2
  4055ac:	ldrsb	w0, [x0]
  4055b0:	cbz	w0, 4059b0 <tigetstr@plt+0x3480>
  4055b4:	stp	x23, x24, [sp, #48]
  4055b8:	bl	402310 <__ctype_b_loc@plt>
  4055bc:	mov	x24, x0
  4055c0:	ldr	x4, [x0]
  4055c4:	mov	x1, x19
  4055c8:	ldrsb	w2, [x1]
  4055cc:	and	x0, x2, #0xff
  4055d0:	ldrh	w3, [x4, x0, lsl #1]
  4055d4:	tbz	w3, #13, 4055e0 <tigetstr@plt+0x30b0>
  4055d8:	add	x1, x1, #0x1
  4055dc:	b	4055c8 <tigetstr@plt+0x3098>
  4055e0:	cmp	w2, #0x2d
  4055e4:	b.eq	4059d4 <tigetstr@plt+0x34a4>  // b.none
  4055e8:	stp	x25, x26, [sp, #64]
  4055ec:	bl	4024a0 <__errno_location@plt>
  4055f0:	mov	x25, x0
  4055f4:	str	wzr, [x0]
  4055f8:	str	xzr, [sp, #120]
  4055fc:	mov	w3, #0x0                   	// #0
  405600:	mov	w2, #0x0                   	// #0
  405604:	add	x1, sp, #0x78
  405608:	mov	x0, x19
  40560c:	bl	4021e0 <__strtoul_internal@plt>
  405610:	mov	x26, x0
  405614:	ldr	x20, [sp, #120]
  405618:	cmp	x20, x19
  40561c:	b.eq	405658 <tigetstr@plt+0x3128>  // b.none
  405620:	ldr	w0, [x25]
  405624:	cbz	w0, 405634 <tigetstr@plt+0x3104>
  405628:	sub	x1, x26, #0x1
  40562c:	cmn	x1, #0x3
  405630:	b.hi	405674 <tigetstr@plt+0x3144>  // b.pmore
  405634:	cbz	x20, 405974 <tigetstr@plt+0x3444>
  405638:	ldrsb	w0, [x20]
  40563c:	cbz	w0, 40597c <tigetstr@plt+0x344c>
  405640:	stp	x27, x28, [sp, #80]
  405644:	mov	w19, #0x0                   	// #0
  405648:	mov	x27, #0x0                   	// #0
  40564c:	add	x0, sp, #0x78
  405650:	str	x0, [sp, #104]
  405654:	b	405760 <tigetstr@plt+0x3230>
  405658:	ldr	w0, [x25]
  40565c:	mov	w20, #0xffffffea            	// #-22
  405660:	cbnz	w0, 405674 <tigetstr@plt+0x3144>
  405664:	ldp	x21, x22, [sp, #32]
  405668:	ldp	x23, x24, [sp, #48]
  40566c:	ldp	x25, x26, [sp, #64]
  405670:	b	4059b8 <tigetstr@plt+0x3488>
  405674:	neg	w20, w0
  405678:	b	405984 <tigetstr@plt+0x3454>
  40567c:	ldrsb	w0, [x20, #2]
  405680:	and	w0, w0, #0xffffffdf
  405684:	cmp	w0, #0x42
  405688:	b.ne	405780 <tigetstr@plt+0x3250>  // b.any
  40568c:	ldrsb	w0, [x20, #3]
  405690:	cbnz	w0, 405780 <tigetstr@plt+0x3250>
  405694:	mov	w23, #0x400                 	// #1024
  405698:	b	4056a4 <tigetstr@plt+0x3174>
  40569c:	cbnz	w0, 405780 <tigetstr@plt+0x3250>
  4056a0:	mov	w23, #0x400                 	// #1024
  4056a4:	ldrsb	w20, [x20]
  4056a8:	mov	w1, w20
  4056ac:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4056b0:	add	x0, x0, #0x258
  4056b4:	bl	4023b0 <strchr@plt>
  4056b8:	cbz	x0, 40585c <tigetstr@plt+0x332c>
  4056bc:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  4056c0:	add	x2, x2, #0x258
  4056c4:	sub	x0, x0, x2
  4056c8:	add	w2, w0, #0x1
  4056cc:	cbz	w2, 405a74 <tigetstr@plt+0x3544>
  4056d0:	sxtw	x3, w23
  4056d4:	umulh	x0, x26, x3
  4056d8:	cbnz	x0, 4058a4 <tigetstr@plt+0x3374>
  4056dc:	sub	w1, w2, #0x2
  4056e0:	mul	x26, x26, x3
  4056e4:	cmn	w1, #0x1
  4056e8:	b.eq	405884 <tigetstr@plt+0x3354>  // b.none
  4056ec:	umulh	x0, x26, x3
  4056f0:	sub	w1, w1, #0x1
  4056f4:	cbz	x0, 4056e0 <tigetstr@plt+0x31b0>
  4056f8:	mov	w20, #0xffffffde            	// #-34
  4056fc:	b	405888 <tigetstr@plt+0x3358>
  405700:	ldrsb	w0, [x20]
  405704:	cbz	w0, 405a14 <tigetstr@plt+0x34e4>
  405708:	mov	x2, x23
  40570c:	mov	x1, x20
  405710:	mov	x0, x28
  405714:	bl	402170 <strncmp@plt>
  405718:	cbnz	w0, 405a2c <tigetstr@plt+0x34fc>
  40571c:	add	x1, x20, x23
  405720:	ldrsb	w0, [x20, x23]
  405724:	cmp	w0, #0x30
  405728:	b.ne	4057b8 <tigetstr@plt+0x3288>  // b.any
  40572c:	mov	x20, x1
  405730:	add	w2, w19, #0x1
  405734:	sub	w19, w20, w1
  405738:	add	w19, w19, w2
  40573c:	ldrsb	w0, [x20, #1]!
  405740:	cmp	w0, #0x30
  405744:	b.eq	405734 <tigetstr@plt+0x3204>  // b.none
  405748:	sxtb	x0, w0
  40574c:	ldr	x1, [x24]
  405750:	ldrh	w0, [x1, x0, lsl #1]
  405754:	tbnz	w0, #11, 4057c0 <tigetstr@plt+0x3290>
  405758:	str	x20, [sp, #120]
  40575c:	ldr	x20, [sp, #120]
  405760:	ldrsb	w0, [x20, #1]
  405764:	cmp	w0, #0x69
  405768:	b.eq	40567c <tigetstr@plt+0x314c>  // b.none
  40576c:	and	w1, w0, #0xffffffdf
  405770:	cmp	w1, #0x42
  405774:	b.ne	40569c <tigetstr@plt+0x316c>  // b.any
  405778:	ldrsb	w0, [x20, #2]
  40577c:	cbz	w0, 405854 <tigetstr@plt+0x3324>
  405780:	bl	4020c0 <localeconv@plt>
  405784:	cbz	x0, 4059e4 <tigetstr@plt+0x34b4>
  405788:	ldr	x28, [x0]
  40578c:	cbz	x28, 4059fc <tigetstr@plt+0x34cc>
  405790:	mov	x0, x28
  405794:	bl	401f50 <strlen@plt>
  405798:	mov	x23, x0
  40579c:	cbz	x27, 405700 <tigetstr@plt+0x31d0>
  4057a0:	mov	w20, #0xffffffea            	// #-22
  4057a4:	ldp	x21, x22, [sp, #32]
  4057a8:	ldp	x23, x24, [sp, #48]
  4057ac:	ldp	x25, x26, [sp, #64]
  4057b0:	ldp	x27, x28, [sp, #80]
  4057b4:	b	4059b8 <tigetstr@plt+0x3488>
  4057b8:	mov	x20, x1
  4057bc:	b	405748 <tigetstr@plt+0x3218>
  4057c0:	str	wzr, [x25]
  4057c4:	str	xzr, [sp, #120]
  4057c8:	mov	w3, #0x0                   	// #0
  4057cc:	mov	w2, #0x0                   	// #0
  4057d0:	ldr	x1, [sp, #104]
  4057d4:	mov	x0, x20
  4057d8:	bl	4021e0 <__strtoul_internal@plt>
  4057dc:	mov	x27, x0
  4057e0:	ldr	x0, [sp, #120]
  4057e4:	cmp	x0, x20
  4057e8:	b.eq	405828 <tigetstr@plt+0x32f8>  // b.none
  4057ec:	ldr	w1, [x25]
  4057f0:	cbz	w1, 405800 <tigetstr@plt+0x32d0>
  4057f4:	sub	x2, x27, #0x1
  4057f8:	cmn	x2, #0x3
  4057fc:	b.hi	405848 <tigetstr@plt+0x3318>  // b.pmore
  405800:	cbz	x27, 40575c <tigetstr@plt+0x322c>
  405804:	cbz	x0, 405a44 <tigetstr@plt+0x3514>
  405808:	ldrsb	w0, [x0]
  40580c:	cbnz	w0, 40575c <tigetstr@plt+0x322c>
  405810:	mov	w20, #0xffffffea            	// #-22
  405814:	ldp	x21, x22, [sp, #32]
  405818:	ldp	x23, x24, [sp, #48]
  40581c:	ldp	x25, x26, [sp, #64]
  405820:	ldp	x27, x28, [sp, #80]
  405824:	b	4059b8 <tigetstr@plt+0x3488>
  405828:	ldr	w1, [x25]
  40582c:	mov	w20, #0xffffffea            	// #-22
  405830:	cbnz	w1, 405848 <tigetstr@plt+0x3318>
  405834:	ldp	x21, x22, [sp, #32]
  405838:	ldp	x23, x24, [sp, #48]
  40583c:	ldp	x25, x26, [sp, #64]
  405840:	ldp	x27, x28, [sp, #80]
  405844:	b	4059b8 <tigetstr@plt+0x3488>
  405848:	neg	w20, w1
  40584c:	ldp	x27, x28, [sp, #80]
  405850:	b	405984 <tigetstr@plt+0x3454>
  405854:	mov	w23, #0x3e8                 	// #1000
  405858:	b	4056a4 <tigetstr@plt+0x3174>
  40585c:	mov	w1, w20
  405860:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  405864:	add	x0, x0, #0x268
  405868:	bl	4023b0 <strchr@plt>
  40586c:	cbz	x0, 405a5c <tigetstr@plt+0x352c>
  405870:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  405874:	add	x2, x2, #0x268
  405878:	sub	x0, x0, x2
  40587c:	add	w2, w0, #0x1
  405880:	b	4056cc <tigetstr@plt+0x319c>
  405884:	mov	w20, #0x0                   	// #0
  405888:	cbz	x22, 405890 <tigetstr@plt+0x3360>
  40588c:	str	w2, [x22]
  405890:	cmp	x27, #0x0
  405894:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405898:	b.ne	4058ac <tigetstr@plt+0x337c>  // b.any
  40589c:	ldp	x27, x28, [sp, #80]
  4058a0:	b	405980 <tigetstr@plt+0x3450>
  4058a4:	mov	w20, #0xffffffde            	// #-34
  4058a8:	b	405888 <tigetstr@plt+0x3358>
  4058ac:	sxtw	x23, w23
  4058b0:	sub	w0, w2, #0x2
  4058b4:	mov	x4, #0x1                   	// #1
  4058b8:	mul	x4, x4, x23
  4058bc:	cmn	w0, #0x1
  4058c0:	b.eq	4058d0 <tigetstr@plt+0x33a0>  // b.none
  4058c4:	umulh	x1, x4, x23
  4058c8:	sub	w0, w0, #0x1
  4058cc:	cbz	x1, 4058b8 <tigetstr@plt+0x3388>
  4058d0:	cmp	x27, #0xa
  4058d4:	b.ls	405920 <tigetstr@plt+0x33f0>  // b.plast
  4058d8:	mov	x0, #0xa                   	// #10
  4058dc:	add	x0, x0, x0, lsl #2
  4058e0:	lsl	x1, x0, #1
  4058e4:	mov	x0, x1
  4058e8:	cmp	x27, x1
  4058ec:	b.hi	4058dc <tigetstr@plt+0x33ac>  // b.pmore
  4058f0:	cmp	w19, #0x0
  4058f4:	b.le	405910 <tigetstr@plt+0x33e0>
  4058f8:	mov	w1, #0x0                   	// #0
  4058fc:	add	x0, x0, x0, lsl #2
  405900:	lsl	x0, x0, #1
  405904:	add	w1, w1, #0x1
  405908:	cmp	w19, w1
  40590c:	b.ne	4058fc <tigetstr@plt+0x33cc>  // b.any
  405910:	mov	x2, #0x1                   	// #1
  405914:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  405918:	movk	x6, #0xcccd
  40591c:	b	405930 <tigetstr@plt+0x3400>
  405920:	mov	x0, #0xa                   	// #10
  405924:	b	4058f0 <tigetstr@plt+0x33c0>
  405928:	cmp	x5, #0x9
  40592c:	b.ls	40596c <tigetstr@plt+0x343c>  // b.plast
  405930:	umulh	x3, x27, x6
  405934:	lsr	x1, x3, #3
  405938:	add	x1, x1, x1, lsl #2
  40593c:	sub	x1, x27, x1, lsl #1
  405940:	mov	x5, x27
  405944:	lsr	x27, x3, #3
  405948:	mov	x3, x2
  40594c:	add	x2, x2, x2, lsl #2
  405950:	lsl	x2, x2, #1
  405954:	cbz	w1, 405928 <tigetstr@plt+0x33f8>
  405958:	udiv	x3, x0, x3
  40595c:	udiv	x1, x3, x1
  405960:	udiv	x1, x4, x1
  405964:	add	x26, x26, x1
  405968:	b	405928 <tigetstr@plt+0x33f8>
  40596c:	ldp	x27, x28, [sp, #80]
  405970:	b	405980 <tigetstr@plt+0x3450>
  405974:	mov	w20, #0x0                   	// #0
  405978:	b	405980 <tigetstr@plt+0x3450>
  40597c:	mov	w20, #0x0                   	// #0
  405980:	str	x26, [x21]
  405984:	tbnz	w20, #31, 405998 <tigetstr@plt+0x3468>
  405988:	ldp	x21, x22, [sp, #32]
  40598c:	ldp	x23, x24, [sp, #48]
  405990:	ldp	x25, x26, [sp, #64]
  405994:	b	4059c4 <tigetstr@plt+0x3494>
  405998:	ldp	x21, x22, [sp, #32]
  40599c:	ldp	x23, x24, [sp, #48]
  4059a0:	ldp	x25, x26, [sp, #64]
  4059a4:	b	4059b8 <tigetstr@plt+0x3488>
  4059a8:	mov	w20, #0xffffffea            	// #-22
  4059ac:	b	4059b8 <tigetstr@plt+0x3488>
  4059b0:	mov	w20, #0xffffffea            	// #-22
  4059b4:	ldp	x21, x22, [sp, #32]
  4059b8:	bl	4024a0 <__errno_location@plt>
  4059bc:	neg	w1, w20
  4059c0:	str	w1, [x0]
  4059c4:	mov	w0, w20
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x29, x30, [sp], #128
  4059d0:	ret
  4059d4:	mov	w20, #0xffffffea            	// #-22
  4059d8:	ldp	x21, x22, [sp, #32]
  4059dc:	ldp	x23, x24, [sp, #48]
  4059e0:	b	4059b8 <tigetstr@plt+0x3488>
  4059e4:	mov	w20, #0xffffffea            	// #-22
  4059e8:	ldp	x21, x22, [sp, #32]
  4059ec:	ldp	x23, x24, [sp, #48]
  4059f0:	ldp	x25, x26, [sp, #64]
  4059f4:	ldp	x27, x28, [sp, #80]
  4059f8:	b	4059b8 <tigetstr@plt+0x3488>
  4059fc:	mov	w20, #0xffffffea            	// #-22
  405a00:	ldp	x21, x22, [sp, #32]
  405a04:	ldp	x23, x24, [sp, #48]
  405a08:	ldp	x25, x26, [sp, #64]
  405a0c:	ldp	x27, x28, [sp, #80]
  405a10:	b	4059b8 <tigetstr@plt+0x3488>
  405a14:	mov	w20, #0xffffffea            	// #-22
  405a18:	ldp	x21, x22, [sp, #32]
  405a1c:	ldp	x23, x24, [sp, #48]
  405a20:	ldp	x25, x26, [sp, #64]
  405a24:	ldp	x27, x28, [sp, #80]
  405a28:	b	4059b8 <tigetstr@plt+0x3488>
  405a2c:	mov	w20, #0xffffffea            	// #-22
  405a30:	ldp	x21, x22, [sp, #32]
  405a34:	ldp	x23, x24, [sp, #48]
  405a38:	ldp	x25, x26, [sp, #64]
  405a3c:	ldp	x27, x28, [sp, #80]
  405a40:	b	4059b8 <tigetstr@plt+0x3488>
  405a44:	mov	w20, #0xffffffea            	// #-22
  405a48:	ldp	x21, x22, [sp, #32]
  405a4c:	ldp	x23, x24, [sp, #48]
  405a50:	ldp	x25, x26, [sp, #64]
  405a54:	ldp	x27, x28, [sp, #80]
  405a58:	b	4059b8 <tigetstr@plt+0x3488>
  405a5c:	mov	w20, #0xffffffea            	// #-22
  405a60:	ldp	x21, x22, [sp, #32]
  405a64:	ldp	x23, x24, [sp, #48]
  405a68:	ldp	x25, x26, [sp, #64]
  405a6c:	ldp	x27, x28, [sp, #80]
  405a70:	b	4059b8 <tigetstr@plt+0x3488>
  405a74:	mov	w20, w2
  405a78:	cbnz	x22, 40588c <tigetstr@plt+0x335c>
  405a7c:	ldp	x27, x28, [sp, #80]
  405a80:	b	405980 <tigetstr@plt+0x3450>
  405a84:	stp	x29, x30, [sp, #-16]!
  405a88:	mov	x29, sp
  405a8c:	mov	x2, #0x0                   	// #0
  405a90:	bl	405588 <tigetstr@plt+0x3058>
  405a94:	ldp	x29, x30, [sp], #16
  405a98:	ret
  405a9c:	stp	x29, x30, [sp, #-48]!
  405aa0:	mov	x29, sp
  405aa4:	stp	x19, x20, [sp, #16]
  405aa8:	stp	x21, x22, [sp, #32]
  405aac:	mov	x21, x0
  405ab0:	mov	x22, x1
  405ab4:	mov	x20, x0
  405ab8:	cbnz	x0, 405acc <tigetstr@plt+0x359c>
  405abc:	cbnz	x1, 405aec <tigetstr@plt+0x35bc>
  405ac0:	mov	w0, #0x0                   	// #0
  405ac4:	b	405b0c <tigetstr@plt+0x35dc>
  405ac8:	add	x20, x20, #0x1
  405acc:	ldrsb	w19, [x20]
  405ad0:	cbz	w19, 405ae8 <tigetstr@plt+0x35b8>
  405ad4:	bl	402310 <__ctype_b_loc@plt>
  405ad8:	and	x19, x19, #0xff
  405adc:	ldr	x2, [x0]
  405ae0:	ldrh	w2, [x2, x19, lsl #1]
  405ae4:	tbnz	w2, #11, 405ac8 <tigetstr@plt+0x3598>
  405ae8:	cbz	x22, 405af0 <tigetstr@plt+0x35c0>
  405aec:	str	x20, [x22]
  405af0:	cmp	x20, #0x0
  405af4:	mov	w0, #0x0                   	// #0
  405af8:	ccmp	x21, x20, #0x2, ne  // ne = any
  405afc:	b.cs	405b0c <tigetstr@plt+0x35dc>  // b.hs, b.nlast
  405b00:	ldrsb	w0, [x20]
  405b04:	cmp	w0, #0x0
  405b08:	cset	w0, eq  // eq = none
  405b0c:	ldp	x19, x20, [sp, #16]
  405b10:	ldp	x21, x22, [sp, #32]
  405b14:	ldp	x29, x30, [sp], #48
  405b18:	ret
  405b1c:	stp	x29, x30, [sp, #-48]!
  405b20:	mov	x29, sp
  405b24:	stp	x19, x20, [sp, #16]
  405b28:	stp	x21, x22, [sp, #32]
  405b2c:	mov	x21, x0
  405b30:	mov	x22, x1
  405b34:	mov	x20, x0
  405b38:	cbnz	x0, 405b4c <tigetstr@plt+0x361c>
  405b3c:	cbnz	x1, 405b6c <tigetstr@plt+0x363c>
  405b40:	mov	w0, #0x0                   	// #0
  405b44:	b	405b8c <tigetstr@plt+0x365c>
  405b48:	add	x20, x20, #0x1
  405b4c:	ldrsb	w19, [x20]
  405b50:	cbz	w19, 405b68 <tigetstr@plt+0x3638>
  405b54:	bl	402310 <__ctype_b_loc@plt>
  405b58:	and	x19, x19, #0xff
  405b5c:	ldr	x2, [x0]
  405b60:	ldrh	w2, [x2, x19, lsl #1]
  405b64:	tbnz	w2, #12, 405b48 <tigetstr@plt+0x3618>
  405b68:	cbz	x22, 405b70 <tigetstr@plt+0x3640>
  405b6c:	str	x20, [x22]
  405b70:	cmp	x20, #0x0
  405b74:	mov	w0, #0x0                   	// #0
  405b78:	ccmp	x21, x20, #0x2, ne  // ne = any
  405b7c:	b.cs	405b8c <tigetstr@plt+0x365c>  // b.hs, b.nlast
  405b80:	ldrsb	w0, [x20]
  405b84:	cmp	w0, #0x0
  405b88:	cset	w0, eq  // eq = none
  405b8c:	ldp	x19, x20, [sp, #16]
  405b90:	ldp	x21, x22, [sp, #32]
  405b94:	ldp	x29, x30, [sp], #48
  405b98:	ret
  405b9c:	stp	x29, x30, [sp, #-128]!
  405ba0:	mov	x29, sp
  405ba4:	stp	x19, x20, [sp, #16]
  405ba8:	stp	x21, x22, [sp, #32]
  405bac:	mov	x20, x0
  405bb0:	mov	x22, x1
  405bb4:	str	x2, [sp, #80]
  405bb8:	str	x3, [sp, #88]
  405bbc:	str	x4, [sp, #96]
  405bc0:	str	x5, [sp, #104]
  405bc4:	str	x6, [sp, #112]
  405bc8:	str	x7, [sp, #120]
  405bcc:	add	x0, sp, #0x80
  405bd0:	str	x0, [sp, #48]
  405bd4:	str	x0, [sp, #56]
  405bd8:	add	x0, sp, #0x50
  405bdc:	str	x0, [sp, #64]
  405be0:	mov	w0, #0xffffffd0            	// #-48
  405be4:	str	w0, [sp, #72]
  405be8:	str	wzr, [sp, #76]
  405bec:	add	x21, sp, #0x80
  405bf0:	b	405c90 <tigetstr@plt+0x3760>
  405bf4:	add	w0, w3, #0x8
  405bf8:	str	w0, [sp, #72]
  405bfc:	cmp	w0, #0x0
  405c00:	b.le	405c14 <tigetstr@plt+0x36e4>
  405c04:	add	x0, x2, #0xf
  405c08:	and	x0, x0, #0xfffffffffffffff8
  405c0c:	str	x0, [sp, #48]
  405c10:	b	405ca8 <tigetstr@plt+0x3778>
  405c14:	ldr	x1, [x21, w3, sxtw]
  405c18:	cbz	x1, 405cb0 <tigetstr@plt+0x3780>
  405c1c:	cbz	w0, 405c60 <tigetstr@plt+0x3730>
  405c20:	add	w3, w3, #0x10
  405c24:	str	w3, [sp, #72]
  405c28:	cmp	w3, #0x0
  405c2c:	b.le	405c40 <tigetstr@plt+0x3710>
  405c30:	add	x0, x2, #0xf
  405c34:	and	x0, x0, #0xfffffffffffffff8
  405c38:	str	x0, [sp, #48]
  405c3c:	b	405c6c <tigetstr@plt+0x373c>
  405c40:	add	x2, x21, w0, sxtw
  405c44:	b	405c6c <tigetstr@plt+0x373c>
  405c48:	mov	w0, #0x1                   	// #1
  405c4c:	ldp	x19, x20, [sp, #16]
  405c50:	ldp	x21, x22, [sp, #32]
  405c54:	ldp	x29, x30, [sp], #128
  405c58:	ret
  405c5c:	ldr	x2, [sp, #48]
  405c60:	add	x0, x2, #0xf
  405c64:	and	x0, x0, #0xfffffffffffffff8
  405c68:	str	x0, [sp, #48]
  405c6c:	ldr	x19, [x2]
  405c70:	cbz	x19, 405cb0 <tigetstr@plt+0x3780>
  405c74:	mov	x0, x20
  405c78:	bl	4022f0 <strcmp@plt>
  405c7c:	cbz	w0, 405c48 <tigetstr@plt+0x3718>
  405c80:	mov	x1, x19
  405c84:	mov	x0, x20
  405c88:	bl	4022f0 <strcmp@plt>
  405c8c:	cbz	w0, 405c4c <tigetstr@plt+0x371c>
  405c90:	ldr	w3, [sp, #72]
  405c94:	ldr	x2, [sp, #48]
  405c98:	tbnz	w3, #31, 405bf4 <tigetstr@plt+0x36c4>
  405c9c:	add	x0, x2, #0xf
  405ca0:	and	x0, x0, #0xfffffffffffffff8
  405ca4:	str	x0, [sp, #48]
  405ca8:	ldr	x1, [x2]
  405cac:	cbnz	x1, 405c5c <tigetstr@plt+0x372c>
  405cb0:	mov	x3, x20
  405cb4:	mov	x2, x22
  405cb8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405cbc:	add	x1, x1, #0x248
  405cc0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405cc4:	ldr	w0, [x0, #1096]
  405cc8:	bl	402440 <errx@plt>
  405ccc:	cbz	x1, 405d04 <tigetstr@plt+0x37d4>
  405cd0:	add	x3, x0, x1
  405cd4:	sxtb	w2, w2
  405cd8:	ldrsb	w1, [x0]
  405cdc:	cbz	w1, 405cfc <tigetstr@plt+0x37cc>
  405ce0:	cmp	w2, w1
  405ce4:	b.eq	405d00 <tigetstr@plt+0x37d0>  // b.none
  405ce8:	add	x0, x0, #0x1
  405cec:	cmp	x3, x0
  405cf0:	b.ne	405cd8 <tigetstr@plt+0x37a8>  // b.any
  405cf4:	mov	x0, #0x0                   	// #0
  405cf8:	b	405d00 <tigetstr@plt+0x37d0>
  405cfc:	mov	x0, #0x0                   	// #0
  405d00:	ret
  405d04:	mov	x0, #0x0                   	// #0
  405d08:	b	405d00 <tigetstr@plt+0x37d0>
  405d0c:	stp	x29, x30, [sp, #-16]!
  405d10:	mov	x29, sp
  405d14:	mov	w2, #0xa                   	// #10
  405d18:	bl	405524 <tigetstr@plt+0x2ff4>
  405d1c:	ldp	x29, x30, [sp], #16
  405d20:	ret
  405d24:	stp	x29, x30, [sp, #-16]!
  405d28:	mov	x29, sp
  405d2c:	mov	w2, #0x10                  	// #16
  405d30:	bl	405524 <tigetstr@plt+0x2ff4>
  405d34:	ldp	x29, x30, [sp], #16
  405d38:	ret
  405d3c:	stp	x29, x30, [sp, #-16]!
  405d40:	mov	x29, sp
  405d44:	mov	w2, #0xa                   	// #10
  405d48:	bl	4054cc <tigetstr@plt+0x2f9c>
  405d4c:	ldp	x29, x30, [sp], #16
  405d50:	ret
  405d54:	stp	x29, x30, [sp, #-16]!
  405d58:	mov	x29, sp
  405d5c:	mov	w2, #0x10                  	// #16
  405d60:	bl	4054cc <tigetstr@plt+0x2f9c>
  405d64:	ldp	x29, x30, [sp], #16
  405d68:	ret
  405d6c:	stp	x29, x30, [sp, #-64]!
  405d70:	mov	x29, sp
  405d74:	stp	x19, x20, [sp, #16]
  405d78:	str	x21, [sp, #32]
  405d7c:	mov	x19, x0
  405d80:	mov	x21, x1
  405d84:	str	xzr, [sp, #56]
  405d88:	bl	4024a0 <__errno_location@plt>
  405d8c:	str	wzr, [x0]
  405d90:	cbz	x19, 405da0 <tigetstr@plt+0x3870>
  405d94:	mov	x20, x0
  405d98:	ldrsb	w0, [x19]
  405d9c:	cbnz	w0, 405dbc <tigetstr@plt+0x388c>
  405da0:	mov	x3, x19
  405da4:	mov	x2, x21
  405da8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405dac:	add	x1, x1, #0x248
  405db0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405db4:	ldr	w0, [x0, #1096]
  405db8:	bl	402440 <errx@plt>
  405dbc:	mov	w3, #0x0                   	// #0
  405dc0:	mov	w2, #0xa                   	// #10
  405dc4:	add	x1, sp, #0x38
  405dc8:	mov	x0, x19
  405dcc:	bl	402160 <__strtol_internal@plt>
  405dd0:	ldr	w1, [x20]
  405dd4:	cbnz	w1, 405e00 <tigetstr@plt+0x38d0>
  405dd8:	ldr	x1, [sp, #56]
  405ddc:	cmp	x1, x19
  405de0:	b.eq	405da0 <tigetstr@plt+0x3870>  // b.none
  405de4:	cbz	x1, 405df0 <tigetstr@plt+0x38c0>
  405de8:	ldrsb	w1, [x1]
  405dec:	cbnz	w1, 405da0 <tigetstr@plt+0x3870>
  405df0:	ldp	x19, x20, [sp, #16]
  405df4:	ldr	x21, [sp, #32]
  405df8:	ldp	x29, x30, [sp], #64
  405dfc:	ret
  405e00:	cmp	w1, #0x22
  405e04:	b.ne	405da0 <tigetstr@plt+0x3870>  // b.any
  405e08:	mov	x3, x19
  405e0c:	mov	x2, x21
  405e10:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405e14:	add	x1, x1, #0x248
  405e18:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405e1c:	ldr	w0, [x0, #1096]
  405e20:	bl	4024f0 <err@plt>
  405e24:	stp	x29, x30, [sp, #-32]!
  405e28:	mov	x29, sp
  405e2c:	stp	x19, x20, [sp, #16]
  405e30:	mov	x20, x0
  405e34:	mov	x19, x1
  405e38:	bl	405d6c <tigetstr@plt+0x383c>
  405e3c:	mov	x2, #0x80000000            	// #2147483648
  405e40:	add	x2, x0, x2
  405e44:	mov	x1, #0xffffffff            	// #4294967295
  405e48:	cmp	x2, x1
  405e4c:	b.hi	405e5c <tigetstr@plt+0x392c>  // b.pmore
  405e50:	ldp	x19, x20, [sp, #16]
  405e54:	ldp	x29, x30, [sp], #32
  405e58:	ret
  405e5c:	bl	4024a0 <__errno_location@plt>
  405e60:	mov	w1, #0x22                  	// #34
  405e64:	str	w1, [x0]
  405e68:	mov	x3, x20
  405e6c:	mov	x2, x19
  405e70:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405e74:	add	x1, x1, #0x248
  405e78:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405e7c:	ldr	w0, [x0, #1096]
  405e80:	bl	4024f0 <err@plt>
  405e84:	stp	x29, x30, [sp, #-32]!
  405e88:	mov	x29, sp
  405e8c:	stp	x19, x20, [sp, #16]
  405e90:	mov	x20, x0
  405e94:	mov	x19, x1
  405e98:	bl	405e24 <tigetstr@plt+0x38f4>
  405e9c:	add	w2, w0, #0x8, lsl #12
  405ea0:	mov	w1, #0xffff                	// #65535
  405ea4:	cmp	w2, w1
  405ea8:	b.hi	405eb8 <tigetstr@plt+0x3988>  // b.pmore
  405eac:	ldp	x19, x20, [sp, #16]
  405eb0:	ldp	x29, x30, [sp], #32
  405eb4:	ret
  405eb8:	bl	4024a0 <__errno_location@plt>
  405ebc:	mov	w1, #0x22                  	// #34
  405ec0:	str	w1, [x0]
  405ec4:	mov	x3, x20
  405ec8:	mov	x2, x19
  405ecc:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405ed0:	add	x1, x1, #0x248
  405ed4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405ed8:	ldr	w0, [x0, #1096]
  405edc:	bl	4024f0 <err@plt>
  405ee0:	stp	x29, x30, [sp, #-16]!
  405ee4:	mov	x29, sp
  405ee8:	mov	w2, #0xa                   	// #10
  405eec:	bl	405410 <tigetstr@plt+0x2ee0>
  405ef0:	ldp	x29, x30, [sp], #16
  405ef4:	ret
  405ef8:	stp	x29, x30, [sp, #-16]!
  405efc:	mov	x29, sp
  405f00:	mov	w2, #0x10                  	// #16
  405f04:	bl	405410 <tigetstr@plt+0x2ee0>
  405f08:	ldp	x29, x30, [sp], #16
  405f0c:	ret
  405f10:	stp	x29, x30, [sp, #-64]!
  405f14:	mov	x29, sp
  405f18:	stp	x19, x20, [sp, #16]
  405f1c:	str	x21, [sp, #32]
  405f20:	mov	x19, x0
  405f24:	mov	x21, x1
  405f28:	str	xzr, [sp, #56]
  405f2c:	bl	4024a0 <__errno_location@plt>
  405f30:	str	wzr, [x0]
  405f34:	cbz	x19, 405f44 <tigetstr@plt+0x3a14>
  405f38:	mov	x20, x0
  405f3c:	ldrsb	w0, [x19]
  405f40:	cbnz	w0, 405f60 <tigetstr@plt+0x3a30>
  405f44:	mov	x3, x19
  405f48:	mov	x2, x21
  405f4c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405f50:	add	x1, x1, #0x248
  405f54:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405f58:	ldr	w0, [x0, #1096]
  405f5c:	bl	402440 <errx@plt>
  405f60:	add	x1, sp, #0x38
  405f64:	mov	x0, x19
  405f68:	bl	401fd0 <strtod@plt>
  405f6c:	ldr	w0, [x20]
  405f70:	cbnz	w0, 405f9c <tigetstr@plt+0x3a6c>
  405f74:	ldr	x0, [sp, #56]
  405f78:	cmp	x0, x19
  405f7c:	b.eq	405f44 <tigetstr@plt+0x3a14>  // b.none
  405f80:	cbz	x0, 405f8c <tigetstr@plt+0x3a5c>
  405f84:	ldrsb	w0, [x0]
  405f88:	cbnz	w0, 405f44 <tigetstr@plt+0x3a14>
  405f8c:	ldp	x19, x20, [sp, #16]
  405f90:	ldr	x21, [sp, #32]
  405f94:	ldp	x29, x30, [sp], #64
  405f98:	ret
  405f9c:	cmp	w0, #0x22
  405fa0:	b.ne	405f44 <tigetstr@plt+0x3a14>  // b.any
  405fa4:	mov	x3, x19
  405fa8:	mov	x2, x21
  405fac:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  405fb0:	add	x1, x1, #0x248
  405fb4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  405fb8:	ldr	w0, [x0, #1096]
  405fbc:	bl	4024f0 <err@plt>
  405fc0:	stp	x29, x30, [sp, #-64]!
  405fc4:	mov	x29, sp
  405fc8:	stp	x19, x20, [sp, #16]
  405fcc:	str	x21, [sp, #32]
  405fd0:	mov	x19, x0
  405fd4:	mov	x21, x1
  405fd8:	str	xzr, [sp, #56]
  405fdc:	bl	4024a0 <__errno_location@plt>
  405fe0:	str	wzr, [x0]
  405fe4:	cbz	x19, 405ff4 <tigetstr@plt+0x3ac4>
  405fe8:	mov	x20, x0
  405fec:	ldrsb	w0, [x19]
  405ff0:	cbnz	w0, 406010 <tigetstr@plt+0x3ae0>
  405ff4:	mov	x3, x19
  405ff8:	mov	x2, x21
  405ffc:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  406000:	add	x1, x1, #0x248
  406004:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  406008:	ldr	w0, [x0, #1096]
  40600c:	bl	402440 <errx@plt>
  406010:	mov	w2, #0xa                   	// #10
  406014:	add	x1, sp, #0x38
  406018:	mov	x0, x19
  40601c:	bl	402320 <strtol@plt>
  406020:	ldr	w1, [x20]
  406024:	cbnz	w1, 406050 <tigetstr@plt+0x3b20>
  406028:	ldr	x1, [sp, #56]
  40602c:	cmp	x1, x19
  406030:	b.eq	405ff4 <tigetstr@plt+0x3ac4>  // b.none
  406034:	cbz	x1, 406040 <tigetstr@plt+0x3b10>
  406038:	ldrsb	w1, [x1]
  40603c:	cbnz	w1, 405ff4 <tigetstr@plt+0x3ac4>
  406040:	ldp	x19, x20, [sp, #16]
  406044:	ldr	x21, [sp, #32]
  406048:	ldp	x29, x30, [sp], #64
  40604c:	ret
  406050:	cmp	w1, #0x22
  406054:	b.ne	405ff4 <tigetstr@plt+0x3ac4>  // b.any
  406058:	mov	x3, x19
  40605c:	mov	x2, x21
  406060:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  406064:	add	x1, x1, #0x248
  406068:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40606c:	ldr	w0, [x0, #1096]
  406070:	bl	4024f0 <err@plt>
  406074:	stp	x29, x30, [sp, #-64]!
  406078:	mov	x29, sp
  40607c:	stp	x19, x20, [sp, #16]
  406080:	str	x21, [sp, #32]
  406084:	mov	x19, x0
  406088:	mov	x21, x1
  40608c:	str	xzr, [sp, #56]
  406090:	bl	4024a0 <__errno_location@plt>
  406094:	str	wzr, [x0]
  406098:	cbz	x19, 4060a8 <tigetstr@plt+0x3b78>
  40609c:	mov	x20, x0
  4060a0:	ldrsb	w0, [x19]
  4060a4:	cbnz	w0, 4060c4 <tigetstr@plt+0x3b94>
  4060a8:	mov	x3, x19
  4060ac:	mov	x2, x21
  4060b0:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4060b4:	add	x1, x1, #0x248
  4060b8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4060bc:	ldr	w0, [x0, #1096]
  4060c0:	bl	402440 <errx@plt>
  4060c4:	mov	w2, #0xa                   	// #10
  4060c8:	add	x1, sp, #0x38
  4060cc:	mov	x0, x19
  4060d0:	bl	401f40 <strtoul@plt>
  4060d4:	ldr	w1, [x20]
  4060d8:	cbnz	w1, 406104 <tigetstr@plt+0x3bd4>
  4060dc:	ldr	x1, [sp, #56]
  4060e0:	cmp	x1, x19
  4060e4:	b.eq	4060a8 <tigetstr@plt+0x3b78>  // b.none
  4060e8:	cbz	x1, 4060f4 <tigetstr@plt+0x3bc4>
  4060ec:	ldrsb	w1, [x1]
  4060f0:	cbnz	w1, 4060a8 <tigetstr@plt+0x3b78>
  4060f4:	ldp	x19, x20, [sp, #16]
  4060f8:	ldr	x21, [sp, #32]
  4060fc:	ldp	x29, x30, [sp], #64
  406100:	ret
  406104:	cmp	w1, #0x22
  406108:	b.ne	4060a8 <tigetstr@plt+0x3b78>  // b.any
  40610c:	mov	x3, x19
  406110:	mov	x2, x21
  406114:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  406118:	add	x1, x1, #0x248
  40611c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  406120:	ldr	w0, [x0, #1096]
  406124:	bl	4024f0 <err@plt>
  406128:	stp	x29, x30, [sp, #-48]!
  40612c:	mov	x29, sp
  406130:	stp	x19, x20, [sp, #16]
  406134:	mov	x20, x0
  406138:	mov	x19, x1
  40613c:	add	x1, sp, #0x28
  406140:	bl	405a84 <tigetstr@plt+0x3554>
  406144:	cbz	w0, 406170 <tigetstr@plt+0x3c40>
  406148:	bl	4024a0 <__errno_location@plt>
  40614c:	ldr	w0, [x0]
  406150:	cbz	w0, 406180 <tigetstr@plt+0x3c50>
  406154:	mov	x3, x20
  406158:	mov	x2, x19
  40615c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  406160:	add	x1, x1, #0x248
  406164:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  406168:	ldr	w0, [x0, #1096]
  40616c:	bl	4024f0 <err@plt>
  406170:	ldr	x0, [sp, #40]
  406174:	ldp	x19, x20, [sp, #16]
  406178:	ldp	x29, x30, [sp], #48
  40617c:	ret
  406180:	mov	x3, x20
  406184:	mov	x2, x19
  406188:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  40618c:	add	x1, x1, #0x248
  406190:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  406194:	ldr	w0, [x0, #1096]
  406198:	bl	402440 <errx@plt>
  40619c:	stp	x29, x30, [sp, #-32]!
  4061a0:	mov	x29, sp
  4061a4:	str	x19, [sp, #16]
  4061a8:	mov	x19, x1
  4061ac:	mov	x1, x2
  4061b0:	bl	405f10 <tigetstr@plt+0x39e0>
  4061b4:	fcvtzs	d1, d0
  4061b8:	str	d1, [x19]
  4061bc:	scvtf	d1, d1
  4061c0:	fsub	d0, d0, d1
  4061c4:	mov	x0, #0x848000000000        	// #145685290680320
  4061c8:	movk	x0, #0x412e, lsl #48
  4061cc:	fmov	d1, x0
  4061d0:	fmul	d0, d0, d1
  4061d4:	fcvtzs	d0, d0
  4061d8:	str	d0, [x19, #8]
  4061dc:	ldr	x19, [sp, #16]
  4061e0:	ldp	x29, x30, [sp], #32
  4061e4:	ret
  4061e8:	mov	w2, w0
  4061ec:	mov	x0, x1
  4061f0:	and	w1, w2, #0xf000
  4061f4:	cmp	w1, #0x4, lsl #12
  4061f8:	b.eq	406240 <tigetstr@plt+0x3d10>  // b.none
  4061fc:	cmp	w1, #0xa, lsl #12
  406200:	b.eq	40636c <tigetstr@plt+0x3e3c>  // b.none
  406204:	cmp	w1, #0x2, lsl #12
  406208:	b.eq	40637c <tigetstr@plt+0x3e4c>  // b.none
  40620c:	cmp	w1, #0x6, lsl #12
  406210:	b.eq	40638c <tigetstr@plt+0x3e5c>  // b.none
  406214:	cmp	w1, #0xc, lsl #12
  406218:	b.eq	40639c <tigetstr@plt+0x3e6c>  // b.none
  40621c:	cmp	w1, #0x1, lsl #12
  406220:	b.eq	4063ac <tigetstr@plt+0x3e7c>  // b.none
  406224:	mov	w3, #0x0                   	// #0
  406228:	cmp	w1, #0x8, lsl #12
  40622c:	b.ne	40624c <tigetstr@plt+0x3d1c>  // b.any
  406230:	mov	w1, #0x2d                  	// #45
  406234:	strb	w1, [x0]
  406238:	mov	w3, #0x1                   	// #1
  40623c:	b	40624c <tigetstr@plt+0x3d1c>
  406240:	mov	w1, #0x64                  	// #100
  406244:	strb	w1, [x0]
  406248:	mov	w3, #0x1                   	// #1
  40624c:	tst	x2, #0x100
  406250:	mov	w1, #0x72                  	// #114
  406254:	mov	w4, #0x2d                  	// #45
  406258:	csel	w1, w1, w4, ne  // ne = any
  40625c:	add	w4, w3, #0x1
  406260:	and	x5, x3, #0xffff
  406264:	strb	w1, [x0, x5]
  406268:	tst	x2, #0x80
  40626c:	mov	w5, #0x77                  	// #119
  406270:	mov	w1, #0x2d                  	// #45
  406274:	csel	w5, w5, w1, ne  // ne = any
  406278:	add	w1, w3, #0x2
  40627c:	and	w1, w1, #0xffff
  406280:	and	x4, x4, #0x3
  406284:	strb	w5, [x0, x4]
  406288:	tbz	w2, #11, 4063bc <tigetstr@plt+0x3e8c>
  40628c:	tst	x2, #0x40
  406290:	mov	w5, #0x73                  	// #115
  406294:	mov	w4, #0x53                  	// #83
  406298:	csel	w5, w5, w4, ne  // ne = any
  40629c:	add	w4, w3, #0x3
  4062a0:	and	x1, x1, #0xffff
  4062a4:	strb	w5, [x0, x1]
  4062a8:	tst	x2, #0x20
  4062ac:	mov	w5, #0x72                  	// #114
  4062b0:	mov	w1, #0x2d                  	// #45
  4062b4:	csel	w5, w5, w1, ne  // ne = any
  4062b8:	add	w1, w3, #0x4
  4062bc:	and	x4, x4, #0x7
  4062c0:	strb	w5, [x0, x4]
  4062c4:	tst	x2, #0x10
  4062c8:	mov	w5, #0x77                  	// #119
  4062cc:	mov	w4, #0x2d                  	// #45
  4062d0:	csel	w5, w5, w4, ne  // ne = any
  4062d4:	add	w4, w3, #0x5
  4062d8:	and	w4, w4, #0xffff
  4062dc:	and	x1, x1, #0xf
  4062e0:	strb	w5, [x0, x1]
  4062e4:	tbz	w2, #10, 4063d0 <tigetstr@plt+0x3ea0>
  4062e8:	tst	x2, #0x8
  4062ec:	mov	w5, #0x73                  	// #115
  4062f0:	mov	w1, #0x53                  	// #83
  4062f4:	csel	w5, w5, w1, ne  // ne = any
  4062f8:	add	w1, w3, #0x6
  4062fc:	and	x4, x4, #0xffff
  406300:	strb	w5, [x0, x4]
  406304:	tst	x2, #0x4
  406308:	mov	w5, #0x72                  	// #114
  40630c:	mov	w4, #0x2d                  	// #45
  406310:	csel	w5, w5, w4, ne  // ne = any
  406314:	add	w4, w3, #0x7
  406318:	and	x1, x1, #0xf
  40631c:	strb	w5, [x0, x1]
  406320:	tst	x2, #0x2
  406324:	mov	w5, #0x77                  	// #119
  406328:	mov	w1, #0x2d                  	// #45
  40632c:	csel	w5, w5, w1, ne  // ne = any
  406330:	add	w1, w3, #0x8
  406334:	and	w1, w1, #0xffff
  406338:	and	x4, x4, #0xf
  40633c:	strb	w5, [x0, x4]
  406340:	tbz	w2, #9, 4063e4 <tigetstr@plt+0x3eb4>
  406344:	tst	x2, #0x1
  406348:	mov	w2, #0x74                  	// #116
  40634c:	mov	w4, #0x54                  	// #84
  406350:	csel	w2, w2, w4, ne  // ne = any
  406354:	and	x1, x1, #0xffff
  406358:	strb	w2, [x0, x1]
  40635c:	add	w3, w3, #0x9
  406360:	and	x3, x3, #0xffff
  406364:	strb	wzr, [x0, x3]
  406368:	ret
  40636c:	mov	w1, #0x6c                  	// #108
  406370:	strb	w1, [x0]
  406374:	mov	w3, #0x1                   	// #1
  406378:	b	40624c <tigetstr@plt+0x3d1c>
  40637c:	mov	w1, #0x63                  	// #99
  406380:	strb	w1, [x0]
  406384:	mov	w3, #0x1                   	// #1
  406388:	b	40624c <tigetstr@plt+0x3d1c>
  40638c:	mov	w1, #0x62                  	// #98
  406390:	strb	w1, [x0]
  406394:	mov	w3, #0x1                   	// #1
  406398:	b	40624c <tigetstr@plt+0x3d1c>
  40639c:	mov	w1, #0x73                  	// #115
  4063a0:	strb	w1, [x0]
  4063a4:	mov	w3, #0x1                   	// #1
  4063a8:	b	40624c <tigetstr@plt+0x3d1c>
  4063ac:	mov	w1, #0x70                  	// #112
  4063b0:	strb	w1, [x0]
  4063b4:	mov	w3, #0x1                   	// #1
  4063b8:	b	40624c <tigetstr@plt+0x3d1c>
  4063bc:	tst	x2, #0x40
  4063c0:	mov	w5, #0x78                  	// #120
  4063c4:	mov	w4, #0x2d                  	// #45
  4063c8:	csel	w5, w5, w4, ne  // ne = any
  4063cc:	b	40629c <tigetstr@plt+0x3d6c>
  4063d0:	tst	x2, #0x8
  4063d4:	mov	w5, #0x78                  	// #120
  4063d8:	mov	w1, #0x2d                  	// #45
  4063dc:	csel	w5, w5, w1, ne  // ne = any
  4063e0:	b	4062f8 <tigetstr@plt+0x3dc8>
  4063e4:	tst	x2, #0x1
  4063e8:	mov	w2, #0x78                  	// #120
  4063ec:	mov	w4, #0x2d                  	// #45
  4063f0:	csel	w2, w2, w4, ne  // ne = any
  4063f4:	b	406354 <tigetstr@plt+0x3e24>
  4063f8:	stp	x29, x30, [sp, #-80]!
  4063fc:	mov	x29, sp
  406400:	stp	x19, x20, [sp, #16]
  406404:	add	x5, sp, #0x28
  406408:	tbz	w0, #1, 406418 <tigetstr@plt+0x3ee8>
  40640c:	mov	w2, #0x20                  	// #32
  406410:	strb	w2, [sp, #40]
  406414:	add	x5, sp, #0x29
  406418:	cmp	x1, #0x3ff
  40641c:	b.ls	4065ac <tigetstr@plt+0x407c>  // b.plast
  406420:	mov	x2, #0xfffff               	// #1048575
  406424:	cmp	x1, x2
  406428:	b.ls	4064c4 <tigetstr@plt+0x3f94>  // b.plast
  40642c:	mov	x2, #0x3fffffff            	// #1073741823
  406430:	cmp	x1, x2
  406434:	b.ls	4064cc <tigetstr@plt+0x3f9c>  // b.plast
  406438:	mov	x2, #0xffffffffff          	// #1099511627775
  40643c:	cmp	x1, x2
  406440:	b.ls	4064d4 <tigetstr@plt+0x3fa4>  // b.plast
  406444:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  406448:	cmp	x1, x2
  40644c:	b.ls	4064dc <tigetstr@plt+0x3fac>  // b.plast
  406450:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  406454:	cmp	x1, x2
  406458:	mov	w19, #0x3c                  	// #60
  40645c:	mov	w2, #0x46                  	// #70
  406460:	csel	w19, w19, w2, ls  // ls = plast
  406464:	sub	w4, w19, #0xa
  406468:	mov	w3, #0x6667                	// #26215
  40646c:	movk	w3, #0x6666, lsl #16
  406470:	smull	x3, w4, w3
  406474:	asr	x3, x3, #34
  406478:	sub	w3, w3, w4, asr #31
  40647c:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  406480:	add	x2, x2, #0x278
  406484:	ldrsb	w3, [x2, w3, sxtw]
  406488:	lsr	x20, x1, x4
  40648c:	mov	x2, #0xffffffffffffffff    	// #-1
  406490:	lsl	x2, x2, x4
  406494:	bic	x1, x1, x2
  406498:	strb	w3, [x5]
  40649c:	and	w2, w0, #0x1
  4064a0:	cmp	w3, #0x42
  4064a4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4064a8:	b.eq	4065c0 <tigetstr@plt+0x4090>  // b.none
  4064ac:	mov	w2, #0x69                  	// #105
  4064b0:	strb	w2, [x5, #1]
  4064b4:	add	x2, x5, #0x3
  4064b8:	mov	w3, #0x42                  	// #66
  4064bc:	strb	w3, [x5, #2]
  4064c0:	b	4065c4 <tigetstr@plt+0x4094>
  4064c4:	mov	w19, #0x14                  	// #20
  4064c8:	b	406464 <tigetstr@plt+0x3f34>
  4064cc:	mov	w19, #0x1e                  	// #30
  4064d0:	b	406464 <tigetstr@plt+0x3f34>
  4064d4:	mov	w19, #0x28                  	// #40
  4064d8:	b	406464 <tigetstr@plt+0x3f34>
  4064dc:	mov	w19, #0x32                  	// #50
  4064e0:	b	406464 <tigetstr@plt+0x3f34>
  4064e4:	sub	w19, w19, #0x14
  4064e8:	lsr	x19, x1, x19
  4064ec:	add	x19, x19, #0x32
  4064f0:	lsr	x19, x19, #2
  4064f4:	mov	x0, #0xf5c3                	// #62915
  4064f8:	movk	x0, #0x5c28, lsl #16
  4064fc:	movk	x0, #0xc28f, lsl #32
  406500:	movk	x0, #0x28f5, lsl #48
  406504:	umulh	x19, x19, x0
  406508:	lsr	x19, x19, #2
  40650c:	cmp	x19, #0xa
  406510:	b.eq	406560 <tigetstr@plt+0x4030>  // b.none
  406514:	cbz	x19, 406564 <tigetstr@plt+0x4034>
  406518:	bl	4020c0 <localeconv@plt>
  40651c:	cbz	x0, 406594 <tigetstr@plt+0x4064>
  406520:	ldr	x4, [x0]
  406524:	cbz	x4, 4065a0 <tigetstr@plt+0x4070>
  406528:	ldrsb	w1, [x4]
  40652c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  406530:	add	x0, x0, #0x430
  406534:	cmp	w1, #0x0
  406538:	csel	x4, x0, x4, eq  // eq = none
  40653c:	add	x6, sp, #0x28
  406540:	mov	x5, x19
  406544:	mov	w3, w20
  406548:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  40654c:	add	x2, x2, #0x280
  406550:	mov	x1, #0x20                  	// #32
  406554:	add	x0, sp, #0x30
  406558:	bl	4020b0 <snprintf@plt>
  40655c:	b	406580 <tigetstr@plt+0x4050>
  406560:	add	w20, w20, #0x1
  406564:	add	x4, sp, #0x28
  406568:	mov	w3, w20
  40656c:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  406570:	add	x2, x2, #0x290
  406574:	mov	x1, #0x20                  	// #32
  406578:	add	x0, sp, #0x30
  40657c:	bl	4020b0 <snprintf@plt>
  406580:	add	x0, sp, #0x30
  406584:	bl	402230 <strdup@plt>
  406588:	ldp	x19, x20, [sp, #16]
  40658c:	ldp	x29, x30, [sp], #80
  406590:	ret
  406594:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  406598:	add	x4, x4, #0x430
  40659c:	b	40653c <tigetstr@plt+0x400c>
  4065a0:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  4065a4:	add	x4, x4, #0x430
  4065a8:	b	40653c <tigetstr@plt+0x400c>
  4065ac:	mov	w20, w1
  4065b0:	mov	w1, #0x42                  	// #66
  4065b4:	strb	w1, [x5]
  4065b8:	mov	w19, #0xa                   	// #10
  4065bc:	mov	x1, #0x0                   	// #0
  4065c0:	add	x2, x5, #0x1
  4065c4:	strb	wzr, [x2]
  4065c8:	cbz	x1, 406564 <tigetstr@plt+0x4034>
  4065cc:	tbz	w0, #2, 4064e4 <tigetstr@plt+0x3fb4>
  4065d0:	sub	w19, w19, #0x14
  4065d4:	lsr	x19, x1, x19
  4065d8:	add	x19, x19, #0x5
  4065dc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4065e0:	movk	x0, #0xcccd
  4065e4:	umulh	x19, x19, x0
  4065e8:	lsr	x19, x19, #3
  4065ec:	umulh	x0, x19, x0
  4065f0:	lsr	x0, x0, #3
  4065f4:	add	x0, x0, x0, lsl #2
  4065f8:	cmp	x19, x0, lsl #1
  4065fc:	b.ne	406514 <tigetstr@plt+0x3fe4>  // b.any
  406600:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406604:	movk	x0, #0xcccd
  406608:	umulh	x19, x19, x0
  40660c:	lsr	x19, x19, #3
  406610:	b	406514 <tigetstr@plt+0x3fe4>
  406614:	cbz	x0, 4066f4 <tigetstr@plt+0x41c4>
  406618:	stp	x29, x30, [sp, #-64]!
  40661c:	mov	x29, sp
  406620:	stp	x19, x20, [sp, #16]
  406624:	stp	x21, x22, [sp, #32]
  406628:	stp	x23, x24, [sp, #48]
  40662c:	mov	x19, x0
  406630:	mov	x24, x1
  406634:	mov	x22, x2
  406638:	mov	x23, x3
  40663c:	ldrsb	w4, [x0]
  406640:	cbz	w4, 4066fc <tigetstr@plt+0x41cc>
  406644:	cmp	x1, #0x0
  406648:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40664c:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406650:	b.eq	406704 <tigetstr@plt+0x41d4>  // b.none
  406654:	mov	x21, #0x0                   	// #0
  406658:	mov	x0, #0x0                   	// #0
  40665c:	b	4066b4 <tigetstr@plt+0x4184>
  406660:	ldrsb	w1, [x19, #1]
  406664:	mov	x20, x19
  406668:	cbnz	w1, 406670 <tigetstr@plt+0x4140>
  40666c:	add	x20, x19, #0x1
  406670:	cmp	x0, #0x0
  406674:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406678:	b.eq	4066ac <tigetstr@plt+0x417c>  // b.none
  40667c:	cmp	x0, x20
  406680:	b.cs	406714 <tigetstr@plt+0x41e4>  // b.hs, b.nlast
  406684:	sub	x1, x20, x0
  406688:	blr	x23
  40668c:	cmn	w0, #0x1
  406690:	b.eq	4066e0 <tigetstr@plt+0x41b0>  // b.none
  406694:	add	x1, x21, #0x1
  406698:	str	w0, [x24, x21, lsl #2]
  40669c:	ldrsb	w0, [x20]
  4066a0:	cbz	w0, 4066d8 <tigetstr@plt+0x41a8>
  4066a4:	mov	x21, x1
  4066a8:	mov	x0, #0x0                   	// #0
  4066ac:	ldrsb	w4, [x19, #1]!
  4066b0:	cbz	w4, 4066dc <tigetstr@plt+0x41ac>
  4066b4:	cmp	x22, x21
  4066b8:	b.ls	40670c <tigetstr@plt+0x41dc>  // b.plast
  4066bc:	cmp	x0, #0x0
  4066c0:	csel	x0, x0, x19, ne  // ne = any
  4066c4:	cmp	w4, #0x2c
  4066c8:	b.eq	406660 <tigetstr@plt+0x4130>  // b.none
  4066cc:	ldrsb	w1, [x19, #1]
  4066d0:	cbz	w1, 40666c <tigetstr@plt+0x413c>
  4066d4:	b	4066ac <tigetstr@plt+0x417c>
  4066d8:	mov	x21, x1
  4066dc:	mov	w0, w21
  4066e0:	ldp	x19, x20, [sp, #16]
  4066e4:	ldp	x21, x22, [sp, #32]
  4066e8:	ldp	x23, x24, [sp, #48]
  4066ec:	ldp	x29, x30, [sp], #64
  4066f0:	ret
  4066f4:	mov	w0, #0xffffffff            	// #-1
  4066f8:	ret
  4066fc:	mov	w0, #0xffffffff            	// #-1
  406700:	b	4066e0 <tigetstr@plt+0x41b0>
  406704:	mov	w0, #0xffffffff            	// #-1
  406708:	b	4066e0 <tigetstr@plt+0x41b0>
  40670c:	mov	w0, #0xfffffffe            	// #-2
  406710:	b	4066e0 <tigetstr@plt+0x41b0>
  406714:	mov	w0, #0xffffffff            	// #-1
  406718:	b	4066e0 <tigetstr@plt+0x41b0>
  40671c:	cbz	x0, 406794 <tigetstr@plt+0x4264>
  406720:	stp	x29, x30, [sp, #-32]!
  406724:	mov	x29, sp
  406728:	str	x19, [sp, #16]
  40672c:	mov	x19, x3
  406730:	mov	x3, x4
  406734:	ldrsb	w4, [x0]
  406738:	cmp	x19, #0x0
  40673c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406740:	b.eq	40679c <tigetstr@plt+0x426c>  // b.none
  406744:	ldr	x5, [x19]
  406748:	cmp	x5, x2
  40674c:	b.hi	4067a4 <tigetstr@plt+0x4274>  // b.pmore
  406750:	cmp	w4, #0x2b
  406754:	b.eq	40678c <tigetstr@plt+0x425c>  // b.none
  406758:	str	xzr, [x19]
  40675c:	ldr	x4, [x19]
  406760:	sub	x2, x2, x4
  406764:	add	x1, x1, x4, lsl #2
  406768:	bl	406614 <tigetstr@plt+0x40e4>
  40676c:	cmp	w0, #0x0
  406770:	b.le	406780 <tigetstr@plt+0x4250>
  406774:	ldr	x1, [x19]
  406778:	add	x1, x1, w0, sxtw
  40677c:	str	x1, [x19]
  406780:	ldr	x19, [sp, #16]
  406784:	ldp	x29, x30, [sp], #32
  406788:	ret
  40678c:	add	x0, x0, #0x1
  406790:	b	40675c <tigetstr@plt+0x422c>
  406794:	mov	w0, #0xffffffff            	// #-1
  406798:	ret
  40679c:	mov	w0, #0xffffffff            	// #-1
  4067a0:	b	406780 <tigetstr@plt+0x4250>
  4067a4:	mov	w0, #0xffffffff            	// #-1
  4067a8:	b	406780 <tigetstr@plt+0x4250>
  4067ac:	cmp	x2, #0x0
  4067b0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4067b4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4067b8:	b.eq	406894 <tigetstr@plt+0x4364>  // b.none
  4067bc:	stp	x29, x30, [sp, #-64]!
  4067c0:	mov	x29, sp
  4067c4:	stp	x19, x20, [sp, #16]
  4067c8:	stp	x21, x22, [sp, #32]
  4067cc:	str	x23, [sp, #48]
  4067d0:	mov	x19, x0
  4067d4:	mov	x21, x1
  4067d8:	mov	x22, x2
  4067dc:	mov	x0, #0x0                   	// #0
  4067e0:	mov	w23, #0x1                   	// #1
  4067e4:	b	406858 <tigetstr@plt+0x4328>
  4067e8:	ldrsb	w1, [x19, #1]
  4067ec:	mov	x20, x19
  4067f0:	cbnz	w1, 4067f8 <tigetstr@plt+0x42c8>
  4067f4:	add	x20, x19, #0x1
  4067f8:	cmp	x0, #0x0
  4067fc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406800:	b.eq	406854 <tigetstr@plt+0x4324>  // b.none
  406804:	cmp	x0, x20
  406808:	b.cs	40689c <tigetstr@plt+0x436c>  // b.hs, b.nlast
  40680c:	sub	x1, x20, x0
  406810:	blr	x22
  406814:	tbnz	w0, #31, 406880 <tigetstr@plt+0x4350>
  406818:	add	w1, w0, #0x7
  40681c:	cmp	w0, #0x0
  406820:	csel	w1, w1, w0, lt  // lt = tstop
  406824:	asr	w1, w1, #3
  406828:	negs	w3, w0
  40682c:	and	w0, w0, #0x7
  406830:	and	w3, w3, #0x7
  406834:	csneg	w0, w0, w3, mi  // mi = first
  406838:	lsl	w3, w23, w0
  40683c:	ldrb	w0, [x21, w1, sxtw]
  406840:	orr	w3, w3, w0
  406844:	strb	w3, [x21, w1, sxtw]
  406848:	ldrsb	w0, [x20]
  40684c:	cbz	w0, 4068a4 <tigetstr@plt+0x4374>
  406850:	mov	x0, #0x0                   	// #0
  406854:	add	x19, x19, #0x1
  406858:	ldrsb	w1, [x19]
  40685c:	cbz	w1, 40687c <tigetstr@plt+0x434c>
  406860:	cmp	x0, #0x0
  406864:	csel	x0, x0, x19, ne  // ne = any
  406868:	cmp	w1, #0x2c
  40686c:	b.eq	4067e8 <tigetstr@plt+0x42b8>  // b.none
  406870:	ldrsb	w1, [x19, #1]
  406874:	cbz	w1, 4067f4 <tigetstr@plt+0x42c4>
  406878:	b	406854 <tigetstr@plt+0x4324>
  40687c:	mov	w0, #0x0                   	// #0
  406880:	ldp	x19, x20, [sp, #16]
  406884:	ldp	x21, x22, [sp, #32]
  406888:	ldr	x23, [sp, #48]
  40688c:	ldp	x29, x30, [sp], #64
  406890:	ret
  406894:	mov	w0, #0xffffffea            	// #-22
  406898:	ret
  40689c:	mov	w0, #0xffffffff            	// #-1
  4068a0:	b	406880 <tigetstr@plt+0x4350>
  4068a4:	mov	w0, #0x0                   	// #0
  4068a8:	b	406880 <tigetstr@plt+0x4350>
  4068ac:	cmp	x2, #0x0
  4068b0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4068b4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4068b8:	b.eq	406964 <tigetstr@plt+0x4434>  // b.none
  4068bc:	stp	x29, x30, [sp, #-48]!
  4068c0:	mov	x29, sp
  4068c4:	stp	x19, x20, [sp, #16]
  4068c8:	stp	x21, x22, [sp, #32]
  4068cc:	mov	x19, x0
  4068d0:	mov	x21, x1
  4068d4:	mov	x22, x2
  4068d8:	mov	x0, #0x0                   	// #0
  4068dc:	b	40692c <tigetstr@plt+0x43fc>
  4068e0:	ldrsb	w1, [x19, #1]
  4068e4:	mov	x20, x19
  4068e8:	cbnz	w1, 4068f0 <tigetstr@plt+0x43c0>
  4068ec:	add	x20, x19, #0x1
  4068f0:	cmp	x0, #0x0
  4068f4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4068f8:	b.eq	406928 <tigetstr@plt+0x43f8>  // b.none
  4068fc:	cmp	x0, x20
  406900:	b.cs	40696c <tigetstr@plt+0x443c>  // b.hs, b.nlast
  406904:	sub	x1, x20, x0
  406908:	blr	x22
  40690c:	tbnz	x0, #63, 406954 <tigetstr@plt+0x4424>
  406910:	ldr	x3, [x21]
  406914:	orr	x0, x3, x0
  406918:	str	x0, [x21]
  40691c:	ldrsb	w0, [x20]
  406920:	cbz	w0, 406974 <tigetstr@plt+0x4444>
  406924:	mov	x0, #0x0                   	// #0
  406928:	add	x19, x19, #0x1
  40692c:	ldrsb	w3, [x19]
  406930:	cbz	w3, 406950 <tigetstr@plt+0x4420>
  406934:	cmp	x0, #0x0
  406938:	csel	x0, x0, x19, ne  // ne = any
  40693c:	cmp	w3, #0x2c
  406940:	b.eq	4068e0 <tigetstr@plt+0x43b0>  // b.none
  406944:	ldrsb	w1, [x19, #1]
  406948:	cbz	w1, 4068ec <tigetstr@plt+0x43bc>
  40694c:	b	406928 <tigetstr@plt+0x43f8>
  406950:	mov	w0, #0x0                   	// #0
  406954:	ldp	x19, x20, [sp, #16]
  406958:	ldp	x21, x22, [sp, #32]
  40695c:	ldp	x29, x30, [sp], #48
  406960:	ret
  406964:	mov	w0, #0xffffffea            	// #-22
  406968:	ret
  40696c:	mov	w0, #0xffffffff            	// #-1
  406970:	b	406954 <tigetstr@plt+0x4424>
  406974:	mov	w0, #0x0                   	// #0
  406978:	b	406954 <tigetstr@plt+0x4424>
  40697c:	stp	x29, x30, [sp, #-80]!
  406980:	mov	x29, sp
  406984:	str	xzr, [sp, #72]
  406988:	cbz	x0, 406ad4 <tigetstr@plt+0x45a4>
  40698c:	stp	x19, x20, [sp, #16]
  406990:	stp	x21, x22, [sp, #32]
  406994:	str	x23, [sp, #48]
  406998:	mov	x19, x0
  40699c:	mov	x23, x1
  4069a0:	mov	x20, x2
  4069a4:	mov	w21, w3
  4069a8:	str	w3, [x1]
  4069ac:	str	w3, [x2]
  4069b0:	bl	4024a0 <__errno_location@plt>
  4069b4:	mov	x22, x0
  4069b8:	str	wzr, [x0]
  4069bc:	ldrsb	w0, [x19]
  4069c0:	cmp	w0, #0x3a
  4069c4:	b.eq	406a20 <tigetstr@plt+0x44f0>  // b.none
  4069c8:	mov	w2, #0xa                   	// #10
  4069cc:	add	x1, sp, #0x48
  4069d0:	mov	x0, x19
  4069d4:	bl	402320 <strtol@plt>
  4069d8:	str	w0, [x23]
  4069dc:	str	w0, [x20]
  4069e0:	ldr	w0, [x22]
  4069e4:	cbnz	w0, 406b04 <tigetstr@plt+0x45d4>
  4069e8:	ldr	x1, [sp, #72]
  4069ec:	cmp	x1, #0x0
  4069f0:	ccmp	x1, x19, #0x4, ne  // ne = any
  4069f4:	b.eq	406b18 <tigetstr@plt+0x45e8>  // b.none
  4069f8:	ldrsb	w2, [x1]
  4069fc:	cmp	w2, #0x3a
  406a00:	b.eq	406a68 <tigetstr@plt+0x4538>  // b.none
  406a04:	cmp	w2, #0x2d
  406a08:	b.eq	406a84 <tigetstr@plt+0x4554>  // b.none
  406a0c:	ldp	x19, x20, [sp, #16]
  406a10:	ldp	x21, x22, [sp, #32]
  406a14:	ldr	x23, [sp, #48]
  406a18:	ldp	x29, x30, [sp], #80
  406a1c:	ret
  406a20:	add	x19, x19, #0x1
  406a24:	mov	w2, #0xa                   	// #10
  406a28:	add	x1, sp, #0x48
  406a2c:	mov	x0, x19
  406a30:	bl	402320 <strtol@plt>
  406a34:	str	w0, [x20]
  406a38:	ldr	w0, [x22]
  406a3c:	cbnz	w0, 406adc <tigetstr@plt+0x45ac>
  406a40:	ldr	x0, [sp, #72]
  406a44:	cbz	x0, 406af0 <tigetstr@plt+0x45c0>
  406a48:	ldrsb	w1, [x0]
  406a4c:	cmp	w1, #0x0
  406a50:	ccmp	x0, x19, #0x4, eq  // eq = none
  406a54:	csetm	w0, eq  // eq = none
  406a58:	ldp	x19, x20, [sp, #16]
  406a5c:	ldp	x21, x22, [sp, #32]
  406a60:	ldr	x23, [sp, #48]
  406a64:	b	406a18 <tigetstr@plt+0x44e8>
  406a68:	ldrsb	w2, [x1, #1]
  406a6c:	cbnz	w2, 406a84 <tigetstr@plt+0x4554>
  406a70:	str	w21, [x20]
  406a74:	ldp	x19, x20, [sp, #16]
  406a78:	ldp	x21, x22, [sp, #32]
  406a7c:	ldr	x23, [sp, #48]
  406a80:	b	406a18 <tigetstr@plt+0x44e8>
  406a84:	add	x19, x1, #0x1
  406a88:	str	xzr, [sp, #72]
  406a8c:	str	wzr, [x22]
  406a90:	mov	w2, #0xa                   	// #10
  406a94:	add	x1, sp, #0x48
  406a98:	mov	x0, x19
  406a9c:	bl	402320 <strtol@plt>
  406aa0:	str	w0, [x20]
  406aa4:	ldr	w0, [x22]
  406aa8:	cbnz	w0, 406b2c <tigetstr@plt+0x45fc>
  406aac:	ldr	x0, [sp, #72]
  406ab0:	cbz	x0, 406b40 <tigetstr@plt+0x4610>
  406ab4:	ldrsb	w1, [x0]
  406ab8:	cmp	w1, #0x0
  406abc:	ccmp	x0, x19, #0x4, eq  // eq = none
  406ac0:	csetm	w0, eq  // eq = none
  406ac4:	ldp	x19, x20, [sp, #16]
  406ac8:	ldp	x21, x22, [sp, #32]
  406acc:	ldr	x23, [sp, #48]
  406ad0:	b	406a18 <tigetstr@plt+0x44e8>
  406ad4:	mov	w0, #0x0                   	// #0
  406ad8:	b	406a18 <tigetstr@plt+0x44e8>
  406adc:	mov	w0, #0xffffffff            	// #-1
  406ae0:	ldp	x19, x20, [sp, #16]
  406ae4:	ldp	x21, x22, [sp, #32]
  406ae8:	ldr	x23, [sp, #48]
  406aec:	b	406a18 <tigetstr@plt+0x44e8>
  406af0:	mov	w0, #0xffffffff            	// #-1
  406af4:	ldp	x19, x20, [sp, #16]
  406af8:	ldp	x21, x22, [sp, #32]
  406afc:	ldr	x23, [sp, #48]
  406b00:	b	406a18 <tigetstr@plt+0x44e8>
  406b04:	mov	w0, #0xffffffff            	// #-1
  406b08:	ldp	x19, x20, [sp, #16]
  406b0c:	ldp	x21, x22, [sp, #32]
  406b10:	ldr	x23, [sp, #48]
  406b14:	b	406a18 <tigetstr@plt+0x44e8>
  406b18:	mov	w0, #0xffffffff            	// #-1
  406b1c:	ldp	x19, x20, [sp, #16]
  406b20:	ldp	x21, x22, [sp, #32]
  406b24:	ldr	x23, [sp, #48]
  406b28:	b	406a18 <tigetstr@plt+0x44e8>
  406b2c:	mov	w0, #0xffffffff            	// #-1
  406b30:	ldp	x19, x20, [sp, #16]
  406b34:	ldp	x21, x22, [sp, #32]
  406b38:	ldr	x23, [sp, #48]
  406b3c:	b	406a18 <tigetstr@plt+0x44e8>
  406b40:	mov	w0, #0xffffffff            	// #-1
  406b44:	ldp	x19, x20, [sp, #16]
  406b48:	ldp	x21, x22, [sp, #32]
  406b4c:	ldr	x23, [sp, #48]
  406b50:	b	406a18 <tigetstr@plt+0x44e8>
  406b54:	cmp	x0, #0x0
  406b58:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406b5c:	b.eq	406c24 <tigetstr@plt+0x46f4>  // b.none
  406b60:	stp	x29, x30, [sp, #-80]!
  406b64:	mov	x29, sp
  406b68:	stp	x19, x20, [sp, #16]
  406b6c:	stp	x21, x22, [sp, #32]
  406b70:	stp	x23, x24, [sp, #48]
  406b74:	mov	x20, x1
  406b78:	add	x24, sp, #0x40
  406b7c:	add	x23, sp, #0x48
  406b80:	b	406bb0 <tigetstr@plt+0x4680>
  406b84:	cmp	x19, #0x0
  406b88:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406b8c:	ccmp	x21, x22, #0x0, ne  // ne = any
  406b90:	b.ne	406c0c <tigetstr@plt+0x46dc>  // b.any
  406b94:	mov	x2, x21
  406b98:	mov	x1, x20
  406b9c:	mov	x0, x19
  406ba0:	bl	402170 <strncmp@plt>
  406ba4:	cbnz	w0, 406c0c <tigetstr@plt+0x46dc>
  406ba8:	add	x0, x19, x21
  406bac:	add	x20, x20, x22
  406bb0:	mov	x1, x24
  406bb4:	bl	4052f4 <tigetstr@plt+0x2dc4>
  406bb8:	mov	x19, x0
  406bbc:	mov	x1, x23
  406bc0:	mov	x0, x20
  406bc4:	bl	4052f4 <tigetstr@plt+0x2dc4>
  406bc8:	mov	x20, x0
  406bcc:	ldr	x21, [sp, #64]
  406bd0:	ldr	x22, [sp, #72]
  406bd4:	adds	x0, x21, x22
  406bd8:	b.eq	406c04 <tigetstr@plt+0x46d4>  // b.none
  406bdc:	cmp	x0, #0x1
  406be0:	b.ne	406b84 <tigetstr@plt+0x4654>  // b.any
  406be4:	cbz	x19, 406bf4 <tigetstr@plt+0x46c4>
  406be8:	ldrsb	w0, [x19]
  406bec:	cmp	w0, #0x2f
  406bf0:	b.eq	406c04 <tigetstr@plt+0x46d4>  // b.none
  406bf4:	cbz	x20, 406c0c <tigetstr@plt+0x46dc>
  406bf8:	ldrsb	w0, [x20]
  406bfc:	cmp	w0, #0x2f
  406c00:	b.ne	406b84 <tigetstr@plt+0x4654>  // b.any
  406c04:	mov	w0, #0x1                   	// #1
  406c08:	b	406c10 <tigetstr@plt+0x46e0>
  406c0c:	mov	w0, #0x0                   	// #0
  406c10:	ldp	x19, x20, [sp, #16]
  406c14:	ldp	x21, x22, [sp, #32]
  406c18:	ldp	x23, x24, [sp, #48]
  406c1c:	ldp	x29, x30, [sp], #80
  406c20:	ret
  406c24:	mov	w0, #0x0                   	// #0
  406c28:	ret
  406c2c:	stp	x29, x30, [sp, #-64]!
  406c30:	mov	x29, sp
  406c34:	stp	x19, x20, [sp, #16]
  406c38:	mov	x19, x0
  406c3c:	orr	x0, x0, x1
  406c40:	cbz	x0, 406cc4 <tigetstr@plt+0x4794>
  406c44:	stp	x21, x22, [sp, #32]
  406c48:	mov	x21, x1
  406c4c:	mov	x22, x2
  406c50:	cbz	x19, 406cd8 <tigetstr@plt+0x47a8>
  406c54:	cbz	x1, 406cf0 <tigetstr@plt+0x47c0>
  406c58:	stp	x23, x24, [sp, #48]
  406c5c:	mov	x0, x19
  406c60:	bl	401f50 <strlen@plt>
  406c64:	mov	x23, x0
  406c68:	mvn	x0, x0
  406c6c:	mov	x20, #0x0                   	// #0
  406c70:	cmp	x0, x22
  406c74:	b.cc	406d04 <tigetstr@plt+0x47d4>  // b.lo, b.ul, b.last
  406c78:	add	x24, x23, x22
  406c7c:	add	x0, x24, #0x1
  406c80:	bl	402140 <malloc@plt>
  406c84:	mov	x20, x0
  406c88:	cbz	x0, 406d10 <tigetstr@plt+0x47e0>
  406c8c:	mov	x2, x23
  406c90:	mov	x1, x19
  406c94:	bl	401f20 <memcpy@plt>
  406c98:	mov	x2, x22
  406c9c:	mov	x1, x21
  406ca0:	add	x0, x20, x23
  406ca4:	bl	401f20 <memcpy@plt>
  406ca8:	strb	wzr, [x20, x24]
  406cac:	ldp	x21, x22, [sp, #32]
  406cb0:	ldp	x23, x24, [sp, #48]
  406cb4:	mov	x0, x20
  406cb8:	ldp	x19, x20, [sp, #16]
  406cbc:	ldp	x29, x30, [sp], #64
  406cc0:	ret
  406cc4:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  406cc8:	add	x0, x0, #0xc00
  406ccc:	bl	402230 <strdup@plt>
  406cd0:	mov	x20, x0
  406cd4:	b	406cb4 <tigetstr@plt+0x4784>
  406cd8:	mov	x1, x2
  406cdc:	mov	x0, x21
  406ce0:	bl	402390 <strndup@plt>
  406ce4:	mov	x20, x0
  406ce8:	ldp	x21, x22, [sp, #32]
  406cec:	b	406cb4 <tigetstr@plt+0x4784>
  406cf0:	mov	x0, x19
  406cf4:	bl	402230 <strdup@plt>
  406cf8:	mov	x20, x0
  406cfc:	ldp	x21, x22, [sp, #32]
  406d00:	b	406cb4 <tigetstr@plt+0x4784>
  406d04:	ldp	x21, x22, [sp, #32]
  406d08:	ldp	x23, x24, [sp, #48]
  406d0c:	b	406cb4 <tigetstr@plt+0x4784>
  406d10:	ldp	x21, x22, [sp, #32]
  406d14:	ldp	x23, x24, [sp, #48]
  406d18:	b	406cb4 <tigetstr@plt+0x4784>
  406d1c:	stp	x29, x30, [sp, #-32]!
  406d20:	mov	x29, sp
  406d24:	stp	x19, x20, [sp, #16]
  406d28:	mov	x20, x0
  406d2c:	mov	x19, x1
  406d30:	mov	x2, #0x0                   	// #0
  406d34:	cbz	x1, 406d44 <tigetstr@plt+0x4814>
  406d38:	mov	x0, x1
  406d3c:	bl	401f50 <strlen@plt>
  406d40:	mov	x2, x0
  406d44:	mov	x1, x19
  406d48:	mov	x0, x20
  406d4c:	bl	406c2c <tigetstr@plt+0x46fc>
  406d50:	ldp	x19, x20, [sp, #16]
  406d54:	ldp	x29, x30, [sp], #32
  406d58:	ret
  406d5c:	stp	x29, x30, [sp, #-288]!
  406d60:	mov	x29, sp
  406d64:	str	x19, [sp, #16]
  406d68:	mov	x19, x0
  406d6c:	str	x2, [sp, #240]
  406d70:	str	x3, [sp, #248]
  406d74:	str	x4, [sp, #256]
  406d78:	str	x5, [sp, #264]
  406d7c:	str	x6, [sp, #272]
  406d80:	str	x7, [sp, #280]
  406d84:	str	q0, [sp, #112]
  406d88:	str	q1, [sp, #128]
  406d8c:	str	q2, [sp, #144]
  406d90:	str	q3, [sp, #160]
  406d94:	str	q4, [sp, #176]
  406d98:	str	q5, [sp, #192]
  406d9c:	str	q6, [sp, #208]
  406da0:	str	q7, [sp, #224]
  406da4:	add	x0, sp, #0x120
  406da8:	str	x0, [sp, #80]
  406dac:	str	x0, [sp, #88]
  406db0:	add	x0, sp, #0xf0
  406db4:	str	x0, [sp, #96]
  406db8:	mov	w0, #0xffffffd0            	// #-48
  406dbc:	str	w0, [sp, #104]
  406dc0:	mov	w0, #0xffffff80            	// #-128
  406dc4:	str	w0, [sp, #108]
  406dc8:	ldp	x2, x3, [sp, #80]
  406dcc:	stp	x2, x3, [sp, #32]
  406dd0:	ldp	x2, x3, [sp, #96]
  406dd4:	stp	x2, x3, [sp, #48]
  406dd8:	add	x2, sp, #0x20
  406ddc:	add	x0, sp, #0x48
  406de0:	bl	402380 <vasprintf@plt>
  406de4:	tbnz	w0, #31, 406e14 <tigetstr@plt+0x48e4>
  406de8:	sxtw	x2, w0
  406dec:	ldr	x1, [sp, #72]
  406df0:	mov	x0, x19
  406df4:	bl	406c2c <tigetstr@plt+0x46fc>
  406df8:	mov	x19, x0
  406dfc:	ldr	x0, [sp, #72]
  406e00:	bl	402330 <free@plt>
  406e04:	mov	x0, x19
  406e08:	ldr	x19, [sp, #16]
  406e0c:	ldp	x29, x30, [sp], #288
  406e10:	ret
  406e14:	mov	x19, #0x0                   	// #0
  406e18:	b	406e04 <tigetstr@plt+0x48d4>
  406e1c:	stp	x29, x30, [sp, #-80]!
  406e20:	mov	x29, sp
  406e24:	stp	x19, x20, [sp, #16]
  406e28:	stp	x21, x22, [sp, #32]
  406e2c:	mov	x19, x0
  406e30:	ldr	x21, [x0]
  406e34:	ldrsb	w0, [x21]
  406e38:	cbz	w0, 406f6c <tigetstr@plt+0x4a3c>
  406e3c:	stp	x23, x24, [sp, #48]
  406e40:	mov	x24, x1
  406e44:	mov	x22, x2
  406e48:	mov	w23, w3
  406e4c:	mov	x1, x2
  406e50:	mov	x0, x21
  406e54:	bl	4023a0 <strspn@plt>
  406e58:	add	x20, x21, x0
  406e5c:	ldrsb	w21, [x21, x0]
  406e60:	cbz	w21, 406ed8 <tigetstr@plt+0x49a8>
  406e64:	cbz	w23, 406f3c <tigetstr@plt+0x4a0c>
  406e68:	mov	w1, w21
  406e6c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  406e70:	add	x0, x0, #0x298
  406e74:	bl	4023b0 <strchr@plt>
  406e78:	cbz	x0, 406ef8 <tigetstr@plt+0x49c8>
  406e7c:	strb	w21, [sp, #72]
  406e80:	strb	wzr, [sp, #73]
  406e84:	add	x23, x20, #0x1
  406e88:	add	x1, sp, #0x48
  406e8c:	mov	x0, x23
  406e90:	bl	405368 <tigetstr@plt+0x2e38>
  406e94:	str	x0, [x24]
  406e98:	add	x1, x20, x0
  406e9c:	ldrsb	w1, [x1, #1]
  406ea0:	cmp	w1, #0x0
  406ea4:	ccmp	w21, w1, #0x0, ne  // ne = any
  406ea8:	b.ne	406ee8 <tigetstr@plt+0x49b8>  // b.any
  406eac:	add	x0, x0, #0x2
  406eb0:	add	x21, x20, x0
  406eb4:	ldrsb	w1, [x20, x0]
  406eb8:	cbz	w1, 406ec8 <tigetstr@plt+0x4998>
  406ebc:	mov	x0, x22
  406ec0:	bl	4023b0 <strchr@plt>
  406ec4:	cbz	x0, 406ee8 <tigetstr@plt+0x49b8>
  406ec8:	str	x21, [x19]
  406ecc:	mov	x20, x23
  406ed0:	ldp	x23, x24, [sp, #48]
  406ed4:	b	406f58 <tigetstr@plt+0x4a28>
  406ed8:	str	x20, [x19]
  406edc:	mov	x20, #0x0                   	// #0
  406ee0:	ldp	x23, x24, [sp, #48]
  406ee4:	b	406f58 <tigetstr@plt+0x4a28>
  406ee8:	str	x20, [x19]
  406eec:	mov	x20, #0x0                   	// #0
  406ef0:	ldp	x23, x24, [sp, #48]
  406ef4:	b	406f58 <tigetstr@plt+0x4a28>
  406ef8:	mov	x1, x22
  406efc:	mov	x0, x20
  406f00:	bl	405368 <tigetstr@plt+0x2e38>
  406f04:	str	x0, [x24]
  406f08:	add	x21, x20, x0
  406f0c:	ldrsb	w1, [x20, x0]
  406f10:	cbz	w1, 406f20 <tigetstr@plt+0x49f0>
  406f14:	mov	x0, x22
  406f18:	bl	4023b0 <strchr@plt>
  406f1c:	cbz	x0, 406f2c <tigetstr@plt+0x49fc>
  406f20:	str	x21, [x19]
  406f24:	ldp	x23, x24, [sp, #48]
  406f28:	b	406f58 <tigetstr@plt+0x4a28>
  406f2c:	str	x20, [x19]
  406f30:	mov	x20, x0
  406f34:	ldp	x23, x24, [sp, #48]
  406f38:	b	406f58 <tigetstr@plt+0x4a28>
  406f3c:	mov	x1, x22
  406f40:	mov	x0, x20
  406f44:	bl	402460 <strcspn@plt>
  406f48:	str	x0, [x24]
  406f4c:	add	x0, x20, x0
  406f50:	str	x0, [x19]
  406f54:	ldp	x23, x24, [sp, #48]
  406f58:	mov	x0, x20
  406f5c:	ldp	x19, x20, [sp, #16]
  406f60:	ldp	x21, x22, [sp, #32]
  406f64:	ldp	x29, x30, [sp], #80
  406f68:	ret
  406f6c:	mov	x20, #0x0                   	// #0
  406f70:	b	406f58 <tigetstr@plt+0x4a28>
  406f74:	stp	x29, x30, [sp, #-32]!
  406f78:	mov	x29, sp
  406f7c:	str	x19, [sp, #16]
  406f80:	mov	x19, x0
  406f84:	mov	x0, x19
  406f88:	bl	4021a0 <fgetc@plt>
  406f8c:	cmn	w0, #0x1
  406f90:	b.eq	406fa4 <tigetstr@plt+0x4a74>  // b.none
  406f94:	cmp	w0, #0xa
  406f98:	b.ne	406f84 <tigetstr@plt+0x4a54>  // b.any
  406f9c:	mov	w0, #0x0                   	// #0
  406fa0:	b	406fa8 <tigetstr@plt+0x4a78>
  406fa4:	mov	w0, #0x1                   	// #1
  406fa8:	ldr	x19, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #32
  406fb0:	ret
  406fb4:	stp	x29, x30, [sp, #-144]!
  406fb8:	mov	x29, sp
  406fbc:	stp	x19, x20, [sp, #16]
  406fc0:	stp	x21, x22, [sp, #32]
  406fc4:	stp	x23, x24, [sp, #48]
  406fc8:	stp	x25, x26, [sp, #64]
  406fcc:	stp	x27, x28, [sp, #80]
  406fd0:	str	x1, [sp, #120]
  406fd4:	cbz	x0, 407014 <tigetstr@plt+0x4ae4>
  406fd8:	mov	x19, x0
  406fdc:	ldr	x0, [sp, #120]
  406fe0:	cbz	x0, 407034 <tigetstr@plt+0x4b04>
  406fe4:	mov	w20, #0x0                   	// #0
  406fe8:	str	xzr, [sp, #104]
  406fec:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  406ff0:	add	x0, x0, #0x2c0
  406ff4:	str	x0, [sp, #96]
  406ff8:	add	x0, sp, #0x88
  406ffc:	str	x0, [sp, #112]
  407000:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  407004:	add	x28, x0, #0x9c8
  407008:	mov	x27, #0xcccccccccccccccc    	// #-3689348814741910324
  40700c:	movk	x27, #0xcccd
  407010:	b	407168 <tigetstr@plt+0x4c38>
  407014:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  407018:	add	x3, x3, #0x590
  40701c:	mov	w2, #0x4d                  	// #77
  407020:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407024:	add	x1, x1, #0x2a0
  407028:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40702c:	add	x0, x0, #0x2b0
  407030:	bl	402490 <__assert_fail@plt>
  407034:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  407038:	add	x3, x3, #0x590
  40703c:	mov	w2, #0x4e                  	// #78
  407040:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407044:	add	x1, x1, #0x2a0
  407048:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40704c:	add	x0, x0, #0x2b8
  407050:	bl	402490 <__assert_fail@plt>
  407054:	mov	w0, #0xffffffea            	// #-22
  407058:	cbz	w20, 4071fc <tigetstr@plt+0x4ccc>
  40705c:	ldr	x0, [sp, #120]
  407060:	ldr	x1, [sp, #104]
  407064:	str	x1, [x0]
  407068:	mov	w0, #0x0                   	// #0
  40706c:	b	4071fc <tigetstr@plt+0x4ccc>
  407070:	neg	w0, w0
  407074:	b	4071fc <tigetstr@plt+0x4ccc>
  407078:	add	x20, x20, #0x1
  40707c:	str	wzr, [x19]
  407080:	mov	w2, #0xa                   	// #10
  407084:	ldr	x1, [sp, #112]
  407088:	mov	x0, x20
  40708c:	bl	401fc0 <strtoll@plt>
  407090:	mov	x23, x0
  407094:	ldr	w0, [x19]
  407098:	cmp	w0, #0x0
  40709c:	b.gt	4070b8 <tigetstr@plt+0x4b88>
  4070a0:	tbnz	x23, #63, 4070c8 <tigetstr@plt+0x4b98>
  4070a4:	ldr	x24, [sp, #136]
  4070a8:	cmp	x24, x20
  4070ac:	b.eq	4070d0 <tigetstr@plt+0x4ba0>  // b.none
  4070b0:	sub	w24, w24, w20
  4070b4:	b	4071d0 <tigetstr@plt+0x4ca0>
  4070b8:	neg	w0, w0
  4070bc:	b	4071fc <tigetstr@plt+0x4ccc>
  4070c0:	mov	w0, #0xffffffde            	// #-34
  4070c4:	b	4071fc <tigetstr@plt+0x4ccc>
  4070c8:	mov	w0, #0xffffffde            	// #-34
  4070cc:	b	4071fc <tigetstr@plt+0x4ccc>
  4070d0:	mov	w0, #0xffffffea            	// #-22
  4070d4:	b	4071fc <tigetstr@plt+0x4ccc>
  4070d8:	mov	w0, #0xffffffea            	// #-22
  4070dc:	b	4071fc <tigetstr@plt+0x4ccc>
  4070e0:	mov	w0, #0xffffffea            	// #-22
  4070e4:	b	4071fc <tigetstr@plt+0x4ccc>
  4070e8:	add	w21, w21, #0x1
  4070ec:	add	x22, x22, #0x10
  4070f0:	cmp	w21, #0x1c
  4070f4:	b.eq	4071f8 <tigetstr@plt+0x4cc8>  // b.none
  4070f8:	ldr	x20, [x22]
  4070fc:	cbz	x20, 4070e8 <tigetstr@plt+0x4bb8>
  407100:	mov	x0, x20
  407104:	bl	401f50 <strlen@plt>
  407108:	mov	x19, x0
  40710c:	cbz	x0, 4070e8 <tigetstr@plt+0x4bb8>
  407110:	mov	x2, x0
  407114:	mov	x1, x20
  407118:	mov	x0, x25
  40711c:	bl	402170 <strncmp@plt>
  407120:	cbnz	w0, 4070e8 <tigetstr@plt+0x4bb8>
  407124:	ubfiz	x0, x21, #4, #32
  407128:	add	x0, x28, x0
  40712c:	ldr	x0, [x0, #8]
  407130:	mul	x23, x23, x0
  407134:	cbz	w24, 407148 <tigetstr@plt+0x4c18>
  407138:	umulh	x23, x23, x27
  40713c:	lsr	x23, x23, #3
  407140:	subs	w24, w24, #0x1
  407144:	b.ne	407138 <tigetstr@plt+0x4c08>  // b.any
  407148:	madd	x23, x26, x0, x23
  40714c:	ldr	x0, [sp, #104]
  407150:	add	x0, x0, x23
  407154:	str	x0, [sp, #104]
  407158:	add	x19, x25, x19
  40715c:	cmp	w21, #0x1b
  407160:	b.hi	4070e0 <tigetstr@plt+0x4bb0>  // b.pmore
  407164:	mov	w20, #0x1                   	// #1
  407168:	ldr	x1, [sp, #96]
  40716c:	mov	x0, x19
  407170:	bl	4023a0 <strspn@plt>
  407174:	add	x21, x19, x0
  407178:	ldrsb	w0, [x19, x0]
  40717c:	cbz	w0, 407054 <tigetstr@plt+0x4b24>
  407180:	bl	4024a0 <__errno_location@plt>
  407184:	mov	x19, x0
  407188:	str	wzr, [x0]
  40718c:	mov	w2, #0xa                   	// #10
  407190:	ldr	x1, [sp, #112]
  407194:	mov	x0, x21
  407198:	bl	401fc0 <strtoll@plt>
  40719c:	mov	x26, x0
  4071a0:	ldr	w0, [x19]
  4071a4:	cmp	w0, #0x0
  4071a8:	b.gt	407070 <tigetstr@plt+0x4b40>
  4071ac:	tbnz	x26, #63, 4070c0 <tigetstr@plt+0x4b90>
  4071b0:	ldr	x20, [sp, #136]
  4071b4:	ldrsb	w0, [x20]
  4071b8:	cmp	w0, #0x2e
  4071bc:	b.eq	407078 <tigetstr@plt+0x4b48>  // b.none
  4071c0:	cmp	x20, x21
  4071c4:	b.eq	4070d8 <tigetstr@plt+0x4ba8>  // b.none
  4071c8:	mov	w24, #0x0                   	// #0
  4071cc:	mov	x23, #0x0                   	// #0
  4071d0:	ldr	x25, [sp, #136]
  4071d4:	ldr	x1, [sp, #96]
  4071d8:	mov	x0, x25
  4071dc:	bl	4023a0 <strspn@plt>
  4071e0:	add	x25, x25, x0
  4071e4:	str	x25, [sp, #136]
  4071e8:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4071ec:	add	x22, x0, #0x9c8
  4071f0:	mov	w21, #0x0                   	// #0
  4071f4:	b	4070f8 <tigetstr@plt+0x4bc8>
  4071f8:	mov	w0, #0xffffffea            	// #-22
  4071fc:	ldp	x19, x20, [sp, #16]
  407200:	ldp	x21, x22, [sp, #32]
  407204:	ldp	x23, x24, [sp, #48]
  407208:	ldp	x25, x26, [sp, #64]
  40720c:	ldp	x27, x28, [sp, #80]
  407210:	ldp	x29, x30, [sp], #144
  407214:	ret
  407218:	stp	x29, x30, [sp, #-208]!
  40721c:	mov	x29, sp
  407220:	str	xzr, [sp, #80]
  407224:	str	xzr, [sp, #72]
  407228:	cbz	x0, 407328 <tigetstr@plt+0x4df8>
  40722c:	stp	x19, x20, [sp, #16]
  407230:	mov	x19, x0
  407234:	mov	x20, x1
  407238:	cbz	x1, 407358 <tigetstr@plt+0x4e28>
  40723c:	mov	x0, #0x0                   	// #0
  407240:	bl	402130 <time@plt>
  407244:	str	x0, [sp, #88]
  407248:	add	x1, sp, #0x98
  40724c:	add	x0, sp, #0x58
  407250:	bl	402000 <localtime_r@plt>
  407254:	mov	w0, #0xffffffff            	// #-1
  407258:	str	w0, [sp, #184]
  40725c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407260:	add	x1, x1, #0x2c8
  407264:	mov	x0, x19
  407268:	bl	4022f0 <strcmp@plt>
  40726c:	cbz	w0, 407390 <tigetstr@plt+0x4e60>
  407270:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407274:	add	x1, x1, #0x2d0
  407278:	mov	x0, x19
  40727c:	bl	4022f0 <strcmp@plt>
  407280:	cbz	w0, 407384 <tigetstr@plt+0x4e54>
  407284:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407288:	add	x1, x1, #0x2d8
  40728c:	mov	x0, x19
  407290:	bl	4022f0 <strcmp@plt>
  407294:	cbz	w0, 4073a8 <tigetstr@plt+0x4e78>
  407298:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  40729c:	add	x1, x1, #0x2e8
  4072a0:	mov	x0, x19
  4072a4:	bl	4022f0 <strcmp@plt>
  4072a8:	cbz	w0, 4073c4 <tigetstr@plt+0x4e94>
  4072ac:	ldrsb	w0, [x19]
  4072b0:	cmp	w0, #0x2b
  4072b4:	b.eq	4073e0 <tigetstr@plt+0x4eb0>  // b.none
  4072b8:	cmp	w0, #0x2d
  4072bc:	b.eq	4073f8 <tigetstr@plt+0x4ec8>  // b.none
  4072c0:	stp	x21, x22, [sp, #32]
  4072c4:	mov	x0, x19
  4072c8:	bl	401f50 <strlen@plt>
  4072cc:	cmp	x0, #0x3
  4072d0:	b.ls	407420 <tigetstr@plt+0x4ef0>  // b.plast
  4072d4:	sub	x21, x0, #0x4
  4072d8:	mov	x2, #0x4                   	// #4
  4072dc:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4072e0:	add	x1, x1, #0x2f8
  4072e4:	add	x0, x19, x21
  4072e8:	bl	4022c0 <memcmp@plt>
  4072ec:	cbnz	w0, 407410 <tigetstr@plt+0x4ee0>
  4072f0:	mov	x1, x21
  4072f4:	mov	x0, x19
  4072f8:	bl	402390 <strndup@plt>
  4072fc:	mov	x21, x0
  407300:	cbz	x0, 40780c <tigetstr@plt+0x52dc>
  407304:	add	x1, sp, #0x48
  407308:	mov	x0, x21
  40730c:	bl	406fb4 <tigetstr@plt+0x4a84>
  407310:	mov	w19, w0
  407314:	mov	x0, x21
  407318:	bl	402330 <free@plt>
  40731c:	tbnz	w19, #31, 407418 <tigetstr@plt+0x4ee8>
  407320:	ldp	x21, x22, [sp, #32]
  407324:	b	407390 <tigetstr@plt+0x4e60>
  407328:	stp	x19, x20, [sp, #16]
  40732c:	stp	x21, x22, [sp, #32]
  407330:	stp	x23, x24, [sp, #48]
  407334:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  407338:	add	x3, x3, #0x590
  40733c:	add	x3, x3, #0x10
  407340:	mov	w2, #0xc4                  	// #196
  407344:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407348:	add	x1, x1, #0x2a0
  40734c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  407350:	add	x0, x0, #0x2b0
  407354:	bl	402490 <__assert_fail@plt>
  407358:	stp	x21, x22, [sp, #32]
  40735c:	stp	x23, x24, [sp, #48]
  407360:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  407364:	add	x3, x3, #0x590
  407368:	add	x3, x3, #0x10
  40736c:	mov	w2, #0xc5                  	// #197
  407370:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407374:	add	x1, x1, #0x2a0
  407378:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40737c:	add	x0, x0, #0x2b8
  407380:	bl	402490 <__assert_fail@plt>
  407384:	str	wzr, [sp, #160]
  407388:	str	wzr, [sp, #156]
  40738c:	str	wzr, [sp, #152]
  407390:	add	x0, sp, #0x98
  407394:	bl	402280 <mktime@plt>
  407398:	mov	w19, #0xffffffea            	// #-22
  40739c:	cmn	x0, #0x1
  4073a0:	b.eq	407780 <tigetstr@plt+0x5250>  // b.none
  4073a4:	b	407758 <tigetstr@plt+0x5228>
  4073a8:	ldr	w0, [sp, #164]
  4073ac:	sub	w0, w0, #0x1
  4073b0:	str	w0, [sp, #164]
  4073b4:	str	wzr, [sp, #160]
  4073b8:	str	wzr, [sp, #156]
  4073bc:	str	wzr, [sp, #152]
  4073c0:	b	407390 <tigetstr@plt+0x4e60>
  4073c4:	ldr	w0, [sp, #164]
  4073c8:	add	w0, w0, #0x1
  4073cc:	str	w0, [sp, #164]
  4073d0:	str	wzr, [sp, #160]
  4073d4:	str	wzr, [sp, #156]
  4073d8:	str	wzr, [sp, #152]
  4073dc:	b	407390 <tigetstr@plt+0x4e60>
  4073e0:	add	x1, sp, #0x50
  4073e4:	add	x0, x19, #0x1
  4073e8:	bl	406fb4 <tigetstr@plt+0x4a84>
  4073ec:	mov	w19, w0
  4073f0:	tbz	w0, #31, 407390 <tigetstr@plt+0x4e60>
  4073f4:	b	407780 <tigetstr@plt+0x5250>
  4073f8:	add	x1, sp, #0x48
  4073fc:	add	x0, x19, #0x1
  407400:	bl	406fb4 <tigetstr@plt+0x4a84>
  407404:	mov	w19, w0
  407408:	tbz	w0, #31, 407390 <tigetstr@plt+0x4e60>
  40740c:	b	407780 <tigetstr@plt+0x5250>
  407410:	stp	x23, x24, [sp, #48]
  407414:	b	407424 <tigetstr@plt+0x4ef4>
  407418:	ldp	x21, x22, [sp, #32]
  40741c:	b	407780 <tigetstr@plt+0x5250>
  407420:	stp	x23, x24, [sp, #48]
  407424:	adrp	x21, 41c000 <tigetstr@plt+0x19ad0>
  407428:	add	x21, x21, #0x9c8
  40742c:	add	x21, x21, #0x1c0
  407430:	mov	w24, #0x0                   	// #0
  407434:	b	407448 <tigetstr@plt+0x4f18>
  407438:	add	w24, w24, #0x1
  40743c:	add	x21, x21, #0x10
  407440:	cmp	w24, #0xe
  407444:	b.eq	407724 <tigetstr@plt+0x51f4>  // b.none
  407448:	ldr	x23, [x21]
  40744c:	cbz	x23, 407438 <tigetstr@plt+0x4f08>
  407450:	mov	x0, x23
  407454:	bl	401f50 <strlen@plt>
  407458:	mov	x22, x0
  40745c:	cbz	x0, 407438 <tigetstr@plt+0x4f08>
  407460:	mov	x2, x0
  407464:	mov	x1, x23
  407468:	mov	x0, x19
  40746c:	bl	402370 <strncasecmp@plt>
  407470:	cbnz	w0, 407438 <tigetstr@plt+0x4f08>
  407474:	ldrsb	w0, [x19, x22]
  407478:	cmp	w0, #0x20
  40747c:	b.ne	407438 <tigetstr@plt+0x4f08>  // b.any
  407480:	ubfiz	x24, x24, #4, #32
  407484:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  407488:	add	x0, x0, #0x9c8
  40748c:	add	x24, x0, x24
  407490:	ldr	w21, [x24, #456]
  407494:	add	x22, x22, #0x1
  407498:	add	x19, x19, x22
  40749c:	ldp	x0, x1, [sp, #152]
  4074a0:	stp	x0, x1, [sp, #96]
  4074a4:	ldp	x0, x1, [sp, #168]
  4074a8:	stp	x0, x1, [sp, #112]
  4074ac:	ldp	x0, x1, [sp, #184]
  4074b0:	stp	x0, x1, [sp, #128]
  4074b4:	ldr	x0, [sp, #200]
  4074b8:	str	x0, [sp, #144]
  4074bc:	add	x2, sp, #0x98
  4074c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4074c4:	add	x1, x1, #0x300
  4074c8:	mov	x0, x19
  4074cc:	bl	4020a0 <strptime@plt>
  4074d0:	cbz	x0, 4074dc <tigetstr@plt+0x4fac>
  4074d4:	ldrsb	w0, [x0]
  4074d8:	cbz	w0, 407730 <tigetstr@plt+0x5200>
  4074dc:	ldp	x0, x1, [sp, #96]
  4074e0:	stp	x0, x1, [sp, #152]
  4074e4:	ldp	x0, x1, [sp, #112]
  4074e8:	stp	x0, x1, [sp, #168]
  4074ec:	ldp	x0, x1, [sp, #128]
  4074f0:	stp	x0, x1, [sp, #184]
  4074f4:	ldr	x0, [sp, #144]
  4074f8:	str	x0, [sp, #200]
  4074fc:	add	x2, sp, #0x98
  407500:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407504:	add	x1, x1, #0x318
  407508:	mov	x0, x19
  40750c:	bl	4020a0 <strptime@plt>
  407510:	cbz	x0, 40751c <tigetstr@plt+0x4fec>
  407514:	ldrsb	w0, [x0]
  407518:	cbz	w0, 407730 <tigetstr@plt+0x5200>
  40751c:	ldp	x0, x1, [sp, #96]
  407520:	stp	x0, x1, [sp, #152]
  407524:	ldp	x0, x1, [sp, #112]
  407528:	stp	x0, x1, [sp, #168]
  40752c:	ldp	x0, x1, [sp, #128]
  407530:	stp	x0, x1, [sp, #184]
  407534:	ldr	x0, [sp, #144]
  407538:	str	x0, [sp, #200]
  40753c:	add	x2, sp, #0x98
  407540:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407544:	add	x1, x1, #0x330
  407548:	mov	x0, x19
  40754c:	bl	4020a0 <strptime@plt>
  407550:	cbz	x0, 40755c <tigetstr@plt+0x502c>
  407554:	ldrsb	w0, [x0]
  407558:	cbz	w0, 407730 <tigetstr@plt+0x5200>
  40755c:	ldp	x0, x1, [sp, #96]
  407560:	stp	x0, x1, [sp, #152]
  407564:	ldp	x0, x1, [sp, #112]
  407568:	stp	x0, x1, [sp, #168]
  40756c:	ldp	x0, x1, [sp, #128]
  407570:	stp	x0, x1, [sp, #184]
  407574:	ldr	x0, [sp, #144]
  407578:	str	x0, [sp, #200]
  40757c:	add	x2, sp, #0x98
  407580:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407584:	add	x1, x1, #0x348
  407588:	mov	x0, x19
  40758c:	bl	4020a0 <strptime@plt>
  407590:	cbz	x0, 40759c <tigetstr@plt+0x506c>
  407594:	ldrsb	w0, [x0]
  407598:	cbz	w0, 40772c <tigetstr@plt+0x51fc>
  40759c:	ldp	x0, x1, [sp, #96]
  4075a0:	stp	x0, x1, [sp, #152]
  4075a4:	ldp	x0, x1, [sp, #112]
  4075a8:	stp	x0, x1, [sp, #168]
  4075ac:	ldp	x0, x1, [sp, #128]
  4075b0:	stp	x0, x1, [sp, #184]
  4075b4:	ldr	x0, [sp, #144]
  4075b8:	str	x0, [sp, #200]
  4075bc:	add	x2, sp, #0x98
  4075c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4075c4:	add	x1, x1, #0x358
  4075c8:	mov	x0, x19
  4075cc:	bl	4020a0 <strptime@plt>
  4075d0:	cbz	x0, 4075dc <tigetstr@plt+0x50ac>
  4075d4:	ldrsb	w0, [x0]
  4075d8:	cbz	w0, 407790 <tigetstr@plt+0x5260>
  4075dc:	ldp	x0, x1, [sp, #96]
  4075e0:	stp	x0, x1, [sp, #152]
  4075e4:	ldp	x0, x1, [sp, #112]
  4075e8:	stp	x0, x1, [sp, #168]
  4075ec:	ldp	x0, x1, [sp, #128]
  4075f0:	stp	x0, x1, [sp, #184]
  4075f4:	ldr	x0, [sp, #144]
  4075f8:	str	x0, [sp, #200]
  4075fc:	add	x2, sp, #0x98
  407600:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407604:	add	x1, x1, #0x368
  407608:	mov	x0, x19
  40760c:	bl	4020a0 <strptime@plt>
  407610:	cbz	x0, 40761c <tigetstr@plt+0x50ec>
  407614:	ldrsb	w0, [x0]
  407618:	cbz	w0, 407798 <tigetstr@plt+0x5268>
  40761c:	ldp	x0, x1, [sp, #96]
  407620:	stp	x0, x1, [sp, #152]
  407624:	ldp	x0, x1, [sp, #112]
  407628:	stp	x0, x1, [sp, #168]
  40762c:	ldp	x0, x1, [sp, #128]
  407630:	stp	x0, x1, [sp, #184]
  407634:	ldr	x0, [sp, #144]
  407638:	str	x0, [sp, #200]
  40763c:	add	x2, sp, #0x98
  407640:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407644:	add	x1, x1, #0x378
  407648:	mov	x0, x19
  40764c:	bl	4020a0 <strptime@plt>
  407650:	cbz	x0, 40765c <tigetstr@plt+0x512c>
  407654:	ldrsb	w0, [x0]
  407658:	cbz	w0, 4077a8 <tigetstr@plt+0x5278>
  40765c:	ldp	x0, x1, [sp, #96]
  407660:	stp	x0, x1, [sp, #152]
  407664:	ldp	x0, x1, [sp, #112]
  407668:	stp	x0, x1, [sp, #168]
  40766c:	ldp	x0, x1, [sp, #128]
  407670:	stp	x0, x1, [sp, #184]
  407674:	ldr	x0, [sp, #144]
  407678:	str	x0, [sp, #200]
  40767c:	add	x2, sp, #0x98
  407680:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407684:	add	x1, x1, #0x388
  407688:	mov	x0, x19
  40768c:	bl	4020a0 <strptime@plt>
  407690:	cbz	x0, 40769c <tigetstr@plt+0x516c>
  407694:	ldrsb	w0, [x0]
  407698:	cbz	w0, 407730 <tigetstr@plt+0x5200>
  40769c:	ldp	x0, x1, [sp, #96]
  4076a0:	stp	x0, x1, [sp, #152]
  4076a4:	ldp	x0, x1, [sp, #112]
  4076a8:	stp	x0, x1, [sp, #168]
  4076ac:	ldp	x0, x1, [sp, #128]
  4076b0:	stp	x0, x1, [sp, #184]
  4076b4:	ldr	x0, [sp, #144]
  4076b8:	str	x0, [sp, #200]
  4076bc:	add	x2, sp, #0x98
  4076c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4076c4:	add	x1, x1, #0x398
  4076c8:	mov	x0, x19
  4076cc:	bl	4020a0 <strptime@plt>
  4076d0:	cbz	x0, 4076dc <tigetstr@plt+0x51ac>
  4076d4:	ldrsb	w0, [x0]
  4076d8:	cbz	w0, 4077b8 <tigetstr@plt+0x5288>
  4076dc:	ldp	x0, x1, [sp, #96]
  4076e0:	stp	x0, x1, [sp, #152]
  4076e4:	ldp	x0, x1, [sp, #112]
  4076e8:	stp	x0, x1, [sp, #168]
  4076ec:	ldp	x0, x1, [sp, #128]
  4076f0:	stp	x0, x1, [sp, #184]
  4076f4:	ldr	x0, [sp, #144]
  4076f8:	str	x0, [sp, #200]
  4076fc:	add	x2, sp, #0x98
  407700:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407704:	add	x1, x1, #0x3a0
  407708:	mov	x0, x19
  40770c:	bl	4020a0 <strptime@plt>
  407710:	cbz	x0, 4077cc <tigetstr@plt+0x529c>
  407714:	ldrsb	w0, [x0]
  407718:	cbnz	w0, 4077dc <tigetstr@plt+0x52ac>
  40771c:	str	wzr, [sp, #152]
  407720:	b	407730 <tigetstr@plt+0x5200>
  407724:	mov	w21, #0xffffffff            	// #-1
  407728:	b	40749c <tigetstr@plt+0x4f6c>
  40772c:	str	wzr, [sp, #152]
  407730:	add	x0, sp, #0x98
  407734:	bl	402280 <mktime@plt>
  407738:	cmn	x0, #0x1
  40773c:	b.eq	4077ec <tigetstr@plt+0x52bc>  // b.none
  407740:	tbnz	w21, #31, 4077c0 <tigetstr@plt+0x5290>
  407744:	ldr	w1, [sp, #176]
  407748:	cmp	w1, w21
  40774c:	b.ne	4077fc <tigetstr@plt+0x52cc>  // b.any
  407750:	ldp	x21, x22, [sp, #32]
  407754:	ldp	x23, x24, [sp, #48]
  407758:	mov	x2, #0x4240                	// #16960
  40775c:	movk	x2, #0xf, lsl #16
  407760:	ldr	x1, [sp, #80]
  407764:	madd	x0, x0, x2, x1
  407768:	ldr	x2, [sp, #72]
  40776c:	sub	x1, x0, x2
  407770:	cmp	x2, x0
  407774:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  407778:	str	x0, [x20]
  40777c:	mov	w19, #0x0                   	// #0
  407780:	mov	w0, w19
  407784:	ldp	x19, x20, [sp, #16]
  407788:	ldp	x29, x30, [sp], #208
  40778c:	ret
  407790:	str	wzr, [sp, #152]
  407794:	b	407730 <tigetstr@plt+0x5200>
  407798:	str	wzr, [sp, #160]
  40779c:	str	wzr, [sp, #156]
  4077a0:	str	wzr, [sp, #152]
  4077a4:	b	407730 <tigetstr@plt+0x5200>
  4077a8:	str	wzr, [sp, #160]
  4077ac:	str	wzr, [sp, #156]
  4077b0:	str	wzr, [sp, #152]
  4077b4:	b	407730 <tigetstr@plt+0x5200>
  4077b8:	str	wzr, [sp, #152]
  4077bc:	b	407730 <tigetstr@plt+0x5200>
  4077c0:	ldp	x21, x22, [sp, #32]
  4077c4:	ldp	x23, x24, [sp, #48]
  4077c8:	b	407758 <tigetstr@plt+0x5228>
  4077cc:	mov	w19, #0xffffffea            	// #-22
  4077d0:	ldp	x21, x22, [sp, #32]
  4077d4:	ldp	x23, x24, [sp, #48]
  4077d8:	b	407780 <tigetstr@plt+0x5250>
  4077dc:	mov	w19, #0xffffffea            	// #-22
  4077e0:	ldp	x21, x22, [sp, #32]
  4077e4:	ldp	x23, x24, [sp, #48]
  4077e8:	b	407780 <tigetstr@plt+0x5250>
  4077ec:	mov	w19, #0xffffffea            	// #-22
  4077f0:	ldp	x21, x22, [sp, #32]
  4077f4:	ldp	x23, x24, [sp, #48]
  4077f8:	b	407780 <tigetstr@plt+0x5250>
  4077fc:	mov	w19, #0xffffffea            	// #-22
  407800:	ldp	x21, x22, [sp, #32]
  407804:	ldp	x23, x24, [sp, #48]
  407808:	b	407780 <tigetstr@plt+0x5250>
  40780c:	mov	w19, #0xfffffff4            	// #-12
  407810:	ldp	x21, x22, [sp, #32]
  407814:	b	407780 <tigetstr@plt+0x5250>
  407818:	ldr	w1, [x0, #32]
  40781c:	tbnz	w1, #31, 407828 <tigetstr@plt+0x52f8>
  407820:	ldr	w0, [x0, #40]
  407824:	ret
  407828:	mov	w0, #0x0                   	// #0
  40782c:	b	407824 <tigetstr@plt+0x52f4>
  407830:	stp	x29, x30, [sp, #-64]!
  407834:	mov	x29, sp
  407838:	stp	x19, x20, [sp, #16]
  40783c:	stp	x21, x22, [sp, #32]
  407840:	str	x23, [sp, #48]
  407844:	mov	x22, x0
  407848:	mov	x23, x1
  40784c:	mov	w19, w2
  407850:	mov	x21, x3
  407854:	mov	x20, x4
  407858:	tbnz	w19, #0, 407890 <tigetstr@plt+0x5360>
  40785c:	and	w0, w19, #0x3
  407860:	cmp	w0, #0x3
  407864:	b.eq	4078d4 <tigetstr@plt+0x53a4>  // b.none
  407868:	tbnz	w19, #1, 4078f4 <tigetstr@plt+0x53c4>
  40786c:	tbnz	w19, #3, 407930 <tigetstr@plt+0x5400>
  407870:	tbnz	w19, #4, 407964 <tigetstr@plt+0x5434>
  407874:	and	w0, w19, #0x4
  407878:	tbnz	w19, #2, 407998 <tigetstr@plt+0x5468>
  40787c:	ldp	x19, x20, [sp, #16]
  407880:	ldp	x21, x22, [sp, #32]
  407884:	ldr	x23, [sp, #48]
  407888:	ldp	x29, x30, [sp], #64
  40788c:	ret
  407890:	ldr	w4, [x0, #16]
  407894:	ldrsw	x3, [x0, #20]
  407898:	ldr	w5, [x0, #12]
  40789c:	add	w4, w4, #0x1
  4078a0:	add	x3, x3, #0x76c
  4078a4:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  4078a8:	add	x2, x2, #0x3b0
  4078ac:	mov	x1, x20
  4078b0:	mov	x0, x21
  4078b4:	bl	4020b0 <snprintf@plt>
  4078b8:	tbnz	w0, #31, 407a08 <tigetstr@plt+0x54d8>
  4078bc:	sxtw	x1, w0
  4078c0:	cmp	x20, w0, sxtw
  4078c4:	b.cc	407a08 <tigetstr@plt+0x54d8>  // b.lo, b.ul, b.last
  4078c8:	sub	x20, x20, x1
  4078cc:	add	x21, x21, x1
  4078d0:	b	40785c <tigetstr@plt+0x532c>
  4078d4:	cbz	x20, 407a08 <tigetstr@plt+0x54d8>
  4078d8:	tst	x19, #0x20
  4078dc:	mov	w0, #0x54                  	// #84
  4078e0:	mov	w1, #0x20                  	// #32
  4078e4:	csel	w0, w0, w1, ne  // ne = any
  4078e8:	strb	w0, [x21], #1
  4078ec:	sub	x20, x20, #0x1
  4078f0:	b	407868 <tigetstr@plt+0x5338>
  4078f4:	ldr	w5, [x22]
  4078f8:	ldr	w4, [x22, #4]
  4078fc:	ldr	w3, [x22, #8]
  407900:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  407904:	add	x2, x2, #0x3c0
  407908:	mov	x1, x20
  40790c:	mov	x0, x21
  407910:	bl	4020b0 <snprintf@plt>
  407914:	tbnz	w0, #31, 407a08 <tigetstr@plt+0x54d8>
  407918:	sxtw	x1, w0
  40791c:	cmp	x20, w0, sxtw
  407920:	b.cc	407a08 <tigetstr@plt+0x54d8>  // b.lo, b.ul, b.last
  407924:	sub	x20, x20, x1
  407928:	add	x21, x21, x1
  40792c:	b	40786c <tigetstr@plt+0x533c>
  407930:	mov	x3, x23
  407934:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  407938:	add	x2, x2, #0x3d0
  40793c:	mov	x1, x20
  407940:	mov	x0, x21
  407944:	bl	4020b0 <snprintf@plt>
  407948:	tbnz	w0, #31, 407a08 <tigetstr@plt+0x54d8>
  40794c:	sxtw	x1, w0
  407950:	cmp	x20, w0, sxtw
  407954:	b.cc	407a08 <tigetstr@plt+0x54d8>  // b.lo, b.ul, b.last
  407958:	sub	x20, x20, x1
  40795c:	add	x21, x21, x1
  407960:	b	407874 <tigetstr@plt+0x5344>
  407964:	mov	x3, x23
  407968:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  40796c:	add	x2, x2, #0x3d8
  407970:	mov	x1, x20
  407974:	mov	x0, x21
  407978:	bl	4020b0 <snprintf@plt>
  40797c:	tbnz	w0, #31, 407a08 <tigetstr@plt+0x54d8>
  407980:	sxtw	x1, w0
  407984:	cmp	x20, w0, sxtw
  407988:	b.cc	407a08 <tigetstr@plt+0x54d8>  // b.lo, b.ul, b.last
  40798c:	sub	x20, x20, x1
  407990:	add	x21, x21, x1
  407994:	b	407874 <tigetstr@plt+0x5344>
  407998:	mov	x0, x22
  40799c:	bl	407818 <tigetstr@plt+0x52e8>
  4079a0:	mov	w1, #0x8889                	// #34953
  4079a4:	movk	w1, #0x8888, lsl #16
  4079a8:	smull	x4, w0, w1
  4079ac:	lsr	x4, x4, #32
  4079b0:	add	w4, w0, w4
  4079b4:	asr	w4, w4, #5
  4079b8:	sub	w4, w4, w0, asr #31
  4079bc:	smull	x3, w4, w1
  4079c0:	lsr	x3, x3, #32
  4079c4:	add	w3, w4, w3
  4079c8:	asr	w3, w3, #5
  4079cc:	sub	w3, w3, w4, asr #31
  4079d0:	lsl	w0, w3, #4
  4079d4:	sub	w0, w0, w3
  4079d8:	subs	w4, w4, w0, lsl #2
  4079dc:	cneg	w4, w4, mi  // mi = first
  4079e0:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  4079e4:	add	x2, x2, #0x3e0
  4079e8:	mov	x1, x20
  4079ec:	mov	x0, x21
  4079f0:	bl	4020b0 <snprintf@plt>
  4079f4:	mov	w1, w0
  4079f8:	tbnz	w0, #31, 407a08 <tigetstr@plt+0x54d8>
  4079fc:	mov	w0, #0x0                   	// #0
  407a00:	cmp	x20, w1, sxtw
  407a04:	b.cs	40787c <tigetstr@plt+0x534c>  // b.hs, b.nlast
  407a08:	mov	w2, #0x5                   	// #5
  407a0c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407a10:	add	x1, x1, #0x3f0
  407a14:	mov	x0, #0x0                   	// #0
  407a18:	bl	402410 <dcgettext@plt>
  407a1c:	bl	4023e0 <warnx@plt>
  407a20:	mov	w0, #0xffffffff            	// #-1
  407a24:	b	40787c <tigetstr@plt+0x534c>
  407a28:	stp	x29, x30, [sp, #-112]!
  407a2c:	mov	x29, sp
  407a30:	stp	x19, x20, [sp, #16]
  407a34:	stp	x21, x22, [sp, #32]
  407a38:	mov	x19, x0
  407a3c:	mov	w20, w1
  407a40:	mov	x21, x2
  407a44:	mov	x22, x3
  407a48:	tbz	w20, #6, 407a80 <tigetstr@plt+0x5550>
  407a4c:	add	x1, sp, #0x38
  407a50:	bl	4021d0 <gmtime_r@plt>
  407a54:	cbz	x0, 407a8c <tigetstr@plt+0x555c>
  407a58:	mov	x4, x22
  407a5c:	mov	x3, x21
  407a60:	mov	w2, w20
  407a64:	ldr	x1, [x19, #8]
  407a68:	add	x0, sp, #0x38
  407a6c:	bl	407830 <tigetstr@plt+0x5300>
  407a70:	ldp	x19, x20, [sp, #16]
  407a74:	ldp	x21, x22, [sp, #32]
  407a78:	ldp	x29, x30, [sp], #112
  407a7c:	ret
  407a80:	add	x1, sp, #0x38
  407a84:	bl	402000 <localtime_r@plt>
  407a88:	b	407a54 <tigetstr@plt+0x5524>
  407a8c:	mov	w2, #0x5                   	// #5
  407a90:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407a94:	add	x1, x1, #0x418
  407a98:	mov	x0, #0x0                   	// #0
  407a9c:	bl	402410 <dcgettext@plt>
  407aa0:	ldr	x1, [x19]
  407aa4:	bl	4023e0 <warnx@plt>
  407aa8:	mov	w0, #0xffffffff            	// #-1
  407aac:	b	407a70 <tigetstr@plt+0x5540>
  407ab0:	stp	x29, x30, [sp, #-16]!
  407ab4:	mov	x29, sp
  407ab8:	mov	x4, x3
  407abc:	mov	x3, x2
  407ac0:	mov	w2, w1
  407ac4:	mov	x1, #0x0                   	// #0
  407ac8:	bl	407830 <tigetstr@plt+0x5300>
  407acc:	ldp	x29, x30, [sp], #16
  407ad0:	ret
  407ad4:	stp	x29, x30, [sp, #-112]!
  407ad8:	mov	x29, sp
  407adc:	stp	x19, x20, [sp, #16]
  407ae0:	stp	x21, x22, [sp, #32]
  407ae4:	mov	x20, x0
  407ae8:	mov	w19, w1
  407aec:	mov	x21, x2
  407af0:	mov	x22, x3
  407af4:	tbz	w19, #6, 407b2c <tigetstr@plt+0x55fc>
  407af8:	add	x1, sp, #0x38
  407afc:	bl	4021d0 <gmtime_r@plt>
  407b00:	cbz	x0, 407b38 <tigetstr@plt+0x5608>
  407b04:	mov	x4, x22
  407b08:	mov	x3, x21
  407b0c:	mov	w2, w19
  407b10:	mov	x1, #0x0                   	// #0
  407b14:	add	x0, sp, #0x38
  407b18:	bl	407830 <tigetstr@plt+0x5300>
  407b1c:	ldp	x19, x20, [sp, #16]
  407b20:	ldp	x21, x22, [sp, #32]
  407b24:	ldp	x29, x30, [sp], #112
  407b28:	ret
  407b2c:	add	x1, sp, #0x38
  407b30:	bl	402000 <localtime_r@plt>
  407b34:	b	407b00 <tigetstr@plt+0x55d0>
  407b38:	mov	w2, #0x5                   	// #5
  407b3c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407b40:	add	x1, x1, #0x418
  407b44:	mov	x0, #0x0                   	// #0
  407b48:	bl	402410 <dcgettext@plt>
  407b4c:	mov	x1, x20
  407b50:	bl	4023e0 <warnx@plt>
  407b54:	mov	w0, #0xffffffff            	// #-1
  407b58:	b	407b1c <tigetstr@plt+0x55ec>
  407b5c:	stp	x29, x30, [sp, #-176]!
  407b60:	mov	x29, sp
  407b64:	stp	x19, x20, [sp, #16]
  407b68:	stp	x21, x22, [sp, #32]
  407b6c:	str	x23, [sp, #48]
  407b70:	mov	x21, x0
  407b74:	mov	x19, x1
  407b78:	mov	w23, w2
  407b7c:	mov	x22, x3
  407b80:	mov	x20, x4
  407b84:	ldr	x0, [x1]
  407b88:	cbz	x0, 407be4 <tigetstr@plt+0x56b4>
  407b8c:	add	x1, sp, #0x78
  407b90:	mov	x0, x21
  407b94:	bl	402000 <localtime_r@plt>
  407b98:	add	x1, sp, #0x40
  407b9c:	mov	x0, x19
  407ba0:	bl	402000 <localtime_r@plt>
  407ba4:	ldr	w1, [sp, #92]
  407ba8:	ldr	w0, [sp, #148]
  407bac:	cmp	w1, w0
  407bb0:	b.eq	407bf4 <tigetstr@plt+0x56c4>  // b.none
  407bb4:	ldr	w1, [sp, #140]
  407bb8:	ldr	w0, [sp, #84]
  407bbc:	cmp	w1, w0
  407bc0:	b.ne	407c04 <tigetstr@plt+0x56d4>  // b.any
  407bc4:	tbz	w23, #1, 407c64 <tigetstr@plt+0x5734>
  407bc8:	add	x3, sp, #0x78
  407bcc:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  407bd0:	add	x2, x2, #0x448
  407bd4:	mov	x1, x20
  407bd8:	mov	x0, x22
  407bdc:	bl	402050 <strftime@plt>
  407be0:	b	407c1c <tigetstr@plt+0x56ec>
  407be4:	mov	x1, #0x0                   	// #0
  407be8:	mov	x0, x19
  407bec:	bl	4021c0 <gettimeofday@plt>
  407bf0:	b	407b8c <tigetstr@plt+0x565c>
  407bf4:	ldr	w1, [sp, #140]
  407bf8:	ldr	w0, [sp, #84]
  407bfc:	cmp	w1, w0
  407c00:	b.eq	407c38 <tigetstr@plt+0x5708>  // b.none
  407c04:	add	x3, sp, #0x78
  407c08:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  407c0c:	add	x2, x2, #0x460
  407c10:	mov	x1, x20
  407c14:	mov	x0, x22
  407c18:	bl	402050 <strftime@plt>
  407c1c:	cmp	w0, #0x0
  407c20:	csetm	w0, le
  407c24:	ldp	x19, x20, [sp, #16]
  407c28:	ldp	x21, x22, [sp, #32]
  407c2c:	ldr	x23, [sp, #48]
  407c30:	ldp	x29, x30, [sp], #176
  407c34:	ret
  407c38:	ldr	w4, [sp, #124]
  407c3c:	ldr	w3, [sp, #128]
  407c40:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  407c44:	add	x2, x2, #0x438
  407c48:	mov	x1, x20
  407c4c:	mov	x0, x22
  407c50:	bl	4020b0 <snprintf@plt>
  407c54:	tbnz	w0, #31, 407c80 <tigetstr@plt+0x5750>
  407c58:	cmp	x20, w0, sxtw
  407c5c:	csetm	w0, cc  // cc = lo, ul, last
  407c60:	b	407c24 <tigetstr@plt+0x56f4>
  407c64:	add	x3, sp, #0x78
  407c68:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  407c6c:	add	x2, x2, #0x458
  407c70:	mov	x1, x20
  407c74:	mov	x0, x22
  407c78:	bl	402050 <strftime@plt>
  407c7c:	b	407c1c <tigetstr@plt+0x56ec>
  407c80:	mov	w0, #0xffffffff            	// #-1
  407c84:	b	407c24 <tigetstr@plt+0x56f4>
  407c88:	stp	x29, x30, [sp, #-48]!
  407c8c:	mov	x29, sp
  407c90:	bl	4024b0 <getenv@plt>
  407c94:	cbz	x0, 407d08 <tigetstr@plt+0x57d8>
  407c98:	stp	x19, x20, [sp, #16]
  407c9c:	mov	x19, x0
  407ca0:	str	xzr, [sp, #40]
  407ca4:	bl	4024a0 <__errno_location@plt>
  407ca8:	mov	x20, x0
  407cac:	str	wzr, [x0]
  407cb0:	mov	w2, #0xa                   	// #10
  407cb4:	add	x1, sp, #0x28
  407cb8:	mov	x0, x19
  407cbc:	bl	402320 <strtol@plt>
  407cc0:	ldr	w1, [x20]
  407cc4:	cbnz	w1, 407cfc <tigetstr@plt+0x57cc>
  407cc8:	ldr	x1, [sp, #40]
  407ccc:	cbz	x1, 407cfc <tigetstr@plt+0x57cc>
  407cd0:	ldrsb	w2, [x1]
  407cd4:	cmp	w2, #0x0
  407cd8:	ccmp	x1, x19, #0x0, eq  // eq = none
  407cdc:	b.ls	407cfc <tigetstr@plt+0x57cc>  // b.plast
  407ce0:	sub	x2, x0, #0x1
  407ce4:	mov	x1, #0x7ffffffe            	// #2147483646
  407ce8:	cmp	x2, x1
  407cec:	b.hi	407cfc <tigetstr@plt+0x57cc>  // b.pmore
  407cf0:	ldp	x19, x20, [sp, #16]
  407cf4:	ldp	x29, x30, [sp], #48
  407cf8:	ret
  407cfc:	mov	w0, #0xffffffff            	// #-1
  407d00:	ldp	x19, x20, [sp, #16]
  407d04:	b	407cf4 <tigetstr@plt+0x57c4>
  407d08:	mov	w0, #0xffffffff            	// #-1
  407d0c:	b	407cf4 <tigetstr@plt+0x57c4>
  407d10:	stp	x29, x30, [sp, #-64]!
  407d14:	mov	x29, sp
  407d18:	stp	x19, x20, [sp, #16]
  407d1c:	str	x21, [sp, #32]
  407d20:	mov	x19, x0
  407d24:	mov	x20, x1
  407d28:	add	x2, sp, #0x38
  407d2c:	mov	x1, #0x5413                	// #21523
  407d30:	mov	w0, #0x1                   	// #1
  407d34:	bl	402500 <ioctl@plt>
  407d38:	cbnz	w0, 407d88 <tigetstr@plt+0x5858>
  407d3c:	ldrh	w0, [sp, #58]
  407d40:	ldrh	w21, [sp, #56]
  407d44:	cbz	x19, 407d50 <tigetstr@plt+0x5820>
  407d48:	cbz	w0, 407d78 <tigetstr@plt+0x5848>
  407d4c:	str	w0, [x19]
  407d50:	cbz	x20, 407d60 <tigetstr@plt+0x5830>
  407d54:	cmp	w21, #0x0
  407d58:	b.le	407d90 <tigetstr@plt+0x5860>
  407d5c:	str	w21, [x20]
  407d60:	mov	w0, #0x0                   	// #0
  407d64:	ldp	x19, x20, [sp, #16]
  407d68:	ldr	x21, [sp, #32]
  407d6c:	ldp	x29, x30, [sp], #64
  407d70:	ret
  407d74:	mov	w21, #0x0                   	// #0
  407d78:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  407d7c:	add	x0, x0, #0x5b0
  407d80:	bl	407c88 <tigetstr@plt+0x5758>
  407d84:	b	407d4c <tigetstr@plt+0x581c>
  407d88:	cbnz	x19, 407d74 <tigetstr@plt+0x5844>
  407d8c:	cbz	x20, 407d60 <tigetstr@plt+0x5830>
  407d90:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  407d94:	add	x0, x0, #0x5b8
  407d98:	bl	407c88 <tigetstr@plt+0x5758>
  407d9c:	mov	w21, w0
  407da0:	b	407d5c <tigetstr@plt+0x582c>
  407da4:	stp	x29, x30, [sp, #-48]!
  407da8:	mov	x29, sp
  407dac:	str	x19, [sp, #16]
  407db0:	mov	w19, w0
  407db4:	str	wzr, [sp, #44]
  407db8:	mov	x1, #0x0                   	// #0
  407dbc:	add	x0, sp, #0x2c
  407dc0:	bl	407d10 <tigetstr@plt+0x57e0>
  407dc4:	ldr	w0, [sp, #44]
  407dc8:	cmp	w0, #0x0
  407dcc:	csel	w0, w0, w19, gt
  407dd0:	ldr	x19, [sp, #16]
  407dd4:	ldp	x29, x30, [sp], #48
  407dd8:	ret
  407ddc:	stp	x29, x30, [sp, #-16]!
  407de0:	mov	x29, sp
  407de4:	mov	w0, #0x0                   	// #0
  407de8:	bl	4023f0 <isatty@plt>
  407dec:	mov	w1, #0x0                   	// #0
  407df0:	cbz	w0, 407e00 <tigetstr@plt+0x58d0>
  407df4:	mov	w0, w1
  407df8:	ldp	x29, x30, [sp], #16
  407dfc:	ret
  407e00:	mov	w0, #0x1                   	// #1
  407e04:	bl	4023f0 <isatty@plt>
  407e08:	mov	w1, #0x1                   	// #1
  407e0c:	cbnz	w0, 407df4 <tigetstr@plt+0x58c4>
  407e10:	mov	w0, #0x2                   	// #2
  407e14:	bl	4023f0 <isatty@plt>
  407e18:	cmp	w0, #0x0
  407e1c:	mov	w1, #0xffffffea            	// #-22
  407e20:	mov	w0, #0x2                   	// #2
  407e24:	csel	w1, w1, w0, eq  // eq = none
  407e28:	b	407df4 <tigetstr@plt+0x58c4>
  407e2c:	stp	x29, x30, [sp, #-48]!
  407e30:	mov	x29, sp
  407e34:	stp	x19, x20, [sp, #16]
  407e38:	stp	x21, x22, [sp, #32]
  407e3c:	mov	x22, x0
  407e40:	mov	x19, x1
  407e44:	mov	x21, x2
  407e48:	cbz	x1, 407e50 <tigetstr@plt+0x5920>
  407e4c:	str	xzr, [x1]
  407e50:	cbz	x22, 407e58 <tigetstr@plt+0x5928>
  407e54:	str	xzr, [x22]
  407e58:	cbz	x21, 407e60 <tigetstr@plt+0x5930>
  407e5c:	str	xzr, [x21]
  407e60:	bl	407ddc <tigetstr@plt+0x58ac>
  407e64:	tbnz	w0, #31, 407eec <tigetstr@plt+0x59bc>
  407e68:	bl	401ff0 <ttyname@plt>
  407e6c:	mov	x20, x0
  407e70:	cbz	x0, 407efc <tigetstr@plt+0x59cc>
  407e74:	cbz	x22, 407e7c <tigetstr@plt+0x594c>
  407e78:	str	x0, [x22]
  407e7c:	orr	x1, x19, x21
  407e80:	mov	w0, #0x0                   	// #0
  407e84:	cbz	x1, 407eec <tigetstr@plt+0x59bc>
  407e88:	mov	x2, #0x5                   	// #5
  407e8c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  407e90:	add	x1, x1, #0x5c0
  407e94:	mov	x0, x20
  407e98:	bl	402170 <strncmp@plt>
  407e9c:	add	x1, x20, #0x5
  407ea0:	cmp	w0, #0x0
  407ea4:	csel	x20, x1, x20, eq  // eq = none
  407ea8:	cbz	x19, 407eb0 <tigetstr@plt+0x5980>
  407eac:	str	x20, [x19]
  407eb0:	mov	w0, #0x0                   	// #0
  407eb4:	cbnz	x21, 407ec0 <tigetstr@plt+0x5990>
  407eb8:	b	407eec <tigetstr@plt+0x59bc>
  407ebc:	add	x20, x20, #0x1
  407ec0:	ldrsb	w19, [x20]
  407ec4:	cbz	w19, 407ee8 <tigetstr@plt+0x59b8>
  407ec8:	bl	402310 <__ctype_b_loc@plt>
  407ecc:	sxtb	x19, w19
  407ed0:	ldr	x0, [x0]
  407ed4:	ldrh	w0, [x0, x19, lsl #1]
  407ed8:	tbz	w0, #11, 407ebc <tigetstr@plt+0x598c>
  407edc:	str	x20, [x21]
  407ee0:	mov	w0, #0x0                   	// #0
  407ee4:	b	407eec <tigetstr@plt+0x59bc>
  407ee8:	mov	w0, #0x0                   	// #0
  407eec:	ldp	x19, x20, [sp, #16]
  407ef0:	ldp	x21, x22, [sp, #32]
  407ef4:	ldp	x29, x30, [sp], #48
  407ef8:	ret
  407efc:	mov	w0, #0xffffffff            	// #-1
  407f00:	b	407eec <tigetstr@plt+0x59bc>
  407f04:	stp	x29, x30, [sp, #-32]!
  407f08:	mov	x29, sp
  407f0c:	str	x19, [sp, #16]
  407f10:	mov	x19, x0
  407f14:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  407f18:	add	x0, x0, #0x708
  407f1c:	bl	4024b0 <getenv@plt>
  407f20:	str	x0, [x19]
  407f24:	cmp	x0, #0x0
  407f28:	mov	w0, #0xffffffea            	// #-22
  407f2c:	csel	w0, w0, wzr, ne  // ne = any
  407f30:	ldr	x19, [sp, #16]
  407f34:	ldp	x29, x30, [sp], #32
  407f38:	ret
  407f3c:	stp	x29, x30, [sp, #-288]!
  407f40:	mov	x29, sp
  407f44:	str	x19, [sp, #16]
  407f48:	str	x1, [sp, #232]
  407f4c:	str	x2, [sp, #240]
  407f50:	str	x3, [sp, #248]
  407f54:	str	x4, [sp, #256]
  407f58:	str	x5, [sp, #264]
  407f5c:	str	x6, [sp, #272]
  407f60:	str	x7, [sp, #280]
  407f64:	str	q0, [sp, #96]
  407f68:	str	q1, [sp, #112]
  407f6c:	str	q2, [sp, #128]
  407f70:	str	q3, [sp, #144]
  407f74:	str	q4, [sp, #160]
  407f78:	str	q5, [sp, #176]
  407f7c:	str	q6, [sp, #192]
  407f80:	str	q7, [sp, #208]
  407f84:	add	x1, sp, #0x120
  407f88:	str	x1, [sp, #64]
  407f8c:	str	x1, [sp, #72]
  407f90:	add	x1, sp, #0xe0
  407f94:	str	x1, [sp, #80]
  407f98:	mov	w1, #0xffffffc8            	// #-56
  407f9c:	str	w1, [sp, #88]
  407fa0:	mov	w1, #0xffffff80            	// #-128
  407fa4:	str	w1, [sp, #92]
  407fa8:	ldp	x2, x3, [sp, #64]
  407fac:	stp	x2, x3, [sp, #32]
  407fb0:	ldp	x2, x3, [sp, #80]
  407fb4:	stp	x2, x3, [sp, #48]
  407fb8:	adrp	x19, 41c000 <tigetstr@plt+0x19ad0>
  407fbc:	ldr	x19, [x19, #4048]
  407fc0:	add	x2, sp, #0x20
  407fc4:	mov	x1, x0
  407fc8:	ldr	x0, [x19]
  407fcc:	bl	402470 <vfprintf@plt>
  407fd0:	ldr	x1, [x19]
  407fd4:	mov	w0, #0xa                   	// #10
  407fd8:	bl	402070 <fputc@plt>
  407fdc:	ldr	x19, [sp, #16]
  407fe0:	ldp	x29, x30, [sp], #288
  407fe4:	ret
  407fe8:	stp	x29, x30, [sp, #-48]!
  407fec:	mov	x29, sp
  407ff0:	stp	x19, x20, [sp, #16]
  407ff4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  407ff8:	ldr	w0, [x0, #1296]
  407ffc:	tbnz	w0, #3, 40809c <tigetstr@plt+0x5b6c>
  408000:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408004:	ldr	x0, [x0, #1336]
  408008:	cbz	x0, 408050 <tigetstr@plt+0x5b20>
  40800c:	stp	x21, x22, [sp, #32]
  408010:	mov	x19, #0x0                   	// #0
  408014:	adrp	x21, 41d000 <tigetstr@plt+0x1aad0>
  408018:	add	x21, x21, #0x510
  40801c:	lsl	x22, x19, #4
  408020:	ldr	x0, [x21, #32]
  408024:	ldr	x0, [x0, x22]
  408028:	bl	402330 <free@plt>
  40802c:	ldr	x0, [x21, #32]
  408030:	add	x0, x0, x22
  408034:	ldr	x0, [x0, #8]
  408038:	bl	402330 <free@plt>
  40803c:	add	x19, x19, #0x1
  408040:	ldr	x0, [x21, #40]
  408044:	cmp	x19, x0
  408048:	b.cc	40801c <tigetstr@plt+0x5aec>  // b.lo, b.ul, b.last
  40804c:	ldp	x21, x22, [sp, #32]
  408050:	adrp	x20, 41d000 <tigetstr@plt+0x1aad0>
  408054:	add	x20, x20, #0x510
  408058:	ldr	x0, [x20, #32]
  40805c:	bl	402330 <free@plt>
  408060:	str	xzr, [x20, #32]
  408064:	str	xzr, [x20, #40]
  408068:	str	xzr, [x20, #48]
  40806c:	ldr	x0, [x20, #24]
  408070:	bl	402330 <free@plt>
  408074:	str	xzr, [x20, #24]
  408078:	str	xzr, [x20, #8]
  40807c:	str	xzr, [x20, #16]
  408080:	mov	w0, #0x3                   	// #3
  408084:	str	w0, [x20, #56]
  408088:	str	xzr, [x20, #64]
  40808c:	str	wzr, [x20, #72]
  408090:	ldp	x19, x20, [sp, #16]
  408094:	ldp	x29, x30, [sp], #48
  408098:	ret
  40809c:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4080a0:	ldr	x0, [x0, #4048]
  4080a4:	ldr	x19, [x0]
  4080a8:	bl	402100 <getpid@plt>
  4080ac:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  4080b0:	add	x4, x4, #0x5c8
  4080b4:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  4080b8:	add	x3, x3, #0x5d0
  4080bc:	mov	w2, w0
  4080c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4080c4:	add	x1, x1, #0x5e0
  4080c8:	mov	x0, x19
  4080cc:	bl	4024d0 <fprintf@plt>
  4080d0:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4080d4:	add	x0, x0, #0x5f0
  4080d8:	bl	407f3c <tigetstr@plt+0x5a0c>
  4080dc:	b	408000 <tigetstr@plt+0x5ad0>
  4080e0:	stp	x29, x30, [sp, #-16]!
  4080e4:	mov	x29, sp
  4080e8:	ldr	x1, [x1]
  4080ec:	ldr	x0, [x0]
  4080f0:	bl	4022f0 <strcmp@plt>
  4080f4:	ldp	x29, x30, [sp], #16
  4080f8:	ret
  4080fc:	mov	x12, #0x1090                	// #4240
  408100:	sub	sp, sp, x12
  408104:	stp	x29, x30, [sp]
  408108:	mov	x29, sp
  40810c:	stp	x19, x20, [sp, #16]
  408110:	stp	x25, x26, [sp, #64]
  408114:	mov	x25, x0
  408118:	mov	x19, x1
  40811c:	str	x1, [sp, #104]
  408120:	stp	xzr, xzr, [sp, #144]
  408124:	mov	x2, #0xff0                 	// #4080
  408128:	mov	w1, #0x0                   	// #0
  40812c:	add	x0, sp, #0xa0
  408130:	bl	4021b0 <memset@plt>
  408134:	cmp	x19, #0x0
  408138:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  40813c:	b.eq	408564 <tigetstr@plt+0x6034>  // b.none
  408140:	ldr	x0, [x25]
  408144:	cbz	x0, 40856c <tigetstr@plt+0x603c>
  408148:	ldrsb	w0, [x0]
  40814c:	cbz	w0, 408574 <tigetstr@plt+0x6044>
  408150:	stp	x23, x24, [sp, #48]
  408154:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408158:	ldr	w0, [x0, #1296]
  40815c:	tbnz	w0, #2, 4082a0 <tigetstr@plt+0x5d70>
  408160:	ldr	x0, [sp, #104]
  408164:	bl	402040 <opendir@plt>
  408168:	mov	x24, x0
  40816c:	cbz	x0, 4082e8 <tigetstr@plt+0x5db8>
  408170:	stp	x21, x22, [sp, #32]
  408174:	stp	x27, x28, [sp, #80]
  408178:	ldr	x0, [x25]
  40817c:	bl	401f50 <strlen@plt>
  408180:	str	x0, [sp, #120]
  408184:	ldr	x0, [x25, #8]
  408188:	str	xzr, [sp, #112]
  40818c:	cbz	x0, 408198 <tigetstr@plt+0x5c68>
  408190:	bl	401f50 <strlen@plt>
  408194:	str	x0, [sp, #112]
  408198:	adrp	x27, 40a000 <tigetstr@plt+0x7ad0>
  40819c:	add	x27, x27, #0x600
  4081a0:	add	x0, sp, #0x90
  4081a4:	str	x0, [sp, #136]
  4081a8:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4081ac:	ldr	x0, [x0, #4048]
  4081b0:	str	x0, [sp, #128]
  4081b4:	mov	x0, x24
  4081b8:	bl	402210 <readdir@plt>
  4081bc:	cbz	x0, 4084f4 <tigetstr@plt+0x5fc4>
  4081c0:	ldrsb	w1, [x0, #19]
  4081c4:	cmp	w1, #0x2e
  4081c8:	b.eq	4081b4 <tigetstr@plt+0x5c84>  // b.none
  4081cc:	ldrb	w2, [x0, #18]
  4081d0:	and	w3, w2, #0xfffffff7
  4081d4:	tst	w3, #0xff
  4081d8:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4081dc:	b.ne	4081b4 <tigetstr@plt+0x5c84>  // b.any
  4081e0:	add	x19, x0, #0x13
  4081e4:	cbz	w1, 4081b4 <tigetstr@plt+0x5c84>
  4081e8:	mov	x0, x19
  4081ec:	bl	401f50 <strlen@plt>
  4081f0:	cmp	x0, #0x1, lsl #12
  4081f4:	b.hi	4081b4 <tigetstr@plt+0x5c84>  // b.pmore
  4081f8:	mov	w1, #0x2e                  	// #46
  4081fc:	mov	x0, x19
  408200:	bl	402260 <strrchr@plt>
  408204:	cmp	x0, #0x0
  408208:	csinc	x20, x19, x0, eq  // eq = none
  40820c:	mov	x1, x27
  408210:	mov	x0, x20
  408214:	bl	4022f0 <strcmp@plt>
  408218:	mov	w22, w0
  40821c:	cbz	w0, 408300 <tigetstr@plt+0x5dd0>
  408220:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408224:	add	x1, x1, #0x610
  408228:	mov	x0, x20
  40822c:	bl	4022f0 <strcmp@plt>
  408230:	cbz	w0, 4082fc <tigetstr@plt+0x5dcc>
  408234:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408238:	add	x1, x1, #0x608
  40823c:	mov	x0, x20
  408240:	bl	4022f0 <strcmp@plt>
  408244:	mov	w22, #0x2                   	// #2
  408248:	cbz	w0, 408300 <tigetstr@plt+0x5dd0>
  40824c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408250:	ldr	w0, [x0, #1296]
  408254:	tbz	w0, #2, 4081b4 <tigetstr@plt+0x5c84>
  408258:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  40825c:	ldr	x0, [x0, #4048]
  408260:	ldr	x19, [x0]
  408264:	bl	402100 <getpid@plt>
  408268:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  40826c:	add	x4, x4, #0x618
  408270:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408274:	add	x3, x3, #0x5d0
  408278:	mov	w2, w0
  40827c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408280:	add	x1, x1, #0x5e0
  408284:	mov	x0, x19
  408288:	bl	4024d0 <fprintf@plt>
  40828c:	mov	x1, x20
  408290:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408294:	add	x0, x0, #0x638
  408298:	bl	407f3c <tigetstr@plt+0x5a0c>
  40829c:	b	4081b4 <tigetstr@plt+0x5c84>
  4082a0:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4082a4:	ldr	x0, [x0, #4048]
  4082a8:	ldr	x19, [x0]
  4082ac:	bl	402100 <getpid@plt>
  4082b0:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  4082b4:	add	x4, x4, #0x618
  4082b8:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  4082bc:	add	x3, x3, #0x5d0
  4082c0:	mov	w2, w0
  4082c4:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4082c8:	add	x1, x1, #0x5e0
  4082cc:	mov	x0, x19
  4082d0:	bl	4024d0 <fprintf@plt>
  4082d4:	ldr	x1, [sp, #104]
  4082d8:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4082dc:	add	x0, x0, #0x620
  4082e0:	bl	407f3c <tigetstr@plt+0x5a0c>
  4082e4:	b	408160 <tigetstr@plt+0x5c30>
  4082e8:	bl	4024a0 <__errno_location@plt>
  4082ec:	ldr	w19, [x0]
  4082f0:	neg	w19, w19
  4082f4:	ldp	x23, x24, [sp, #48]
  4082f8:	b	408514 <tigetstr@plt+0x5fe4>
  4082fc:	mov	w22, #0x1                   	// #1
  408300:	cmp	x19, x20
  408304:	b.eq	408400 <tigetstr@plt+0x5ed0>  // b.none
  408308:	mov	w1, #0x40                  	// #64
  40830c:	mov	x0, x19
  408310:	bl	4023b0 <strchr@plt>
  408314:	mov	x23, x0
  408318:	cbz	x0, 4083e0 <tigetstr@plt+0x5eb0>
  40831c:	add	x21, x0, #0x1
  408320:	sub	x20, x20, x21
  408324:	sub	x20, x20, #0x1
  408328:	cmp	x19, x0
  40832c:	b.eq	4083ec <tigetstr@plt+0x5ebc>  // b.none
  408330:	mov	x23, x21
  408334:	sub	x21, x21, x19
  408338:	sub	x21, x21, #0x1
  40833c:	cbz	x23, 408418 <tigetstr@plt+0x5ee8>
  408340:	str	x19, [sp, #96]
  408344:	mov	w26, #0x15                  	// #21
  408348:	add	w26, w26, #0xa
  40834c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408350:	ldr	w0, [x0, #1296]
  408354:	tbnz	w0, #2, 408424 <tigetstr@plt+0x5ef4>
  408358:	add	x28, x25, w22, sxtw #2
  40835c:	ldr	w0, [x28, #56]
  408360:	cmp	w0, w26
  408364:	b.gt	4081b4 <tigetstr@plt+0x5c84>
  408368:	cbz	x21, 40838c <tigetstr@plt+0x5e5c>
  40836c:	ldr	x0, [sp, #120]
  408370:	cmp	x0, x21
  408374:	b.ne	4081b4 <tigetstr@plt+0x5c84>  // b.any
  408378:	mov	x2, x21
  40837c:	ldr	x1, [x25]
  408380:	ldr	x0, [sp, #96]
  408384:	bl	402170 <strncmp@plt>
  408388:	cbnz	w0, 4081b4 <tigetstr@plt+0x5c84>
  40838c:	cbz	x20, 4083b4 <tigetstr@plt+0x5e84>
  408390:	ldr	x0, [sp, #112]
  408394:	cmp	x0, #0x0
  408398:	ccmp	x20, x0, #0x0, ne  // ne = any
  40839c:	b.ne	4081b4 <tigetstr@plt+0x5c84>  // b.any
  4083a0:	mov	x2, x0
  4083a4:	ldr	x1, [x25, #8]
  4083a8:	mov	x0, x23
  4083ac:	bl	402170 <strncmp@plt>
  4083b0:	cbnz	w0, 4081b4 <tigetstr@plt+0x5c84>
  4083b4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4083b8:	ldr	w0, [x0, #1296]
  4083bc:	tbnz	w0, #2, 408488 <tigetstr@plt+0x5f58>
  4083c0:	str	w26, [x28, #56]
  4083c4:	cmp	w22, #0x2
  4083c8:	b.ne	4081b4 <tigetstr@plt+0x5c84>  // b.any
  4083cc:	mov	x2, #0x1000                	// #4096
  4083d0:	mov	x1, x19
  4083d4:	ldr	x0, [sp, #136]
  4083d8:	bl	402430 <strncpy@plt>
  4083dc:	b	4081b4 <tigetstr@plt+0x5c84>
  4083e0:	mov	x21, x20
  4083e4:	mov	x20, #0x0                   	// #0
  4083e8:	b	408334 <tigetstr@plt+0x5e04>
  4083ec:	mov	x23, x21
  4083f0:	str	xzr, [sp, #96]
  4083f4:	mov	x21, #0x0                   	// #0
  4083f8:	mov	w26, #0x1                   	// #1
  4083fc:	b	408348 <tigetstr@plt+0x5e18>
  408400:	str	xzr, [sp, #96]
  408404:	mov	x23, #0x0                   	// #0
  408408:	mov	x21, #0x0                   	// #0
  40840c:	mov	x20, #0x0                   	// #0
  408410:	mov	w26, #0x1                   	// #1
  408414:	b	40834c <tigetstr@plt+0x5e1c>
  408418:	str	x19, [sp, #96]
  40841c:	mov	w26, #0x15                  	// #21
  408420:	b	40834c <tigetstr@plt+0x5e1c>
  408424:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  408428:	ldr	x0, [x0, #4048]
  40842c:	ldr	x28, [x0]
  408430:	bl	402100 <getpid@plt>
  408434:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408438:	add	x4, x4, #0x618
  40843c:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408440:	add	x3, x3, #0x5d0
  408444:	mov	w2, w0
  408448:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  40844c:	add	x1, x1, #0x5e0
  408450:	mov	x0, x28
  408454:	bl	4024d0 <fprintf@plt>
  408458:	add	x0, x25, w22, sxtw #2
  40845c:	mov	x7, x23
  408460:	mov	x6, x20
  408464:	ldr	x5, [sp, #96]
  408468:	mov	x4, x21
  40846c:	ldr	w3, [x0, #56]
  408470:	mov	w2, w26
  408474:	mov	x1, x19
  408478:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40847c:	add	x0, x0, #0x650
  408480:	bl	407f3c <tigetstr@plt+0x5a0c>
  408484:	b	408358 <tigetstr@plt+0x5e28>
  408488:	ldr	x0, [sp, #128]
  40848c:	ldr	x20, [x0]
  408490:	bl	402100 <getpid@plt>
  408494:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408498:	add	x4, x4, #0x618
  40849c:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  4084a0:	add	x3, x3, #0x5d0
  4084a4:	mov	w2, w0
  4084a8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4084ac:	add	x1, x1, #0x5e0
  4084b0:	mov	x0, x20
  4084b4:	bl	4024d0 <fprintf@plt>
  4084b8:	cmp	w22, #0x2
  4084bc:	b.eq	4084e8 <tigetstr@plt+0x5fb8>  // b.none
  4084c0:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4084c4:	add	x1, x1, #0x610
  4084c8:	cmp	w22, #0x0
  4084cc:	csel	x1, x27, x1, eq  // eq = none
  4084d0:	mov	w3, w26
  4084d4:	ldr	w2, [x28, #56]
  4084d8:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4084dc:	add	x0, x0, #0x690
  4084e0:	bl	407f3c <tigetstr@plt+0x5a0c>
  4084e4:	b	4083c0 <tigetstr@plt+0x5e90>
  4084e8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4084ec:	add	x1, x1, #0x608
  4084f0:	b	4084d0 <tigetstr@plt+0x5fa0>
  4084f4:	ldrsb	w0, [sp, #144]
  4084f8:	mov	w19, #0x0                   	// #0
  4084fc:	cbnz	w0, 408530 <tigetstr@plt+0x6000>
  408500:	mov	x0, x24
  408504:	bl	402240 <closedir@plt>
  408508:	ldp	x21, x22, [sp, #32]
  40850c:	ldp	x23, x24, [sp, #48]
  408510:	ldp	x27, x28, [sp, #80]
  408514:	mov	w0, w19
  408518:	ldp	x19, x20, [sp, #16]
  40851c:	ldp	x25, x26, [sp, #64]
  408520:	ldp	x29, x30, [sp]
  408524:	mov	x12, #0x1090                	// #4240
  408528:	add	sp, sp, x12
  40852c:	ret
  408530:	add	x0, sp, #0x1, lsl #12
  408534:	add	x0, x0, #0x30
  408538:	strb	wzr, [x0, #95]
  40853c:	add	x3, sp, #0x90
  408540:	ldr	x2, [sp, #104]
  408544:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408548:	add	x1, x1, #0x6b0
  40854c:	add	x0, x25, #0x10
  408550:	bl	402090 <asprintf@plt>
  408554:	cmp	w0, #0x0
  408558:	mov	w19, #0xfffffff4            	// #-12
  40855c:	csel	w19, w19, wzr, le
  408560:	b	408500 <tigetstr@plt+0x5fd0>
  408564:	mov	w19, #0xffffffea            	// #-22
  408568:	b	408514 <tigetstr@plt+0x5fe4>
  40856c:	mov	w19, #0xffffffea            	// #-22
  408570:	b	408514 <tigetstr@plt+0x5fe4>
  408574:	mov	w19, #0xffffffea            	// #-22
  408578:	b	408514 <tigetstr@plt+0x5fe4>
  40857c:	mov	x12, #0x1020                	// #4128
  408580:	sub	sp, sp, x12
  408584:	stp	x29, x30, [sp]
  408588:	mov	x29, sp
  40858c:	str	x19, [sp, #16]
  408590:	mov	x19, x0
  408594:	adrp	x0, 409000 <tigetstr@plt+0x6ad0>
  408598:	add	x0, x0, #0x708
  40859c:	bl	4024b0 <getenv@plt>
  4085a0:	str	x0, [x19, #8]
  4085a4:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4085a8:	add	x0, x0, #0x6b8
  4085ac:	bl	4024b0 <getenv@plt>
  4085b0:	cbz	x0, 408614 <tigetstr@plt+0x60e4>
  4085b4:	mov	x3, x0
  4085b8:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  4085bc:	add	x2, x2, #0x6c8
  4085c0:	mov	x1, #0x1000                	// #4096
  4085c4:	add	x0, sp, #0x20
  4085c8:	bl	4020b0 <snprintf@plt>
  4085cc:	add	x1, sp, #0x20
  4085d0:	mov	x0, x19
  4085d4:	bl	4080fc <tigetstr@plt+0x5bcc>
  4085d8:	cmn	w0, #0x2
  4085dc:	ccmn	w0, #0xd, #0x4, cc  // cc = lo, ul, last
  4085e0:	b.ne	4085f4 <tigetstr@plt+0x60c4>  // b.any
  4085e4:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4085e8:	add	x1, x1, #0x708
  4085ec:	mov	x0, x19
  4085f0:	bl	4080fc <tigetstr@plt+0x5bcc>
  4085f4:	ldrb	w1, [x19, #52]
  4085f8:	orr	w1, w1, #0x8
  4085fc:	strb	w1, [x19, #52]
  408600:	ldr	x19, [sp, #16]
  408604:	ldp	x29, x30, [sp]
  408608:	mov	x12, #0x1020                	// #4128
  40860c:	add	sp, sp, x12
  408610:	ret
  408614:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408618:	add	x0, x0, #0x6e0
  40861c:	bl	4024b0 <getenv@plt>
  408620:	mov	x3, x0
  408624:	cbz	x0, 4085e4 <tigetstr@plt+0x60b4>
  408628:	adrp	x2, 40a000 <tigetstr@plt+0x7ad0>
  40862c:	add	x2, x2, #0x6e8
  408630:	mov	x1, #0x1000                	// #4096
  408634:	add	x0, sp, #0x20
  408638:	bl	4020b0 <snprintf@plt>
  40863c:	b	4085cc <tigetstr@plt+0x609c>
  408640:	stp	x29, x30, [sp, #-64]!
  408644:	mov	x29, sp
  408648:	stp	x19, x20, [sp, #16]
  40864c:	add	x2, sp, #0x3c
  408650:	mov	w1, #0x1                   	// #1
  408654:	mov	x0, #0x0                   	// #0
  408658:	bl	401fa0 <setupterm@plt>
  40865c:	cbnz	w0, 40866c <tigetstr@plt+0x613c>
  408660:	ldr	w19, [sp, #60]
  408664:	cmp	w19, #0x1
  408668:	b.eq	40868c <tigetstr@plt+0x615c>  // b.none
  40866c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408670:	ldr	w0, [x0, #1296]
  408674:	and	w19, w0, #0x4
  408678:	tbnz	w0, #2, 408700 <tigetstr@plt+0x61d0>
  40867c:	mov	w0, w19
  408680:	ldp	x19, x20, [sp, #16]
  408684:	ldp	x29, x30, [sp], #64
  408688:	ret
  40868c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408690:	add	x0, x0, #0x720
  408694:	bl	4024c0 <tigetnum@plt>
  408698:	mov	w20, w0
  40869c:	cmp	w0, #0x1
  4086a0:	b.le	40866c <tigetstr@plt+0x613c>
  4086a4:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4086a8:	ldr	w0, [x0, #1296]
  4086ac:	tbz	w0, #2, 40867c <tigetstr@plt+0x614c>
  4086b0:	str	x21, [sp, #32]
  4086b4:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4086b8:	ldr	x0, [x0, #4048]
  4086bc:	ldr	x21, [x0]
  4086c0:	bl	402100 <getpid@plt>
  4086c4:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  4086c8:	add	x4, x4, #0x618
  4086cc:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  4086d0:	add	x3, x3, #0x5d0
  4086d4:	mov	w2, w0
  4086d8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4086dc:	add	x1, x1, #0x5e0
  4086e0:	mov	x0, x21
  4086e4:	bl	4024d0 <fprintf@plt>
  4086e8:	mov	w1, w20
  4086ec:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4086f0:	add	x0, x0, #0x728
  4086f4:	bl	407f3c <tigetstr@plt+0x5a0c>
  4086f8:	ldr	x21, [sp, #32]
  4086fc:	b	40867c <tigetstr@plt+0x614c>
  408700:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  408704:	ldr	x0, [x0, #4048]
  408708:	ldr	x19, [x0]
  40870c:	bl	402100 <getpid@plt>
  408710:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408714:	add	x4, x4, #0x618
  408718:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  40871c:	add	x3, x3, #0x5d0
  408720:	mov	w2, w0
  408724:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408728:	add	x1, x1, #0x5e0
  40872c:	mov	x0, x19
  408730:	bl	4024d0 <fprintf@plt>
  408734:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408738:	add	x0, x0, #0x750
  40873c:	bl	407f3c <tigetstr@plt+0x5a0c>
  408740:	mov	w19, #0x0                   	// #0
  408744:	b	40867c <tigetstr@plt+0x614c>
  408748:	mov	x12, #0x2180                	// #8576
  40874c:	sub	sp, sp, x12
  408750:	stp	x29, x30, [sp]
  408754:	mov	x29, sp
  408758:	stp	x19, x20, [sp, #16]
  40875c:	stp	x23, x24, [sp, #48]
  408760:	mov	x23, x0
  408764:	ldrb	w0, [x0, #52]
  408768:	tbz	w0, #3, 4087c8 <tigetstr@plt+0x6298>
  40876c:	ldrb	w0, [x23, #52]
  408770:	orr	w0, w0, #0x4
  408774:	strb	w0, [x23, #52]
  408778:	ldr	x0, [x23, #16]
  40877c:	cbz	x0, 408ccc <tigetstr@plt+0x679c>
  408780:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408784:	ldr	w0, [x0, #1296]
  408788:	tbnz	w0, #3, 4087e8 <tigetstr@plt+0x62b8>
  40878c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408790:	add	x1, x1, #0x790
  408794:	ldr	x0, [x23, #16]
  408798:	bl	402120 <fopen@plt>
  40879c:	mov	x20, x0
  4087a0:	cbz	x0, 408830 <tigetstr@plt+0x6300>
  4087a4:	stp	x21, x22, [sp, #32]
  4087a8:	stp	x25, x26, [sp, #64]
  4087ac:	stp	x27, x28, [sp, #80]
  4087b0:	add	x19, sp, #0x180
  4087b4:	add	x25, sp, #0x70
  4087b8:	add	x26, sp, #0xf8
  4087bc:	adrp	x24, 40a000 <tigetstr@plt+0x7ad0>
  4087c0:	add	x24, x24, #0x798
  4087c4:	b	4088a4 <tigetstr@plt+0x6374>
  4087c8:	mov	x0, x23
  4087cc:	bl	40857c <tigetstr@plt+0x604c>
  4087d0:	mov	w19, w0
  4087d4:	ldrb	w0, [x23, #52]
  4087d8:	orr	w0, w0, #0x4
  4087dc:	strb	w0, [x23, #52]
  4087e0:	cbz	w19, 408778 <tigetstr@plt+0x6248>
  4087e4:	b	408c84 <tigetstr@plt+0x6754>
  4087e8:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4087ec:	ldr	x0, [x0, #4048]
  4087f0:	ldr	x19, [x0]
  4087f4:	bl	402100 <getpid@plt>
  4087f8:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  4087fc:	add	x4, x4, #0x5c8
  408800:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408804:	add	x3, x3, #0x5d0
  408808:	mov	w2, w0
  40880c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408810:	add	x1, x1, #0x5e0
  408814:	mov	x0, x19
  408818:	bl	4024d0 <fprintf@plt>
  40881c:	ldr	x1, [x23, #16]
  408820:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408824:	add	x0, x0, #0x778
  408828:	bl	407f3c <tigetstr@plt+0x5a0c>
  40882c:	b	40878c <tigetstr@plt+0x625c>
  408830:	bl	4024a0 <__errno_location@plt>
  408834:	ldr	w19, [x0]
  408838:	neg	w19, w19
  40883c:	b	408c84 <tigetstr@plt+0x6754>
  408840:	mov	x0, x20
  408844:	bl	4022a0 <feof@plt>
  408848:	cbz	w0, 40885c <tigetstr@plt+0x632c>
  40884c:	mov	x0, x19
  408850:	bl	401f50 <strlen@plt>
  408854:	add	x0, x19, x0
  408858:	b	4088d0 <tigetstr@plt+0x63a0>
  40885c:	bl	4024a0 <__errno_location@plt>
  408860:	ldr	w19, [x0]
  408864:	neg	w19, w19
  408868:	b	408c70 <tigetstr@plt+0x6740>
  40886c:	add	x0, x0, #0x1
  408870:	ldrsb	w1, [x0]
  408874:	sxtb	x2, w1
  408878:	ldrh	w2, [x3, x2, lsl #1]
  40887c:	tbnz	w2, #0, 40886c <tigetstr@plt+0x633c>
  408880:	cmp	w1, #0x23
  408884:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  408888:	b.eq	4088ac <tigetstr@plt+0x637c>  // b.none
  40888c:	mov	x3, x25
  408890:	mov	x2, x26
  408894:	mov	x1, x24
  408898:	bl	402420 <__isoc99_sscanf@plt>
  40889c:	cmp	w0, #0x2
  4088a0:	b.eq	4088e8 <tigetstr@plt+0x63b8>  // b.none
  4088a4:	mov	w21, #0x2000                	// #8192
  4088a8:	mov	w22, #0xa                   	// #10
  4088ac:	mov	x2, x20
  4088b0:	mov	w1, w21
  4088b4:	mov	x0, x19
  4088b8:	bl	4024e0 <fgets@plt>
  4088bc:	cbz	x0, 408c6c <tigetstr@plt+0x673c>
  4088c0:	mov	w1, w22
  4088c4:	mov	x0, x19
  4088c8:	bl	4023b0 <strchr@plt>
  4088cc:	cbz	x0, 408840 <tigetstr@plt+0x6310>
  4088d0:	strb	wzr, [x0]
  4088d4:	bl	402310 <__ctype_b_loc@plt>
  4088d8:	mov	x27, x0
  4088dc:	ldr	x3, [x0]
  4088e0:	add	x0, sp, #0x180
  4088e4:	b	408870 <tigetstr@plt+0x6340>
  4088e8:	ldrsb	w0, [sp, #248]
  4088ec:	cbz	w0, 4088a4 <tigetstr@plt+0x6374>
  4088f0:	ldrsb	w0, [sp, #112]
  4088f4:	cbz	w0, 4088a4 <tigetstr@plt+0x6374>
  4088f8:	str	xzr, [sp, #104]
  4088fc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408900:	ldr	w0, [x0, #1296]
  408904:	tbnz	w0, #3, 408984 <tigetstr@plt+0x6454>
  408908:	str	xzr, [sp, #104]
  40890c:	ldrsb	w0, [sp, #112]
  408910:	cmp	w0, #0x5c
  408914:	b.eq	408928 <tigetstr@plt+0x63f8>  // b.none
  408918:	sxtb	x0, w0
  40891c:	ldr	x1, [x27]
  408920:	ldrh	w0, [x1, x0, lsl #1]
  408924:	tbnz	w0, #10, 4089cc <tigetstr@plt+0x649c>
  408928:	mov	x2, x25
  40892c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408930:	add	x1, x1, #0x7c0
  408934:	add	x0, sp, #0x68
  408938:	bl	402090 <asprintf@plt>
  40893c:	cmp	w0, #0x0
  408940:	b.le	4089e8 <tigetstr@plt+0x64b8>
  408944:	ldr	x2, [sp, #104]
  408948:	mov	x3, x2
  40894c:	cbz	x2, 408b0c <tigetstr@plt+0x65dc>
  408950:	mov	w15, #0x1b                  	// #27
  408954:	mov	w4, #0x5c                  	// #92
  408958:	mov	w14, #0xd                   	// #13
  40895c:	mov	w13, #0x9                   	// #9
  408960:	mov	w12, #0xb                   	// #11
  408964:	mov	w11, #0xc                   	// #12
  408968:	mov	w10, #0xa                   	// #10
  40896c:	mov	w9, #0x20                  	// #32
  408970:	mov	w8, #0x7                   	// #7
  408974:	mov	w7, #0x8                   	// #8
  408978:	mov	w6, #0x3f                  	// #63
  40897c:	mov	w5, #0x23                  	// #35
  408980:	b	408a68 <tigetstr@plt+0x6538>
  408984:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  408988:	ldr	x0, [x0, #4048]
  40898c:	ldr	x21, [x0]
  408990:	bl	402100 <getpid@plt>
  408994:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408998:	add	x4, x4, #0x5c8
  40899c:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  4089a0:	add	x3, x3, #0x5d0
  4089a4:	mov	w2, w0
  4089a8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4089ac:	add	x1, x1, #0x5e0
  4089b0:	mov	x0, x21
  4089b4:	bl	4024d0 <fprintf@plt>
  4089b8:	mov	x1, x26
  4089bc:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4089c0:	add	x0, x0, #0x7b0
  4089c4:	bl	407f3c <tigetstr@plt+0x5a0c>
  4089c8:	b	408908 <tigetstr@plt+0x63d8>
  4089cc:	mov	x0, x25
  4089d0:	bl	4094f4 <tigetstr@plt+0x6fc4>
  4089d4:	cmp	x0, #0x0
  4089d8:	csel	x0, x25, x0, eq  // eq = none
  4089dc:	bl	402230 <strdup@plt>
  4089e0:	str	x0, [sp, #104]
  4089e4:	cbnz	x0, 408b0c <tigetstr@plt+0x65dc>
  4089e8:	mov	w19, #0xfffffff4            	// #-12
  4089ec:	b	408c70 <tigetstr@plt+0x6740>
  4089f0:	strb	w1, [x2], #1
  4089f4:	b	408a64 <tigetstr@plt+0x6534>
  4089f8:	cmp	w1, #0x23
  4089fc:	b.ne	408adc <tigetstr@plt+0x65ac>  // b.any
  408a00:	strb	w5, [x2], #1
  408a04:	b	408a60 <tigetstr@plt+0x6530>
  408a08:	cmp	w1, #0x61
  408a0c:	b.eq	408a5c <tigetstr@plt+0x652c>  // b.none
  408a10:	cmp	w1, #0x62
  408a14:	b.ne	408adc <tigetstr@plt+0x65ac>  // b.any
  408a18:	strb	w7, [x2], #1
  408a1c:	b	408a60 <tigetstr@plt+0x6530>
  408a20:	cmp	w1, #0x72
  408a24:	b.eq	408abc <tigetstr@plt+0x658c>  // b.none
  408a28:	b.le	408a44 <tigetstr@plt+0x6514>
  408a2c:	cmp	w1, #0x74
  408a30:	b.eq	408ac4 <tigetstr@plt+0x6594>  // b.none
  408a34:	cmp	w1, #0x76
  408a38:	b.ne	408adc <tigetstr@plt+0x65ac>  // b.any
  408a3c:	strb	w12, [x2], #1
  408a40:	b	408a60 <tigetstr@plt+0x6530>
  408a44:	cmp	w1, #0x66
  408a48:	b.eq	408ab4 <tigetstr@plt+0x6584>  // b.none
  408a4c:	cmp	w1, #0x6e
  408a50:	b.ne	408adc <tigetstr@plt+0x65ac>  // b.any
  408a54:	strb	w10, [x2], #1
  408a58:	b	408a60 <tigetstr@plt+0x6530>
  408a5c:	strb	w8, [x2], #1
  408a60:	add	x3, x3, #0x1
  408a64:	add	x3, x3, #0x1
  408a68:	ldrsb	w1, [x3]
  408a6c:	cbz	w1, 408af4 <tigetstr@plt+0x65c4>
  408a70:	cmp	w1, #0x5c
  408a74:	b.ne	4089f0 <tigetstr@plt+0x64c0>  // b.any
  408a78:	ldrsb	w1, [x3, #1]
  408a7c:	cmp	w1, #0x65
  408a80:	b.eq	408aac <tigetstr@plt+0x657c>  // b.none
  408a84:	b.gt	408a20 <tigetstr@plt+0x64f0>
  408a88:	cmp	w1, #0x5f
  408a8c:	b.eq	408acc <tigetstr@plt+0x659c>  // b.none
  408a90:	b.gt	408a08 <tigetstr@plt+0x64d8>
  408a94:	cmp	w1, #0x3f
  408a98:	b.eq	408ad4 <tigetstr@plt+0x65a4>  // b.none
  408a9c:	cmp	w1, #0x5c
  408aa0:	b.ne	4089f8 <tigetstr@plt+0x64c8>  // b.any
  408aa4:	strb	w4, [x2], #1
  408aa8:	b	408a60 <tigetstr@plt+0x6530>
  408aac:	strb	w15, [x2], #1
  408ab0:	b	408a60 <tigetstr@plt+0x6530>
  408ab4:	strb	w11, [x2], #1
  408ab8:	b	408a60 <tigetstr@plt+0x6530>
  408abc:	strb	w14, [x2], #1
  408ac0:	b	408a60 <tigetstr@plt+0x6530>
  408ac4:	strb	w13, [x2], #1
  408ac8:	b	408a60 <tigetstr@plt+0x6530>
  408acc:	strb	w9, [x2], #1
  408ad0:	b	408a60 <tigetstr@plt+0x6530>
  408ad4:	strb	w6, [x2], #1
  408ad8:	b	408a60 <tigetstr@plt+0x6530>
  408adc:	mov	x1, x2
  408ae0:	strb	w4, [x1], #2
  408ae4:	ldrsb	w16, [x3, #1]
  408ae8:	strb	w16, [x2, #1]
  408aec:	mov	x2, x1
  408af0:	b	408a60 <tigetstr@plt+0x6530>
  408af4:	cbz	x2, 408b0c <tigetstr@plt+0x65dc>
  408af8:	ldr	x1, [sp, #104]
  408afc:	sub	x1, x2, x1
  408b00:	cmp	x1, w0, sxtw
  408b04:	b.gt	408b68 <tigetstr@plt+0x6638>
  408b08:	strb	wzr, [x2]
  408b0c:	ldr	x0, [sp, #104]
  408b10:	ldrsb	x2, [x0]
  408b14:	ldr	x1, [x27]
  408b18:	ldrh	w1, [x1, x2, lsl #1]
  408b1c:	tbnz	w1, #10, 408b88 <tigetstr@plt+0x6658>
  408b20:	ldr	x0, [x23, #32]
  408b24:	ldr	x1, [x23, #40]
  408b28:	cmp	x0, x1
  408b2c:	b.eq	408c14 <tigetstr@plt+0x66e4>  // b.none
  408b30:	ldr	x21, [x23, #32]
  408b34:	lsl	x21, x21, #4
  408b38:	ldr	x22, [x23, #24]
  408b3c:	add	x27, x22, x21
  408b40:	ldr	x28, [sp, #104]
  408b44:	str	x28, [x27, #8]
  408b48:	mov	x0, x26
  408b4c:	bl	402230 <strdup@plt>
  408b50:	str	x0, [x22, x21]
  408b54:	cbz	x0, 408c3c <tigetstr@plt+0x670c>
  408b58:	ldr	x0, [x23, #32]
  408b5c:	add	x0, x0, #0x1
  408b60:	str	x0, [x23, #32]
  408b64:	b	4088a4 <tigetstr@plt+0x6374>
  408b68:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408b6c:	add	x3, x3, #0x988
  408b70:	mov	w2, #0x1ac                 	// #428
  408b74:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408b78:	add	x1, x1, #0x7c8
  408b7c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408b80:	add	x0, x0, #0x7d8
  408b84:	bl	402490 <__assert_fail@plt>
  408b88:	bl	4094f4 <tigetstr@plt+0x6fc4>
  408b8c:	cbz	x0, 408bac <tigetstr@plt+0x667c>
  408b90:	bl	402230 <strdup@plt>
  408b94:	mov	x21, x0
  408b98:	cbz	x0, 408c5c <tigetstr@plt+0x672c>
  408b9c:	ldr	x0, [sp, #104]
  408ba0:	bl	402330 <free@plt>
  408ba4:	str	x21, [sp, #104]
  408ba8:	b	408b20 <tigetstr@plt+0x65f0>
  408bac:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408bb0:	ldr	w0, [x0, #1296]
  408bb4:	mov	w19, #0xffffffea            	// #-22
  408bb8:	tbnz	w0, #3, 408bc8 <tigetstr@plt+0x6698>
  408bbc:	ldr	x0, [sp, #104]
  408bc0:	bl	402330 <free@plt>
  408bc4:	b	408c70 <tigetstr@plt+0x6740>
  408bc8:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  408bcc:	ldr	x0, [x0, #4048]
  408bd0:	ldr	x19, [x0]
  408bd4:	bl	402100 <getpid@plt>
  408bd8:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408bdc:	add	x4, x4, #0x5c8
  408be0:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408be4:	add	x3, x3, #0x5d0
  408be8:	mov	w2, w0
  408bec:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408bf0:	add	x1, x1, #0x5e0
  408bf4:	mov	x0, x19
  408bf8:	bl	4024d0 <fprintf@plt>
  408bfc:	ldr	x1, [sp, #104]
  408c00:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408c04:	add	x0, x0, #0x7f0
  408c08:	bl	407f3c <tigetstr@plt+0x5a0c>
  408c0c:	mov	w19, #0xffffffea            	// #-22
  408c10:	b	408bbc <tigetstr@plt+0x668c>
  408c14:	add	x0, x0, #0xa
  408c18:	lsl	x1, x0, #4
  408c1c:	ldr	x0, [x23, #24]
  408c20:	bl	402220 <realloc@plt>
  408c24:	cbz	x0, 408c64 <tigetstr@plt+0x6734>
  408c28:	str	x0, [x23, #24]
  408c2c:	ldr	x0, [x23, #32]
  408c30:	add	x0, x0, #0xa
  408c34:	str	x0, [x23, #40]
  408c38:	b	408b30 <tigetstr@plt+0x6600>
  408c3c:	mov	x0, x28
  408c40:	bl	402330 <free@plt>
  408c44:	ldr	x0, [x27]
  408c48:	bl	402330 <free@plt>
  408c4c:	str	xzr, [x27]
  408c50:	str	xzr, [x27, #8]
  408c54:	mov	w19, #0xfffffff4            	// #-12
  408c58:	b	408c70 <tigetstr@plt+0x6740>
  408c5c:	mov	w19, #0xfffffff4            	// #-12
  408c60:	b	408bbc <tigetstr@plt+0x668c>
  408c64:	mov	w19, #0xfffffff4            	// #-12
  408c68:	b	408bbc <tigetstr@plt+0x668c>
  408c6c:	mov	w19, #0x0                   	// #0
  408c70:	mov	x0, x20
  408c74:	bl	4020f0 <fclose@plt>
  408c78:	ldp	x21, x22, [sp, #32]
  408c7c:	ldp	x25, x26, [sp, #64]
  408c80:	ldp	x27, x28, [sp, #80]
  408c84:	ldr	x0, [x23, #32]
  408c88:	cbz	x0, 408cb0 <tigetstr@plt+0x6780>
  408c8c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408c90:	ldr	w0, [x0, #1296]
  408c94:	tbnz	w0, #3, 408cd4 <tigetstr@plt+0x67a4>
  408c98:	adrp	x3, 408000 <tigetstr@plt+0x5ad0>
  408c9c:	add	x3, x3, #0xe0
  408ca0:	mov	x2, #0x10                  	// #16
  408ca4:	ldr	x1, [x23, #32]
  408ca8:	ldr	x0, [x23, #24]
  408cac:	bl	402080 <qsort@plt>
  408cb0:	mov	w0, w19
  408cb4:	ldp	x19, x20, [sp, #16]
  408cb8:	ldp	x23, x24, [sp, #48]
  408cbc:	ldp	x29, x30, [sp]
  408cc0:	mov	x12, #0x2180                	// #8576
  408cc4:	add	sp, sp, x12
  408cc8:	ret
  408ccc:	mov	w19, #0x0                   	// #0
  408cd0:	b	408c84 <tigetstr@plt+0x6754>
  408cd4:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  408cd8:	ldr	x0, [x0, #4048]
  408cdc:	ldr	x20, [x0]
  408ce0:	bl	402100 <getpid@plt>
  408ce4:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408ce8:	add	x4, x4, #0x5c8
  408cec:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408cf0:	add	x3, x3, #0x5d0
  408cf4:	mov	w2, w0
  408cf8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408cfc:	add	x1, x1, #0x5e0
  408d00:	mov	x0, x20
  408d04:	bl	4024d0 <fprintf@plt>
  408d08:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408d0c:	add	x0, x0, #0x810
  408d10:	bl	407f3c <tigetstr@plt+0x5a0c>
  408d14:	b	408c98 <tigetstr@plt+0x6768>
  408d18:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408d1c:	add	x0, x0, #0x510
  408d20:	ldrb	w1, [x0, #60]
  408d24:	orr	w1, w1, #0x2
  408d28:	strb	w1, [x0, #60]
  408d2c:	ret
  408d30:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408d34:	add	x0, x0, #0x510
  408d38:	ldrb	w1, [x0, #60]
  408d3c:	and	w1, w1, #0xfffffffd
  408d40:	strb	w1, [x0, #60]
  408d44:	ret
  408d48:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408d4c:	ldrb	w0, [x0, #1356]
  408d50:	and	w0, w0, #0x1
  408d54:	ret
  408d58:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408d5c:	ldr	w0, [x0, #1352]
  408d60:	ret
  408d64:	adrp	x2, 41d000 <tigetstr@plt+0x1aad0>
  408d68:	ldrb	w2, [x2, #1356]
  408d6c:	and	w2, w2, #0x3
  408d70:	cmp	x0, #0x0
  408d74:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  408d78:	b.eq	408d80 <tigetstr@plt+0x6850>  // b.none
  408d7c:	ret
  408d80:	stp	x29, x30, [sp, #-16]!
  408d84:	mov	x29, sp
  408d88:	bl	401f60 <fputs@plt>
  408d8c:	ldp	x29, x30, [sp], #16
  408d90:	ret
  408d94:	stp	x29, x30, [sp, #-96]!
  408d98:	mov	x29, sp
  408d9c:	stp	x19, x20, [sp, #16]
  408da0:	stp	x21, x22, [sp, #32]
  408da4:	mov	x19, x0
  408da8:	mov	x22, x1
  408dac:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408db0:	ldrb	w0, [x0, #1356]
  408db4:	and	w1, w0, #0x3
  408db8:	cmp	w1, #0x1
  408dbc:	b.ne	408ee0 <tigetstr@plt+0x69b0>  // b.any
  408dc0:	str	xzr, [sp, #88]
  408dc4:	str	x19, [sp, #80]
  408dc8:	cbz	x19, 408eb4 <tigetstr@plt+0x6984>
  408dcc:	ldrsb	w1, [x19]
  408dd0:	cbz	w1, 408eb4 <tigetstr@plt+0x6984>
  408dd4:	tbz	w0, #2, 408e14 <tigetstr@plt+0x68e4>
  408dd8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408ddc:	ldr	x0, [x0, #1336]
  408de0:	cbz	x0, 408eb4 <tigetstr@plt+0x6984>
  408de4:	stp	x23, x24, [sp, #48]
  408de8:	str	x25, [sp, #64]
  408dec:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408df0:	ldr	w0, [x0, #1296]
  408df4:	tbnz	w0, #3, 408e2c <tigetstr@plt+0x68fc>
  408df8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408dfc:	add	x0, x0, #0x510
  408e00:	ldr	x24, [x0, #32]
  408e04:	ldr	x21, [x0, #40]
  408e08:	mov	x20, #0x0                   	// #0
  408e0c:	add	x25, sp, #0x50
  408e10:	b	408e78 <tigetstr@plt+0x6948>
  408e14:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408e18:	add	x0, x0, #0x510
  408e1c:	add	x0, x0, #0x8
  408e20:	bl	408748 <tigetstr@plt+0x6218>
  408e24:	cbz	w0, 408dd8 <tigetstr@plt+0x68a8>
  408e28:	b	408eb4 <tigetstr@plt+0x6984>
  408e2c:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  408e30:	ldr	x0, [x0, #4048]
  408e34:	ldr	x20, [x0]
  408e38:	bl	402100 <getpid@plt>
  408e3c:	adrp	x4, 40a000 <tigetstr@plt+0x7ad0>
  408e40:	add	x4, x4, #0x5c8
  408e44:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  408e48:	add	x3, x3, #0x5d0
  408e4c:	mov	w2, w0
  408e50:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408e54:	add	x1, x1, #0x5e0
  408e58:	mov	x0, x20
  408e5c:	bl	4024d0 <fprintf@plt>
  408e60:	mov	x1, x19
  408e64:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408e68:	add	x0, x0, #0x820
  408e6c:	bl	407f3c <tigetstr@plt+0x5a0c>
  408e70:	b	408df8 <tigetstr@plt+0x68c8>
  408e74:	mov	x21, x19
  408e78:	cmp	x21, x20
  408e7c:	b.ls	408eac <tigetstr@plt+0x697c>  // b.plast
  408e80:	add	x19, x21, x20
  408e84:	lsr	x19, x19, #1
  408e88:	add	x23, x24, x19, lsl #4
  408e8c:	mov	x1, x23
  408e90:	mov	x0, x25
  408e94:	bl	4080e0 <tigetstr@plt+0x5bb0>
  408e98:	tbnz	w0, #31, 408e74 <tigetstr@plt+0x6944>
  408e9c:	cmp	w0, #0x0
  408ea0:	b.le	408ebc <tigetstr@plt+0x698c>
  408ea4:	add	x20, x19, #0x1
  408ea8:	b	408e78 <tigetstr@plt+0x6948>
  408eac:	ldp	x23, x24, [sp, #48]
  408eb0:	ldr	x25, [sp, #64]
  408eb4:	mov	x0, x22
  408eb8:	b	408ee4 <tigetstr@plt+0x69b4>
  408ebc:	cbz	x23, 408ef4 <tigetstr@plt+0x69c4>
  408ec0:	ldr	x0, [x23, #8]
  408ec4:	cbz	x0, 408ed4 <tigetstr@plt+0x69a4>
  408ec8:	ldp	x23, x24, [sp, #48]
  408ecc:	ldr	x25, [sp, #64]
  408ed0:	b	408ee4 <tigetstr@plt+0x69b4>
  408ed4:	ldp	x23, x24, [sp, #48]
  408ed8:	ldr	x25, [sp, #64]
  408edc:	b	408eb4 <tigetstr@plt+0x6984>
  408ee0:	mov	x0, #0x0                   	// #0
  408ee4:	ldp	x19, x20, [sp, #16]
  408ee8:	ldp	x21, x22, [sp, #32]
  408eec:	ldp	x29, x30, [sp], #96
  408ef0:	ret
  408ef4:	ldp	x23, x24, [sp, #48]
  408ef8:	ldr	x25, [sp, #64]
  408efc:	b	408eb4 <tigetstr@plt+0x6984>
  408f00:	stp	x29, x30, [sp, #-32]!
  408f04:	mov	x29, sp
  408f08:	str	x19, [sp, #16]
  408f0c:	mov	x19, x2
  408f10:	bl	408d94 <tigetstr@plt+0x6864>
  408f14:	cbz	x0, 408f20 <tigetstr@plt+0x69f0>
  408f18:	mov	x1, x19
  408f1c:	bl	408d64 <tigetstr@plt+0x6834>
  408f20:	ldr	x19, [sp, #16]
  408f24:	ldp	x29, x30, [sp], #32
  408f28:	ret
  408f2c:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  408f30:	ldrb	w1, [x1, #1356]
  408f34:	and	w1, w1, #0x3
  408f38:	cmp	w1, #0x1
  408f3c:	b.eq	408f44 <tigetstr@plt+0x6a14>  // b.none
  408f40:	ret
  408f44:	stp	x29, x30, [sp, #-16]!
  408f48:	mov	x29, sp
  408f4c:	mov	x3, x0
  408f50:	mov	x2, #0x4                   	// #4
  408f54:	mov	x1, #0x1                   	// #1
  408f58:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408f5c:	add	x0, x0, #0x830
  408f60:	bl	4023c0 <fwrite@plt>
  408f64:	ldp	x29, x30, [sp], #16
  408f68:	ret
  408f6c:	stp	x29, x30, [sp, #-96]!
  408f70:	mov	x29, sp
  408f74:	stp	x19, x20, [sp, #16]
  408f78:	mov	w19, w0
  408f7c:	adrp	x20, 41d000 <tigetstr@plt+0x1aad0>
  408f80:	add	x0, x20, #0x510
  408f84:	str	x1, [x0, #8]
  408f88:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  408f8c:	add	x0, x0, #0x850
  408f90:	bl	4024b0 <getenv@plt>
  408f94:	ldr	w1, [x20, #1296]
  408f98:	tbnz	w1, #1, 408fd8 <tigetstr@plt+0x6aa8>
  408f9c:	cbz	x0, 409020 <tigetstr@plt+0x6af0>
  408fa0:	mov	w2, #0x0                   	// #0
  408fa4:	add	x1, sp, #0x58
  408fa8:	bl	401f40 <strtoul@plt>
  408fac:	mov	w20, w0
  408fb0:	ldr	x0, [sp, #88]
  408fb4:	cbz	x0, 408fd0 <tigetstr@plt+0x6aa0>
  408fb8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  408fbc:	add	x1, x1, #0x868
  408fc0:	bl	4022f0 <strcmp@plt>
  408fc4:	cmp	w0, #0x0
  408fc8:	mov	w0, #0xffff                	// #65535
  408fcc:	csel	w20, w20, w0, ne  // ne = any
  408fd0:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408fd4:	str	w20, [x0, #1296]
  408fd8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  408fdc:	ldr	w20, [x0, #1296]
  408fe0:	cbnz	w20, 40902c <tigetstr@plt+0x6afc>
  408fe4:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  408fe8:	ldr	w0, [x1, #1296]
  408fec:	orr	w0, w0, #0x2
  408ff0:	str	w0, [x1, #1296]
  408ff4:	cmp	w19, #0x2
  408ff8:	b.ne	4090a0 <tigetstr@plt+0x6b70>  // b.any
  408ffc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409000:	mov	w1, #0x2                   	// #2
  409004:	str	w1, [x0, #1352]
  409008:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40900c:	add	x0, x0, #0x510
  409010:	ldrb	w1, [x0, #60]
  409014:	orr	w1, w1, #0x1
  409018:	strb	w1, [x0, #60]
  40901c:	b	4090ec <tigetstr@plt+0x6bbc>
  409020:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409024:	str	wzr, [x0, #1296]
  409028:	b	408fe4 <tigetstr@plt+0x6ab4>
  40902c:	stp	x21, x22, [sp, #32]
  409030:	bl	402030 <getuid@plt>
  409034:	mov	w21, w0
  409038:	bl	401fe0 <geteuid@plt>
  40903c:	cmp	w21, w0
  409040:	b.eq	409084 <tigetstr@plt+0x6b54>  // b.none
  409044:	orr	w20, w20, #0x1000000
  409048:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  40904c:	str	w20, [x0, #1296]
  409050:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  409054:	ldr	x0, [x0, #4048]
  409058:	ldr	x20, [x0]
  40905c:	bl	402100 <getpid@plt>
  409060:	adrp	x3, 40a000 <tigetstr@plt+0x7ad0>
  409064:	add	x3, x3, #0x5d0
  409068:	mov	w2, w0
  40906c:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  409070:	add	x1, x1, #0x870
  409074:	mov	x0, x20
  409078:	bl	4024d0 <fprintf@plt>
  40907c:	ldp	x21, x22, [sp, #32]
  409080:	b	408fe4 <tigetstr@plt+0x6ab4>
  409084:	bl	402350 <getgid@plt>
  409088:	mov	w21, w0
  40908c:	bl	401fb0 <getegid@plt>
  409090:	cmp	w21, w0
  409094:	b.ne	409044 <tigetstr@plt+0x6b14>  // b.any
  409098:	ldp	x21, x22, [sp, #32]
  40909c:	b	408fe4 <tigetstr@plt+0x6ab4>
  4090a0:	mov	w0, #0x1                   	// #1
  4090a4:	bl	4023f0 <isatty@plt>
  4090a8:	cbz	w0, 4093f8 <tigetstr@plt+0x6ec8>
  4090ac:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4090b0:	str	w19, [x0, #1352]
  4090b4:	cmp	w19, #0x3
  4090b8:	b.ne	409404 <tigetstr@plt+0x6ed4>  // b.any
  4090bc:	bl	408640 <tigetstr@plt+0x6110>
  4090c0:	mov	w19, w0
  4090c4:	cbnz	w0, 409110 <tigetstr@plt+0x6be0>
  4090c8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4090cc:	ldr	w19, [x0, #1352]
  4090d0:	cbnz	w19, 4093ec <tigetstr@plt+0x6ebc>
  4090d4:	and	w19, w19, #0x1
  4090d8:	adrp	x1, 41d000 <tigetstr@plt+0x1aad0>
  4090dc:	add	x1, x1, #0x510
  4090e0:	ldrb	w2, [x1, #60]
  4090e4:	bfxil	w2, w19, #0, #1
  4090e8:	strb	w2, [x1, #60]
  4090ec:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4090f0:	ldr	w0, [x0, #1296]
  4090f4:	tbnz	w0, #2, 40917c <tigetstr@plt+0x6c4c>
  4090f8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4090fc:	ldrb	w0, [x0, #1356]
  409100:	and	w0, w0, #0x1
  409104:	ldp	x19, x20, [sp, #16]
  409108:	ldp	x29, x30, [sp], #96
  40910c:	ret
  409110:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409114:	add	x0, x0, #0x510
  409118:	add	x0, x0, #0x8
  40911c:	bl	40857c <tigetstr@plt+0x604c>
  409120:	cbz	w0, 409140 <tigetstr@plt+0x6c10>
  409124:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409128:	str	wzr, [x0, #1352]
  40912c:	cmn	w19, #0x1
  409130:	b.ne	4090d4 <tigetstr@plt+0x6ba4>  // b.any
  409134:	bl	408640 <tigetstr@plt+0x6110>
  409138:	and	w19, w0, #0x1
  40913c:	b	4090d8 <tigetstr@plt+0x6ba8>
  409140:	adrp	x20, 41d000 <tigetstr@plt+0x1aad0>
  409144:	add	x20, x20, #0x510
  409148:	ldr	w1, [x20, #64]
  40914c:	ldr	w0, [x20, #68]
  409150:	cmp	w1, w0
  409154:	cset	w0, gt
  409158:	str	w0, [x20, #56]
  40915c:	adrp	x0, 407000 <tigetstr@plt+0x4ad0>
  409160:	add	x0, x0, #0xfe8
  409164:	bl	409610 <tigetstr@plt+0x70e0>
  409168:	ldr	w0, [x20, #56]
  40916c:	cbz	w0, 40912c <tigetstr@plt+0x6bfc>
  409170:	cmp	w0, #0x2
  409174:	b.eq	409008 <tigetstr@plt+0x6ad8>  // b.none
  409178:	b	409410 <tigetstr@plt+0x6ee0>
  40917c:	stp	x21, x22, [sp, #32]
  409180:	stp	x23, x24, [sp, #48]
  409184:	str	x25, [sp, #64]
  409188:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40918c:	add	x0, x0, #0x8b0
  409190:	bl	4022b0 <puts@plt>
  409194:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409198:	add	x0, x0, #0x510
  40919c:	add	x19, x0, #0x8
  4091a0:	ldr	x1, [x0, #8]
  4091a4:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4091a8:	add	x0, x0, #0x8b8
  4091ac:	bl	402480 <printf@plt>
  4091b0:	ldr	x1, [x19, #8]
  4091b4:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4091b8:	add	x0, x0, #0x8d0
  4091bc:	bl	402480 <printf@plt>
  4091c0:	ldr	x1, [x19, #16]
  4091c4:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4091c8:	add	x0, x0, #0x8e8
  4091cc:	bl	402480 <printf@plt>
  4091d0:	ldr	w0, [x19, #48]
  4091d4:	cmp	w0, #0x3
  4091d8:	b.eq	409204 <tigetstr@plt+0x6cd4>  // b.none
  4091dc:	cbz	w0, 4092a4 <tigetstr@plt+0x6d74>
  4091e0:	cmp	w0, #0x1
  4091e4:	b.eq	4092b0 <tigetstr@plt+0x6d80>  // b.none
  4091e8:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4091ec:	add	x2, x1, #0x848
  4091f0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4091f4:	add	x1, x1, #0xc10
  4091f8:	cmp	w0, #0x2
  4091fc:	csel	x1, x1, x2, eq  // eq = none
  409200:	b	40920c <tigetstr@plt+0x6cdc>
  409204:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  409208:	add	x1, x1, #0x838
  40920c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  409210:	add	x0, x0, #0x900
  409214:	bl	402480 <printf@plt>
  409218:	adrp	x19, 41d000 <tigetstr@plt+0x1aad0>
  40921c:	add	x19, x19, #0x510
  409220:	add	x19, x19, #0x8
  409224:	ldrb	w1, [x19, #52]
  409228:	and	w1, w1, #0x1
  40922c:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  409230:	add	x0, x0, #0x910
  409234:	bl	402480 <printf@plt>
  409238:	ldrb	w1, [x19, #52]
  40923c:	ubfx	x1, x1, #1, #1
  409240:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  409244:	add	x0, x0, #0x928
  409248:	bl	402480 <printf@plt>
  40924c:	ldrb	w1, [x19, #52]
  409250:	ubfx	x1, x1, #3, #1
  409254:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  409258:	add	x0, x0, #0x938
  40925c:	bl	402480 <printf@plt>
  409260:	ldrb	w1, [x19, #52]
  409264:	ubfx	x1, x1, #2, #1
  409268:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  40926c:	add	x0, x0, #0x950
  409270:	bl	402480 <printf@plt>
  409274:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  409278:	ldr	x0, [x0, #4056]
  40927c:	ldr	x1, [x0]
  409280:	mov	w0, #0xa                   	// #10
  409284:	bl	402070 <fputc@plt>
  409288:	mov	x20, #0x0                   	// #0
  40928c:	adrp	x21, 40a000 <tigetstr@plt+0x7ad0>
  409290:	add	x21, x21, #0x968
  409294:	adrp	x22, 40a000 <tigetstr@plt+0x7ad0>
  409298:	add	x22, x22, #0x600
  40929c:	adrp	x23, 40a000 <tigetstr@plt+0x7ad0>
  4092a0:	b	4092d4 <tigetstr@plt+0x6da4>
  4092a4:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4092a8:	add	x1, x1, #0xc18
  4092ac:	b	40920c <tigetstr@plt+0x6cdc>
  4092b0:	adrp	x1, 409000 <tigetstr@plt+0x6ad0>
  4092b4:	add	x1, x1, #0xc08
  4092b8:	b	40920c <tigetstr@plt+0x6cdc>
  4092bc:	mov	x1, x22
  4092c0:	ldr	w2, [x19, #56]
  4092c4:	mov	x0, x21
  4092c8:	bl	402480 <printf@plt>
  4092cc:	add	x20, x20, #0x1
  4092d0:	add	x19, x19, #0x4
  4092d4:	cbz	x20, 4092bc <tigetstr@plt+0x6d8c>
  4092d8:	cmp	x20, #0x1
  4092dc:	b.eq	4093c4 <tigetstr@plt+0x6e94>  // b.none
  4092e0:	cmp	x20, #0x2
  4092e4:	b.eq	4093cc <tigetstr@plt+0x6e9c>  // b.none
  4092e8:	ldr	w2, [x19, #56]
  4092ec:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4092f0:	add	x1, x1, #0x848
  4092f4:	mov	x0, x21
  4092f8:	bl	402480 <printf@plt>
  4092fc:	add	x0, x20, #0x1
  409300:	cmp	x0, #0x2
  409304:	b.ls	4092cc <tigetstr@plt+0x6d9c>  // b.plast
  409308:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  40930c:	ldr	x0, [x0, #4056]
  409310:	ldr	x1, [x0]
  409314:	mov	w0, #0xa                   	// #10
  409318:	bl	402070 <fputc@plt>
  40931c:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409320:	ldr	x0, [x0, #1336]
  409324:	cbz	x0, 4093a0 <tigetstr@plt+0x6e70>
  409328:	mov	x22, #0x0                   	// #0
  40932c:	adrp	x24, 40a000 <tigetstr@plt+0x7ad0>
  409330:	add	x24, x24, #0x978
  409334:	adrp	x23, 41c000 <tigetstr@plt+0x19ad0>
  409338:	ldr	x23, [x23, #4056]
  40933c:	adrp	x21, 41d000 <tigetstr@plt+0x1aad0>
  409340:	add	x21, x21, #0x510
  409344:	mov	w25, #0xa                   	// #10
  409348:	mov	x1, x22
  40934c:	mov	x0, x24
  409350:	bl	402480 <printf@plt>
  409354:	lsl	x20, x22, #4
  409358:	ldr	x0, [x21, #32]
  40935c:	ldr	x2, [x23]
  409360:	mov	x1, #0x0                   	// #0
  409364:	ldr	x0, [x0, x20]
  409368:	bl	408f00 <tigetstr@plt+0x69d0>
  40936c:	ldr	x0, [x21, #32]
  409370:	ldr	x1, [x23]
  409374:	ldr	x0, [x0, x20]
  409378:	bl	401f60 <fputs@plt>
  40937c:	ldr	x0, [x23]
  409380:	bl	408f2c <tigetstr@plt+0x69fc>
  409384:	ldr	x1, [x23]
  409388:	mov	w0, w25
  40938c:	bl	402070 <fputc@plt>
  409390:	add	x22, x22, #0x1
  409394:	ldr	x0, [x21, #40]
  409398:	cmp	x22, x0
  40939c:	b.cc	409348 <tigetstr@plt+0x6e18>  // b.lo, b.ul, b.last
  4093a0:	adrp	x0, 41c000 <tigetstr@plt+0x19ad0>
  4093a4:	ldr	x0, [x0, #4056]
  4093a8:	ldr	x1, [x0]
  4093ac:	mov	w0, #0xa                   	// #10
  4093b0:	bl	402070 <fputc@plt>
  4093b4:	ldp	x21, x22, [sp, #32]
  4093b8:	ldp	x23, x24, [sp, #48]
  4093bc:	ldr	x25, [sp, #64]
  4093c0:	b	4090f8 <tigetstr@plt+0x6bc8>
  4093c4:	add	x1, x23, #0x610
  4093c8:	b	4092c0 <tigetstr@plt+0x6d90>
  4093cc:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4093d0:	ldr	w2, [x0, #1368]
  4093d4:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4093d8:	add	x1, x1, #0x608
  4093dc:	adrp	x0, 40a000 <tigetstr@plt+0x7ad0>
  4093e0:	add	x0, x0, #0x968
  4093e4:	bl	402480 <printf@plt>
  4093e8:	b	409308 <tigetstr@plt+0x6dd8>
  4093ec:	cmp	w19, #0x2
  4093f0:	b.eq	409008 <tigetstr@plt+0x6ad8>  // b.none
  4093f4:	b	409410 <tigetstr@plt+0x6ee0>
  4093f8:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  4093fc:	mov	w1, #0x1                   	// #1
  409400:	str	w1, [x0, #1352]
  409404:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409408:	ldr	w0, [x0, #1352]
  40940c:	cbz	w0, 409134 <tigetstr@plt+0x6c04>
  409410:	adrp	x0, 41d000 <tigetstr@plt+0x1aad0>
  409414:	add	x0, x0, #0x510
  409418:	ldrb	w1, [x0, #60]
  40941c:	and	w1, w1, #0xfffffffe
  409420:	strb	w1, [x0, #60]
  409424:	b	4090ec <tigetstr@plt+0x6bbc>
  409428:	cbz	x0, 409490 <tigetstr@plt+0x6f60>
  40942c:	stp	x29, x30, [sp, #-48]!
  409430:	mov	x29, sp
  409434:	stp	x19, x20, [sp, #16]
  409438:	mov	x20, x0
  40943c:	ldrsb	w0, [x0]
  409440:	cbz	w0, 409498 <tigetstr@plt+0x6f68>
  409444:	str	x21, [sp, #32]
  409448:	mov	x19, #0x0                   	// #0
  40944c:	adrp	x21, 41c000 <tigetstr@plt+0x19ad0>
  409450:	add	x21, x21, #0xc68
  409454:	ldr	x1, [x21, x19, lsl #3]
  409458:	mov	x0, x20
  40945c:	bl	402200 <strcasecmp@plt>
  409460:	cbz	w0, 409484 <tigetstr@plt+0x6f54>
  409464:	add	x19, x19, #0x1
  409468:	cmp	x19, #0x4
  40946c:	b.ne	409454 <tigetstr@plt+0x6f24>  // b.any
  409470:	mov	w0, #0xffffffea            	// #-22
  409474:	ldr	x21, [sp, #32]
  409478:	ldp	x19, x20, [sp, #16]
  40947c:	ldp	x29, x30, [sp], #48
  409480:	ret
  409484:	mov	w0, w19
  409488:	ldr	x21, [sp, #32]
  40948c:	b	409478 <tigetstr@plt+0x6f48>
  409490:	mov	w0, #0xffffffea            	// #-22
  409494:	ret
  409498:	mov	w0, #0xffffffea            	// #-22
  40949c:	b	409478 <tigetstr@plt+0x6f48>
  4094a0:	stp	x29, x30, [sp, #-32]!
  4094a4:	mov	x29, sp
  4094a8:	stp	x19, x20, [sp, #16]
  4094ac:	mov	x19, x0
  4094b0:	mov	x20, x1
  4094b4:	cbz	x0, 4094c4 <tigetstr@plt+0x6f94>
  4094b8:	ldrsb	w0, [x0]
  4094bc:	cmp	w0, #0x3d
  4094c0:	cinc	x19, x19, eq  // eq = none
  4094c4:	mov	x0, x19
  4094c8:	bl	409428 <tigetstr@plt+0x6ef8>
  4094cc:	tbnz	w0, #31, 4094dc <tigetstr@plt+0x6fac>
  4094d0:	ldp	x19, x20, [sp, #16]
  4094d4:	ldp	x29, x30, [sp], #32
  4094d8:	ret
  4094dc:	mov	x3, x19
  4094e0:	mov	x2, x20
  4094e4:	adrp	x1, 40a000 <tigetstr@plt+0x7ad0>
  4094e8:	add	x1, x1, #0x248
  4094ec:	mov	w0, #0x1                   	// #1
  4094f0:	bl	402440 <errx@plt>
  4094f4:	stp	x29, x30, [sp, #-64]!
  4094f8:	mov	x29, sp
  4094fc:	stp	x23, x24, [sp, #48]
  409500:	mov	x23, x0
  409504:	cbz	x0, 40957c <tigetstr@plt+0x704c>
  409508:	stp	x19, x20, [sp, #16]
  40950c:	stp	x21, x22, [sp, #32]
  409510:	mov	x21, #0x15                  	// #21
  409514:	mov	x20, #0x0                   	// #0
  409518:	adrp	x22, 41c000 <tigetstr@plt+0x19ad0>
  40951c:	add	x22, x22, #0xc88
  409520:	b	409528 <tigetstr@plt+0x6ff8>
  409524:	mov	x21, x19
  409528:	cmp	x20, x21
  40952c:	b.cs	409560 <tigetstr@plt+0x7030>  // b.hs, b.nlast
  409530:	add	x19, x20, x21
  409534:	lsr	x19, x19, #1
  409538:	lsl	x1, x19, #4
  40953c:	add	x24, x22, x1
  409540:	ldr	x1, [x22, x1]
  409544:	mov	x0, x23
  409548:	bl	4022f0 <strcmp@plt>
  40954c:	tbnz	w0, #31, 409524 <tigetstr@plt+0x6ff4>
  409550:	cmp	w0, #0x0
  409554:	b.le	409570 <tigetstr@plt+0x7040>
  409558:	add	x20, x19, #0x1
  40955c:	b	409528 <tigetstr@plt+0x6ff8>
  409560:	mov	x0, #0x0                   	// #0
  409564:	ldp	x19, x20, [sp, #16]
  409568:	ldp	x21, x22, [sp, #32]
  40956c:	b	40957c <tigetstr@plt+0x704c>
  409570:	ldr	x0, [x24, #8]
  409574:	ldp	x19, x20, [sp, #16]
  409578:	ldp	x21, x22, [sp, #32]
  40957c:	ldp	x23, x24, [sp, #48]
  409580:	ldp	x29, x30, [sp], #64
  409584:	ret
  409588:	stp	x29, x30, [sp, #-64]!
  40958c:	mov	x29, sp
  409590:	stp	x19, x20, [sp, #16]
  409594:	adrp	x20, 41c000 <tigetstr@plt+0x19ad0>
  409598:	add	x20, x20, #0x9c0
  40959c:	stp	x21, x22, [sp, #32]
  4095a0:	adrp	x21, 41c000 <tigetstr@plt+0x19ad0>
  4095a4:	add	x21, x21, #0x9b8
  4095a8:	sub	x20, x20, x21
  4095ac:	mov	w22, w0
  4095b0:	stp	x23, x24, [sp, #48]
  4095b4:	mov	x23, x1
  4095b8:	mov	x24, x2
  4095bc:	bl	401ed0 <mbrtowc@plt-0x40>
  4095c0:	cmp	xzr, x20, asr #3
  4095c4:	b.eq	4095f0 <tigetstr@plt+0x70c0>  // b.none
  4095c8:	asr	x20, x20, #3
  4095cc:	mov	x19, #0x0                   	// #0
  4095d0:	ldr	x3, [x21, x19, lsl #3]
  4095d4:	mov	x2, x24
  4095d8:	add	x19, x19, #0x1
  4095dc:	mov	x1, x23
  4095e0:	mov	w0, w22
  4095e4:	blr	x3
  4095e8:	cmp	x20, x19
  4095ec:	b.ne	4095d0 <tigetstr@plt+0x70a0>  // b.any
  4095f0:	ldp	x19, x20, [sp, #16]
  4095f4:	ldp	x21, x22, [sp, #32]
  4095f8:	ldp	x23, x24, [sp, #48]
  4095fc:	ldp	x29, x30, [sp], #64
  409600:	ret
  409604:	nop
  409608:	ret
  40960c:	nop
  409610:	adrp	x2, 41d000 <tigetstr@plt+0x1aad0>
  409614:	mov	x1, #0x0                   	// #0
  409618:	ldr	x2, [x2, #800]
  40961c:	b	402060 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409620 <.fini>:
  409620:	stp	x29, x30, [sp, #-16]!
  409624:	mov	x29, sp
  409628:	ldp	x29, x30, [sp], #16
  40962c:	ret
