Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/university/az manteghi/HW/chronometer/T18_TimerTb_isim_beh.exe -prj D:/university/az manteghi/HW/chronometer/T18_TimerTb_beh.prj work.T18_TimerTb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/university/az manteghi/HW/chronometer/chronometer.vhd" into library work
Parsing VHDL file "D:/university/az manteghi/HW/chronometer/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity T18_Timer [\T18_Timer(10)\]
Compiling architecture sim of entity t18_timertb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/university/az manteghi/HW/chronometer/T18_TimerTb_isim_beh.exe
Fuse Memory Usage: 37548 KB
Fuse CPU Usage: 421 ms
