<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Part1-CH2-电路实现技术 | 風</title><meta name="author" content="栞风"><meta name="copyright" content="栞风"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="description" content="使用 AND OR NOT门综合设计（Synthesis Using AND, OR, and NOT Gates） Minterm: 选取为1的项目。 选择输入逻辑满足F&#x3D;1的输入组合，通过以下步骤设计Boolean function:  使得某一个输入满足组合时输出为1（输入进行AND运算）  当 1 中任意一个满足时（步骤1的结果们进行OR运算），输出为1 例如，对$x_1,x_2,x_3$">
<meta property="og:type" content="article">
<meta property="og:title" content="Part1-CH2-电路实现技术">
<meta property="og:url" content="https://www.kaysonz.top/posts/2f4a86be">
<meta property="og:site_name" content="風">
<meta property="og:description" content="使用 AND OR NOT门综合设计（Synthesis Using AND, OR, and NOT Gates） Minterm: 选取为1的项目。 选择输入逻辑满足F&#x3D;1的输入组合，通过以下步骤设计Boolean function:  使得某一个输入满足组合时输出为1（输入进行AND运算）  当 1 中任意一个满足时（步骤1的结果们进行OR运算），输出为1 例如，对$x_1,x_2,x_3$">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.kaysonz.top/img/avatar.jpg">
<meta property="article:published_time" content="2024-09-16T01:59:55.504Z">
<meta property="article:modified_time" content="2024-09-16T02:03:37.856Z">
<meta property="article:author" content="栞风">
<meta property="article:tag" content="数字电路">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.kaysonz.top/img/avatar.jpg"><link rel="shortcut icon" href="/img/icon.png"><link rel="canonical" href="https://www.kaysonz.top/posts/2f4a86be"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="stylesheet" href="/css/index.css?v=4.12.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.32/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":8,"unescape":true,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'mediumZoom',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Part1-CH2-电路实现技术',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-09-16 10:03:37'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link rel="stylesheet" href="/css/notice.css"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/font-awesome-animation.min.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/tag_plugins.css" media="defer" onload="this.media='all'"><script src="https://npm.elemecdn.com/hexo-butterfly-tag-plugins-plus@latest/lib/assets/carousel-touch.js"></script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.0.0"></head><body><script>window.paceOptions = {
  restartOnPushState: false
}

document.addEventListener('pjax:send', () => {
  Pace.restart()
})
</script><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-minimal.min.css"/><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">51</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">14</div></a><a href="/categories/"><div class="headline">课程</div><div class="length-num">17</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-mortar-board"></i><span> 课程</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-star"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg fixed" id="page-header" style="background: rgba(0, 0, 0, .1);"><nav id="nav"><span id="blog-info"><a href="/" title="風"><img class="site-icon" src="/img/icon.png"/><span class="site-name">風</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-mortar-board"></i><span> 课程</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-star"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Part1-CH2-电路实现技术</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-09-16T01:59:55.504Z" title="发表于 2024-09-16 09:59:55">2024-09-16</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-09-16T02:03:37.856Z" title="更新于 2024-09-16 10:03:37">2024-09-16</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%A7%E4%B8%89%E4%B8%8A/">大三上</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%A7%E4%B8%89%E4%B8%8A/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%8F%AF%E9%9D%A0%E6%80%A7%E5%B7%A5%E7%A8%8B/">数字电路设计与可靠性工程</a></span></div><div class="meta-secondline"></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="使用-AND-OR-NOT门综合设计（Synthesis-Using-AND-OR-and-NOT-Gates）"><a href="#使用-AND-OR-NOT门综合设计（Synthesis-Using-AND-OR-and-NOT-Gates）" class="headerlink" title="使用 AND OR NOT门综合设计（Synthesis Using AND, OR, and NOT Gates）"></a>使用 AND OR NOT门综合设计（Synthesis Using AND, OR, and NOT Gates）</h1><ul>
<li><p><strong>Minterm:</strong> 选取为1的项目。 <strong>选择输入逻辑满足F=1的输入组合</strong>，通过以下步骤设计Boolean function:</p>
<ol>
<li><p>使得某一个输入满足组合时输出为1（输入进行AND运算）</p>
</li>
<li><p>当 1 中任意一个满足时（步骤1的结果们进行OR运算），输出为1</p>
<p>例如，对$x_1,x_2,x_3$三个输入，想要满足$x_1=1 x_2=1 x_3=1$ 和$x_1=0 x_2=1 x_3=1$ 时输出为1，首先选取使得f输出为1的组合，也就是前面提到的两个，然后进行and运算:$x_1x_2x_3$和$\overline x_1 x_2x_3$，再对and运算的结果进行OR运算$F=x_1x_2x_3+\overline x_1 x_2x_3$(<strong>对应 Sum of Product SOP</strong>)</p>
</li>
</ol>
</li>
<li><p><strong>Maxterm:</strong> 排除为0的项目。<strong>选择输入逻辑满足F=0的输入组合</strong>，通过以下步骤设计Boolean function:</p>
<ol>
<li><p>使得输入满足这个组合时输出为0（输入AND运算的结果取反，然后德摩根化开，此时$\overline {A.B}$ 就会变成$\overline A+\overline B$ ）</p>
</li>
<li><p>当所有输入情况任意一个满足为0时为0，否则为1（步骤1的结果AND运算）。</p>
<p>例如： $F=(A+B).(  \overline {A}  +B).(A+  \overline {B}  )$ <strong>(对应 Product of Sum POS)</strong></p>
</li>
</ol>
</li>
<li><p><strong>Cost：</strong>电路中  <strong>门的总数</strong>  加 <strong>门的输入信号的总数</strong>, 如果题目说需要同时给了未取反和取反(complement)的形式，则可以忽略not门造成的cost，否则需要计算not门的cost</p>
</li>
</ul>
<p><em>例: Maxterm的化简</em></p>
<script type="math/tex; mode=display">
f=(  x_ {1}  +  x_ {2}  +  x_ {3}  )(  x_ {1}  +  \overline {x}_ {2}  +  x_ {3}  )(  x_ {1}  +  \overline {x}_ {2}  +  \overline {x}_ {3}  )  (\overline {x}_ {1}+\overline {x}_ {2}+\overline {x}_ {3})_ {(}</script><script type="math/tex; mode=display">
f=((  x_ {1}  +  x_ {3}  )+  x_ {2}  )((  x_ {1}  +  x_ {3}  )+  \overline {x}_ {2}  )(  x_ {1}  +(\overline  x_ {2}  +  \overline {x}_ {3}  ))(  \overline {x}_ {1}  +(  \overline {x}_ {2}  +  \overline {x}_ {3}  ))\\</script><script type="math/tex; mode=display">
f=(  x_ {1}  +  x_ {3}  )(  \overline {x}_ {2}  +  \overline {x}_ {3}  )\\</script><div class="note info simple"><p><em>把AND OR NOT门电路转化成NAND和NOR只需要用DeMorgan’s theorem 整体取反后化开即可。Multiplexer后面有更详细的涉及，此处省去。</em></p>
</div>
<hr>
<h1 id="晶体管开关-Transistor-Switches"><a href="#晶体管开关-Transistor-Switches" class="headerlink" title="晶体管开关 (Transistor Switches)"></a>晶体管开关 (Transistor Switches)</h1><p>晶体管有三个级：  源极(Source)  漏极(Drain)  栅极(Gate)  </p>
<ul>
<li><p><strong>NMOS:</strong>   当$V_G$是低电平的时候关断，高电平的时候导通。 </p>
</li>
<li><p><strong>PMOS:</strong>    当$V_G$是低电平的时候导通，高电平的时候截止。</p>
<table>
   <tr>
       <td><center><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240113231550895.png"/></center></td>
       <td><center><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240113232443627.png"/></center></td>
   </tr>
</table>



</li>
</ul>
<h2 id="NMOS-逻辑门"><a href="#NMOS-逻辑门" class="headerlink" title="NMOS 逻辑门"></a><strong>NMOS</strong> <strong>逻辑门</strong></h2><ul>
<li><p>利用开关的特性，通过上拉或下拉工作模式即可实现一个基于NMOS的逻辑门。此时需要一个限流电阻。因此该种方式功耗较大 </p>
</li>
<li><p>从MOS管的构成视角来看，AND和OR门其实是NAND和NOR门取反(如下图所示)，成本更高</p>
</li>
</ul>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240113232959053.png" alt="image-20240113232959053.png (748×237) (kaysonz.top)"></p>
<h2 id="CMOS逻辑门-五星级的"><a href="#CMOS逻辑门-五星级的" class="headerlink" title="CMOS逻辑门 (五星级的)"></a>CMOS逻辑门 (五星级的)</h2><h3 id="CMOS逻辑门的介绍"><a href="#CMOS逻辑门的介绍" class="headerlink" title="CMOS逻辑门的介绍"></a>CMOS逻辑门的介绍</h3><p>NMOS逻辑门中通过上拉电阻实现上拉电路，这导致了功耗增加。CMOS逻辑门则优化了这个问题。</p>
<p>CMOS使用上拉电路和下拉电路，构成逻辑门。以NOT门为例，无论输入是低或高时，CMOS NOT门都直接被连到VCC或者GND，内部没有电流流动，理想状态下没有功率。这是CMOS是当今最流行的逻辑电路技术的原因。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114004622139.png" alt="image-20240114004622139"></p>
<h3 id="使用CMOS逻辑门构建逻辑电路"><a href="#使用CMOS逻辑门构建逻辑电路" class="headerlink" title="使用CMOS逻辑门构建逻辑电路"></a>使用CMOS逻辑门构建逻辑电路</h3><p>在MOS层面，<strong>AND逻辑需要两个MOS都导通才导通，因此可以用两个MOS管串联来实现；OR逻辑只需要任意任意一个MOS导通它就导通，因此可以用两个MOS管并联来实现</strong></p>
<p>下图就时一个使用MOS管实现NOR逻辑的例子：</p>
<ul>
<li><p>上拉电路是电路取1的表达状态：根据真值表，只有当$x_1,x_2$都是0的时候，电路输出才是1。也就是$x_1x_2$</p>
</li>
<li><p>下拉电路是电路取0的表达状态，根据真值表，只要任意输入不为0，电路输出0。也就是$x_1+x_2$</p>
</li>
<li>根据上面的分析，AND逻辑使用串联，OR逻辑使用并联，即可得到下面这个NOR gate</li>
</ul>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114004807165.png" alt="image-20240114004807165"></p>
<p><em>Example：Realise the following function using PMOS and NMOS$f=  \overline {x_ {1}}  +  \overline {x_ {2}}   \cdot   \overline {x_ {3}}  $</em> </p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114005501784.png" alt="img" style="zoom:150%;" /></p>
<p>如上图所示，上拉电路为$f=1$的时候，也就是$f=  \overline {x_ {1}}  +  \overline {x_ {2}}   \cdot   \overline {x_ {3}}  $</p>
<p>下拉电路为$f=0$的时候，也就是$  \overline f=\overline { \overline {x_ {1}}  +  \overline {x_ {2}}   \cdot   \overline {x_ {3}}  }=<br>(  x_ {1}  )  (x_ {2}+x_ {3}) $，逻辑是($x_1$) 与 ($x_2,x_3$并联的结果) 串联</p>
<hr>
<h1 id="可编程逻辑器件-Programmable-Logic-Devices-PLDs"><a href="#可编程逻辑器件-Programmable-Logic-Devices-PLDs" class="headerlink" title="可编程逻辑器件 (Programmable Logic Devices PLDs)"></a>可编程逻辑器件 (Programmable Logic Devices PLDs)</h1><h2 id="Programmable-Logic-Array-PLA"><a href="#Programmable-Logic-Array-PLA" class="headerlink" title="Programmable Logic Array (PLA)"></a><strong>Programmable Logic Array (PLA)</strong></h2><p>PLA 由AND运算后输入给OR运算，整体构成了一个SOP的形式，下图中曲线的位置代表它可编程。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114011303571.png" alt="image-20240114011303571"></p>
<p>下图逻辑表达式如下 </p>
<p>$ P_ {1} $ = $ x_ {1} $ $ x_ {2} $  $ P_ {2} $ = $ x_ {1} $ $ \overline {x}_ {3} $ , $ P_ {3} $ = $ \overline {x}_ {1} $ $ \overline {x}_ {2} $ $ x_ {3} $ , $ andP_ {4} $ = $ x_ {1} $ $ x_ {3} $<br> $ f_ {1} $ = $ x_ {1} $ $ x_ {2} $ + $ x_ {1} $ $ \overline {x}_ {3} $ + $ \overline {x}_ {1} $ $ \overline {x}_ {2} $ $ x_ {3} $<br> $ f_ {2} $ = $ x_ {1} $ $ x_ {2} $ + $ \overline {x}_ {1} $ $ \overline {x_ {2}} $ $ x_ {3} $ + $ x_ {1} $ $ x_ {3} $ </p>
<p><strong>PLA 所需的可编程开关具有难以制造，速度慢的问题。</strong></p>
<h2 id="Programmable-Array-Logic-PAL"><a href="#Programmable-Array-Logic-PAL" class="headerlink" title="Programmable Array Logic (PAL)"></a><strong>Programmable Array Logic (PAL)</strong></h2><p>PAL的AND plane是可编程的，OR plane是固定的。与PLA相比，PAL提供的灵活性较小；PLA允许每个或门最多有四个乘积项，而PAL中的或门只有两个输入。但它减少了可编程开关的数量。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114010919955.png" alt="image-20240114010919955"></p>
<p>上图的输出为： $ f_ {1} $ = $ x_ {1} $ $ x_ {2} $ $ \overline {x}_ {3} $ + $ \overline {x}_ {1} $ $ x_ {2} $ $ x_ {3} $ ；   $ f_ {2} $ = $ \overline {x}_ {1} $ $ \overline {x}_ {2} $ + $ x_ {1} $ $ x_ {2} $ $ x_ {3} $ </p>
<p>因为PAL的OR的输出是不可编程的，因此flexibility较差。利用额外的宏单元来提升flexibility。宏(Macrocell) :将OR Gate的输出连接至额外的电路，如下图例子所示。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114011123843.png" alt="image-20240114011123843"></p>
<h2 id="Complex-Programmable-Logic-Device-CPLD"><a href="#Complex-Programmable-Logic-Device-CPLD" class="headerlink" title="Complex Programmable Logic Device (CPLD)"></a><strong>Complex Programmable Logic Device (CPLD)</strong></h2><p>为了实现需要更多输入和输出的电路，可以使用多个PLA或PAL，或者可以使用更复杂类型的芯片，称为复杂可编程逻辑器件（CPLD）。CPLD的基本结构可看成由可编程逻辑阵列（LAB），可编程I/O控制模块和可编程内部连线（PIA）等三部分组成。</p>
<p>Example：下图是四个类似PAL的块，连接到一组互连线。每个类似PAL的块也连接到标记为I/O块。note: 一旦CPLD被编程了，那它的程序是可以断电保存的。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114011242968.png" alt="image-20240114011242968"></p>
<h2 id="Field-programmable-gate-array-FPGA"><a href="#Field-programmable-gate-array-FPGA" class="headerlink" title="Field-programmable gate array (FPGA)"></a><strong>Field-programmable gate array (FPGA)</strong></h2><p>FPGA由可编程逻辑块（CLB/Logic Block），输入/输出模块（IOB）及可编程互连资源（PIR）等三种可编程电路和一个SRAM结构的配置存储单元组成。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114011406647.png" alt="image-20240114011406647"></p>
<p>最常用的可编程逻辑块（Logic Block），是查表(Look Up Table LUT)</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114011456609.png" alt="image-20240114011456609"></p>
<hr>
<h1 id="Custom-Chips-Standard-Cells-and-Gate-Arrays"><a href="#Custom-Chips-Standard-Cells-and-Gate-Arrays" class="headerlink" title="Custom Chips, Standard Cells, and Gate Arrays"></a><strong>Custom Chips, Standard Cells, and Gate Arrays</strong></h1><p>限制PLD中可以容纳的电路大小的关键因素是可编程开关的存在。尽管这些开关提供了用户可编程性的重要优势</p>
<ul>
<li><p><strong>它们在芯片上消耗了大量空间，从而导致成本增加。</strong></p>
</li>
<li><p><strong>它们还导致电路运行速度的降低</strong></p>
</li>
<li><p><strong>以及功耗的增加。</strong></p>
<p>AISC可以解决如上问题</p>
</li>
</ul>
<h2 id="Application-specific-integrated-circuits-AISCs"><a href="#Application-specific-integrated-circuits-AISCs" class="headerlink" title="Application-specific integrated circuits (AISCs)"></a><strong>Application-specific integrated circuits (AISCs)</strong></h2><p>专用集成电路，是指应特定用户要求和特定电子系统的需要而设计、制造的集成电路。制造商首先制造出逻辑操作的模板，后根据用户需求将模板用不同方式组合在一起。</p>
<p><strong>ASIC在批量生产时与通用集成电路相比具有体积更小、功耗更低、可靠性提高、性能提高、保密性增强、成本降低等优点。</strong></p>
<p><strong>ASIC和FPGA相比，ASIC是专用集成电路，一旦设计完成后集成电路即固定。而FPGA是在阵列内集成大量数字电路基本门电路和存储器，开发人员可以通过烧写FPGA配置来定义电路。</strong></p>
<p>一个AISC的例子：这个电路中，制造商制造框起来的标准逻辑块，用户自定义连接(红线)，来实现不同输出，下图电路实现的输出就是：$f_1=  x_ {1}   x_ {2}  +  \overline {x_ {1}}  \overline {x_ {2}}   x_ {3}  +  x_ {1}   x_ {3}  $;    $ f_2=  \overline {x_ {1}}    \overline {x_ {3}}  +  \overline {x_ {1}}   \overline {x_ {2}}   x_ {3}  +  x_ {1}   x_ {3}  $</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114011657224.png" alt="image-20240114011657224"></p>
<hr>
<h1 id="传输门（Transmission-Gates）五星级"><a href="#传输门（Transmission-Gates）五星级" class="headerlink" title="传输门（Transmission Gates）五星级"></a><strong>传输门（Transmission Gates）五星级</strong></h1><p>NMOS(高开低关)传输0较好，而传输1较差。PMOS（低开高关）传输1较好而传输0较差。传输门把一个NMOS和一个PMOS组合在一起，从而实现很低的导通电阻和很高的截止电阻。因此，传输门可以直接使得原始信号x通过逻辑门，此时逻辑门输出$f=x$。</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114012221074.png" alt="image-20240114012221074"></p>
<div class="note warning simple"><p>五星级问题：一个传输门有几个 Transistor？ ——2个; 因为是把PMOS和NMOS组合在一起</p>
</div>
<p><strong>五星级例题：使用传输门构建XOR</strong></p>
<p>XOR表达式：$f=\overline x_1x_2+x_1 \overline x_2$</p>
<p>根据真值表，当$x_1=0$时，输出$f=x_2$。当$x_1=1$时，输出$f=\overline x_2 $。根据传输门良好导通的特性，下图电路可被设计。</p>
<table>
    <tr>
        <td><center><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114012807046.png"/></center></td>
        <td><center><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114012819416.png"/></center></td>
    </tr>
</table>

<hr>
<h1 id="SPLD、CPLD和FPGA的实现细节"><a href="#SPLD、CPLD和FPGA的实现细节" class="headerlink" title="SPLD、CPLD和FPGA的实现细节"></a><strong>SPLD、CPLD和FPGA的实现细节</strong></h1><h2 id="PLD"><a href="#PLD" class="headerlink" title="PLD"></a>PLD</h2><p>这是一个普通的XOR Gate，使用NMOS实现的电路</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114012954804.png" alt="image-20240114012954804"></p>
<p>这是可编程版本</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114013017068.png" alt="image-20240114013017068"></p>
<p>白色框框内部结构是EEPROM编程开关，$Ve$连接的就是EEPROM</p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114013141719.png" alt="image-20240114013141719"></p>
<h2 id="FPGA"><a href="#FPGA" class="headerlink" title="FPGA"></a>FPGA</h2><p>与白色框框不同，FPGA采用SRAM编程，结构如下图所示.  <strong>SRAM 单元中的数据掉电就会丢失</strong></p>
<p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114014257973.png" alt="image-20240114014257973"></p>
<hr>
<h1 id="典型逻辑电路和它们的VHDL代码"><a href="#典型逻辑电路和它们的VHDL代码" class="headerlink" title="典型逻辑电路和它们的VHDL代码"></a>典型逻辑电路和它们的VHDL代码</h1><h2 id="例1："><a href="#例1：" class="headerlink" title="例1："></a>例1：</h2><p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114013350317.png" alt="image-20240114013350317"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--定义实体，主要定义输入输出的端口--</span></span><br><span class="line"><span class="keyword">ENTITY</span> examplel <span class="keyword">IS</span></span><br><span class="line">	<span class="keyword">PORT</span> (x1,x2,x3 :<span class="keyword">IN</span> <span class="built_in">BIT</span> ; <span class="comment">--PORT后定义输入的端口和输出的端口</span></span><br><span class="line">	f			  : <span class="keyword">OUT</span> <span class="built_in">BIT</span> );<span class="comment">--这里定义类型为BIT，只有0和1两种状态；这里也可以定义为STD_LOGIC,会多出高阻等等状态，Dr.Wu一般只会考0和1的</span></span><br><span class="line"><span class="keyword">END</span> example1 ;</span><br><span class="line"><span class="comment">--定义某个实体对应的逻辑结构--</span></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> LogicFunc <span class="keyword">OF</span> examplel <span class="keyword">IS</span> </span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">	f &lt;= (x1 <span class="keyword">AND</span> x2) <span class="keyword">OR</span> (<span class="keyword">NOT</span> X2 <span class="keyword">AND</span> x3) <span class="comment">--写输入，输出端口对应的逻辑表达式</span></span><br><span class="line"><span class="keyword">END</span> LogicFunc;</span><br></pre></td></tr></table></figure>
<h2 id="例2："><a href="#例2：" class="headerlink" title="例2："></a>例2：</h2><p><img src="https://cdn.jsdelivr.net/gh/kaysonz/BlogPicHost/imgs/image-20240114013524391.png" alt="image-20240114013524391"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ENTITY</span> example2 <span class="keyword">IS</span></span><br><span class="line">	<span class="keyword">PORT</span> (xl,x2,x3,x4 :<span class="keyword">IN</span> <span class="built_in">BIT</span> ; <span class="comment">--PORT后定义输入的端口和输出的端口，这里是多路输出，有f和g两个OUT</span></span><br><span class="line">		f,g : <span class="keyword">OUT</span> <span class="built_in">BIT</span>);</span><br><span class="line"><span class="keyword">END</span> example2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> LogicFunc <span class="keyword">OF</span> example2 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">	f &lt;=(x1 <span class="keyword">AND</span> x3) <span class="keyword">OR</span> (x2 <span class="keyword">AND</span> x4) ;<span class="comment">--分别写出输出的逻辑表达式</span></span><br><span class="line">	g &lt;= (x1 <span class="keyword">OR</span> <span class="keyword">NOT</span> x3) <span class="keyword">AND</span> (<span class="keyword">NOT</span> X2 <span class="keyword">OR</span> X4)</span><br><span class="line"><span class="keyword">END</span> LogicFunc ;</span><br></pre></td></tr></table></figure>
<hr>
<center>---CHAPTER END---</center>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.kaysonz.top">栞风</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.kaysonz.top/posts/2f4a86be">https://www.kaysonz.top/posts/2f4a86be</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://www.kaysonz.top" target="_blank">風</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF/">数字电路</a></div><div class="post_share"></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8-AND-OR-NOT%E9%97%A8%E7%BB%BC%E5%90%88%E8%AE%BE%E8%AE%A1%EF%BC%88Synthesis-Using-AND-OR-and-NOT-Gates%EF%BC%89"><span class="toc-number">1.</span> <span class="toc-text">使用 AND OR NOT门综合设计（Synthesis Using AND, OR, and NOT Gates）</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%99%B6%E4%BD%93%E7%AE%A1%E5%BC%80%E5%85%B3-Transistor-Switches"><span class="toc-number">2.</span> <span class="toc-text">晶体管开关 (Transistor Switches)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#NMOS-%E9%80%BB%E8%BE%91%E9%97%A8"><span class="toc-number">2.1.</span> <span class="toc-text">NMOS 逻辑门</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#CMOS%E9%80%BB%E8%BE%91%E9%97%A8-%E4%BA%94%E6%98%9F%E7%BA%A7%E7%9A%84"><span class="toc-number">2.2.</span> <span class="toc-text">CMOS逻辑门 (五星级的)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#CMOS%E9%80%BB%E8%BE%91%E9%97%A8%E7%9A%84%E4%BB%8B%E7%BB%8D"><span class="toc-number">2.2.1.</span> <span class="toc-text">CMOS逻辑门的介绍</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8CMOS%E9%80%BB%E8%BE%91%E9%97%A8%E6%9E%84%E5%BB%BA%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF"><span class="toc-number">2.2.2.</span> <span class="toc-text">使用CMOS逻辑门构建逻辑电路</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%8F%AF%E7%BC%96%E7%A8%8B%E9%80%BB%E8%BE%91%E5%99%A8%E4%BB%B6-Programmable-Logic-Devices-PLDs"><span class="toc-number">3.</span> <span class="toc-text">可编程逻辑器件 (Programmable Logic Devices PLDs)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Programmable-Logic-Array-PLA"><span class="toc-number">3.1.</span> <span class="toc-text">Programmable Logic Array (PLA)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Programmable-Array-Logic-PAL"><span class="toc-number">3.2.</span> <span class="toc-text">Programmable Array Logic (PAL)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Complex-Programmable-Logic-Device-CPLD"><span class="toc-number">3.3.</span> <span class="toc-text">Complex Programmable Logic Device (CPLD)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Field-programmable-gate-array-FPGA"><span class="toc-number">3.4.</span> <span class="toc-text">Field-programmable gate array (FPGA)</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Custom-Chips-Standard-Cells-and-Gate-Arrays"><span class="toc-number">4.</span> <span class="toc-text">Custom Chips, Standard Cells, and Gate Arrays</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Application-specific-integrated-circuits-AISCs"><span class="toc-number">4.1.</span> <span class="toc-text">Application-specific integrated circuits (AISCs)</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BC%A0%E8%BE%93%E9%97%A8%EF%BC%88Transmission-Gates%EF%BC%89%E4%BA%94%E6%98%9F%E7%BA%A7"><span class="toc-number">5.</span> <span class="toc-text">传输门（Transmission Gates）五星级</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#SPLD%E3%80%81CPLD%E5%92%8CFPGA%E7%9A%84%E5%AE%9E%E7%8E%B0%E7%BB%86%E8%8A%82"><span class="toc-number">6.</span> <span class="toc-text">SPLD、CPLD和FPGA的实现细节</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#PLD"><span class="toc-number">6.1.</span> <span class="toc-text">PLD</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#FPGA"><span class="toc-number">6.2.</span> <span class="toc-text">FPGA</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%85%B8%E5%9E%8B%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E5%92%8C%E5%AE%83%E4%BB%AC%E7%9A%84VHDL%E4%BB%A3%E7%A0%81"><span class="toc-number">7.</span> <span class="toc-text">典型逻辑电路和它们的VHDL代码</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BE%8B1%EF%BC%9A"><span class="toc-number">7.1.</span> <span class="toc-text">例1：</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BE%8B2%EF%BC%9A"><span class="toc-number">7.2.</span> <span class="toc-text">例2：</span></a></li></ol></li></ol></div></div></div></div></main><footer id="footer" style="background: rgba(0, 0, 0, .1);"><div id="footer-wrap"><div class="copyright">&copy;2024 By 栞风</div><div class="footer_custom_text">转载请注明出处,博客内容接入查重,请勿直接用于大作业/实验|ू･ω･` )</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.12.0"></script><script src="/js/main.js?v=4.12.0"></script><script src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js?v=4.12.0"></script></div></div><!-- hexo injector body_end start --><script async src="//at.alicdn.com/t/font_2032782_8d5kxvn09md.js"></script><!-- hexo injector body_end end --></body></html>