{
	"author": ["Rui Zhang", "Pallav Gupta", "Lin Zhong", "Niraj K. Jha"],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2",
	"booktitleshort": "DATE v2",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/ZhangGZJ04",
	"doi": "10.1109/DATE.2004.1269003",
	"isbn": "0-7695-2085-5",
	"pages": "904-909",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["synthesi", "and", "optim", "of", "threshold", "logic", "network", "with", "applic", "to", "nanotechnolog"],
	"tag": ["logic", "network", "optimisation", "synthesis"],
	"title": "Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}