// Seed: 3136245163
module module_0 (
    input tri   id_0
    , id_7,
    input uwire id_1,
    input tri1  id_2,
    input tri0  id_3,
    input tri   id_4,
    input wire  id_5
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input supply0 void id_1,
    input supply1 id_2,
    output wire id_3,
    output supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    output wor id_10,
    input tri id_11,
    input uwire id_12,
    input tri0 id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    input wire id_17,
    input tri0 id_18,
    input wire id_19,
    input supply0 id_20,
    input tri1 id_21,
    input wand id_22,
    input supply1 id_23,
    output tri1 id_24,
    output wor id_25,
    output supply1 id_26,
    input supply0 id_27,
    input tri0 id_28,
    output supply1 id_29,
    output tri0 id_30,
    input tri id_31,
    input tri1 id_32,
    output tri0 id_33,
    output uwire id_34,
    input tri1 id_35,
    output tri0 id_36,
    output wire id_37,
    input wire id_38,
    input wand id_39,
    output tri0 id_40,
    output wor id_41,
    output tri0 id_42
    , id_44
);
  assign id_37 = 1;
  module_0(
      id_14, id_27, id_23, id_7, id_21, id_23
  );
endmodule
