

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Nov 11 23:25:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.904 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2687|     3447| 26.870 us | 34.470 us |  2687|  3447|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_decrypt_fu_22  |aes_decrypt  |     2686|     3446| 26.860 us | 34.460 us |  2686|  3446|   none  |
        +-----------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|    1095|   3432|    0|
|Memory           |        0|      -|      16|      2|    0|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    1114|   3449|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+-------------+---------+-------+------+------+-----+
    |grp_aes_decrypt_fu_22  |aes_decrypt  |        2|      0|  1095|  3432|    0|
    +-----------------------+-------------+---------+-------+------+------+-----+
    |Total                  |             |        2|      0|  1095|  3432|    0|
    +-----------------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |decryptedtext_U  |dut_decryptedtext  |        0|  16|   2|    0|    16|    8|     1|          128|
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                   |        0|  16|   2|    0|    16|    8|     1|          128|
    +-----------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |grp_aes_decrypt_fu_22_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  3|   0|    3|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      dut     | return value |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 3 [1/1] (2.32ns)   --->   "%decryptedtext = alloca [16 x i8], align 16"   --->   Operation 3 'alloca' 'decryptedtext' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call fastcc void @aes_decrypt([16 x i8]* %decryptedtext) nounwind" [aes_new.cpp:152]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !56"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "call fastcc void @aes_decrypt([16 x i8]* %decryptedtext) nounwind" [aes_new.cpp:152]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "ret i32 0" [aes_new.cpp:154]   --->   Operation 8 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ciphertext]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
decryptedtext     (alloca       ) [ 001]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
call_ln152        (call         ) [ 000]
ret_ln154         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ciphertext">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rsbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_decrypt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="decryptedtext_alloca_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="decryptedtext/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="grp_aes_decrypt_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="0" index="2" bw="8" slack="0"/>
<pin id="26" dir="0" index="3" bw="8" slack="0"/>
<pin id="27" dir="0" index="4" bw="8" slack="0"/>
<pin id="28" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln152/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="18" pin="1"/><net_sink comp="22" pin=1"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="22" pin=3"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="22" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dut : ciphertext | {1 2 }
	Port: dut : empty | {1 2 }
	Port: dut : rsbox | {1 2 }
  - Chain level:
	State 1
		call_ln152 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|
|   call   | grp_aes_decrypt_fu_22 |    0    | 59.2535 |   1553  |   1959  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    | 59.2535 |   1553  |   1959  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  ciphertext |    0   |    8   |    2   |    -   |
|decryptedtext|    0   |   16   |    2   |    0   |
|    empty    |    1   |    0   |    0   |    -   |
|    rsbox    |    1   |    0   |    0   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |    2   |   24   |    4   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   59   |  1553  |  1959  |    0   |
|   Memory  |    2   |    -   |   24   |    4   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   59   |  1577  |  1963  |    0   |
+-----------+--------+--------+--------+--------+--------+
