/*
 * DTS file for Avnet Ultrazed-EG SoM
 *
 * (C) Copyright 2017, Andreas Galauner
 * Andreas Galauner <andreas@galauner.de>
 *
 * (C) Copyright 2020, Foundries io.
 * Michael Scott <mike@foundries.io>
 *
 * SPDX-License-Identifier: GPL-2.0+
 */

/*
 * slew-rate = 1    == <SLEW_RATE_SLOW>
 * io-standard = 1  == <IO_STANDARD_LVCMOS18>
 * gpio flag 0 == GPIO_ACTIVE_HIGH
 */

/ {
	model = "Avnet XCZU3EG-SFVA625 SoM";

	aliases {
		gpio0 = &gpio;
		mmc1 = &sdhci1;
		mmc0 = &sdhci0;
		rtc0 = &rtc;
		serial0 = &uart0;
		serial1 = &uart1;
		usb0 = &usb0;
		spi0 = &qspi;
	};

	xlnk {
		compatible = "xlnx,xlnk-1.0";
	};

	cpu-opp-table {
		compatible = "operating-points-v2";
		opp-shared;

		opp00 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};

		opp01 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};

		opp02 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};

		opp03 {
			opp-hz = /bits/ 64 <300000000>;
			opp-microvolt = <1000000>;
			clock-latency-ns = <500000>;
		};
	};

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};
	};
};

&gpio {
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_gpio_default>;
};

&qspi {
	status = "okay";
	is-dual = <1>; /* Set for dual-parallel QSPI config */
	num-cs = <2>;
	xlnx,fb-clk = <0x1>;
	flash0: flash@0 {
		/* The Flash described below doesn't match our board ("micron,n25qu256a"), but is needed */
		/* so the Flash MTD partitions are correctly identified in /proc/mtd */
		compatible = "micron,m25p80","jedec,spi-nor"; /* 32MB */
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
		spi-max-frequency = <108000000>; /* Based on DC1 spec */
	};
};

&sdhci0 {
	status = "okay";
	bus-width = <8>;
	max-frequency = <50000000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sdhci0_default>;
};

&pinctrl0 {
	status = "okay";

	pinctrl_gpio_default: gpio-default {
		mux-led {
			function = "gpio0";
			groups = "gpio0_31_grp";
		};

	        conf-led {
			groups = "gpio0_31_grp";
			slew-rate = <1>;
			io-standard = <1>;
	        };

		conf-pull-none {
			/* PS User LED */
			pins = "MIO31";
			bias-disable;
		};
	};

	pinctrl_sdhci0_default: sdhci0-default {
		mux {
			groups = "sdio0_0_grp";
			function = "sdio0";
		};

		conf {
			groups = "sdio0_0_grp";
			slew-rate = <1>;
			io-standard = <1>;
			bias-disable;
		};
	};
};
