(pcb "/home/davidshere/School/Spring_2012/ART75/LED-Controller/sch/KiCAD/led-controller.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "Kicad's PCBNEW")
    (host_version "(2011-05-25)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  3000 -1050  500 -1050  500 -1650  3000 -1650  3000 -1050
            500 -1050)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 10)
      (clearance 10.1)
      (clearance 10.1 (type default_smd))
      (clearance 2.5 (type smd_smd))
    )
  )
  (placement
    (component 1pin
      (place HOLE1 650 -1350 front 0 (PN P***))
      (place HOLE2 2850 -1350 front 0 (PN P***))
    )
    (component "SIL-4"
      (place D1 1750 -1350 front 0 (PN RGB_LED))
    )
    (component SOT23_6
      (place U1 1300 -1350 front 270 (PN ATTINY4))
    )
    (component SM1206
      (place R1 950 -1550 front 0 (PN R))
      (place R2 950 -1350 front 180 (PN R))
      (place R3 950 -1150 front 180 (PN R))
    )
    (component "SIL-4::1"
      (place I/O 2200 -1350 front 90 (PN I/O))
    )
    (component "SIL-2"
      (place P1 2550 -1350 front 90 (PN CONN_2))
      (place P3 2400 -1350 front 90 (PN CONN_2))
    )
  )
  (library
    (image 1pin
      (outline (path signal 15  90 0  85.5 -27.8  72.8 -52.9  52.9 -72.8  27.8 -85.5  0 -90
            -27.8 -85.5  -52.9 -72.8  -72.8 -52.9  -85.5 -27.8  -90 0  -85.5 27.8
            -72.8 52.9  -52.9 72.8  -27.8 85.5  0 90  27.8 85.5  52.9 72.8
            72.8 52.9  85.5 27.8))
      (pin Round[A]Pad_160_mil 1 0 0)
    )
    (image "SIL-4"
      (outline (path signal 15  -150 150  150 150))
      (outline (path signal 15  150 150  150 -100))
      (outline (path signal 15  150 -100  100 -150))
      (outline (path signal 15  100 -150  -150 -150))
      (outline (path signal 15  -150 -150  -150 150))
      (pin Rect[A]Pad_55x55_mil 1 100 100)
      (pin Round[A]Pad_55_mil 2 -100 -100)
      (pin Round[A]Pad_55_mil 3 -100 100)
      (pin Round[A]Pad_55_mil 4 100 -100)
    )
    (image SOT23_6
      (outline (path signal 5  -20 -30  -50 -10))
      (outline (path signal 5  50 -30  -52.5 -30))
      (outline (path signal 5  -52.5 -30  -52.5 30))
      (outline (path signal 5  -52.5 30  50 30))
      (outline (path signal 5  50 30  50 -30))
      (pin Rect[T]Pad_27.6x39.4_mil 6 -37.5 50)
      (pin Rect[T]Pad_27.6x39.4_mil 5 0 50)
      (pin Rect[T]Pad_27.6x39.4_mil 4 37.5 50)
      (pin Rect[T]Pad_27.6x39.4_mil 3 37.5 -50)
      (pin Rect[T]Pad_27.6x39.4_mil 2 0 -50)
      (pin Rect[T]Pad_27.6x39.4_mil 1 -37.5 -50)
    )
    (image SM1206
      (outline (path signal 5  -100 45  -100 -45))
      (outline (path signal 5  -100 -45  -35 -45))
      (outline (path signal 5  35 45  100 45))
      (outline (path signal 5  100 45  100 -45))
      (outline (path signal 5  100 -45  35 -45))
      (outline (path signal 5  -35 45  -100 45))
      (pin Rect[T]Pad_60x80_mil 1 -65 0)
      (pin Rect[T]Pad_60x80_mil 2 65 0)
    )
    (image "SIL-4::1"
      (outline (path signal 12  -200 50  -200 50))
      (outline (path signal 12  -200 -50  -200 50))
      (outline (path signal 12  -200 50  -200 50))
      (outline (path signal 12  -200 50  200 50))
      (outline (path signal 12  200 50  200 -50))
      (outline (path signal 12  200 -50  -200 -50))
      (outline (path signal 12  -100 -50  -100 50))
      (pin Rect[A]Pad_55x55_mil 1 -150 0)
      (pin Round[A]Pad_55_mil 2 -50 0)
      (pin Round[A]Pad_55_mil 3 50 0)
      (pin Round[A]Pad_55_mil 4 150 0)
    )
    (image "SIL-2"
      (outline (path signal 12  -100 -50  -100 50))
      (outline (path signal 12  -100 50  100 50))
      (outline (path signal 12  100 50  100 -50))
      (outline (path signal 12  100 -50  -100 -50))
      (pin Rect[A]Pad_55x55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (padstack Round[A]Pad_160_mil
      (shape (circle Front 160))
      (shape (circle Back 160))
      (attach off)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Rect[T]Pad_27.6x39.4_mil
      (shape (rect Front -13.8 -19.7 13.8 19.7))
      (attach off)
    )
    (padstack Rect[A]Pad_55x55_mil
      (shape (rect Front -27.5 -27.5 27.5 27.5))
      (shape (rect Back -27.5 -27.5 27.5 27.5))
      (attach off)
    )
    (padstack Rect[T]Pad_60x80_mil
      (shape (rect Front -30 -40 30 40))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net /BLUE
      (pins D1-3 R3-1)
    )
    (net /GREEN
      (pins D1-1 R2-1)
    )
    (net /PB0
      (pins U1-1 R1-1 I/O-1)
    )
    (net /PB1
      (pins U1-3 R2-2 I/O-2)
    )
    (net /PB2
      (pins U1-4 R3-2 I/O-3)
    )
    (net /PB3
      (pins U1-6 I/O-4)
    )
    (net /RED
      (pins D1-4 R1-2)
    )
    (net GND
      (pins D1-2)
    )
    (net "N-000007"
      (pins U1-2 P1-1 P1-2)
    )
    (net "N-000008"
      (pins U1-5 P3-1 P3-2)
    )
    (class kicad_default "" /BLUE /GREEN /PB0 /PB1 /PB2 /PB3 /RED GND "N-000007"
      "N-000008"
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 10)
        (clearance 10.1)
      )
    )
  )
  (wiring
  )
)
