#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 13:41:28 2021
# Process ID: 13816
# Current directory: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18028 D:\malygit\Digital-electronics-1\Labs\de1_projekt\project\project.xpr
# Log file: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/vivado.log
# Journal file: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vvivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.305 ; gain = 254.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/top.vhd:21]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd:22]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (2#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd:22]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/pwm.vhd:16]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 25000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'clk_enable_beep' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clk_enable_4khz.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clk_enable_beep' (3#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/clk_enable_4khz.vhd:18]
WARNING: [Synth 8-614] signal 'echo_count_i' is read in the process but is not in the sensitivity list [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/pwm.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/pwm.vhd:16]
INFO: [Synth 8-638] synthesizing module 'LED_bargraph' [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd:14]
WARNING: [Synth 8-614] signal 'echo_count_i' is read in the process but is not in the sensitivity list [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'LED_bargraph' (5#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/LED_bargraph.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.094 ; gain = 331.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.094 ; gain = 331.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.094 ; gain = 331.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1369.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc[0]'. [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/constrs_1/new/arty_a7_35t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1485.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.656 ; gain = 545.777
18 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1583.656 ; gain = 580.977
close_design
set_property top tb_LED_bargraph [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top LED_bargraph [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LED_bargraph' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_LED_bargraph_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_LED_bargraph'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_bargraph
Built simulation snapshot tb_LED_bargraph_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LED_bargraph_behav -key {Behavioral:sim_1:Functional:tb_LED_bargraph} -tclbatch {tb_LED_bargraph.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_LED_bargraph.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
Error: Error for count 55
Time: 25 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
Error: Error for count 126
Time: 50 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
Error: Error for count 50
Time: 75 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
Error: Error for count 84
Time: 125 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LED_bargraph' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_LED_bargraph_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_LED_bargraph'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_bargraph
Built simulation snapshot tb_LED_bargraph_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Error for count 5000
Time: 25 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
Error: Error for count 50
Time: 75 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
Error: Error for count 84
Time: 125 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LED_bargraph' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_LED_bargraph_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_LED_bargraph'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_bargraph
Built simulation snapshot tb_LED_bargraph_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Error for count 2500
Time: 125 us  Iteration: 0  Process: /tb_LED_bargraph/p_led  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LED_bargraph' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_LED_bargraph_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_LED_bargraph.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_LED_bargraph'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_LED_bargraph_behav xil_defaultlib.tb_LED_bargraph -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_led_bargraph
Built simulation snapshot tb_LED_bargraph_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top state_machine [current_fileset]
set_property top tb_state_machine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
Error: Echo counter error for 23 counts
Time: 23 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter error for 23 counts
Time: 146 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter must be 0
Time: 346 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Echo counter error for 23 counts
Time: 23 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter error for 23 counts
Time: 146 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter must be 0
Time: 346 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Echo counter error for 100 counts
Time: 123 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter must be 0
Time: 146 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter error for 200 counts
Time: 346 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Echo counter error for 100 counts
Time: 123 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter must be 0
Time: 146 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter error for 200 counts
Time: 346 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Echo counter error for 100 counts
Time: 123 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter must be 0
Time: 146 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter error for 200 counts
Time: 346 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Echo counter error for 99 counts
Time: 123 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter must be 0
Time: 146 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
Error: Echo counter error for 200 counts
Time: 346 us  Iteration: 0  Process: /tb_state_machine/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_state_machine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_state_machine_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_state_machine_behav xil_defaultlib.tb_state_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_state_machine
Built simulation snapshot tb_state_machine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_state_machine_behav -key {Behavioral:sim_1:Functional:tb_state_machine} -tclbatch {tb_state_machine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_state_machine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top top [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_enable_beep [clk_enable_beep_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  4 14:46:43 2021] Launched synth_1...
Run output will be captured here: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/synth_1/runme.log
[Tue May  4 14:46:43 2021] Launched impl_1...
Run output will be captured here: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May  4 14:55:53 2021] Launched synth_1...
Run output will be captured here: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May  4 14:56:42 2021] Launched impl_1...
Run output will be captured here: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  4 14:58:03 2021] Launched impl_1...
Run output will be captured here: D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
ERROR: [VRFC 10-1471] type error near s_sw ; current type std_logic; expected type std_logic_vector [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd:44]
ERROR: [VRFC 10-1471] type error near s_jc ; current type std_logic; expected type std_logic_vector [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd:47]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
"xelab -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c36a08d58b9c4889a4cef2aad221be2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.state_machine [state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000)\]
Compiling architecture behavioral of entity xil_defaultlib.clk_enable_beep [clk_enable_beep_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_bargraph [led_bargraph_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ms
run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 1585.496 ; gain = 0.000
xsim: Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 1585.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ms
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1585.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
file copy -force D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/project.runs/impl_1/top.bit D:/malygit/Digital-electronics-1/Labs/de1_projekt/project/bitstream_de1projekt.bit
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 15:15:32 2021...
