$date
	Sun Oct 23 06:17:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#123384
b10001 !
1"
#123386
b10001 &
b10001 %
1$
#123387
0"
#123390
b110100 &
b110100 %
#123394
b11010 &
b11010 %
#123398
b1101 &
b1101 %
#123402
b101000 &
b101000 %
#123406
b10100 &
b10100 %
#123410
b1010 &
b1010 %
#123414
b101 &
b101 %
#123418
b10000 &
b10000 %
#123422
b1000 &
b1000 %
#123426
b100 &
b100 %
#123430
b10 &
b10 %
#123434
b1 &
b1 %
1#
#123438
b0 &
0#
b0 %
0$
#1080860
b100 !
1"
#1080862
b100 &
b100 %
1$
#1080863
0"
#1080866
b10 &
b10 %
#1080870
b1 &
1#
b1 %
#1080874
b0 &
b0 %
0#
0$
#2056771
b11 !
1"
#2056774
b11 &
b11 %
1$
#2056775
0"
#2056778
b1010 &
b1010 %
#2056782
b101 &
b101 %
#2056786
b10000 &
b10000 %
#2056790
b1000 &
b1000 %
#2056794
b100 &
b100 %
#2056798
b10 &
b10 %
#2056802
b1 &
b1 %
1#
#2056806
b0 &
0#
b0 %
0$
#4500012
