<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-rvc/big_core/cr_mem" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.3">
<title data-rh="true">cr_mem | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/cr_mem"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="cr_mem | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="CR_MEM"><meta data-rh="true" property="og:description" content="CR_MEM"><link data-rh="true" rel="icon" href="/fpga_mafia_wiki/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/cr_mem"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/cr_mem" hreflang="en"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/cr_mem" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_wiki/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_wiki/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_wiki/assets/css/styles.7948e28b.css">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/runtime~main.fff5663e.js" as="script">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/main.3bf9e8d7.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_wiki/"><div class="navbar__logo"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV_Cores</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/cache/cache_intro">Cache</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/IPs/IPs_intro">IPs</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fpga/fpga_intro">FPGA</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/TFM/welcome">TFM</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/build_script/intro">MAFIA_Build</a><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Project<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Wiki<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/intro">intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">Single cycle core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Single cycle core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/common/intro">Common Components</a><button aria-label="Toggle the collapsible sidebar category &#x27;Common Components&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/fpga_mafia_wiki/docs/rvc/big_core/intro">Big Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Big Core&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/big_core_top">big_core_top</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/">big_core</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/mem_wrap">mem_wrap</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/csr_registers">csr_registers</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/cr_mem">cr_mem</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/pmon">pmon</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/exceptions">exceptions</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/mini_core/intro">Mini Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Mini Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/core_verification/intro">Core Verification</a><button aria-label="Toggle the collapsible sidebar category &#x27;Core Verification&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/sw_libraries">SW libraries</a></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_wiki/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/fpga_mafia_wiki/docs/rvc/big_core/intro"><span itemprop="name">Big Core</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">cr_mem</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>cr_mem</h1></header><h3 class="anchor anchorWithStickyNavbar_LWe7" id="cr_mem">CR_MEM<a href="#cr_mem" class="hash-link" aria-label="Direct link to CR_MEM" title="Direct link to CR_MEM">​</a></h3><ul><li>CR_MEM is the control registers memory region. It is a flip-flop based memory (not sram like others) that contains essential registers for the communication with the FGPA peripherals. CR data can be accessed through the software by  requesting the specific offset of the specific CR in the CR table. Some CRs are read only that sample data from the hardware. Others are read and write CRs. The memory size is control by the parameter CR_MEM_MSB and its basic size is 4kb. The access to CR_MEM is a single-port access. The processor accesses CR_MEM in the Memory stage. The table below shows the control registers present in the design.<br>Please note the CRs list may be changed depending on the design and future updates.    </li></ul><table><thead><tr><th>CR Name</th><th>Address</th><th>Description</th></tr></thead><tbody><tr><td>CR_SEG7_0</td><td>0x00007000</td><td>RW 7 bit</td></tr><tr><td>CR_SEG7_1</td><td>0x00007004</td><td>RW 7 bit</td></tr><tr><td>CR_SEG7_2</td><td>0x00007008</td><td>RW 7 bit</td></tr><tr><td>CR_SEG7_3</td><td>0x0000700C</td><td>RW 7 bit</td></tr><tr><td>CR_SEG7_4</td><td>0x00007010</td><td>RW 7 bit</td></tr><tr><td>CR_SEG7_5</td><td>0x00007014</td><td>RW 7 bit</td></tr><tr><td>CR_LED</td><td>0x00007018</td><td>RW 10 bit</td></tr><tr><td>CR_Button_0</td><td>0x0000701C</td><td>RO 1 bit</td></tr><tr><td>CR_Button_1</td><td>0x00007020</td><td>RO 1 bit</td></tr><tr><td>CR_SWITCH</td><td>0x00007024</td><td>RO 10 bit</td></tr><tr><td>CR_JOYSTICK_X</td><td>0x00007028</td><td>RW 10 bit</td></tr><tr><td>CR_JOYSTICK_Y</td><td>0x0000702C</td><td>RW 10 bit</td></tr><tr><td>CR_KBD_DATA</td><td>0x00007100</td><td>RO 8 bit</td></tr><tr><td>CR_KBD_READY</td><td>0x00007104</td><td>RO 1 bit</td></tr><tr><td>CR_KBD_SCANF_EN</td><td>0x00007108</td><td>RW 1 bit</td></tr></tbody></table><ul><li>RW - read write CR. We can send data to the fpga and sample data from the fpga.</li><li>RO - read only CR. We can only sample data from the fpga.</li><li>The two last one are related to the keyboard.</li></ul><ul><li>We define two structs to communicate with the fpga
The first one is for signals coming from the fpga into the core (<code>t_fpga_in</code>) and the second is for signals coming from the core to fpga (``)</li></ul><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">typedef struct packed {</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic           Button_0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic           Button_1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [9:0]     Switch;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [11:0]    Joystick_x;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [11:0]    Joystick_y;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">} t_fpga_in;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">typedef struct packed {</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [7:0] SEG7_0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [7:0] SEG7_1;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [7:0] SEG7_2;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [7:0] SEG7_3;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [7:0] SEG7_4;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [7:0] SEG7_5;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    logic [9:0] LED;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">} t_fpga_out;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="writing-to-cr_mem">Writing to CR_MEM<a href="#writing-to-cr_mem" class="hash-link" aria-label="Direct link to Writing to CR_MEM" title="Direct link to Writing to CR_MEM">​</a></h3><p>In the following always block we update the CR&#x27;s. For example lets say we want to turn on SEG7_0 in the fpga, we will write to CR_SEG7_0 with some value. The always block will sample the data and turn on the SEG7_0 in the fpga. </p><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    fpga_out_2 = fpga_out_1; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    kbd_cr_next.kbd_scanf_en =  kbd_cr.kbd_scanf_en;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    if(wren) begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        unique casez (address) // address holds the offset</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            // ---- RW memory ----</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_0   : fpga_out_2.SEG7_0    = data[7:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_1   : fpga_out_2.SEG7_1    = data[7:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_2   : fpga_out_2.SEG7_2    = data[7:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_3   : fpga_out_2.SEG7_3    = data[7:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_4   : fpga_out_2.SEG7_4    = data[7:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_5   : fpga_out_2.SEG7_5    = data[7:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_LED      : fpga_out_2.LED       = data[9:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_KBD_SCANF_EN : kbd_cr_next.kbd_scanf_en = data[0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            // ---- Other ----</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            default   : /* Do nothing */;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="reading-from-cr_mem">Reading from CR_MEM<a href="#reading-from-cr_mem" class="hash-link" aria-label="Direct link to Reading from CR_MEM" title="Direct link to Reading from CR_MEM">​</a></h3><p>In the following always block we sample the data from the CR&#x27;s that going to fpga. For example lets say we want to read the value on SEG7_0 in the fpga, we will read from CR_SEG7_0. </p><ul><li>Note that in our design the <code>q_b</code> output always reads the data from the CR&#x27;s going to fpga. </li></ul><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    pre_q   = 32&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    pre_q_b = 32&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    if(rden) begin</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        unique casez (address) // address holds the offset</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            // ---- RW memory ----</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_0       : pre_q = {24&#x27;b0 , fpga_out.SEG7_0}     ; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_1       : pre_q = {24&#x27;b0 , fpga_out.SEG7_1}     ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_2       : pre_q = {24&#x27;b0 , fpga_out.SEG7_2}     ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_3       : pre_q = {24&#x27;b0 , fpga_out.SEG7_3}     ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_4       : pre_q = {24&#x27;b0 , fpga_out.SEG7_4}     ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SEG7_5       : pre_q = {24&#x27;b0 , fpga_out.SEG7_5}     ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_LED          : pre_q = {22&#x27;b0 , fpga_out.LED}        ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_KBD_SCANF_EN : pre_q = {31&#x27;b0 , kbd_cr.kbd_scanf_en} ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            // ---- RO memory ----</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_Button_0   : pre_q = {31&#x27;b0 , fpga_in_2.Button_0}  ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_Button_1   : pre_q = {31&#x27;b0 , fpga_in_2.Button_1}  ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_SWITCH     : pre_q = {22&#x27;b0 , fpga_in_2.Switch}    ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_JOYSTICK_X : pre_q = {20&#x27;b0 , fpga_in_2.Joystick_x};</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_JOYSTICK_Y : pre_q = {20&#x27;b0 , fpga_in_2.Joystick_y};</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_KBD_READY  : pre_q = {31&#x27;b0 , kbd_cr.kbd_ready}  ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            CR_KBD_DATA   : pre_q = {24&#x27;b0 , kbd_cr.kbd_data}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">            default       : pre_q = 32&#x27;b0                         ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //Fabric Read</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    unique casez (address_b) // address holds the offset</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        // ---- RW memory ----</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SEG7_0     : pre_q_b = {24&#x27;b0 , fpga_out.SEG7_0}   ; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SEG7_1     : pre_q_b = {24&#x27;b0 , fpga_out.SEG7_1}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SEG7_2     : pre_q_b = {24&#x27;b0 , fpga_out.SEG7_2}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SEG7_3     : pre_q_b = {24&#x27;b0 , fpga_out.SEG7_3}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SEG7_4     : pre_q_b = {24&#x27;b0 , fpga_out.SEG7_4}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SEG7_5     : pre_q_b = {24&#x27;b0 , fpga_out.SEG7_5}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_LED        : pre_q_b = {22&#x27;b0 , fpga_out.LED}      ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_KBD_SCANF_EN: pre_q_b = {31&#x27;b0 , kbd_cr.kbd_scanf_en} ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        // ---- RO memory ----</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_Button_0   : pre_q_b = {31&#x27;b0 , fpga_in_2.Button_0} ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_Button_1   : pre_q_b = {31&#x27;b0 , fpga_in_2.Button_1} ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_SWITCH     : pre_q_b = {22&#x27;b0 , fpga_in_2.Switch}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_JOYSTICK_X : pre_q_b = {20&#x27;b0 , fpga_in_2.Joystick_x};</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_JOYSTICK_Y : pre_q_b = {20&#x27;b0 , fpga_in_2.Joystick_y};</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_KBD_READY  : pre_q_b = {31&#x27;b0 , kbd_cr.kbd_ready}  ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        CR_KBD_DATA   : pre_q_b = {24&#x27;b0 , kbd_cr.kbd_data}   ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        default       : pre_q_b = 32&#x27;b0                         ;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/big_core/cr_mem.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_wiki/docs/rvc/big_core/csr_registers"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">csr_registers</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/fpga_mafia_wiki/docs/rvc/big_core/pmon"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">pmon</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#cr_mem" class="table-of-contents__link toc-highlight">CR_MEM</a></li><li><a href="#writing-to-cr_mem" class="table-of-contents__link toc-highlight">Writing to CR_MEM</a></li><li><a href="#reading-from-cr_mem" class="table-of-contents__link toc-highlight">Reading from CR_MEM</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Contributors</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/amichai-ben-david" target="_blank" rel="noopener noreferrer" class="footer__link-item">Amichai Ben-David</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/noam-sabban" target="_blank" rel="noopener noreferrer" class="footer__link-item">Noam Sabban</a></li><li class="footer__item"><a href="https://github.com/ShmuelSfez" target="_blank" rel="noopener noreferrer" class="footer__link-item">Shmuel Sfez</a></li><li class="footer__item"><a href="https://github.com/yeonatanPerelman" target="_blank" rel="noopener noreferrer" class="footer__link-item">Yeonatan Perelman</a></li><li class="footer__item"><a href="https://github.com/danielk532" target="_blank" rel="noopener noreferrer" class="footer__link-item">Daniel Kaufman</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/roman-gilgor-a5326532/" target="_blank" rel="noopener noreferrer" class="footer__link-item">Roman Gilgor</a></li></ul></div><div class="col footer__col"><div class="footer__title">RTL Units</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Tile</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Router</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV Cores</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">Memory Subsystem</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Instruction Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Data Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Memory Controller</a></li></ul></div><div class="col footer__col"><div class="footer__title">TFM</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/intro">Project Tool</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/git_and_github">- Git &amp; GitHub</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/GccRiscV">- RISCV GCC</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Modelsim</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Quartus</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/verilog/intro">System-Verilog</a></li></ul></div><div class="col footer__col"><div class="footer__title">GitHub - links</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA WIKI<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_wiki/assets/js/runtime~main.fff5663e.js"></script>
<script src="/fpga_mafia_wiki/assets/js/main.3bf9e8d7.js"></script>
</body>
</html>