$date
	Sun May 04 20:48:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # zero $end
$var wire 32 $ write_data [31:0] $end
$var wire 2 % result_src [1:0] $end
$var wire 1 & reg_write $end
$var wire 32 ' read_data2 [31:0] $end
$var wire 32 ( read_data1 [31:0] $end
$var wire 1 ) pc_src $end
$var wire 32 * pc_out [31:0] $end
$var wire 1 + mem_write $end
$var wire 32 , mem_read_data [31:0] $end
$var wire 32 - instr [31:0] $end
$var wire 2 . imm_src [1:0] $end
$var wire 32 / imm_out [31:0] $end
$var wire 1 0 alu_src $end
$var wire 32 1 alu_result [31:0] $end
$var wire 2 2 alu_op [1:0] $end
$var wire 3 3 alu_control [2:0] $end
$var wire 32 4 alu_b [31:0] $end
$scope module alu $end
$var wire 1 # Zero $end
$var wire 32 5 B [31:0] $end
$var wire 3 6 ALUControl [2:0] $end
$var wire 32 7 A [31:0] $end
$var reg 32 8 Result [31:0] $end
$upscope $end
$scope module alu_mux $end
$var wire 32 9 in1 [31:0] $end
$var wire 32 : in0 [31:0] $end
$var wire 32 ; SrcB [31:0] $end
$var wire 1 0 ALUSrc $end
$upscope $end
$scope module ctrl_unit $end
$var wire 3 < funct3 [2:0] $end
$var wire 1 = funct7_5 $end
$var wire 7 > op [6:0] $end
$var wire 1 # zero $end
$var reg 3 ? ALUControl [2:0] $end
$var reg 2 @ ALUOp [1:0] $end
$var reg 1 0 ALUSrc $end
$var reg 1 A Branch $end
$var reg 2 B ImmSrc [1:0] $end
$var reg 1 C Jump $end
$var reg 1 + MemWrite $end
$var reg 1 ) PCSrc $end
$var reg 1 & RegWrite $end
$var reg 2 D ResultSrc [1:0] $end
$upscope $end
$scope module data_mem $end
$var wire 32 E addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 + memWrite $end
$var wire 32 F readData [31:0] $end
$var wire 1 " rst $end
$var wire 32 G writeData [31:0] $end
$var reg 32 H read_data_reg [31:0] $end
$var integer 32 I i [31:0] $end
$upscope $end
$scope module imm_ext $end
$var wire 2 J immSrc [1:0] $end
$var wire 32 K instr [31:0] $end
$var reg 32 L immExit [31:0] $end
$upscope $end
$scope module instr_mem $end
$var wire 32 M address [31:0] $end
$var reg 32 N data_out [31:0] $end
$upscope $end
$scope module pc_unit $end
$var wire 1 ! clk $end
$var wire 32 O immExit [31:0] $end
$var wire 1 ) pc_src $end
$var wire 1 " rst $end
$var wire 32 P pc_plus4 [31:0] $end
$var wire 32 Q branch_addr [31:0] $end
$var reg 32 R pc_in [31:0] $end
$var reg 32 S pc_out [31:0] $end
$upscope $end
$scope module result_mux $end
$var wire 32 T ALUResult [31:0] $end
$var wire 32 U MemoryReadData [31:0] $end
$var wire 32 V PCPlus4 [31:0] $end
$var wire 2 W ResultSrc [1:0] $end
$var reg 32 X wd3 [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 Y addr1 [4:0] $end
$var wire 5 Z addr2 [4:0] $end
$var wire 5 [ addr3 [4:0] $end
$var wire 1 ! clk $end
$var wire 32 \ data1 [31:0] $end
$var wire 32 ] data2 [31:0] $end
$var wire 32 ^ data3 [31:0] $end
$var wire 1 " rst $end
$var wire 1 & wr $end
$var integer 32 _ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 _
b1000000 ^
b100 ]
b100 \
b10 [
b0 Z
b1 Y
b1000000 X
b0 W
b100 V
b10000 U
b1000000 T
b0 S
b100 R
b0 Q
b100 P
b0 O
b1001000100110011 N
b0 M
b0 L
b1001000100110011 K
b0 J
b10000000000 I
b10000 H
b100 G
b10000 F
b1000000 E
b0 D
0C
b0 B
0A
b10 @
b110 ?
b110011 >
0=
b1 <
b100 ;
b100 :
b0 9
b1000000 8
b100 7
b110 6
b100 5
b100 4
b110 3
b10 2
b1000000 1
00
b0 /
b0 .
b1001000100110011 -
b10000 ,
0+
b0 *
0)
b100 (
b100 '
1&
b0 %
b1000000 $
0#
1"
0!
$end
#20000
bx ,
bx F
bx U
bx H
bx $
bx X
bx ^
bx 4
bx 5
bx ;
x#
bx 1
bx 8
bx E
bx T
b0 3
b0 6
b0 ?
b0 2
b0 @
0&
bx [
bx '
bx :
bx G
bx ]
bx Z
bx (
bx 7
bx \
bx Y
x=
bx <
bx >
bx /
bx 9
bx L
bx O
b1000 R
bx -
bx K
bx N
b1000 P
bx Q
b1000 V
b100 *
b100 M
b100 S
0"
1!
#40000
0!
#60000
b1100 R
b1100 P
b1100 V
b1000 *
b1000 M
b1000 S
1!
#80000
0!
#100000
b10000 R
b10000 P
b10000 V
b1100 *
b1100 M
b1100 S
1!
#120000
0!
#140000
b10100 R
b10100 P
b10100 V
b10000 *
b10000 M
b10000 S
1!
#160000
0!
#180000
b11000 R
b11000 P
b11000 V
b10100 *
b10100 M
b10100 S
1!
#200000
0!
#220000
b11100 R
b11100 P
b11100 V
b11000 *
b11000 M
b11000 S
1!
#240000
0!
#260000
b100000 R
b100000 P
b100000 V
b11100 *
b11100 M
b11100 S
1!
#280000
0!
#300000
b100100 R
b100100 P
b100100 V
b100000 *
b100000 M
b100000 S
1!
#320000
0!
#340000
b101000 R
b101000 P
b101000 V
b100100 *
b100100 M
b100100 S
1!
#360000
0!
#380000
b101100 R
b101100 P
b101100 V
b101000 *
b101000 M
b101000 S
1!
#400000
0!
#420000
b110000 R
b110000 P
b110000 V
b101100 *
b101100 M
b101100 S
1!
#440000
0!
#460000
b110100 R
b110100 P
b110100 V
b110000 *
b110000 M
b110000 S
1!
#480000
0!
#500000
b111000 R
b111000 P
b111000 V
b110100 *
b110100 M
b110100 S
1!
#520000
0!
