// Code your testbench here
// or browse Examples
module fulladder_gate_level_tb;
  reg A,B,Cin;
  wire S,Cout;
  fulladder_gate_level FA(.A(A),.B(B),.Cin(Cin),.S(S),.Cout(Cout));
  
  initial
  begin
//     {A,B,Cin}<=3'b000;
//     for(i=1;i<20;i=i+1)
    
      A = 0; B = 0; Cin = 0; #8;
      A = 0; B = 0; Cin = 1; #8;
      A = 0; B = 1; Cin = 0; #8;
      A = 0; B = 1; Cin = 1; #8;
      A = 1; B = 0; Cin = 0; #8;
      A = 1; B = 0; Cin = 1; #8;
      A = 1; B = 1; Cin = 0; #8;
      A = 1; B = 1; Cin = 1; #8;
    
        $dumpfile("dump.vcd");
        $dumpvars; 
    
    //always#8{A,B,Cin}<=$random%8;
    $finish;
  end
endmodule