<?xml version="1.0" encoding="utf-8" ?>

<module name="GPTIMER10" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TIDR" acronym="TIDR" offset="0x0" width="32" description="This register contains the IP revision code.">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="TID_REV" width="8" begin="7" end="0" resetval="See" description="IP revision[7:4] . Major revision . [3:0] . Minor revision . Examples: 0x10 for 1.0, 0x21 for 2.1 ." range="" rwaccess="R"/>
	</register>
	<register id="TIOCP_CFG" acronym="TIOCP_CFG" offset="0x10" width="32" description="This register controls the various parameters of the GP timer L4 interface.">
		<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0x0000000" description="Write 0s for future compatibility. Reads return 0." range="" rwaccess="R"/>
		<bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clock activity during wakeup mode period:" range="" rwaccess="RW">
			<bitenum value="0" token="CLOCKACTIVITY_0" description="L4 interface and Functional clocks can be switched off."/>
			<bitenum value="1" token="CLOCKACTIVITY_1" description="L4 interface clock is maintained during wake-up period; Functional clock can be switched off."/>
			<bitenum value="2" token="CLOCKACTIVITY_2" description="L4 interface clock can be switched off; Functional clock is maintained during wake-up period."/>
			<bitenum value="3" token="CLOCKACTIVITY_3" description="L4 interface and Functional clocks are maintained during wake-up period."/>
		</bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibility. Reads return 0." range="" rwaccess="R"/>
		<bitfield id="EMUFREE" width="1" begin="5" end="5" resetval="0" description="Emulation mode" range="" rwaccess="RW">
			<bitenum value="0" token="EMUFREE_0" description="Timer counter frozen in emulation"/>
			<bitenum value="1" token="EMUFREE_1" description="Timer counter free-running in emulation"/>
		</bitfield>
		<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Power management, req/ack control" range="" rwaccess="RW">
			<bitenum value="0" token="IDLEMODE_0" description="Force-idle. An idle request is acknowledged unconditionally."/>
			<bitenum value="1" token="IDLEMODE_1" description="No-idle. An idle request is never acknowledged."/>
			<bitenum value="2" token="IDLEMODE_2" description="Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module."/>
			<bitenum value="3" token="IDLEMODE_3" description="Reserved. Do not use."/>
		</bitfield>
		<bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0" description="Wake-up feature global control" range="" rwaccess="RW">
			<bitenum value="0" token="ENAWAKEUP_0" description="No wake-up line assertion in idle mode"/>
			<bitenum value="1" token="ENAWAKEUP_1" description="Wake-up line assertion enabled in smart-idle mode"/>
		</bitfield>
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. This bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
			<bitenum value="0" token="SOFTRESET_0" description="Normal mode"/>
			<bitenum value="1" token="SOFTRESET_1" description="The module is reset."/>
		</bitfield>
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Internal L4 interface clock gating strategy" range="" rwaccess="">
			<bitenum value="0" token="AUTOIDLE_0" description="L4 interface clock is free-running."/>
			<bitenum value="1" token="AUTOIDLE_1" description="Automatic L4 interface clock gating strategy is applied, based on the L4 interface activity."/>
		</bitfield>
	</register>
	<register id="TISTAT" acronym="TISTAT" offset="0x14" width="32" description="This register provides status information about the module, excluding the interrupt status information.">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="Reserved" width="7" begin="7" end="1" resetval="0x00" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0" description="Internal reset monitoring" range="" rwaccess="R">
			<bitenum value="0" token="RESETDONE_0" description="Internal module reset is ongoing."/>
			<bitenum value="1" token="RESETDONE_1" description="Reset completed"/>
		</bitfield>
	</register>
	<register id="TISR" acronym="TISR" offset="0x18" width="32" description="This register shows which interrupt events are pending inside the module.">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="TCAR_IT_FLAG" width="1" begin="2" end="2" resetval="0" description="Pending capture interrupt status" range="" rwaccess="RW">
			<bitenum value="0" token="TCAR_IT_FLAG_0_r" description="No capture interrupt event pending"/>
			<bitenum value="0" token="TCAR_IT_FLAG_0_w" description="Status unchanged"/>
			<bitenum value="1" token="TCAR_IT_FLAG_1_r" description="Capture interrupt event pending"/>
			<bitenum value="1" token="TCAR_IT_FLAG_1_w" description="Status bit cleared"/>
		</bitfield>
		<bitfield id="OVF_IT_FLAG" width="1" begin="1" end="1" resetval="0" description="Pending overflow interrupt status" range="" rwaccess="RW">
			<bitenum value="0" token="OVF_IT_FLAG_0_r" description="No overflow interrupt pending"/>
			<bitenum value="0" token="OVF_IT_FLAG_0_w" description="Status unchanged"/>
			<bitenum value="1" token="OVF_IT_FLAG_1_r" description="Overflow interrupt pending"/>
			<bitenum value="1" token="OVF_IT_FLAG_1_w" description="Status bit cleared"/>
		</bitfield>
		<bitfield id="MAT_IT_FLAG" width="1" begin="0" end="0" resetval="0" description="Pending match interrupt status" range="" rwaccess="RW">
			<bitenum value="0" token="MAT_IT_FLAG_0_r" description="No match interrupt pending"/>
			<bitenum value="0" token="MAT_IT_FLAG_0_w" description="Status unchanged"/>
			<bitenum value="1" token="MAT_IT_FLAG_1_r" description="Match interrupt pending"/>
			<bitenum value="1" token="MAT_IT_FLAG_1_w" description="Status bit cleared"/>
		</bitfield>
	</register>
	<register id="TIER" acronym="TIER" offset="0x1C" width="32" description="This register controls (enable/disable) the interrupt events.">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="TCAR_IT_ENA" width="1" begin="2" end="2" resetval="0" description="Enable capture interrupt" range="" rwaccess="RW">
			<bitenum value="0" token="TCAR_IT_ENA_0" description="Disable capture interrupt."/>
			<bitenum value="1" token="TCAR_IT_ENA_1" description="Enable capture interrupt."/>
		</bitfield>
		<bitfield id="OVF_IT_ENA" width="1" begin="1" end="1" resetval="0" description="Enable overflow interrupt" range="" rwaccess="RW">
			<bitenum value="0" token="OVF_IT_ENA_0" description="Disable overflow interrupt."/>
			<bitenum value="1" token="OVF_IT_ENA_1" description="Enable overflow interrupt."/>
		</bitfield>
		<bitfield id="MAT_IT_ENA" width="1" begin="0" end="0" resetval="0" description="Enable match interrupt" range="" rwaccess="RW">
			<bitenum value="0" token="MAT_IT_ENA_0" description="Disable match interrupt."/>
			<bitenum value="1" token="MAT_IT_ENA_1" description="Enable match interrupt."/>
		</bitfield>
	</register>
	<register id="TWER" acronym="TWER" offset="0x20" width="32" description="This register controls (enable/disable) the wake-up feature on specific interrupt events.">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Reads return 0" range="" rwaccess="R"/>
		<bitfield id="TCAR_WUP_ENA" width="1" begin="2" end="2" resetval="0" description="Enable capture wake-up" range="" rwaccess="RW">
			<bitenum value="0" token="TCAR_WUP_ENA_0" description="Disable capture wake-up."/>
			<bitenum value="1" token="TCAR_WUP_ENA_1" description="Enable capture wake-up."/>
		</bitfield>
		<bitfield id="OVF_WUP_ENA" width="1" begin="1" end="1" resetval="0" description="Enable overflow wake-up" range="" rwaccess="RW">
			<bitenum value="0" token="OVF_WUP_ENA_0" description="Disable overflow wake-up."/>
			<bitenum value="1" token="OVF_WUP_ENA_1" description="Enable overflow wake-up."/>
		</bitfield>
		<bitfield id="MAT_WUP_ENA" width="1" begin="0" end="0" resetval="0" description="Enable match wake-up" range="" rwaccess="RW">
			<bitenum value="0" token="MAT_WUP_ENA_0" description="Disable match wake-up."/>
			<bitenum value="1" token="MAT_WUP_ENA_1" description="Enable match wake-up."/>
		</bitfield>
	</register>
	<register id="TCLR" acronym="TCLR" offset="0x24" width="32" description="This register controls optional features specific to the timer functionality.">
		<bitfield id="Reserved" width="17" begin="31" end="15" resetval="0x00000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="GPO_CFG" width="1" begin="14" end="14" resetval="0" description="PWM output/event detection input pin direction control:" range="" rwaccess="RW">
			<bitenum value="0" token="GPO_CFG_0" description="Configures the pin as an output (needed when PWM mode is required)"/>
			<bitenum value="1" token="GPO_CFG_1" description="Configures the pin as an input (needed when capture mode is required)"/>
		</bitfield>
		<bitfield id="CAPT_MODE" width="1" begin="13" end="13" resetval="0" description="Capture mode select bit (first/second)" range="" rwaccess="RW">
			<bitenum value="0" token="CAPT_MODE_0" description="Capture the first enabled capture event in."/>
			<bitenum value="1" token="CAPT_MODE_1" description="Capture the second enabled capture event in."/>
		</bitfield>
		<bitfield id="PT" width="1" begin="12" end="12" resetval="0" description="Pulse or toggle select bit" range="" rwaccess="RW">
			<bitenum value="0" token="PT_0" description="Pulse modulation"/>
			<bitenum value="1" token="PT_1" description="Toggle modulation"/>
		</bitfield>
		<bitfield id="TRG" width="2" begin="11" end="10" resetval="0x0" description="Trigger output mode" range="" rwaccess="RW">
			<bitenum value="0" token="TRG_0" description="No trigger"/>
			<bitenum value="1" token="TRG_1" description="Overflow trigger"/>
			<bitenum value="2" token="TRG_2" description="Overflow and match trigger"/>
			<bitenum value="3" token="TRG_3" description="Reserved"/>
		</bitfield>
		<bitfield id="TCM" width="2" begin="9" end="8" resetval="0x0" description="Transition capture mode" range="" rwaccess="RW">
			<bitenum value="0" token="TCM_0" description="No capture"/>
			<bitenum value="1" token="TCM_1" description="Capture on rising edges of EVENT_CAPTURE pin."/>
			<bitenum value="2" token="TCM_2" description="Capture on falling edges of EVENT_CAPTURE pin."/>
			<bitenum value="3" token="TCM_3" description="Capture on both edges of EVENT_CAPTURE pin."/>
		</bitfield>
		<bitfield id="SCPWM" width="1" begin="7" end="7" resetval="0" description="Pulse-width-modulation output pin default setting when counter is stopped or trigger output mode is set to no trigger." range="" rwaccess="RW">
			<bitenum value="0" token="SCPWM_0" description="Default value of PWM_out output: 0"/>
			<bitenum value="1" token="SCPWM_1" description="Default value of PWM_out output: 1"/>
		</bitfield>
		<bitfield id="CE" width="1" begin="6" end="6" resetval="0" description="Compare enable" range="" rwaccess="RW">
			<bitenum value="0" token="CE_0" description="Compare disabled"/>
			<bitenum value="1" token="CE_1" description="Compare enabled"/>
		</bitfield>
		<bitfield id="PRE" width="1" begin="5" end="5" resetval="0" description="Prescaler enable" range="" rwaccess="RW">
			<bitenum value="0" token="PRE_0" description="Prescaler disabled"/>
			<bitenum value="1" token="PRE_1" description="Prescaler enabled"/>
		</bitfield>
		<bitfield id="PTV" width="3" begin="4" end="2" resetval="" description="Trigger output mode" range="" rwaccess="">
			<bitenum value="0" token="PTV_0" description="The timer counter is prescaled with the value: 2(PTV+1). Example: PTV = 3, counter increases value (if started) after 16 functional clock periods. RW 0x0"/>
		</bitfield>
		<bitfield id="AR" width="1" begin="1" end="1" resetval="0" description="Autoreload mode" range="" rwaccess="RW">
			<bitenum value="0" token="AR_0" description="One-shot mode overflow"/>
			<bitenum value="1" token="AR_1" description="Autoreload mode overflow"/>
		</bitfield>
		<bitfield id="ST" width="1" begin="0" end="0" resetval="0" description="Start/stop timer control" range="" rwaccess="RW">
			<bitenum value="0" token="ST_0" description="Stop the timer"/>
			<bitenum value="1" token="ST_1" description="Start the timer"/>
		</bitfield>
	</register>
	<register id="TCRR" acronym="TCRR" offset="0x28" width="32" description="This register holds the value of the internal counter.">
		<bitfield id="TIMER_COUNTER" width="32" begin="31" end="0" resetval="0x00000000" description="The value of the timer counter register" range="" rwaccess="RW"/>
	</register>
	<register id="TLDR" acronym="TLDR" offset="0x2C" width="32" description="This register holds the timer load values.">
		<bitfield id="LOAD_VALUE" width="32" begin="31" end="0" resetval="0x00000000" description="The value of the timer load register" range="" rwaccess="RW"/>
	</register>
	<register id="TTGR" acronym="TTGR" offset="0x30" width="32" description="This register triggers a counter reload of timer by writing any value in it.">
		<bitfield id="TTGR_VALUE" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="The value of the trigger register. During reads, it always returns 0xFFFFFFFF." range="" rwaccess="RW"/>
	</register>
	<register id="TWPS" acronym="TWPS" offset="0x34" width="32" description="This register indicates if a Write-Posted is pending.">
		<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0x0000000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="W_PEND_TOWR" width="1" begin="9" end="9" resetval="0" description="Write pending for register GPT_TOWRReserved for instances 3, 4, 5, 6, 7, 8, 9, 11, 12 Read returns reset value. R 0 ." range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TOWR_0" description="Overflow wrapping register write not pending"/>
			<bitenum value="1" token="W_PEND_TOWR_1" description="Overflow wrapping register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TOCR" width="1" begin="8" end="8" resetval="0" description="Write pending for register GPT_TOCRReserved for instances 3, 4, 5, 6, 7, 8, 9, 11, 12 Read returns reset value. R 0 ." range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TOCR_0" description="Overflow counter register write not pending"/>
			<bitenum value="1" token="W_PEND_TOCR_1" description="Overflow counter register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TCVR" width="1" begin="7" end="7" resetval="0" description="Write pending for register GPT_TCVRReserved for instances 3, 4, 5, 6, 7, 8, 9, 11, 12 Read returns reset value. R 0 ." range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TCVR_0" description="Counter value register write not pending"/>
			<bitenum value="1" token="W_PEND_TCVR_1" description="Counter value register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TNIR" width="1" begin="6" end="6" resetval="0" description="Write pending for register GPT_TNIRReserved for instances 3, 4, 5, 6, 7, 8, 9, 11, 12 Read returns reset value. R 0 ." range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TNIR_0" description="Negative increment register write not pending"/>
			<bitenum value="1" token="W_PEND_TNIR_1" description="Negative increment register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TPIR" width="1" begin="5" end="5" resetval="0" description="Write pending for register GPT_TPIRReserved for instances 3, 4, 5, 6, 7, 8, 9, 11, 12 Read returns reset value. R 0 ." range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TPIR_0" description="Positive increment register write not pending"/>
			<bitenum value="1" token="W_PEND_TPIR_1" description="Positive increment register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TMAR" width="1" begin="4" end="4" resetval="0" description="Write pending for register GPT_TMAR" range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TMAR_0" description="Match register write not pending"/>
			<bitenum value="1" token="W_PEND_TMAR_1" description="Match register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TTGR" width="1" begin="3" end="3" resetval="0" description="Write pending for register GPT_TTGR" range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TTGR_0" description="Trigger register write not pending"/>
			<bitenum value="1" token="W_PEND_TTGR_1" description="Trigger register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TLDR" width="1" begin="2" end="2" resetval="0" description="Write pending for register GPT_TLDR" range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TLDR_0" description="Load register write not pending"/>
			<bitenum value="1" token="W_PEND_TLDR_1" description="Load register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TCRR" width="1" begin="1" end="1" resetval="0" description="Write pending for register GPT_TCRR" range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TCRR_0" description="Counter register write not pending"/>
			<bitenum value="1" token="W_PEND_TCRR_1" description="Counter register write pending"/>
		</bitfield>
		<bitfield id="W_PEND_TCLR" width="1" begin="0" end="0" resetval="0" description="Write pending for register GPT_TCLR" range="" rwaccess="R">
			<bitenum value="0" token="W_PEND_TCLR_0" description="Control register write not pending"/>
			<bitenum value="1" token="W_PEND_TCLR_1" description="Control register write pending"/>
		</bitfield>
	</register>
	<register id="TMAR" acronym="TMAR" offset="0x38" width="32" description="This register holds the value to be compared with the counter value.">
		<bitfield id="COMPARE_VALUE" width="32" begin="31" end="0" resetval="0x00000000" description="The value of the match register" range="" rwaccess="RW"/>
	</register>
	<register id="TCAR1" acronym="TCAR1" offset="0x3C" width="32" description="This register holds the first captured value of the counter register.">
		<bitfield id="CAPTURE_VALUE1" width="32" begin="31" end="0" resetval="0x00000000" description="The value of first captured counter register" range="" rwaccess="R"/>
	</register>
	<register id="TSICR" acronym="TSICR" offset="0x40" width="32" description="This register contains the bits that control the interface between the L4 interface and functional clock domains-posted mode and functional SW reset.">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Reads return 0." range="" rwaccess="R"/>
		<bitfield id="POSTED" width="1" begin="2" end="2" resetval="1" description="Posted mode selection" range="" rwaccess="RW">
			<bitenum value="0" token="POSTED_0" description="Non-posted mode selected"/>
			<bitenum value="1" token="POSTED_1" description="Posted mode selected"/>
		</bitfield>
		<bitfield id="SFT" width="1" begin="1" end="1" resetval="0" description="Reset software functional registers. This bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
			<bitenum value="0" token="SFT_0" description="Normal functional mode"/>
			<bitenum value="1" token="SFT_1" description="The functional registers are reset."/>
		</bitfield>
		<bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Reads return 0." range="" rwaccess="R"/>
	</register>
	<register id="TCAR2" acronym="TCAR2" offset="0x44" width="32" description="This register holds the second captured value of the counter register.">
		<bitfield id="CAPTURE_VALUE2" width="32" begin="31" end="0" resetval="0x00000000" description="The value of second captured counter register" range="" rwaccess="R"/>
	</register>
	<register id="TPIR" acronym="TPIR" offset="0x48" width="32" description="This register is used for 1 ms tick generation. The register holds the value of the positive increment. The value of this register is added with the value of the to define whether next value loaded in will be the sub-period value or the over-period value.">
		<bitfield id="POSITIVE_INC_VALUE" width="32" begin="31" end="0" resetval="0x00000000" description="The value of positive increment." range="" rwaccess="RW"/>
	</register>
	<register id="TNIR" acronym="TNIR" offset="0x4C" width="32" description="This register is used for 1 ms tick generation. The register holds the value of the negative increment. The value of this register is added with the value of the to define whether next value loaded in will be the sub-period value or the over-period value.">
		<bitfield id="NEGATIVE_INC_VALUE" width="32" begin="31" end="0" resetval="0x00000000" description="The value of negative increment." range="" rwaccess="RW"/>
	</register>
	<register id="TCVR" acronym="TCVR" offset="0x50" width="32" description="This register is used for 1 ms tick generation. The register defines whether next value loaded in will be the sub-period value or the over-period value.">
		<bitfield id="COUNTER_VALUE" width="32" begin="31" end="0" resetval="0x00000000" description="The value of CVR counter." range="" rwaccess="RW"/>
	</register>
	<register id="TOCR" acronym="TOCR" offset="0x54" width="32" description="This register is used to mask the tick interrupt for a selected number of ticks.">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="0x00" description="Reads return 0." range="" rwaccess="RW"/>
		<bitfield id="OVF_COUNTER_VALUE" width="24" begin="23" end="0" resetval="0x00000000" description="The number of overflow events." range="" rwaccess="RW"/>
	</register>
	<register id="TOWR" acronym="TOWR" offset="0x58" width="32" description="This register holds the number of masked overflow interrupts.">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="0x00" description="Reads return 0." range="" rwaccess="RW"/>
		<bitfield id="OVF_WRAPPING_VALUE" width="24" begin="23" end="0" resetval="0x00000000" description="The number of masked interrupts." range="" rwaccess="RW"/>
	</register>
</module>
