<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Thor: C:/git/Microcontrollers/Thor_STM32/Thor/include/definitions.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Thor
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('definitions_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">definitions.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#ifndef THOR_DEFINITIONS_H_</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#define THOR_DEFINITIONS_H_</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;Thor/include/config.h&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;boost/container/flat_map.hpp&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespace_thor.html">Thor</a></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;{</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    <span class="keyword">namespace </span>Definitions</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    {</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        <span class="keyword">namespace </span>GPIO</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        {</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;            <span class="keyword">enum</span> LogicLevel : <span class="keywordtype">bool</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;            {</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;                LOW = <span class="keyword">false</span>,</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;                OFF = <span class="keyword">false</span>,</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;                ZERO = <span class="keyword">false</span>,</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;                DISABLED = <span class="keyword">false</span>,</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;                HIGH = <span class="keyword">true</span>,</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                ON = <span class="keyword">true</span>,</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;                ONE = <span class="keyword">true</span>,</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                ENABLED = <span class="keyword">true</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;            };</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;            <span class="keyword">extern</span> boost::container::flat_map&lt;GPIO_TypeDef*, uint32_t&gt; rcc_gpio_mask;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;            </div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        }</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        </div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keyword">namespace </span>TIMER</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">            #ifdef TARGET_STM32F7</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">            #endif</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> MAX_CHANNELS = 16;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> MAX_SUB_CHANNELS = 6;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> MAX_ALT_PORTS = 4;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> MAX_ALT_PINS = 4;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            <span class="comment">/*--------------------------</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">            * Hardware Descriptors</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">            *--------------------------*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            <span class="keyword">const</span> uint32_t timerBaseAddresses[] = </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            { </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">                #if defined(STM32F446xx) || defined(STM32F767xx)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                0,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                <span class="comment">/* Indexing offset since no TIM0 */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                TIM1_BASE,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                TIM2_BASE,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                TIM3_BASE,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                TIM4_BASE,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                TIM5_BASE,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                TIM6_BASE,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                TIM7_BASE,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                TIM8_BASE,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                TIM9_BASE,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                TIM10_BASE,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                TIM11_BASE,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                TIM12_BASE,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                TIM13_BASE,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                TIM14_BASE</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                #endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            };</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <span class="keyword">enum</span> TimerCategory</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                TIMER_BASIC,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                TIMER_GENERAL_PURPOSE,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                TIMER_ADVANCED,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                TIMER_LOW_POWER</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            };</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;            <span class="keyword">enum</span> TimerChannelSize</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                TIMER_BASIC_CHANNELS               = 2u,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                TIMER_BASIC_SUB_CHANNELS           = 1u,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                TIMER_GENERAL_PURPOSE_CHANNELS     = 10u,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                TIMER_GENERAL_PURPOSE_SUB_CHANNELS = 4u,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                TIMER_ADVANCED_CHANNELS            = 2u,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                TIMER_ADVANCED_SUB_CHANNELS        = 6u,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                TIMER_LOW_POWER_CHANNELS           = 1u,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                TIMER_LOW_POWER_SUB_CHANNELS       = 1u</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            };</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="keyword">enum</span> TimerSize</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                TIMER_16BIT = 1u,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                TIMER_32BIT = 2u</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            };</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            <span class="keyword">enum</span> TimerDirection</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                TIMER_UP            = 1u,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                TIMER_DOWN          = 2u,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                TIMER_AUTO_RELOAD   = 4u,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                TIMER_DIRECTION_ALL = (TIMER_UP | TIMER_DOWN | TIMER_AUTO_RELOAD)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            };</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <span class="keyword">enum</span> TimerModes</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                TIMER_INPUT_CAPTURE  = 1u,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                TIMER_OUTPUT_COMPARE = 2u,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                TIMER_PWM            = 4u,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                TIMER_ONE_PULSE      = 8u,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                TIMER_ENCODER        = 16u,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                TIMER_BASE           = 32u,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                TIMER_MODE_TIER_1    = (TIMER_INPUT_CAPTURE | TIMER_OUTPUT_COMPARE | TIMER_PWM | TIMER_ONE_PULSE | TIMER_BASE | TIMER_ENCODER),</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                TIMER_MODE_TIER_2    = (TIMER_INPUT_CAPTURE | TIMER_OUTPUT_COMPARE | TIMER_PWM | TIMER_ONE_PULSE | TIMER_BASE),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                TIMER_MODE_TIER_3    = (TIMER_PWM | TIMER_ONE_PULSE | TIMER_BASE | TIMER_ENCODER)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            };</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="keyword">enum</span> TimerClockSource</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                ON_APB1,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                ON_APB2</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            };</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <span class="comment">/*--------------------------</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">            * Functionality Descriptors</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">            *--------------------------*/</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            <span class="keyword">enum</span> OCModes</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                OC_TIMING,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                OC_ACTIVE,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                OC_INACTIVE,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                OC_TOGGLE,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                OC_PWM1,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                OC_PWM2,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                OC_FORCED_ACTIVE,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                OC_FORCED_INACTIVE,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                OC_RETRIG_OPM1,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                OC_RETRIG_OPM2,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                OC_COMBINED_PWM1,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                OC_COMBINED_PWM2,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                OC_ASSYM_PWM1,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                OC_ASSYM_PWM2</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            };</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="keyword">enum</span> OCPolarity</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <span class="comment">/* Normal Output Polarity */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                OC_HIGH,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                OC_LOW,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                <span class="comment">/* Complementary Output Polarity*/</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                OC_NHIGH,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                OC_NLOW</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            };</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <span class="keyword">enum</span> OCIdleState</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                <span class="comment">/* Normal Idle State */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                OC_SET,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                OC_RESET,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <span class="comment">/* Complementary Idle State*/</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                OC_NSET,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                OC_NRESET</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            };</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keyword">namespace </span>SPI</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> MAX_SPI_CHANNELS = 6;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> SPI_BUFFER_SIZE = 32;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <span class="keyword">enum</span> TxRxModes</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                TX_MODE_NONE,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                TX_MODE_BLOCKING,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                TX_MODE_INTERRUPT,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                TX_MODE_DMA,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                RX_MODE_NONE,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                RX_MODE_BLOCKING,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                RX_MODE_INTERRUPT,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                RX_MODE_DMA,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                TXRX_MODE_BLOCKING,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                TXRX_MODE_INTERRUPT,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                TXRX_MODE_DMA</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            };</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <span class="keyword">enum</span> Options</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                NO_OPTIONS            = 0u,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                MASTER                = (1u &lt;&lt; 0),</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                SLAVE                 = (1u &lt;&lt; 1),</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                INTERNAL_SLAVE_SELECT = (1u &lt;&lt; 2),</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                EXTERNAL_SLAVE_SELECT = (1u &lt;&lt; 3),</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                SS_ACTIVE_AFTER_TX    = (1u &lt;&lt; 4),</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                SS_INACTIVE_AFTER_TX  = (1u &lt;&lt; 5),</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                SS_PULSE              = (1u &lt;&lt; 6),</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                SS_MANUAL_CONTROL     = (1u &lt;&lt; 7),</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                SS_AUTOMATIC_CONTROL  = (1u &lt;&lt; 8)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            };</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_s_p_i.html#a9b667c06f7b761cc1e6006794bddbf10">  208</a></span>&#160;            <span class="keyword">enum</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_s_p_i.html#a9b667c06f7b761cc1e6006794bddbf10">Status</a></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                SPI_NOT_INITIALIZED = -3,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                SPI_ERROR           = -2,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                SPI_NOT_READY       = -1,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                SPI_READY           = 0,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                SPI_TX_BUSY,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                SPI_RX_OK</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            };</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <span class="keyword">namespace </span>DMA</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="comment">/* Useful Macros for Generating DMA Register Addresses*/</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_LISR 0x00U</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_HISR 0x04U</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_LIFCR 0x08U</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_HIFCR 0x0CU</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_SxCR(STREAM_NUMBER)      (0x10U + 0x18U*(uint32_t)STREAM_NUMBER)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_SxNDTR(STREAM_NUMBER)    (0x14U + 0x18U*(uint32_t)STREAM_NUMBER)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_SxPAR(STREAM_NUMBER)     (0x18U + 0x18U*(uint32_t)STREAM_NUMBER)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_SxM0AR(STREAM_NUMBER)    (0x1CU + 0x18U*(uint32_t)STREAM_NUMBER)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_SxM1AR(STREAM_NUMBER)    (0x20U + 0x18U*(uint32_t)STREAM_NUMBER)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <span class="comment">//The data sheet has conflicting address definitions for this register. The register map</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <span class="comment">//does not match manual calculations using the equation below...unsure which is right</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">            #define DMA_OFFSET_SxFCR(STREAM_NUMBER)     (0x24U + 0x24U*(uint32_t)STREAM_NUMBER)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            <span class="comment">/* Register Definitions for DMA1 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">            #define DMA1_LISR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_LISR))</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">            #define DMA1_HISR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_HISR))</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">            #define DMA1_LIFCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_LIFCR))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">            #define DMA1_HIFCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_HIFCR))</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">            #define DMA1_S0CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(0)))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">            #define DMA1_S1CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(1)))      </span><span class="comment">/* DMA1_SxCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">            #define DMA1_S2CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(2)))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">            #define DMA1_S3CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(3)))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">            #define DMA1_S4CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(4)))</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">            #define DMA1_S5CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(5)))</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">            #define DMA1_S6CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(6)))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">            #define DMA1_S7CR   (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxCR(7)))</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">            #define DMA1_S0NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(0)))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">            #define DMA1_S1NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(1)))    </span><span class="comment">/* DMA1_SxNDTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">            #define DMA1_S2NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(2)))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">            #define DMA1_S3NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(3)))</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">            #define DMA1_S4NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(4)))</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">            #define DMA1_S5NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(5)))</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">            #define DMA1_S6NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(6)))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">            #define DMA1_S7NDTR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxNDTR(7)))</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">            #define DMA1_S0PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(0)))</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">            #define DMA1_S1PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(1)))     </span><span class="comment">/* DMA1_SxPAR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">            #define DMA1_S2PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(2)))</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">            #define DMA1_S3PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(3)))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">            #define DMA1_S4PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(4)))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">            #define DMA1_S5PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(5)))</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">            #define DMA1_S6PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(6)))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">            #define DMA1_S7PAR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxPAR(7)))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">            #define DMA1_S0M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(0)))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">            #define DMA1_S1M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(1)))    </span><span class="comment">/* DMA1_SxM0AR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">            #define DMA1_S2M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(2)))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">            #define DMA1_S3M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(3)))</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">            #define DMA1_S4M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(4)))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">            #define DMA1_S5M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(5)))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">            #define DMA1_S6M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(6)))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">            #define DMA1_S7M0AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM0AR(7)))</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">            #define DMA1_S0M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(0)))</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">            #define DMA1_S1M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(1)))    </span><span class="comment">/* DMA1_SxM1AR*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">            #define DMA1_S2M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(2)))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">            #define DMA1_S3M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(3)))</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">            #define DMA1_S4M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(4)))</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">            #define DMA1_S5M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(5)))</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">            #define DMA1_S6M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(6)))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">            #define DMA1_S7M1AR (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxM1AR(7)))</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">            #define DMA1_S0FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(0)))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">            #define DMA1_S1FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(1)))     </span><span class="comment">/* DMA1_SxFCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">            #define DMA1_S2FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(2)))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">            #define DMA1_S3FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(3)))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">            #define DMA1_S4FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(4)))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">            #define DMA1_S5FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(5)))</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">            #define DMA1_S6FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(6)))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">            #define DMA1_S7FCR  (*(uint32_t*)(DMA1_BASE + DMA_OFFSET_SxFCR(7)))</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <span class="comment">/* Register Definitions for DMA1 */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">            #define DMA2_LISR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_LISR))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">            #define DMA2_HISR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_HISR))</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">            #define DMA2_LIFCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_LIFCR))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">            #define DMA2_HIFCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_HIFCR))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">            #define DMA2_S0CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(0)))</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">            #define DMA2_S1CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(1)))      </span><span class="comment">/* DMA2_SxCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">            #define DMA2_S2CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(2)))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">            #define DMA2_S3CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(3)))</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">            #define DMA2_S4CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(4)))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">            #define DMA2_S5CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(5)))</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">            #define DMA2_S6CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(6)))</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">            #define DMA2_S7CR   (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxCR(7)))</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">            #define DMA2_S0NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(0)))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">            #define DMA2_S1NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(1)))    </span><span class="comment">/* DMA2_SxNDTR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">            #define DMA2_S2NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(2)))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">            #define DMA2_S3NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(3)))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">            #define DMA2_S4NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(4)))</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">            #define DMA2_S5NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(5)))</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">            #define DMA2_S6NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(6)))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">            #define DMA2_S7NDTR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxNDTR(7)))</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">            #define DMA2_S0PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(0)))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">            #define DMA2_S1PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(1)))     </span><span class="comment">/* DMA2_SxPAR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">            #define DMA2_S2PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(2)))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">            #define DMA2_S3PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(3)))</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">            #define DMA2_S4PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(4)))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">            #define DMA2_S5PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(5)))</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">            #define DMA2_S6PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(6)))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">            #define DMA2_S7PAR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxPAR(7)))</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">            #define DMA2_S0M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(0)))</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">            #define DMA2_S1M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(1)))    </span><span class="comment">/* DMA2_SxM0AR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">            #define DMA2_S2M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(2)))</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">            #define DMA2_S3M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(3)))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">            #define DMA2_S4M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(4)))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">            #define DMA2_S5M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(5)))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">            #define DMA2_S6M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(6)))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">            #define DMA2_S7M0AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM0AR(7)))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">            #define DMA2_S0M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(0)))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">            #define DMA2_S1M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(1)))    </span><span class="comment">/* DMA2_SxM1AR*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">            #define DMA2_S2M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(2)))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">            #define DMA2_S3M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(3)))</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">            #define DMA2_S4M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(4)))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">            #define DMA2_S5M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(5)))</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">            #define DMA2_S6M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(6)))</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">            #define DMA2_S7M1AR (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxM1AR(7)))</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">            #define DMA2_S0FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(0)))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">            #define DMA2_S1FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(1)))     </span><span class="comment">/* DMA2_SxFCR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">            #define DMA2_S2FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(2)))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">            #define DMA2_S3FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(3)))</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">            #define DMA2_S4FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(4)))</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">            #define DMA2_S5FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(5)))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">            #define DMA2_S6FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(6)))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">            #define DMA2_S7FCR  (*(uint32_t*)(DMA2_BASE + DMA_OFFSET_SxFCR(7)))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            <span class="keyword">enum</span> TransferDirection</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                PERIPH_TO_MEM,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                MEM_TO_PERIPH,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                MEM_TO_MEM,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                TRANSFER_DIRECTION_UNDEFINED</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            ;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="keyword">namespace </span><a class="code" href="struct_serial.html">Serial</a></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        {</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#aa5400ef1b08a82859bffd1f3269486c3">  361</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#aa5400ef1b08a82859bffd1f3269486c3">MAX_SERIAL_CHANNELS</a> = 8;         </div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#a850da420394474b63be6879773a26002">  362</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#a850da420394474b63be6879773a26002">MAX_UART_CHANNELS</a> = 4;           </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#a8603842b2b9b499e84951e42128db263">  363</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#a8603842b2b9b499e84951e42128db263">MAX_USART_CHANNELS</a> = 4;          </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#a7c69843e32d84eab9993a056b2a37b10">  364</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#a7c69843e32d84eab9993a056b2a37b10">UART_PACKET_BUFFER_SIZE</a> = 32;    </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            <span class="comment">//TODO: Need to go back through and understand how this one works...</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#adb958662def18d9a50baf0da68e6f83f">  367</a></span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#adb958662def18d9a50baf0da68e6f83f">UART_PACKET_QUEUE_SIZE</a> = 10;     </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#aeb46e286ac4da2f34a54a4081f1539ef">  372</a></span>&#160;            <span class="keyword">enum</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#aeb46e286ac4da2f34a54a4081f1539ef">Modes</a> : uint8_t</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;            {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                TX_MODE_NONE,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                TX_MODE_BLOCKING,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                TX_MODE_INTERRUPT,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                TX_MODE_DMA,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                RX_MODE_NONE,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                RX_MODE_BLOCKING,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                RX_MODE_INTERRUPT,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                RX_MODE_DMA,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            };</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            </div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespace_thor_1_1_definitions_1_1_serial.html#acbcf65573f1e9b38343b93c74df6516e">  388</a></span>&#160;            <span class="keyword">enum</span> <a class="code" href="namespace_thor_1_1_definitions_1_1_serial.html#acbcf65573f1e9b38343b93c74df6516e">BaudRate</a> : uint32_t</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                SERIAL_BAUD_110 = 100u,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                SERIAL_BAUD_150 = 150u,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                SERIAL_BAUD_300 = 300u,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                SERIAL_BAUD_1200 = 1200u,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                SERIAL_BAUD_2400 = 2400u,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                SERIAL_BAUD_4800 = 4800u,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                SERIAL_BAUD_9600 = 9600u,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                SERIAL_BAUD_19200 = 19200u,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                SERIAL_BAUD_38400 = 38400u,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                SERIAL_BAUD_57600 = 57600u,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                SERIAL_BAUD_115200 = 115200u,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                SERIAL_BAUD_230400 = 230400u,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                SERIAL_BAUD_460800 = 460800u,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                SERIAL_BAUD_921600 = 921600u</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            };</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">//TODO: Deprecate this!</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keyword">namespace </span>Libraries</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <span class="comment">//TODO: Deprecate this!</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keyword">namespace </span>SD</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            <span class="comment">/* All of these definitions in the SD namespace were taken from the</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">             * stm32_adafruit_sd.h/.c files from a project generated with STMicro</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">             * CubeMX software. They are slightly modified to fit with the structure</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">             * needed in this library. */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            <span class="keyword">enum</span> {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                BSP_SD_OK      = 0x00,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                MSD_OK         = 0x00,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                BSP_SD_ERROR   = 0x01,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                BSP_SD_TIMEOUT</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            };</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v1.html">  426</a></span>&#160;            <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                uint8_t  Reserved1 : 2; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                uint16_t DeviceSize : 12; <span class="comment">/* Device Size */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                uint8_t  MaxRdCurrentVDDMin : 3; <span class="comment">/* Max. read current @ VDD min */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                uint8_t  MaxRdCurrentVDDMax : 3; <span class="comment">/* Max. read current @ VDD max */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                uint8_t  MaxWrCurrentVDDMin : 3; <span class="comment">/* Max. write current @ VDD min */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                uint8_t  MaxWrCurrentVDDMax : 3; <span class="comment">/* Max. write current @ VDD max */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                uint8_t  DeviceSizeMul : 3; <span class="comment">/* Device size multiplier */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;            } <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v1.html">struct_v1</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v2.html">  437</a></span>&#160;            <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                uint8_t  Reserved1 : 6; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                uint32_t DeviceSize : 22; <span class="comment">/* Device Size */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                uint8_t  Reserved2 : 1; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            } <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v2.html">struct_v2</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d.html">  444</a></span>&#160;            <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                <span class="comment">/* Card Specific Data: CSD Register */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                <span class="comment">/* Header part */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                uint8_t  CSDStruct : 2; <span class="comment">/* CSD structure */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                uint8_t  Reserved1 : 6; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                uint8_t  TAAC : 8; <span class="comment">/* Data read access-time 1 */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                uint8_t  NSAC : 8; <span class="comment">/* Data read access-time 2 in CLK cycles */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                uint8_t  MaxBusClkFrec : 8; <span class="comment">/* Max. bus clock frequency */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                uint16_t CardComdClasses : 12; <span class="comment">/* Card command classes */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                uint8_t  RdBlockLen : 4; <span class="comment">/* Max. read data block length */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                uint8_t  PartBlockRead : 1; <span class="comment">/* Partial blocks for read allowed */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                uint8_t  WrBlockMisalign : 1; <span class="comment">/* Write block misalignment */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                uint8_t  RdBlockMisalign : 1; <span class="comment">/* Read block misalignment */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                uint8_t  DSRImpl : 1; <span class="comment">/* DSR implemented */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                                   <span class="comment">/* v1 or v2 struct */</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="union_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d_1_1csd__version.html">  461</a></span>&#160;                <span class="keyword">union </span><a class="code" href="union_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d_1_1csd__version.html">csd_version</a> {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                    <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v1.html">struct_v1</a> v1;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                    <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v2.html">struct_v2</a> v2;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                } version;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                uint8_t  EraseSingleBlockEnable : 1; <span class="comment">/* Erase single block enable */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                uint8_t  EraseSectorSize : 7; <span class="comment">/* Erase group size multiplier */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                uint8_t  WrProtectGrSize : 7; <span class="comment">/* Write protect group size */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                uint8_t  WrProtectGrEnable : 1; <span class="comment">/* Write protect group enable */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                uint8_t  Reserved2 : 2; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                uint8_t  WrSpeedFact : 3; <span class="comment">/* Write speed factor */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                uint8_t  MaxWrBlockLen : 4; <span class="comment">/* Max. write data block length */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                uint8_t  WriteBlockPartial : 1; <span class="comment">/* Partial blocks for write allowed */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                uint8_t  Reserved3 : 5; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                uint8_t  FileFormatGrouop : 1; <span class="comment">/* File format group */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                uint8_t  CopyFlag : 1; <span class="comment">/* Copy flag (OTP) */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                uint8_t  PermWrProtect : 1; <span class="comment">/* Permanent write protection */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                uint8_t  TempWrProtect : 1; <span class="comment">/* Temporary write protection */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                uint8_t  FileFormat : 2; <span class="comment">/* File Format */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                uint8_t  Reserved4 : 2; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                uint8_t  crc : 7; <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                uint8_t  Reserved5 : 1; <span class="comment">/* always 1*/</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            } <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d.html">SD_CSD</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        </div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_i_d.html">  486</a></span>&#160;            <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;            {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                <span class="comment">/* Card Identification Data: CID Register */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                __IO uint8_t  ManufacturerID; <span class="comment">/* ManufacturerID */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                __IO uint16_t OEM_AppliID; <span class="comment">/* OEM/Application ID */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                __IO uint32_t ProdName1; <span class="comment">/* Product Name part1 */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                __IO uint8_t  ProdName2; <span class="comment">/* Product Name part2*/</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                __IO uint8_t  ProdRev; <span class="comment">/* Product Revision */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                __IO uint32_t ProdSN; <span class="comment">/* Product Serial Number */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                __IO uint8_t  Reserved1; <span class="comment">/* Reserved1 */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                __IO uint16_t ManufactDate; <span class="comment">/* Manufacturing Date */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                __IO uint8_t  CID_CRC; <span class="comment">/* CID CRC */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                __IO uint8_t  Reserved2; <span class="comment">/* always 1 */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;            } <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_i_d.html">SD_CID</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html">  501</a></span>&#160;            <span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;            {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d.html">SD_CSD</a> Csd;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_i_d.html">SD_CID</a> Cid;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#a96893ccf5acbba0ac493a34c12c164bc">  505</a></span>&#160;                uint32_t <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#a96893ccf5acbba0ac493a34c12c164bc">CardCapacity</a>; </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#ad89878ce5485bfb96836749055a81da9">  506</a></span>&#160;                uint32_t <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#ad89878ce5485bfb96836749055a81da9">CardBlockSize</a>; </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#aacb4255e1e36c77390ca9547664a8acf">  507</a></span>&#160;                uint32_t <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#aacb4255e1e36c77390ca9547664a8acf">LogBlockNbr</a>; </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#a1c623a28274a4a5742d3d3a1d11ff2d0">  508</a></span>&#160;                uint32_t <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#a1c623a28274a4a5742d3d3a1d11ff2d0">LogBlockSize</a>; </div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;            } <a class="code" href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html">SD_CardInfo</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> SD_BLOCK_SIZE    = 0x200;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> SD_PRESENT       = 0x01;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> SD_NOT_PRESENT   = 0x00;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> SD_DATATIMEOUT   = 100000000;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    </div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* THOR_DEFINITIONS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_a7c69843e32d84eab9993a056b2a37b10"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#a7c69843e32d84eab9993a056b2a37b10">Thor::Definitions::Serial::UART_PACKET_BUFFER_SIZE</a></div><div class="ttdeci">const unsigned int UART_PACKET_BUFFER_SIZE</div><div class="ttdef"><b>Definition:</b> definitions.h:364</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info_html_ad89878ce5485bfb96836749055a81da9"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#ad89878ce5485bfb96836749055a81da9">Thor::Libraries::SD::SD_CardInfo::CardBlockSize</a></div><div class="ttdeci">uint32_t CardBlockSize</div><div class="ttdef"><b>Definition:</b> definitions.h:506</div></div>
<div class="ttc" id="struct_serial_html"><div class="ttname"><a href="struct_serial.html">Serial</a></div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d_html"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d.html">Thor::Libraries::SD::SD_CSD</a></div><div class="ttdef"><b>Definition:</b> definitions.h:444</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v2_html"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v2.html">Thor::Libraries::SD::struct_v2</a></div><div class="ttdef"><b>Definition:</b> definitions.h:437</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info_html_a96893ccf5acbba0ac493a34c12c164bc"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#a96893ccf5acbba0ac493a34c12c164bc">Thor::Libraries::SD::SD_CardInfo::CardCapacity</a></div><div class="ttdeci">uint32_t CardCapacity</div><div class="ttdef"><b>Definition:</b> definitions.h:505</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_i_d_html"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_i_d.html">Thor::Libraries::SD::SD_CID</a></div><div class="ttdef"><b>Definition:</b> definitions.h:486</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info_html_a1c623a28274a4a5742d3d3a1d11ff2d0"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#a1c623a28274a4a5742d3d3a1d11ff2d0">Thor::Libraries::SD::SD_CardInfo::LogBlockSize</a></div><div class="ttdeci">uint32_t LogBlockSize</div><div class="ttdef"><b>Definition:</b> definitions.h:508</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v1_html"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1struct__v1.html">Thor::Libraries::SD::struct_v1</a></div><div class="ttdef"><b>Definition:</b> definitions.h:426</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info_html"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html">Thor::Libraries::SD::SD_CardInfo</a></div><div class="ttdef"><b>Definition:</b> definitions.h:501</div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_a8603842b2b9b499e84951e42128db263"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#a8603842b2b9b499e84951e42128db263">Thor::Definitions::Serial::MAX_USART_CHANNELS</a></div><div class="ttdeci">const unsigned int MAX_USART_CHANNELS</div><div class="ttdef"><b>Definition:</b> definitions.h:363</div></div>
<div class="ttc" id="union_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d_1_1csd__version_html"><div class="ttname"><a href="union_thor_1_1_libraries_1_1_s_d_1_1_s_d___c_s_d_1_1csd__version.html">Thor::Libraries::SD::SD_CSD::csd_version</a></div><div class="ttdef"><b>Definition:</b> definitions.h:461</div></div>
<div class="ttc" id="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info_html_aacb4255e1e36c77390ca9547664a8acf"><div class="ttname"><a href="struct_thor_1_1_libraries_1_1_s_d_1_1_s_d___card_info.html#aacb4255e1e36c77390ca9547664a8acf">Thor::Libraries::SD::SD_CardInfo::LogBlockNbr</a></div><div class="ttdeci">uint32_t LogBlockNbr</div><div class="ttdef"><b>Definition:</b> definitions.h:507</div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_s_p_i_html_a9b667c06f7b761cc1e6006794bddbf10"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_s_p_i.html#a9b667c06f7b761cc1e6006794bddbf10">Thor::Definitions::SPI::Status</a></div><div class="ttdeci">Status</div><div class="ttdef"><b>Definition:</b> definitions.h:208</div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_aeb46e286ac4da2f34a54a4081f1539ef"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#aeb46e286ac4da2f34a54a4081f1539ef">Thor::Definitions::Serial::Modes</a></div><div class="ttdeci">Modes</div><div class="ttdef"><b>Definition:</b> definitions.h:372</div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_acbcf65573f1e9b38343b93c74df6516e"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#acbcf65573f1e9b38343b93c74df6516e">Thor::Definitions::Serial::BaudRate</a></div><div class="ttdeci">BaudRate</div><div class="ttdef"><b>Definition:</b> definitions.h:388</div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_aa5400ef1b08a82859bffd1f3269486c3"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#aa5400ef1b08a82859bffd1f3269486c3">Thor::Definitions::Serial::MAX_SERIAL_CHANNELS</a></div><div class="ttdeci">const unsigned int MAX_SERIAL_CHANNELS</div><div class="ttdef"><b>Definition:</b> definitions.h:361</div></div>
<div class="ttc" id="namespace_thor_html"><div class="ttname"><a href="namespace_thor.html">Thor</a></div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_adb958662def18d9a50baf0da68e6f83f"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#adb958662def18d9a50baf0da68e6f83f">Thor::Definitions::Serial::UART_PACKET_QUEUE_SIZE</a></div><div class="ttdeci">const unsigned int UART_PACKET_QUEUE_SIZE</div><div class="ttdef"><b>Definition:</b> definitions.h:367</div></div>
<div class="ttc" id="namespace_thor_1_1_definitions_1_1_serial_html_a850da420394474b63be6879773a26002"><div class="ttname"><a href="namespace_thor_1_1_definitions_1_1_serial.html#a850da420394474b63be6879773a26002">Thor::Definitions::Serial::MAX_UART_CHANNELS</a></div><div class="ttdeci">const unsigned int MAX_UART_CHANNELS</div><div class="ttdef"><b>Definition:</b> definitions.h:362</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><b>definitions.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
