{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706154877694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706154877700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 22:54:37 2024 " "Processing started: Wed Jan 24 22:54:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706154877700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154877700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cordic_fpga -c Cordic_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cordic_fpga -c Cordic_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154877701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706154878268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706154878268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/tb_cordic_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/tb_cordic_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cordic_wrapper " "Found entity 1: tb_cordic_wrapper" {  } { { "CORDIC-demo/src/verilog/tb_cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tb_cordic_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/tasks.sv 0 0 " "Found 0 design units, including 0 entities, in source file cordic-demo/src/verilog/tasks.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/signature_analyzer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/signature_analyzer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signature_analyzer " "Found entity 1: signature_analyzer" {  } { { "CORDIC-demo/src/verilog/signature_analyzer.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/signature_analyzer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/pseudo_rand_num_gen_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cordic-demo/src/verilog/pseudo_rand_num_gen_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_rand_num_gen_pkg (SystemVerilog) " "Found design unit 1: pseudo_rand_num_gen_pkg (SystemVerilog)" {  } { { "CORDIC-demo/src/verilog/pseudo_rand_num_gen_pkg.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/pseudo_rand_num_gen_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/pseudo_rand_num_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/pseudo_rand_num_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pseudo_rand_num_gen " "Found entity 1: pseudo_rand_num_gen" {  } { { "CORDIC-demo/src/verilog/pseudo_rand_num_gen.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/pseudo_rand_num_gen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/misr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/misr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 misr " "Found entity 1: misr" {  } { { "CORDIC-demo/src/verilog/misr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/misr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "CORDIC-demo/src/verilog/lfsr.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/lfsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/cordic_wrapper_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cordic-demo/src/verilog/cordic_wrapper_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_wrapper_pkg (SystemVerilog) " "Found design unit 1: cordic_wrapper_pkg (SystemVerilog)" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper_pkg.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper_pkg.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/cordic_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/cordic_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_wrapper " "Found entity 1: cordic_wrapper" {  } { { "CORDIC-demo/src/verilog/cordic_wrapper.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/cordic_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/cordic_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_top_5 " "Found entity 1: cordic_top_5" {  } { { "CORDIC-demo/src/verilog/cordic_top.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/cordic_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic-demo/src/verilog/async_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file cordic-demo/src/verilog/async_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 async_reset " "Found entity 1: async_reset" {  } { { "CORDIC-demo/src/verilog/async_reset.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/async_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706154884973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154884973 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(3) " "Verilog HDL error at tasks.sv(3): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_async_rst tasks.sv(3) " "Verilog HDL error at tasks.sv(3): object \"i_async_rst\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_clk tasks.sv(4) " "Verilog HDL error at tasks.sv(4): object \"i_clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(5) " "Verilog HDL error at tasks.sv(5): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_mode tasks.sv(5) " "Verilog HDL error at tasks.sv(5): object \"i_mode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884976 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(6) " "Verilog HDL error at tasks.sv(6): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_bypass tasks.sv(6) " "Verilog HDL error at tasks.sv(6): object \"i_bypass\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(7) " "Verilog HDL error at tasks.sv(7): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_stop_code tasks.sv(7) " "Verilog HDL error at tasks.sv(7): object \"i_stop_code\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(8) " "Verilog HDL error at tasks.sv(8): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_vld tasks.sv(8) " "Verilog HDL error at tasks.sv(8): object \"i_vld\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(9) " "Verilog HDL error at tasks.sv(9): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_data tasks.sv(9) " "Verilog HDL error at tasks.sv(9): object \"i_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_clk tasks.sv(15) " "Verilog HDL error at tasks.sv(15): object \"i_clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_clk tasks.sv(37) " "Verilog HDL error at tasks.sv(37): object \"i_clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(38) " "Verilog HDL error at tasks.sv(38): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_mode tasks.sv(38) " "Verilog HDL error at tasks.sv(38): object \"i_mode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OFFSET tasks.sv(39) " "Verilog HDL error at tasks.sv(39): object \"OFFSET\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i_bypass tasks.sv(39) " "Verilog HDL error at tasks.sv(39): object \"i_bypass\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CORDIC-demo/src/verilog/tasks.sv" "" { Text "C:/Users/ziyul/Documents/GitHub/CORDIC-demo/src/verilog/tasks.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1706154884977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706154885094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 24 22:54:45 2024 " "Processing ended: Wed Jan 24 22:54:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706154885094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706154885094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706154885094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154885094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706154885787 ""}
