// Seed: 1944539918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_1[1] = 1;
  assign id_3 = ~id_2;
  logic id_5;
  type_7(
      id_3, id_2, 1
  );
endmodule
