INFO: [v++ 60-1548] Creating build summary session with primary output C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13\divby13.hlscompile_summary, at 01/24/26 17:03:24
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13 -config C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg -cmdlineconfig C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/config.cmdline
INFO: [HLS 200-10] For user 'theec' on host 'icarus' (Windows NT_amd64 version 10.0) on Sat Jan 24 17:03:25 -0500 2026
INFO: [HLS 200-10] In directory 'C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13'
INFO: [HLS 200-2005] Using work_dir C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=divby13.cpp' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=divby13' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.394 seconds; current allocated memory: 230.316 MB.
INFO: [HLS 200-10] Analyzing design file 'divby13.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.749 seconds; current allocated memory: 232.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.878 seconds; current allocated memory: 234.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 234.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 238.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.781 seconds; current allocated memory: 239.559 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 259.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 259.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'divby13' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divby13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 259.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 259.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divby13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'divby13/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'divby13/result' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'divby13' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'a' and 'result' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_5_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divby13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 259.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 262.914 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.66 seconds; current allocated memory: 265.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for divby13.
INFO: [VLOG 209-307] Generating Verilog RTL for divby13.
INFO: [HLS 200-789] **** Estimated Fmax: 306.28 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.721 seconds; peak allocated memory: 265.535 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s
