C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Hold3.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Hold3.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Hold3
-- Compiling architecture logic of Hold3

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity add_tb
-- Compiling architecture sim of add_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/forloop_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity forloop_tb
-- Compiling architecture sim of forloop_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/p1q1_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/p1q1_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity p1q1_tb
-- Compiling architecture sim of p1q1_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/simloop_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity simloop_tb
-- Compiling architecture sim of simloop_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add4_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/tests/add4_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add4_tb
-- Compiling architecture sim of add4_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/helloworld_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity helloworld_tb
-- Compiling architecture sim of helloworld_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder1bit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Fulladder1bit
-- Compiling architecture logic of Fulladder1bit

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/wloop_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling entity wloop_tb
-- Compiling architecture sim of wloop_tb

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/Fulladder4bit.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Fulladder4bit
-- Compiling architecture logic of Fulladder4bit

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/DFF.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/components/DFF.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity DFF
-- Compiling architecture logic of DFF

} {} {}} C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/vhdl/samples/t1q6_tb.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity t1q6_tb
-- Compiling architecture sim of t1q6_tb

} {} {}}
