###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad22.engr.sjsu.edu)
#  Generated on:      Mon Mar  9 00:36:38 2015
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix sfilt_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \h2_reg[6] /CLK 
Endpoint:   \h2_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.131
  Arrival Time                  0.108
  Slack Time                   -1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    1.023 | 
     | U390       | D ^ -> Y v | AOI22X1  | 0.052 | 0.071 |   0.071 |    1.094 | 
     | U1018      | A v -> Y ^ | INVX2    | 0.030 | 0.037 |   0.108 |    1.131 | 
     | \h2_reg[6] | D ^        | DFFPOSX1 | 0.030 | 0.000 |   0.108 |    1.131 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.825 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -0.612 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.235 |   0.646 |   -0.377 | 
     | clk__L4_I20 | A ^ -> Y ^ | CLKBUF1  | 0.138 | 0.229 |   0.875 |   -0.148 | 
     | \h2_reg[6]  | CLK ^      | DFFPOSX1 | 0.139 | 0.012 |   0.887 |   -0.136 | 
     +--------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \h2_reg[2] /CLK 
Endpoint:   \h2_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.130
  Arrival Time                  0.122
  Slack Time                   -1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    1.008 | 
     | U382       | D ^ -> Y v | AOI22X1  | 0.064 | 0.079 |   0.079 |    1.088 | 
     | U1020      | A v -> Y ^ | INVX2    | 0.036 | 0.042 |   0.121 |    1.130 | 
     | \h2_reg[2] | D ^        | DFFPOSX1 | 0.036 | 0.000 |   0.122 |    1.130 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |   -1.008 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.811 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -0.598 | 
     | clk__L3_I4  | A ^ -> Y ^ | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -0.364 | 
     | clk__L4_I27 | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.230 |   0.875 |   -0.134 | 
     | \h2_reg[2]  | CLK ^      | DFFPOSX1 | 0.164 | 0.012 |   0.887 |   -0.122 | 
     +--------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \h2_reg[4] /CLK 
Endpoint:   \h2_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.134
  Arrival Time                  0.128
  Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    1.005 | 
     | U386       | D ^ -> Y v | AOI22X1  | 0.057 | 0.077 |   0.077 |    1.082 | 
     | U1019      | A v -> Y ^ | INVX2    | 0.045 | 0.051 |   0.128 |    1.133 | 
     | \h2_reg[4] | D ^        | DFFPOSX1 | 0.045 | 0.001 |   0.128 |    1.134 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |   -1.005 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.808 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -0.595 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.235 |   0.646 |   -0.359 | 
     | clk__L4_I19 | A ^ -> Y ^ | CLKBUF1  | 0.136 | 0.239 |   0.885 |   -0.121 | 
     | \h2_reg[4]  | CLK ^      | DFFPOSX1 | 0.136 | 0.004 |   0.888 |   -0.117 | 
     +--------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \h2_reg[3] /CLK 
Endpoint:   \h2_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.132
  Arrival Time                  0.129
  Slack Time                   -1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    1.003 | 
     | U384       | D ^ -> Y v | AOI22X1  | 0.062 | 0.080 |   0.080 |    1.084 | 
     | U628       | A v -> Y ^ | INVX2    | 0.042 | 0.048 |   0.128 |    1.132 | 
     | \h2_reg[3] | D ^        | DFFPOSX1 | 0.042 | 0.000 |   0.129 |    1.132 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.806 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -0.593 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.235 |   0.646 |   -0.357 | 
     | clk__L4_I19 | A ^ -> Y ^ | CLKBUF1  | 0.136 | 0.239 |   0.885 |   -0.119 | 
     | \h2_reg[3]  | CLK ^      | DFFPOSX1 | 0.136 | 0.002 |   0.887 |   -0.116 | 
     +--------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \h2_reg[5] /CLK 
Endpoint:   \h2_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.130
  Arrival Time                  0.127
  Slack Time                   -1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    1.003 | 
     | U388       | D ^ -> Y v | AOI22X1  | 0.081 | 0.089 |   0.089 |    1.092 | 
     | U629       | A v -> Y ^ | INVX4    | 0.033 | 0.037 |   0.127 |    1.130 | 
     | \h2_reg[5] | D ^        | DFFPOSX1 | 0.033 | 0.000 |   0.127 |    1.130 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.805 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -0.592 | 
     | clk__L3_I3  | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.235 |   0.646 |   -0.357 | 
     | clk__L4_I18 | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.235 |   0.881 |   -0.122 | 
     | \h2_reg[5]  | CLK ^      | DFFPOSX1 | 0.140 | 0.004 |   0.885 |   -0.118 | 
     +--------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \h2_reg[0] /CLK 
Endpoint:   \h2_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  0.135
  Slack Time                   -0.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    0.989 | 
     | U378       | D ^ -> Y v | AOI22X1  | 0.070 | 0.084 |   0.084 |    1.073 | 
     | U1021      | A v -> Y ^ | INVX2    | 0.045 | 0.051 |   0.135 |    1.124 | 
     | \h2_reg[0] | D ^        | DFFPOSX1 | 0.045 | 0.000 |   0.135 |    1.124 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | clk ^      |          | 0.000 |       |   0.000 |   -0.989 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.792 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.208 |   0.405 |   -0.584 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUF1  | 0.169 | 0.241 |   0.647 |   -0.343 | 
     | clk__L4_I9 | A ^ -> Y ^ | CLKBUF1  | 0.136 | 0.228 |   0.875 |   -0.114 | 
     | \h2_reg[0] | CLK ^      | DFFPOSX1 | 0.136 | 0.004 |   0.879 |   -0.110 | 
     +-------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \h2_reg[1] /CLK 
Endpoint:   \h2_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.128
  Arrival Time                  0.149
  Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |          |       |       |  Time   |   Time   | 
     |------------+------------+----------+-------+-------+---------+----------| 
     |            | rst ^      |          | 0.000 |       |   0.000 |    0.979 | 
     | U380       | D ^ -> Y v | AOI22X1  | 0.096 | 0.103 |   0.103 |    1.082 | 
     | U627       | A v -> Y ^ | INVX4    | 0.042 | 0.045 |   0.148 |    1.127 | 
     | \h2_reg[1] | D ^        | DFFPOSX1 | 0.042 | 0.000 |   0.149 |    1.128 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |          |       |       |  Time   |   Time   | 
     |-------------+------------+----------+-------+-------+---------+----------| 
     |             | clk ^      |          | 0.000 |       |   0.000 |   -0.979 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1  | 0.134 | 0.198 |   0.197 |   -0.782 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1  | 0.113 | 0.213 |   0.411 |   -0.569 | 
     | clk__L3_I4  | A ^ -> Y ^ | CLKBUF1  | 0.162 | 0.234 |   0.645 |   -0.335 | 
     | clk__L4_I25 | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.227 |   0.872 |   -0.108 | 
     | \h2_reg[1]  | CLK ^      | DFFPOSX1 | 0.158 | 0.012 |   0.884 |   -0.095 | 
     +--------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \cmd0_reg[0] /CLK 
Endpoint:   \cmd0_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: cmd[0]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.871
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.150
  Arrival Time                  0.525
  Slack Time                   -0.625
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |   Arc    |  Cell |  Slew | Delay | Arrival | Required | 
     |              |          |       |       |       |  Time   |   Time   | 
     |--------------+----------+-------+-------+-------+---------+----------| 
     |              | cmd[0] v |       | 0.037 |       |   0.525 |    1.150 | 
     | \cmd0_reg[0] | D v      | DFFSR | 0.037 | 0.001 |   0.525 |    1.150 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |   -0.625 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.428 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.220 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.018 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.225 |   0.868 |    0.243 | 
     | \cmd0_reg[0] | CLK ^      | DFFSR   | 0.134 | 0.003 |   0.871 |    0.246 | 
     +--------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \cmd0_reg[1] /CLK 
Endpoint:   \cmd0_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: cmd[1]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.148
  Arrival Time                  0.526
  Slack Time                   -0.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |   Arc    |  Cell |  Slew | Delay | Arrival | Required | 
     |              |          |       |       |       |  Time   |   Time   | 
     |--------------+----------+-------+-------+-------+---------+----------| 
     |              | cmd[1] v |       | 0.038 |       |   0.525 |    1.148 | 
     | \cmd0_reg[1] | D v      | DFFSR | 0.038 | 0.001 |   0.526 |    1.148 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |   -0.622 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.425 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.217 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.021 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.223 |   0.866 |    0.244 | 
     | \cmd0_reg[1] | CLK ^      | DFFSR   | 0.130 | 0.003 |   0.870 |    0.247 | 
     +--------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \q0_reg[24] /CLK 
Endpoint:   \q0_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[24]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.175
  Arrival Time                  0.668
  Slack Time                   -0.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[24] v    |         | 0.047 |       |   0.530 |    1.037 | 
     | U362        | C v -> Y ^ | AOI22X1 | 0.085 | 0.088 |   0.618 |    1.125 | 
     | U1051       | A ^ -> Y v | INVX2   | 0.044 | 0.049 |   0.668 |    1.175 | 
     | \q0_reg[24] | D v        | DFFSR   | 0.044 | 0.001 |   0.668 |    1.175 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.507 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.310 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.109 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.137 | 
     | clk__L4_I46 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.245 |   0.889 |    0.382 | 
     | \q0_reg[24] | CLK ^      | DFFSR   | 0.138 | 0.006 |   0.896 |    0.388 | 
     +-------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \h0_reg[26] /CLK 
Endpoint:   \h0_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[26]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.175
  Arrival Time                  0.670
  Slack Time                   -0.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[26] v    |         | 0.047 |       |   0.530 |    1.035 | 
     | U445        | C v -> Y ^ | AOI22X1 | 0.091 | 0.092 |   0.622 |    1.127 | 
     | U1085       | A ^ -> Y v | INVX2   | 0.045 | 0.047 |   0.669 |    1.174 | 
     | \h0_reg[26] | D v        | DFFSR   | 0.045 | 0.001 |   0.670 |    1.175 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.505 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.307 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.106 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.139 | 
     | clk__L4_I46 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.245 |   0.889 |    0.385 | 
     | \h0_reg[26] | CLK ^      | DFFSR   | 0.138 | 0.006 |   0.895 |    0.390 | 
     +-------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \h0_reg[1] /CLK 
Endpoint:   \h0_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[1]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.149
  Arrival Time                  0.648
  Slack Time                   -0.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | h[1] v     |         | 0.042 |       |   0.527 |    1.028 | 
     | U395       | C v -> Y ^ | AOI22X1 | 0.080 | 0.082 |   0.610 |    1.110 | 
     | U1060      | A ^ -> Y v | INVX2   | 0.039 | 0.038 |   0.648 |    1.148 | 
     | \h0_reg[1] | D v        | DFFSR   | 0.039 | 0.000 |   0.648 |    1.149 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.500 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.303 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.095 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    0.146 | 
     | clk__L4_I7 | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.218 |   0.865 |    0.365 | 
     | \h0_reg[1] | CLK ^      | DFFSR   | 0.133 | 0.005 |   0.870 |    0.369 | 
     +------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \h0_reg[22] /CLK 
Endpoint:   \h0_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[22]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.172
  Arrival Time                  0.673
  Slack Time                   -0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[22] v    |         | 0.041 |       |   0.527 |    1.026 | 
     | U437        | C v -> Y ^ | AOI22X1 | 0.095 | 0.094 |   0.621 |    1.120 | 
     | U1081       | A ^ -> Y v | INVX2   | 0.047 | 0.052 |   0.672 |    1.172 | 
     | \h0_reg[22] | D v        | DFFSR   | 0.047 | 0.001 |   0.673 |    1.172 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.499 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.302 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.101 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.144 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.392 | 
     | \h0_reg[22] | CLK ^      | DFFSR   | 0.140 | 0.001 |   0.893 |    0.393 | 
     +-------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \q0_reg[30] /CLK 
Endpoint:   \q0_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[30]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.174
  Arrival Time                  0.678
  Slack Time                   -0.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[30] v    |         | 0.047 |       |   0.530 |    1.025 | 
     | U374        | C v -> Y ^ | AOI22X1 | 0.082 | 0.085 |   0.615 |    1.110 | 
     | U1057       | A ^ -> Y v | INVX2   | 0.056 | 0.062 |   0.677 |    1.172 | 
     | \q0_reg[30] | D v        | DFFSR   | 0.056 | 0.002 |   0.678 |    1.174 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.495 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.298 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.097 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.149 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.396 | 
     | \q0_reg[30] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.896 |    0.401 | 
     +-------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \h0_reg[24] /CLK 
Endpoint:   \h0_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[24]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.174
  Arrival Time                  0.678
  Slack Time                   -0.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.532
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[24] v    |         | 0.049 |       |   0.532 |    1.027 | 
     | U441        | C v -> Y ^ | AOI22X1 | 0.085 | 0.088 |   0.620 |    1.115 | 
     | U1083       | A ^ -> Y v | INVX2   | 0.052 | 0.058 |   0.677 |    1.172 | 
     | \h0_reg[24] | D v        | DFFSR   | 0.052 | 0.001 |   0.678 |    1.174 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.495 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.298 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.097 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.149 | 
     | clk__L4_I46 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.245 |   0.889 |    0.394 | 
     | \h0_reg[24] | CLK ^      | DFFSR   | 0.138 | 0.006 |   0.896 |    0.400 | 
     +-------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \h0_reg[25] /CLK 
Endpoint:   \h0_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[25]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.174
  Arrival Time                  0.679
  Slack Time                   -0.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[25] v    |         | 0.044 |       |   0.528 |    1.023 | 
     | U443        | C v -> Y ^ | AOI22X1 | 0.101 | 0.099 |   0.628 |    1.123 | 
     | U1084       | A ^ -> Y v | INVX2   | 0.049 | 0.051 |   0.678 |    1.173 | 
     | \h0_reg[25] | D v        | DFFSR   | 0.049 | 0.001 |   0.679 |    1.174 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.495 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.298 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.097 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.149 | 
     | clk__L4_I46 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.245 |   0.889 |    0.394 | 
     | \h0_reg[25] | CLK ^      | DFFSR   | 0.138 | 0.006 |   0.895 |    0.400 | 
     +-------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \h0_reg[8] /CLK 
Endpoint:   \h0_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[8]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.169
  Arrival Time                  0.675
  Slack Time                   -0.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | h[8] v     |         | 0.046 |       |   0.530 |    1.024 | 
     | U409       | C v -> Y ^ | AOI22X1 | 0.096 | 0.096 |   0.625 |    1.120 | 
     | U1067      | A ^ -> Y v | INVX2   | 0.047 | 0.049 |   0.674 |    1.168 | 
     | \h0_reg[8] | D v        | DFFSR   | 0.047 | 0.001 |   0.675 |    1.169 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.494 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.297 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.089 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUF1 | 0.192 | 0.247 |   0.652 |    0.158 | 
     | clk__L4_I13 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.234 |   0.886 |    0.392 | 
     | \h0_reg[8]  | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.890 |    0.396 | 
     +-------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \h0_reg[23] /CLK 
Endpoint:   \h0_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[23]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.173
  Arrival Time                  0.699
  Slack Time                   -0.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[23] v    |         | 0.045 |       |   0.529 |    1.002 | 
     | U439        | C v -> Y ^ | AOI22X1 | 0.105 | 0.103 |   0.631 |    1.105 | 
     | U1082       | A ^ -> Y v | INVX2   | 0.062 | 0.067 |   0.698 |    1.171 | 
     | \h0_reg[23] | D v        | DFFSR   | 0.062 | 0.001 |   0.699 |    1.173 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.474 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.276 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.075 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.170 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.418 | 
     | \h0_reg[23] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.896 |    0.423 | 
     +-------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \h0_reg[5] /CLK 
Endpoint:   \h0_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[5]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.155
  Arrival Time                  0.685
  Slack Time                   -0.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.526
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | h[5] v     |         | 0.041 |       |   0.526 |    0.997 | 
     | U403       | C v -> Y ^ | AOI22X1 | 0.106 | 0.102 |   0.628 |    1.098 | 
     | U1064      | A ^ -> Y v | INVX2   | 0.053 | 0.056 |   0.684 |    1.154 | 
     | \h0_reg[5] | D v        | DFFSR   | 0.053 | 0.001 |   0.685 |    1.155 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.470 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.273 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.065 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.173 | 
     | clk__L4_I0 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.227 |   0.870 |    0.400 | 
     | \h0_reg[5] | CLK ^      | DFFSR   | 0.140 | 0.006 |   0.876 |    0.406 | 
     +------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \q0_reg[28] /CLK 
Endpoint:   \q0_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[28]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.173
  Arrival Time                  0.705
  Slack Time                   -0.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[28] v    |         | 0.042 |       |   0.527 |    0.995 | 
     | U370        | C v -> Y ^ | AOI22X1 | 0.127 | 0.117 |   0.644 |    1.112 | 
     | U1055       | A ^ -> Y v | INVX2   | 0.060 | 0.060 |   0.704 |    1.172 | 
     | \q0_reg[28] | D v        | DFFSR   | 0.060 | 0.001 |   0.705 |    1.173 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.468 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.271 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.070 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.176 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.423 | 
     | \q0_reg[28] | CLK ^      | DFFSR   | 0.140 | 0.004 |   0.896 |    0.428 | 
     +-------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \h0_reg[20] /CLK 
Endpoint:   \h0_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[20]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.168
  Arrival Time                  0.700
  Slack Time                   -0.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[20] v    |         | 0.045 |       |   0.529 |    0.996 | 
     | U433        | C v -> Y ^ | AOI22X1 | 0.091 | 0.092 |   0.621 |    1.089 | 
     | U1079       | A ^ -> Y v | INVX2   | 0.072 | 0.077 |   0.699 |    1.166 | 
     | \h0_reg[20] | D v        | DFFSR   | 0.072 | 0.002 |   0.700 |    1.168 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.467 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.270 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.069 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.176 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.424 | 
     | \h0_reg[20] | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.893 |    0.426 | 
     +-------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \q0_reg[26] /CLK 
Endpoint:   \q0_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[26]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.164
  Arrival Time                  0.708
  Slack Time                   -0.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.541
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[26] v    |         | 0.062 |       |   0.541 |    0.996 | 
     | U366        | C v -> Y ^ | AOI22X1 | 0.112 | 0.111 |   0.652 |    1.108 | 
     | U1053       | A ^ -> Y v | INVX2   | 0.054 | 0.055 |   0.707 |    1.163 | 
     | \q0_reg[26] | D v        | DFFSR   | 0.054 | 0.001 |   0.708 |    1.164 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.456 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.258 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.057 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.188 | 
     | clk__L4_I48 | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.243 |   0.887 |    0.431 | 
     | \q0_reg[26] | CLK ^      | DFFSR   | 0.130 | 0.002 |   0.889 |    0.433 | 
     +-------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \q0_reg[5] /CLK 
Endpoint:   \q0_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[5]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.143
  Arrival Time                  0.688
  Slack Time                   -0.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | q[5] v     |         | 0.039 |       |   0.525 |    0.981 | 
     | U324       | C v -> Y ^ | AOI22X1 | 0.109 | 0.103 |   0.629 |    1.084 | 
     | U1032      | A ^ -> Y v | INVX2   | 0.056 | 0.058 |   0.687 |    1.143 | 
     | \q0_reg[5] | D v        | DFFSR   | 0.056 | 0.001 |   0.688 |    1.143 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.455 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.258 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.050 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUF1 | 0.169 | 0.241 |   0.647 |    0.191 | 
     | clk__L4_I5 | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.222 |   0.868 |    0.413 | 
     | \q0_reg[5] | CLK ^      | DFFSR   | 0.130 | 0.001 |   0.869 |    0.413 | 
     +------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \q0_reg[22] /CLK 
Endpoint:   \q0_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[22]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.170
  Arrival Time                  0.715
  Slack Time                   -0.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[22] v    |         | 0.046 |       |   0.530 |    0.985 | 
     | U358        | C v -> Y ^ | AOI22X1 | 0.120 | 0.113 |   0.643 |    1.098 | 
     | U1049       | A ^ -> Y v | INVX2   | 0.068 | 0.071 |   0.713 |    1.169 | 
     | \q0_reg[22] | D v        | DFFSR   | 0.068 | 0.002 |   0.715 |    1.170 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.455 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.258 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.057 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.189 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.437 | 
     | \q0_reg[22] | CLK ^      | DFFSR   | 0.140 | 0.003 |   0.895 |    0.440 | 
     +-------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \q0_reg[31] /CLK 
Endpoint:   \q0_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[31]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.169
  Arrival Time                  0.718
  Slack Time                   -0.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[31] v    |         | 0.045 |       |   0.529 |    0.980 | 
     | U376        | C v -> Y ^ | AOI22X1 | 0.118 | 0.111 |   0.640 |    1.091 | 
     | U1058       | A ^ -> Y v | INVX2   | 0.072 | 0.076 |   0.717 |    1.167 | 
     | \q0_reg[31] | D v        | DFFSR   | 0.072 | 0.002 |   0.718 |    1.169 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.451 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.197 |   -0.253 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.052 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.193 | 
     | clk__L4_I46 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.245 |   0.889 |    0.439 | 
     | \q0_reg[31] | CLK ^      | DFFSR   | 0.138 | 0.006 |   0.895 |    0.445 | 
     +-------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \h0_reg[29] /CLK 
Endpoint:   \h0_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[29]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.132
  Arrival Time                  0.684
  Slack Time                   -0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.533
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[29] v    |         | 0.051 |       |   0.533 |    0.981 | 
     | U11         | C v -> Y ^ | AOI22X1 | 0.095 | 0.097 |   0.630 |    1.077 | 
     | U1024       | A ^ -> Y v | INVX2   | 0.049 | 0.053 |   0.683 |    1.131 | 
     | \h0_reg[29] | D v        | DFFSR   | 0.049 | 0.001 |   0.684 |    1.132 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.447 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.250 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |   -0.037 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.170 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.397 | 
     | \h0_reg[29] | CLK ^      | DFFSR   | 0.137 | 0.009 |   0.853 |    0.406 | 
     +-------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \h0_reg[21] /CLK 
Endpoint:   \h0_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[21]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.168
  Arrival Time                  0.723
  Slack Time                   -0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[21] v    |         | 0.045 |       |   0.529 |    0.974 | 
     | U435        | C v -> Y ^ | AOI22X1 | 0.135 | 0.123 |   0.652 |    1.098 | 
     | U1080       | A ^ -> Y v | INVX2   | 0.068 | 0.070 |   0.722 |    1.167 | 
     | \h0_reg[21] | D v        | DFFSR   | 0.068 | 0.001 |   0.723 |    1.168 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.445 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.248 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.047 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.198 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.446 | 
     | \h0_reg[21] | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.893 |    0.448 | 
     +-------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \h0_reg[0] /CLK 
Endpoint:   \h0_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[0]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.152
  Arrival Time                  0.709
  Slack Time                   -0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.526
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | h[0] v     |         | 0.040 |       |   0.526 |    0.970 | 
     | U393       | C v -> Y ^ | AOI22X1 | 0.123 | 0.113 |   0.639 |    1.083 | 
     | U1059      | A ^ -> Y v | INVX2   | 0.066 | 0.068 |   0.707 |    1.151 | 
     | \h0_reg[0] | D v        | DFFSR   | 0.066 | 0.001 |   0.709 |    1.152 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | clk ^      |         | 0.000 |       |   0.000 |   -0.444 | 
     | clk__L1_I0 | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.246 | 
     | clk__L2_I0 | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |   -0.039 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.238 |   0.643 |    0.200 | 
     | clk__L4_I0 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.227 |   0.870 |    0.427 | 
     | \h0_reg[0] | CLK ^      | DFFSR   | 0.140 | 0.006 |   0.876 |    0.433 | 
     +------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \q0_reg[1] /CLK 
Endpoint:   \q0_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[1]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.844
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.126
  Arrival Time                  0.692
  Slack Time                   -0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.553
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | q[1] v     |         | 0.080 |       |   0.554 |    0.988 | 
     | U316       | C v -> Y ^ | AOI22X1 | 0.086 | 0.095 |   0.648 |    1.083 | 
     | U1028      | A ^ -> Y v | INVX2   | 0.042 | 0.043 |   0.691 |    1.125 | 
     | \q0_reg[1] | D v        | DFFSR   | 0.042 | 0.000 |   0.692 |    1.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.434 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.237 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |   -0.024 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.123 | 0.208 |   0.619 |    0.185 | 
     | clk__L4_I30 | A ^ -> Y ^ | CLKBUF1 | 0.142 | 0.223 |   0.842 |    0.408 | 
     | \q0_reg[1]  | CLK ^      | DFFSR   | 0.142 | 0.002 |   0.844 |    0.410 | 
     +-------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \h0_reg[18] /CLK 
Endpoint:   \h0_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[18]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.165
  Arrival Time                  0.731
  Slack Time                   -0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.533
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[18] v    |         | 0.050 |       |   0.533 |    0.967 | 
     | U429        | C v -> Y ^ | AOI22X1 | 0.110 | 0.107 |   0.639 |    1.073 | 
     | U1077       | A ^ -> Y v | INVX2   | 0.084 | 0.089 |   0.728 |    1.162 | 
     | \h0_reg[18] | D v        | DFFSR   | 0.084 | 0.003 |   0.731 |    1.165 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.434 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.237 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |   -0.036 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.210 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.457 | 
     | \h0_reg[18] | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.894 |    0.459 | 
     +-------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \h0_reg[31] /CLK 
Endpoint:   \h0_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[31]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.848
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.127
  Arrival Time                  0.694
  Slack Time                   -0.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.539
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[31] v    |         | 0.059 |       |   0.539 |    0.972 | 
     | U15         | C v -> Y ^ | AOI22X1 | 0.101 | 0.103 |   0.642 |    1.075 | 
     | U1026       | A ^ -> Y v | INVX2   | 0.049 | 0.051 |   0.693 |    1.127 | 
     | \h0_reg[31] | D v        | DFFSR   | 0.049 | 0.001 |   0.694 |    1.127 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.433 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.236 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |   -0.023 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.123 | 0.208 |   0.619 |    0.186 | 
     | clk__L4_I28 | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.222 |   0.841 |    0.408 | 
     | \h0_reg[31] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.848 |    0.415 | 
     +-------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \q0_reg[4] /CLK 
Endpoint:   \q0_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[4]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.126
  Arrival Time                  0.695
  Slack Time                   -0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.537
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | q[4] v     |         | 0.056 |       |   0.537 |    0.968 | 
     | U322       | C v -> Y ^ | AOI22X1 | 0.112 | 0.110 |   0.647 |    1.079 | 
     | U1031      | A ^ -> Y v | INVX2   | 0.050 | 0.047 |   0.694 |    1.126 | 
     | \q0_reg[4] | D v        | DFFSR   | 0.050 | 0.001 |   0.695 |    1.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.431 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.234 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |   -0.021 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.123 | 0.208 |   0.619 |    0.188 | 
     | clk__L4_I28 | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.222 |   0.841 |    0.410 | 
     | \q0_reg[4]  | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.847 |    0.416 | 
     +-------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \q0_reg[0] /CLK 
Endpoint:   \q0_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[0]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.167
  Arrival Time                  0.743
  Slack Time                   -0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.076
     = Beginpoint Arrival Time            0.576
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | q[0] v     |         | 0.111 |       |   0.576 |    1.000 | 
     | U314       | C v -> Y ^ | AOI22X1 | 0.102 | 0.116 |   0.692 |    1.116 | 
     | U1027      | A ^ -> Y v | INVX2   | 0.049 | 0.050 |   0.742 |    1.166 | 
     | \q0_reg[0] | D v        | DFFSR   | 0.049 | 0.001 |   0.743 |    1.167 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.424 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.226 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |   -0.013 | 
     | clk__L3_I4  | A ^ -> Y ^ | CLKBUF1 | 0.162 | 0.234 |   0.645 |    0.221 | 
     | clk__L4_I25 | A ^ -> Y ^ | CLKBUF1 | 0.155 | 0.227 |   0.872 |    0.448 | 
     | \q0_reg[0]  | CLK ^      | DFFSR   | 0.158 | 0.010 |   0.881 |    0.458 | 
     +-------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \h0_reg[30] /CLK 
Endpoint:   \h0_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[30]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.848
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  0.723
  Slack Time                   -0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.535
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[30] v    |         | 0.054 |       |   0.535 |    0.936 | 
     | U13         | C v -> Y ^ | AOI22X1 | 0.129 | 0.122 |   0.657 |    1.057 | 
     | U1025       | A ^ -> Y v | INVX2   | 0.064 | 0.065 |   0.722 |    1.123 | 
     | \h0_reg[30] | D v        | DFFSR   | 0.064 | 0.001 |   0.723 |    1.124 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.400 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.203 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.010 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.123 | 0.208 |   0.619 |    0.219 | 
     | clk__L4_I28 | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.222 |   0.841 |    0.441 | 
     | \h0_reg[30] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.848 |    0.448 | 
     +-------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \h0_reg[16] /CLK 
Endpoint:   \h0_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[16]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  0.732
  Slack Time                   -0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[16] v    |         | 0.048 |       |   0.531 |    0.923 | 
     | U425        | C v -> Y ^ | AOI22X1 | 0.126 | 0.117 |   0.648 |    1.041 | 
     | U1075       | A ^ -> Y v | INVX2   | 0.077 | 0.081 |   0.730 |    1.122 | 
     | \h0_reg[16] | D v        | DFFSR   | 0.077 | 0.002 |   0.732 |    1.124 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.392 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.195 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.018 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.225 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.452 | 
     | \h0_reg[16] | CLK ^      | DFFSR   | 0.137 | 0.007 |   0.852 |    0.460 | 
     +-------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \h0_reg[17] /CLK 
Endpoint:   \h0_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[17]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.163
  Arrival Time                  0.783
  Slack Time                   -0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[17] v    |         | 0.045 |       |   0.529 |    0.909 | 
     | U427        | C v -> Y ^ | AOI22X1 | 0.174 | 0.151 |   0.680 |    1.060 | 
     | U1076       | A ^ -> Y v | INVX2   | 0.095 | 0.101 |   0.780 |    1.161 | 
     | \h0_reg[17] | D v        | DFFSR   | 0.095 | 0.003 |   0.783 |    1.163 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.380 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.183 | 
     | clk__L2_I2  | A ^ -> Y ^ | CLKBUF1 | 0.092 | 0.201 |   0.398 |    0.018 | 
     | clk__L3_I9  | A ^ -> Y ^ | CLKBUF1 | 0.204 | 0.245 |   0.644 |    0.264 | 
     | clk__L4_I47 | A ^ -> Y ^ | CLKBUF1 | 0.140 | 0.248 |   0.892 |    0.511 | 
     | \h0_reg[17] | CLK ^      | DFFSR   | 0.140 | 0.002 |   0.894 |    0.513 | 
     +-------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \h0_reg[27] /CLK 
Endpoint:   \h0_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[27]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.848
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.121
  Arrival Time                  0.756
  Slack Time                   -0.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.536
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[27] v    |         | 0.055 |       |   0.536 |    0.901 | 
     | U4          | D v -> Y ^ | AOI22X1 | 0.152 | 0.137 |   0.673 |    1.039 | 
     | U1022       | A ^ -> Y v | INVX2   | 0.078 | 0.081 |   0.754 |    1.119 | 
     | \h0_reg[27] | D v        | DFFSR   | 0.078 | 0.002 |   0.756 |    1.121 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.365 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.168 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.045 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.123 | 0.208 |   0.619 |    0.254 | 
     | clk__L4_I28 | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.222 |   0.841 |    0.475 | 
     | \h0_reg[27] | CLK ^      | DFFSR   | 0.139 | 0.007 |   0.848 |    0.483 | 
     +-------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \q0_reg[27] /CLK 
Endpoint:   \q0_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[27]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  0.762
  Slack Time                   -0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.535
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[27] v    |         | 0.053 |       |   0.535 |    0.897 | 
     | U368        | C v -> Y ^ | AOI22X1 | 0.155 | 0.140 |   0.674 |    1.037 | 
     | U1054       | A ^ -> Y v | INVX2   | 0.082 | 0.086 |   0.760 |    1.123 | 
     | \q0_reg[27] | D v        | DFFSR   | 0.082 | 0.002 |   0.762 |    1.124 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.362 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.165 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.048 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.255 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.482 | 
     | \q0_reg[27] | CLK ^      | DFFSR   | 0.137 | 0.009 |   0.853 |    0.491 | 
     +-------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \q0_reg[20] /CLK 
Endpoint:   \q0_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[20]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.851
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.123
  Arrival Time                  0.762
  Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[20] v    |         | 0.047 |       |   0.530 |    0.891 | 
     | U354        | C v -> Y ^ | AOI22X1 | 0.172 | 0.150 |   0.680 |    1.042 | 
     | U1047       | A ^ -> Y v | INVX2   | 0.081 | 0.080 |   0.761 |    1.122 | 
     | \q0_reg[20] | D v        | DFFSR   | 0.081 | 0.001 |   0.762 |    1.123 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.361 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.164 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.049 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.256 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.483 | 
     | \q0_reg[20] | CLK ^      | DFFSR   | 0.137 | 0.007 |   0.851 |    0.490 | 
     +-------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \h0_reg[10] /CLK 
Endpoint:   \h0_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[10]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.124
  Arrival Time                  0.763
  Slack Time                   -0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[10] v    |         | 0.048 |       |   0.531 |    0.891 | 
     | U413        | C v -> Y ^ | AOI22X1 | 0.163 | 0.144 |   0.675 |    1.035 | 
     | U1069       | A ^ -> Y v | INVX2   | 0.084 | 0.087 |   0.761 |    1.122 | 
     | \h0_reg[10] | D v        | DFFSR   | 0.084 | 0.002 |   0.763 |    1.124 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.360 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.163 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.050 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.257 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.484 | 
     | \h0_reg[10] | CLK ^      | DFFSR   | 0.137 | 0.008 |   0.853 |    0.492 | 
     +-------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \h0_reg[15] /CLK 
Endpoint:   \h0_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[15]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.851
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.121
  Arrival Time                  0.771
  Slack Time                   -0.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[15] v    |         | 0.047 |       |   0.530 |    0.880 | 
     | U423        | C v -> Y ^ | AOI22X1 | 0.168 | 0.147 |   0.678 |    1.027 | 
     | U1074       | A ^ -> Y v | INVX2   | 0.088 | 0.092 |   0.770 |    1.119 | 
     | \h0_reg[15] | D v        | DFFSR   | 0.088 | 0.002 |   0.771 |    1.121 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.350 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.152 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.061 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.267 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.495 | 
     | \h0_reg[15] | CLK ^      | DFFSR   | 0.137 | 0.006 |   0.851 |    0.501 | 
     +-------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \q0_reg[3] /CLK 
Endpoint:   \q0_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[3]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.118
  Arrival Time                  0.783
  Slack Time                   -0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | q[3] v     |         | 0.041 |       |   0.527 |    0.862 | 
     | U320       | C v -> Y ^ | AOI22X1 | 0.194 | 0.164 |   0.691 |    1.026 | 
     | U1030      | A ^ -> Y v | INVX2   | 0.089 | 0.090 |   0.781 |    1.116 | 
     | \q0_reg[3] | D v        | DFFSR   | 0.089 | 0.002 |   0.783 |    1.118 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.335 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.138 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.075 | 
     | clk__L3_I5  | A ^ -> Y ^ | CLKBUF1 | 0.123 | 0.208 |   0.619 |    0.284 | 
     | clk__L4_I28 | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.222 |   0.841 |    0.506 | 
     | \q0_reg[3]  | CLK ^      | DFFSR   | 0.139 | 0.006 |   0.847 |    0.512 | 
     +-------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \h0_reg[4] /CLK 
Endpoint:   \h0_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[4]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.121
  Arrival Time                  0.789
  Slack Time                   -0.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.533
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | h[4] v     |         | 0.051 |       |   0.533 |    0.866 | 
     | U401       | C v -> Y ^ | AOI22X1 | 0.165 | 0.147 |   0.680 |    1.012 | 
     | U1063      | A ^ -> Y v | INVX2   | 0.100 | 0.106 |   0.786 |    1.119 | 
     | \h0_reg[4] | D v        | DFFSR   | 0.100 | 0.002 |   0.789 |    1.121 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.332 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.135 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.078 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.285 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.512 | 
     | \h0_reg[4]  | CLK ^      | DFFSR   | 0.137 | 0.009 |   0.853 |    0.521 | 
     +-------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \h0_reg[19] /CLK 
Endpoint:   \h0_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[19]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.120
  Arrival Time                  0.789
  Slack Time                   -0.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[19] v    |         | 0.047 |       |   0.530 |    0.861 | 
     | U431        | C v -> Y ^ | AOI22X1 | 0.173 | 0.150 |   0.680 |    1.011 | 
     | U1078       | A ^ -> Y v | INVX2   | 0.099 | 0.106 |   0.786 |    1.117 | 
     | \h0_reg[19] | D v        | DFFSR   | 0.099 | 0.003 |   0.789 |    1.120 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.331 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.133 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.080 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.286 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.514 | 
     | \h0_reg[19] | CLK ^      | DFFSR   | 0.137 | 0.007 |   0.852 |    0.521 | 
     +-------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \h0_reg[9] /CLK 
Endpoint:   \h0_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[9]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.155
  Arrival Time                  0.825
  Slack Time                   -0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +------------------------------------------------------------------------+ 
     |  Instance  |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |            |            |         |       |       |  Time   |   Time   | 
     |------------+------------+---------+-------+-------+---------+----------| 
     |            | h[9] v     |         | 0.042 |       |   0.527 |    0.857 | 
     | U411       | C v -> Y ^ | AOI22X1 | 0.206 | 0.172 |   0.700 |    1.029 | 
     | U1068      | A ^ -> Y v | INVX2   | 0.113 | 0.121 |   0.821 |    1.150 | 
     | \h0_reg[9] | D v        | DFFSR   | 0.113 | 0.004 |   0.825 |    1.155 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.330 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.132 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.075 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUF1 | 0.192 | 0.247 |   0.652 |    0.323 | 
     | clk__L4_I13 | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.234 |   0.886 |    0.557 | 
     | \h0_reg[9]  | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.890 |    0.560 | 
     +-------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \h0_reg[13] /CLK 
Endpoint:   \h0_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[13]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.155
  Arrival Time                  0.839
  Slack Time                   -0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[13] v    |         | 0.043 |       |   0.528 |    0.844 | 
     | U419        | C v -> Y ^ | AOI22X1 | 0.221 | 0.181 |   0.709 |    1.025 | 
     | U1072       | A ^ -> Y v | INVX2   | 0.116 | 0.126 |   0.834 |    1.151 | 
     | \h0_reg[13] | D v        | DFFSR   | 0.116 | 0.005 |   0.839 |    1.155 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.316 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.119 | 
     | clk__L2_I0  | A ^ -> Y ^ | CLKBUF1 | 0.118 | 0.208 |   0.405 |    0.089 | 
     | clk__L3_I2  | A ^ -> Y ^ | CLKBUF1 | 0.192 | 0.247 |   0.652 |    0.336 | 
     | clk__L4_I11 | A ^ -> Y ^ | CLKBUF1 | 0.141 | 0.234 |   0.886 |    0.570 | 
     | \h0_reg[13] | CLK ^      | DFFSR   | 0.141 | 0.003 |   0.889 |    0.573 | 
     +-------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \q0_reg[23] /CLK 
Endpoint:   \q0_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[23]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.849
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.115
  Arrival Time                  0.805
  Slack Time                   -0.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[23] v    |         | 0.046 |       |   0.529 |    0.840 | 
     | U360        | C v -> Y ^ | AOI22X1 | 0.184 | 0.158 |   0.688 |    0.998 | 
     | U1050       | A ^ -> Y v | INVX2   | 0.107 | 0.115 |   0.803 |    1.113 | 
     | \q0_reg[23] | D v        | DFFSR   | 0.107 | 0.002 |   0.805 |    1.115 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.311 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.113 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.100 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.307 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.534 | 
     | \q0_reg[23] | CLK ^      | DFFSR   | 0.137 | 0.004 |   0.849 |    0.538 | 
     +-------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \q0_reg[18] /CLK 
Endpoint:   \q0_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[18]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.122
  Arrival Time                  0.811
  Slack Time                   -0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[18] v    |         | 0.045 |       |   0.529 |    0.839 | 
     | U350        | C v -> Y ^ | AOI22X1 | 0.212 | 0.178 |   0.707 |    1.017 | 
     | U1045       | A ^ -> Y v | INVX2   | 0.098 | 0.102 |   0.809 |    1.119 | 
     | \q0_reg[18] | D v        | DFFSR   | 0.098 | 0.002 |   0.811 |    1.122 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.310 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.113 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.100 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.307 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.534 | 
     | \q0_reg[18] | CLK ^      | DFFSR   | 0.137 | 0.009 |   0.853 |    0.543 | 
     +-------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \q0_reg[16] /CLK 
Endpoint:   \q0_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: q[16]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.847
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.113
  Arrival Time                  0.803
  Slack Time                   -0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | q[16] v    |         | 0.045 |       |   0.529 |    0.838 | 
     | U346        | C v -> Y ^ | AOI22X1 | 0.180 | 0.155 |   0.684 |    0.993 | 
     | U1043       | A ^ -> Y v | INVX2   | 0.108 | 0.116 |   0.800 |    1.110 | 
     | \q0_reg[16] | D v        | DFFSR   | 0.108 | 0.003 |   0.803 |    1.113 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.309 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.112 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.101 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.308 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.535 | 
     | \q0_reg[16] | CLK ^      | DFFSR   | 0.137 | 0.002 |   0.847 |    0.537 | 
     +-------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \h0_reg[11] /CLK 
Endpoint:   \h0_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: h[11]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.118
  Arrival Time                  0.809
  Slack Time                   -0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | h[11] v    |         | 0.047 |       |   0.531 |    0.839 | 
     | U415        | C v -> Y ^ | AOI22X1 | 0.179 | 0.155 |   0.686 |    0.994 | 
     | U1070       | A ^ -> Y v | INVX2   | 0.112 | 0.121 |   0.806 |    1.115 | 
     | \h0_reg[11] | D v        | DFFSR   | 0.112 | 0.003 |   0.809 |    1.118 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |             |            |         |       |       |  Time   |   Time   | 
     |-------------+------------+---------+-------+-------+---------+----------| 
     |             | clk ^      |         | 0.000 |       |   0.000 |   -0.308 | 
     | clk__L1_I0  | A ^ -> Y ^ | CLKBUF1 | 0.134 | 0.198 |   0.198 |   -0.111 | 
     | clk__L2_I1  | A ^ -> Y ^ | CLKBUF1 | 0.113 | 0.213 |   0.411 |    0.102 | 
     | clk__L3_I6  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.207 |   0.617 |    0.309 | 
     | clk__L4_I33 | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.227 |   0.844 |    0.536 | 
     | \h0_reg[11] | CLK ^      | DFFSR   | 0.137 | 0.008 |   0.853 |    0.544 | 
     +-------------------------------------------------------------------------+ 

