<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: General Control and Status Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">General Control and Status Functions<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycV.html">Intel Cyclone V</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycVContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__ALT__QSPI.html">QSPI Flash Controller Module</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga9630d0374a96983752d4053c122665dd"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__ALT__QSPI__CSR.html#ga919562dd181acc42914bea253e31fae1">ALT_QSPI_INT_STATUS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#ga9630d0374a96983752d4053c122665dd">ALT_QSPI_INT_STATUS_t</a></td></tr>
<tr class="separator:ga9630d0374a96983752d4053c122665dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga919562dd181acc42914bea253e31fae1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#ga919562dd181acc42914bea253e31fae1">ALT_QSPI_INT_STATUS_e</a> { <br />
&#160;&#160;<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1afc999a0148242b4b2ad01f5f22ecda5b">ALT_QSPI_INT_STATUS_MODE_FAIL</a> = (0x1 &lt;&lt; 0), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1aaf4c937a561295b3f46821b3a4daf134">ALT_QSPI_INT_STATUS_UFL</a> = (0x1 &lt;&lt; 1), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a2b3bca541ff4342b1067a65124c3af54">ALT_QSPI_INT_STATUS_IDAC_OP_COMPLETE</a> = (0x1 &lt;&lt; 2), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a856648b3c8f59893f2f181d9d1bba317">ALT_QSPI_INT_STATUS_IDAC_OP_REJECT</a> = (0x1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1aabe3d2f8ae8e9fb9819478552a9d0032">ALT_QSPI_INT_STATUS_WR_PROT_VIOL</a> = (0x1 &lt;&lt; 4), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a19e2215961ebdd2c445dc3154a504a75">ALT_QSPI_INT_STATUS_ILL_AHB_ACCESS</a> = (0x1 &lt;&lt; 5), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a1dcba26836c5eb10e46f7744960abbcf">ALT_QSPI_INT_STATUS_IDAC_WTRMK_TRIG</a> = (0x1 &lt;&lt; 6), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a53b5fe67e8ba66e72d97c28a0526a323">ALT_QSPI_INT_STATUS_RX_OVF</a> = (0x1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a3d41c8db75ea2e57603a2e7a56d6781a">ALT_QSPI_INT_STATUS_TX_FIFO_NOT_FULL</a> = (0x1 &lt;&lt; 8), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1aaaffd73300d980657ab3f3d63da22282">ALT_QSPI_INT_STATUS_TX_FIFO_FULL</a> = (0x1 &lt;&lt; 9), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1acae70b57d13faefa9ee433576223c983">ALT_QSPI_INT_STATUS_RX_FIFO_NOT_EMPTY</a> = (0x1 &lt;&lt; 10), 
<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1a4cd93d45dd4f73d34be71fae1a88d0f1">ALT_QSPI_INT_STATUS_RX_FIFO_FULL</a> = (0x1 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group__ALT__QSPI__CSR.html#gga919562dd181acc42914bea253e31fae1aa965ef172cd27d8e1846f86865368930">ALT_QSPI_INT_STATUS_IDAC_RD_FULL</a> = (0x1 &lt;&lt; 12)
<br />
 }</td></tr>
<tr class="separator:ga919562dd181acc42914bea253e31fae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaecd5fe1f525bf35cd38257148b6be226"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#gaecd5fe1f525bf35cd38257148b6be226">alt_qspi_init</a> (void)</td></tr>
<tr class="separator:gaecd5fe1f525bf35cd38257148b6be226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1149191120939cb56f2bea8be12ae3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#gae1149191120939cb56f2bea8be12ae3c">alt_qspi_uninit</a> (void)</td></tr>
<tr class="separator:gae1149191120939cb56f2bea8be12ae3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22df5a849bd115eef330974c03734fc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#ga22df5a849bd115eef330974c03734fc1">alt_qspi_disable</a> (void)</td></tr>
<tr class="separator:ga22df5a849bd115eef330974c03734fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68501b9717901e2d160297a802728772"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#ga68501b9717901e2d160297a802728772">alt_qspi_enable</a> (void)</td></tr>
<tr class="separator:ga68501b9717901e2d160297a802728772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeaf36913f59120b21affa31d6f9632"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#ga6eeaf36913f59120b21affa31d6f9632">alt_qspi_int_status_get</a> (void)</td></tr>
<tr class="separator:ga6eeaf36913f59120b21affa31d6f9632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf436f88abd8e2af796cc070792db5168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#gaf436f88abd8e2af796cc070792db5168">alt_qspi_int_clear</a> (const uint32_t mask)</td></tr>
<tr class="separator:gaf436f88abd8e2af796cc070792db5168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafd6da28abc48578f144cbd6c85e224"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#gabafd6da28abc48578f144cbd6c85e224">alt_qspi_int_disable</a> (const uint32_t mask)</td></tr>
<tr class="separator:gabafd6da28abc48578f144cbd6c85e224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90573895220218be5c3be1888010e5bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#ga90573895220218be5c3be1888010e5bc">alt_qspi_int_enable</a> (const uint32_t mask)</td></tr>
<tr class="separator:ga90573895220218be5c3be1888010e5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa7e762d8b79b1989385c978174b7b8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ALT__QSPI__CSR.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle</a> (void)</td></tr>
<tr class="separator:gaeaa7e762d8b79b1989385c978174b7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The declarations and functions in this group provide general purpose control and status functions for the QSPI Flash Controller. </p>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga9630d0374a96983752d4053c122665dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9630d0374a96983752d4053c122665dd">&#9670;&nbsp;</a></span>ALT_QSPI_INT_STATUS_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__ALT__QSPI__CSR.html#ga919562dd181acc42914bea253e31fae1">ALT_QSPI_INT_STATUS_e</a>  <a class="el" href="group__ALT__QSPI__CSR.html#ga9630d0374a96983752d4053c122665dd">ALT_QSPI_INT_STATUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the interrupt status conditions for the QSPI controller.</p>
<p>The enumerations serve as masks for the QSPI controller events that can be set when the designated conditions occur and the corresponding event is enabled. When any of these event source conditions are true, the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt output is asserted high.</p>
<p>Interrupt sources are cleared when software calls <a class="el" href="group__ALT__QSPI__CSR.html#gaf436f88abd8e2af796cc070792db5168">alt_qspi_int_clear()</a>. The interrupt sources are individually maskable using <a class="el" href="group__ALT__QSPI__CSR.html#gabafd6da28abc48578f144cbd6c85e224">alt_qspi_int_disable()</a> and <a class="el" href="group__ALT__QSPI__CSR.html#ga90573895220218be5c3be1888010e5bc">alt_qspi_int_enable()</a>. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga919562dd181acc42914bea253e31fae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919562dd181acc42914bea253e31fae1">&#9670;&nbsp;</a></span>ALT_QSPI_INT_STATUS_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__ALT__QSPI__CSR.html#ga919562dd181acc42914bea253e31fae1">ALT_QSPI_INT_STATUS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the interrupt status conditions for the QSPI controller.</p>
<p>The enumerations serve as masks for the QSPI controller events that can be set when the designated conditions occur and the corresponding event is enabled. When any of these event source conditions are true, the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt output is asserted high.</p>
<p>Interrupt sources are cleared when software calls <a class="el" href="group__ALT__QSPI__CSR.html#gaf436f88abd8e2af796cc070792db5168">alt_qspi_int_clear()</a>. The interrupt sources are individually maskable using <a class="el" href="group__ALT__QSPI__CSR.html#gabafd6da28abc48578f144cbd6c85e224">alt_qspi_int_disable()</a> and <a class="el" href="group__ALT__QSPI__CSR.html#ga90573895220218be5c3be1888010e5bc">alt_qspi_int_enable()</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1afc999a0148242b4b2ad01f5f22ecda5b"></a>ALT_QSPI_INT_STATUS_MODE_FAIL&#160;</td><td class="fielddoc"><p>Mode fail M - indicates the voltage on pin n_ss_in is inconsistent with the SPI mode. Set = 1 if n_ss_in is low in master mode (multi-master contention). These conditions will clear the spi_enable bit and disable the SPI.</p><ul>
<li>0 = no mode fault has been detected.</li>
<li>1 = a mode fault has occurred. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1aaf4c937a561295b3f46821b3a4daf134"></a>ALT_QSPI_INT_STATUS_UFL&#160;</td><td class="fielddoc"><p>Underflow Detected.</p><ul>
<li>0 = no underflow has been detected.</li>
<li>1 = underflow is detected and an attempt to transfer data is made when the small TX FIFO is empty. This may occur when AHB write data is being supplied too slowly to keep up with the requested write operation. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a2b3bca541ff4342b1067a65124c3af54"></a>ALT_QSPI_INT_STATUS_IDAC_OP_COMPLETE&#160;</td><td class="fielddoc"><p>Controller has completed last triggered indirect operation. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a856648b3c8f59893f2f181d9d1bba317"></a>ALT_QSPI_INT_STATUS_IDAC_OP_REJECT&#160;</td><td class="fielddoc"><p>Indirect operation was requested but could not be accepted. Two indirect operations already in storage. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1aabe3d2f8ae8e9fb9819478552a9d0032"></a>ALT_QSPI_INT_STATUS_WR_PROT_VIOL&#160;</td><td class="fielddoc"><p>Write to protected area was attempted and rejected. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a19e2215961ebdd2c445dc3154a504a75"></a>ALT_QSPI_INT_STATUS_ILL_AHB_ACCESS&#160;</td><td class="fielddoc"><p>Illegal AHB Access Detected. AHB write wrapping bursts and the use of SPLIT/RETRY accesses will cause this interrupt to trigger. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a1dcba26836c5eb10e46f7744960abbcf"></a>ALT_QSPI_INT_STATUS_IDAC_WTRMK_TRIG&#160;</td><td class="fielddoc"><p>Indirect Transfer Watermark Level Breached. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a53b5fe67e8ba66e72d97c28a0526a323"></a>ALT_QSPI_INT_STATUS_RX_OVF&#160;</td><td class="fielddoc"><p>Receive Overflow. This should only occur in Legacy SPI mode.</p>
<p>Set if an attempt is made to push the RX FIFO when it is full. This bit is reset only by a system reset and cleared only when this register is read. If a new push to the RX FIFO occurs coincident with a register read this flag will remain set.</p><ul>
<li>0 = no overflow has been detected.</li>
<li>1 = an overflow has occurred. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a3d41c8db75ea2e57603a2e7a56d6781a"></a>ALT_QSPI_INT_STATUS_TX_FIFO_NOT_FULL&#160;</td><td class="fielddoc"><p>Small TX FIFO not full (current FIFO status). Can be ignored in non-SPI legacy mode.</p><ul>
<li>0 = FIFO has &gt;= THRESHOLD entries.</li>
<li>1 = FIFO has &lt; THRESHOLD entries. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1aaaffd73300d980657ab3f3d63da22282"></a>ALT_QSPI_INT_STATUS_TX_FIFO_FULL&#160;</td><td class="fielddoc"><p>Small TX FIFO full (current FIFO status). Can be ignored in non-SPI legacy mode.</p><ul>
<li>0 = FIFO is not full.</li>
<li>1 = FIFO is full. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1acae70b57d13faefa9ee433576223c983"></a>ALT_QSPI_INT_STATUS_RX_FIFO_NOT_EMPTY&#160;</td><td class="fielddoc"><p>Small RX FIFO not empty (current FIFO status). Can be ignored in non-SPI legacy mode.</p><ul>
<li>0 = FIFO has &lt; RX THRESHOLD entries.</li>
<li>1 = FIFO has &gt;= THRESHOLD entries. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1a4cd93d45dd4f73d34be71fae1a88d0f1"></a>ALT_QSPI_INT_STATUS_RX_FIFO_FULL&#160;</td><td class="fielddoc"><p>Small RX FIFO full (current FIFO status). Can be ignored in non-SPI legacy mode.</p><ul>
<li>0 = FIFO is not full.</li>
<li>1 = FIFO is full. </li>
</ul>
</td></tr>
<tr><td class="fieldname"><a id="gga919562dd181acc42914bea253e31fae1aa965ef172cd27d8e1846f86865368930"></a>ALT_QSPI_INT_STATUS_IDAC_RD_FULL&#160;</td><td class="fielddoc"><p>Indirect Read partition of SRAM is full and unable to immediately complete indirect operation. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga22df5a849bd115eef330974c03734fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22df5a849bd115eef330974c03734fc1">&#9670;&nbsp;</a></span>alt_qspi_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable the QSPI Controller.</p>
<p>Disable the QSPI once the current transfer of the data word (FF_W) is complete. All output enables are inactive and all pins are set to input mode.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga68501b9717901e2d160297a802728772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68501b9717901e2d160297a802728772">&#9670;&nbsp;</a></span>alt_qspi_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the QSPI Controller.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaecd5fe1f525bf35cd38257148b6be226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd5fe1f525bf35cd38257148b6be226">&#9670;&nbsp;</a></span>alt_qspi_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the QSPI flash controller for use.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf436f88abd8e2af796cc070792db5168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf436f88abd8e2af796cc070792db5168">&#9670;&nbsp;</a></span>alt_qspi_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_int_clear </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the specified QSPI controller interrupt status conditions identified in the mask.</p>
<p>This function clears one or more of the status conditions as contributors to the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt signal state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>Specifies the QSPI interrupt status conditions to clear. <em>mask</em> is a mask of logically OR'ed <a class="el" href="group__ALT__QSPI__CSR.html#ga9630d0374a96983752d4053c122665dd">ALT_QSPI_INT_STATUS_t</a> values that designate the status conditions to clear.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabafd6da28abc48578f144cbd6c85e224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabafd6da28abc48578f144cbd6c85e224">&#9670;&nbsp;</a></span>alt_qspi_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_int_disable </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable the specified QSPI controller interrupt status conditions identified in the mask.</p>
<p>This function disables one or more of the status conditions as contributors to the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt signal state.</p>
<p>This API requires that the QSPI controller be idle, as determined by <a class="el" href="group__ALT__QSPI__CSR.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle()</a>.</p>
<p>NOTE: A cleared bit for any status condition in the mask value does not have the effect of enabling it as a contributor to the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt signal state. The function <a class="el" href="group__ALT__QSPI__CSR.html#ga90573895220218be5c3be1888010e5bc">alt_qspi_int_enable()</a> is used to enable status source conditions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>Specifies the status conditions to disable as interrupt source contributors. <em>mask</em> is a mask of logically OR'ed <a class="el" href="group__ALT__QSPI__CSR.html#ga9630d0374a96983752d4053c122665dd">ALT_QSPI_INT_STATUS_t</a> values that designate the status conditions to disable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga90573895220218be5c3be1888010e5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90573895220218be5c3be1888010e5bc">&#9670;&nbsp;</a></span>alt_qspi_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_int_enable </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the specified QSPI controller interrupt status conditions identified in the mask.</p>
<p>This function enables one or more of the status conditions as contributors to the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt signal state.</p>
<p>This API requires that the QSPI controller be idle, as determined by <a class="el" href="group__ALT__QSPI__CSR.html#gaeaa7e762d8b79b1989385c978174b7b8">alt_qspi_is_idle()</a>.</p>
<p>NOTE: A cleared bit for any status condition in the mask value does not have the effect of disabling it as a contributor to the <b>ALT_INT_INTERRUPT_QSPI_IRQ</b> interrupt signal state. The function <a class="el" href="group__ALT__QSPI__CSR.html#gabafd6da28abc48578f144cbd6c85e224">alt_qspi_int_disable()</a> is used to disable status source conditions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>Specifies the status conditions to enable as interrupt source contributors. <em>mask</em> is a mask of logically OR'ed <a class="el" href="group__ALT__QSPI__CSR.html#ga9630d0374a96983752d4053c122665dd">ALT_QSPI_INT_STATUS_t</a> values that designate the status conditions to enable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6eeaf36913f59120b21affa31d6f9632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eeaf36913f59120b21affa31d6f9632">&#9670;&nbsp;</a></span>alt_qspi_int_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_qspi_int_status_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the QSPI controller interrupt status register value.</p>
<p>This function returns the current value of the QSPI controller interrupt status register value which reflects the current QSPI controller status conditions.</p>
<dl class="section return"><dt>Returns</dt><dd>The current value of the QSPI controller interrupt status register value which reflects the current QSPI controller status conditions as defined by the <a class="el" href="group__ALT__QSPI__CSR.html#ga9630d0374a96983752d4053c122665dd">ALT_QSPI_INT_STATUS_t</a> mask. If the corresponding bit is set then the condition is asserted. </dd></dl>

</div>
</div>
<a id="gaeaa7e762d8b79b1989385c978174b7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa7e762d8b79b1989385c978174b7b8">&#9670;&nbsp;</a></span>alt_qspi_is_idle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_qspi_is_idle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns true the serial interface and QSPI pipeline is IDLE.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns true the serial interface and QSPI pipeline is IDLE. </dd></dl>

</div>
</div>
<a id="gae1149191120939cb56f2bea8be12ae3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1149191120939cb56f2bea8be12ae3c">&#9670;&nbsp;</a></span>alt_qspi_uninit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_qspi_uninit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uninitialize the QSPI flash controller.</p>
<p>Uninitialize the QSPI flash controller by cancelling any indirect transfers in progress and putting the QSPI controller into reset.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Indicates successful completion. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Indicates an error occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
