Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 22 19:02:17 2025
| Host         : DESKTOP-4V0BJ5M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_rising_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PowerOnReset_inst/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.796    -2205.325                    729                23281        0.056        0.000                      0                23065        0.001        0.000                       0                 11712  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                ------------         ----------      --------------
CLK_OnBoard_p                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                                                                                                                 {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0                                                                                                                                                 {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                                                                                                                                 {0.000 2.500}        5.000           200.000         
Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                             {0.000 6.250}        12.500          80.000          
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLKFABRIC                                       {0.000 2.500}        5.000           200.000         
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                                                                                            {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                           {0.000 16.500}       33.000          30.303          
ethernet_refclk_in_p                                                                                                                                                 {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_OnBoard_p                                                                                                                                                                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                      22.857        0.000                      0                   34        0.200        0.000                      0                   34       12.150        0.000                       0                    20  
  clk_out2_clk_wiz_0                                                                                                                                                       6.976        0.000                      0                 3221        0.068        0.000                      0                 3221        4.286        0.000                       0                  1514  
  clk_out4_clk_wiz_0                                                                                                                                                       4.236        0.000                      0                 1345        0.085        0.000                      0                 1345        2.286        0.000                       0                   692  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                   3.592        0.000                       0                     3  
Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK        0.082        0.000                      0                 3774        0.057        0.000                      0                 3774        0.001        0.000                       0                  1464  
Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK       -0.077       -0.385                      5                 1742        0.086        0.000                      0                 1742        0.001        0.000                       0                   884  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                                  10.421        0.000                      0                   52        0.131        0.000                      0                   52        5.850        0.000                       0                    32  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                                                                                                                                                                               8.625        0.000                       0                     4  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                                  10.443        0.000                      0                   52        0.108        0.000                      0                   52        5.850        0.000                       0                    32  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                                                                                                                                                                               8.625        0.000                       0                     4  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                                  10.343        0.000                      0                   52        0.108        0.000                      0                   52        5.850        0.000                       0                    32  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                                                                                                                                                                               8.625        0.000                       0                     4  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                                  10.520        0.000                      0                   52        0.131        0.000                      0                   52        5.850        0.000                       0                    32  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                                                                                                                                                                               8.625        0.000                       0                     4  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                                  10.063        0.000                      0                   52        0.108        0.000                      0                   52        5.850        0.000                       0                    32  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                                                                                                                                                                               8.625        0.000                       0                     4  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK                                                  10.049        0.000                      0                   52        0.108        0.000                      0                   52        5.850        0.000                       0                    32  
GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK                                                                                                                                                                                               8.625        0.000                       0                     4  
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                                                                                                                                                                                                                                              3.507        0.000                       0                     4  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                29.533        0.000                      0                  928        0.057        0.000                      0                  928       15.732        0.000                       0                   483  
ethernet_refclk_in_p                                                                                                                                                       1.627        0.000                      0                10835        0.056        0.000                      0                10819        2.432        0.000                       0                  6431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                           To Clock                                                                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                           --------                                                                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                                                                                                   clk_out2_clk_wiz_0                                                                                                                                                         0.273        0.000                      0                  126        0.880        0.000                      0                  126  
ethernet_refclk_in_p                                                                                                                                                 clk_out4_clk_wiz_0                                                                                                                                                         2.236        0.000                      0                   26                                                                        
ethernet_refclk_in_p                                                                                                                                                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK        2.130        0.000                      0                   31                                                                        
ethernet_refclk_in_p                                                                                                                                                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK       -3.796     -840.082                    250                  255        0.244        0.000                      0                  250  
ethernet_refclk_in_p                                                                                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                 5.742        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                                                                                   ethernet_refclk_in_p                                                                                                                                                      -3.536       -3.536                      1                    1        0.443        0.000                      0                    1  
clk_out4_clk_wiz_0                                                                                                                                                   ethernet_refclk_in_p                                                                                                                                                       2.445        0.000                      0                  113                                                                        
Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  ethernet_refclk_in_p                                                                                                                                                       2.478        0.000                      0                    5                                                                        
Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  ethernet_refclk_in_p                                                                                                                                                      -3.436    -1323.249                    458                  463        0.079        0.000                      0                  458  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                           ethernet_refclk_in_p                                                                                                                                                      32.370        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                           From Clock                                                                                                                                                           To Clock                                                                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                           ----------                                                                                                                                                           --------                                                                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.232        0.000                      0                    1        0.333        0.000                      0                    1  
**async_default**                                                                                                                                                    clk_out1_clk_wiz_0                                                                                                                                                   Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK       -2.451      -35.331                     15                   15        0.569        0.000                      0                   15  
**async_default**                                                                                                                                                    clk_out1_clk_wiz_0                                                                                                                                                   clk_out2_clk_wiz_0                                                                                                                                                         0.347        0.000                      0                  108        1.131        0.000                      0                  108  
**async_default**                                                                                                                                                    clk_out1_clk_wiz_0                                                                                                                                                   clk_out4_clk_wiz_0                                                                                                                                                        -0.625       -3.126                      5                    5        0.074        0.000                      0                    5  
**async_default**                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                30.183        0.000                      0                  100        0.255        0.000                      0                  100  
**async_default**                                                                                                                                                    ethernet_refclk_in_p                                                                                                                                                 ethernet_refclk_in_p                                                                                                                                                       4.964        0.000                      0                   91        0.274        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_OnBoard_p
  To Clock:  CLK_OnBoard_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OnBoard_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_OnBoard_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.857ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.309ns (17.780%)  route 1.429ns (82.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 23.382 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.409    -0.471    PowerOnReset_inst/clear
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.325    23.382    PowerOnReset_inst/clk_out1
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[0]/C
                         clock pessimism             -0.616    22.766    
                         clock uncertainty           -0.076    22.689    
    SLICE_X125Y130       FDRE (Setup_fdre_C_R)       -0.304    22.385    PowerOnReset_inst/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.385    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                 22.857    

Slack (MET) :             22.857ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.309ns (17.780%)  route 1.429ns (82.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 23.382 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.409    -0.471    PowerOnReset_inst/clear
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.325    23.382    PowerOnReset_inst/clk_out1
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[1]/C
                         clock pessimism             -0.616    22.766    
                         clock uncertainty           -0.076    22.689    
    SLICE_X125Y130       FDRE (Setup_fdre_C_R)       -0.304    22.385    PowerOnReset_inst/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.385    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                 22.857    

Slack (MET) :             22.857ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.309ns (17.780%)  route 1.429ns (82.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 23.382 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.409    -0.471    PowerOnReset_inst/clear
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.325    23.382    PowerOnReset_inst/clk_out1
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[2]/C
                         clock pessimism             -0.616    22.766    
                         clock uncertainty           -0.076    22.689    
    SLICE_X125Y130       FDRE (Setup_fdre_C_R)       -0.304    22.385    PowerOnReset_inst/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.385    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                 22.857    

Slack (MET) :             22.857ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.309ns (17.780%)  route 1.429ns (82.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 23.382 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.409    -0.471    PowerOnReset_inst/clear
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.325    23.382    PowerOnReset_inst/clk_out1
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[3]/C
                         clock pessimism             -0.616    22.766    
                         clock uncertainty           -0.076    22.689    
    SLICE_X125Y130       FDRE (Setup_fdre_C_R)       -0.304    22.385    PowerOnReset_inst/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.385    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                 22.857    

Slack (MET) :             22.871ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.309ns (17.913%)  route 1.416ns (82.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 23.383 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.396    -0.484    PowerOnReset_inst/clear
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.326    23.383    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[10]/C
                         clock pessimism             -0.616    22.767    
                         clock uncertainty           -0.076    22.690    
    SLICE_X125Y132       FDSE (Setup_fdse_C_S)       -0.304    22.386    PowerOnReset_inst/reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                 22.871    

Slack (MET) :             22.871ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.309ns (17.913%)  route 1.416ns (82.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 23.383 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.396    -0.484    PowerOnReset_inst/clear
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.326    23.383    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[11]/C
                         clock pessimism             -0.616    22.767    
                         clock uncertainty           -0.076    22.690    
    SLICE_X125Y132       FDSE (Setup_fdse_C_S)       -0.304    22.386    PowerOnReset_inst/reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                 22.871    

Slack (MET) :             22.871ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.309ns (17.913%)  route 1.416ns (82.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 23.383 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.396    -0.484    PowerOnReset_inst/clear
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.326    23.383    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[8]/C
                         clock pessimism             -0.616    22.767    
                         clock uncertainty           -0.076    22.690    
    SLICE_X125Y132       FDSE (Setup_fdse_C_S)       -0.304    22.386    PowerOnReset_inst/reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                 22.871    

Slack (MET) :             22.871ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.309ns (17.913%)  route 1.416ns (82.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 23.383 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.616ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.396    -0.484    PowerOnReset_inst/clear
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.326    23.383    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[9]/C
                         clock pessimism             -0.616    22.767    
                         clock uncertainty           -0.076    22.690    
    SLICE_X125Y132       FDSE (Setup_fdse_C_S)       -0.304    22.386    PowerOnReset_inst/reset_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                 22.871    

Slack (MET) :             22.979ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.309ns (18.835%)  route 1.332ns (81.165%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 23.384 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.312    -0.569    PowerOnReset_inst/clear
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    23.384    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[12]/C
                         clock pessimism             -0.593    22.791    
                         clock uncertainty           -0.076    22.714    
    SLICE_X125Y133       FDSE (Setup_fdse_C_S)       -0.304    22.410    PowerOnReset_inst/reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         22.410    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                 22.979    

Slack (MET) :             22.979ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.309ns (18.835%)  route 1.332ns (81.165%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 23.384 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    -2.209    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.223    -1.986 r  PowerOnReset_inst/reset_counter_reg[14]/Q
                         net (fo=2, routed)           0.705    -1.281    PowerOnReset_inst/reset_counter_reg[14]
    SLICE_X124Y133       LUT4 (Prop_lut4_I3_O)        0.043    -1.238 f  PowerOnReset_inst/reset_r_i_2/O
                         net (fo=2, routed)           0.315    -0.924    PowerOnReset_inst/reset_r_i_2_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I0_O)        0.043    -0.881 r  PowerOnReset_inst/reset_counter[0]_i_1/O
                         net (fo=16, routed)          0.312    -0.569    PowerOnReset_inst/clear
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    25.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    26.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    20.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    21.974    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    22.057 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    23.384    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[13]/C
                         clock pessimism             -0.593    22.791    
                         clock uncertainty           -0.076    22.714    
    SLICE_X125Y133       FDSE (Setup_fdse_C_S)       -0.304    22.410    PowerOnReset_inst/reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         22.410    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                 22.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.631    -0.511    PowerOnReset_inst/clk_out1
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y130       FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  PowerOnReset_inst/reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.094    -0.318    PowerOnReset_inst/reset_counter_reg_n_0_[3]
    SLICE_X125Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.241 r  PowerOnReset_inst/reset_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.241    PowerOnReset_inst/reset_counter_reg[0]_i_2_n_4
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.850    -0.537    PowerOnReset_inst/clk_out1
    SLICE_X125Y130       FDRE                                         r  PowerOnReset_inst/reset_counter_reg[3]/C
                         clock pessimism              0.026    -0.511    
    SLICE_X125Y130       FDRE (Hold_fdre_C_D)         0.071    -0.440    PowerOnReset_inst/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.632    -0.510    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y131       FDSE (Prop_fdse_C_Q)         0.100    -0.410 r  PowerOnReset_inst/reset_counter_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.317    PowerOnReset_inst/reset_counter_reg_n_0_[7]
    SLICE_X125Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.240 r  PowerOnReset_inst/reset_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.240    PowerOnReset_inst/reset_counter_reg[4]_i_1_n_4
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.851    -0.536    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[7]/C
                         clock pessimism              0.026    -0.510    
    SLICE_X125Y131       FDSE (Hold_fdse_C_D)         0.071    -0.439    PowerOnReset_inst/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.633    -0.509    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y132       FDSE (Prop_fdse_C_Q)         0.100    -0.409 r  PowerOnReset_inst/reset_counter_reg[11]/Q
                         net (fo=3, routed)           0.099    -0.310    PowerOnReset_inst/reset_counter_reg[11]
    SLICE_X125Y132       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.233 r  PowerOnReset_inst/reset_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    PowerOnReset_inst/reset_counter_reg[8]_i_1_n_4
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.535    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[11]/C
                         clock pessimism              0.026    -0.509    
    SLICE_X125Y132       FDSE (Hold_fdse_C_D)         0.071    -0.438    PowerOnReset_inst/reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.632    -0.510    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y131       FDSE (Prop_fdse_C_Q)         0.100    -0.410 r  PowerOnReset_inst/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.317    PowerOnReset_inst/reset_counter_reg_n_0_[4]
    SLICE_X125Y131       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.234 r  PowerOnReset_inst/reset_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.234    PowerOnReset_inst/reset_counter_reg[4]_i_1_n_7
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.851    -0.536    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[4]/C
                         clock pessimism              0.026    -0.510    
    SLICE_X125Y131       FDSE (Hold_fdse_C_D)         0.071    -0.439    PowerOnReset_inst/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.634    -0.508    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.100    -0.408 r  PowerOnReset_inst/reset_counter_reg[15]/Q
                         net (fo=2, routed)           0.103    -0.305    PowerOnReset_inst/reset_counter_reg[15]
    SLICE_X125Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.228 r  PowerOnReset_inst/reset_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    PowerOnReset_inst/reset_counter_reg[12]_i_1_n_4
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853    -0.534    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[15]/C
                         clock pessimism              0.026    -0.508    
    SLICE_X125Y133       FDSE (Hold_fdse_C_D)         0.071    -0.437    PowerOnReset_inst/reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.632    -0.510    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y131       FDSE (Prop_fdse_C_Q)         0.100    -0.410 r  PowerOnReset_inst/reset_counter_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.307    PowerOnReset_inst/reset_counter_reg_n_0_[6]
    SLICE_X125Y131       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079    -0.228 r  PowerOnReset_inst/reset_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.228    PowerOnReset_inst/reset_counter_reg[4]_i_1_n_5
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.851    -0.536    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[6]/C
                         clock pessimism              0.026    -0.510    
    SLICE_X125Y131       FDSE (Hold_fdse_C_D)         0.071    -0.439    PowerOnReset_inst/reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.633    -0.509    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y132       FDSE (Prop_fdse_C_Q)         0.100    -0.409 r  PowerOnReset_inst/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.099    -0.310    PowerOnReset_inst/reset_counter_reg[8]
    SLICE_X125Y132       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.227 r  PowerOnReset_inst/reset_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.227    PowerOnReset_inst/reset_counter_reg[8]_i_1_n_7
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.535    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[8]/C
                         clock pessimism              0.026    -0.509    
    SLICE_X125Y132       FDSE (Hold_fdse_C_D)         0.071    -0.438    PowerOnReset_inst/reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.183ns (63.938%)  route 0.103ns (36.062%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.634    -0.508    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133       FDSE (Prop_fdse_C_Q)         0.100    -0.408 r  PowerOnReset_inst/reset_counter_reg[12]/Q
                         net (fo=2, routed)           0.103    -0.305    PowerOnReset_inst/reset_counter_reg[12]
    SLICE_X125Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.222 r  PowerOnReset_inst/reset_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    PowerOnReset_inst/reset_counter_reg[12]_i_1_n_7
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853    -0.534    PowerOnReset_inst/clk_out1
    SLICE_X125Y133       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[12]/C
                         clock pessimism              0.026    -0.508    
    SLICE_X125Y133       FDSE (Hold_fdse_C_D)         0.071    -0.437    PowerOnReset_inst/reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.725%)  route 0.111ns (38.275%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.633    -0.509    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y132       FDSE (Prop_fdse_C_Q)         0.100    -0.409 r  PowerOnReset_inst/reset_counter_reg[10]/Q
                         net (fo=3, routed)           0.111    -0.298    PowerOnReset_inst/reset_counter_reg[10]
    SLICE_X125Y132       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079    -0.219 r  PowerOnReset_inst/reset_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    PowerOnReset_inst/reset_counter_reg[8]_i_1_n_5
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.852    -0.535    PowerOnReset_inst/clk_out1
    SLICE_X125Y132       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[10]/C
                         clock pessimism              0.026    -0.509    
    SLICE_X125Y132       FDSE (Hold_fdse_C_D)         0.071    -0.438    PowerOnReset_inst/reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PowerOnReset_inst/reset_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.210ns (69.151%)  route 0.094ns (30.849%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.632    -0.510    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y131       FDSE (Prop_fdse_C_Q)         0.100    -0.410 r  PowerOnReset_inst/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.317    PowerOnReset_inst/reset_counter_reg_n_0_[4]
    SLICE_X125Y131       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.110    -0.207 r  PowerOnReset_inst/reset_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.207    PowerOnReset_inst/reset_counter_reg[4]_i_1_n_6
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.851    -0.536    PowerOnReset_inst/clk_out1
    SLICE_X125Y131       FDSE                                         r  PowerOnReset_inst/reset_counter_reg[5]/C
                         clock pessimism              0.026    -0.510    
    SLICE_X125Y131       FDSE (Hold_fdse_C_D)         0.071    -0.439    PowerOnReset_inst/reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3    clock_generator_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         25.000      24.300     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            0.700         25.000      24.300     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            0.700         25.000      24.300     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            0.700         25.000      24.300     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            0.700         25.000      24.300     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[13]/C
Min Period        n/a     FDSE/C              n/a            0.700         25.000      24.300     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[14]/C
Min Period        n/a     FDSE/C              n/a            0.700         25.000      24.300     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.700         25.000      24.300     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X125Y130   PowerOnReset_inst/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y132   PowerOnReset_inst/reset_counter_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         12.500      12.150     SLICE_X125Y133   PowerOnReset_inst/reset_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.388ns (14.739%)  route 2.245ns (85.261%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.291    -2.378    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y200       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y200       FDSE (Prop_fdse_C_Q)         0.259    -2.119 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/Q
                         net (fo=2, routed)           0.459    -1.661    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]
    SLICE_X144Y201       LUT4 (Prop_lut4_I3_O)        0.043    -1.618 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5/O
                         net (fo=1, routed)           0.321    -1.296    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5_n_0
    SLICE_X144Y200       LUT4 (Prop_lut4_I1_O)        0.043    -1.253 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__5/O
                         net (fo=17, routed)          0.985    -0.268    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sel
    SLICE_X140Y199       LUT6 (Prop_lut6_I1_O)        0.043    -0.225 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.480     0.254    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock_n_0
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.167     8.224    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.726     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X139Y198       FDRE (Setup_fdre_C_CE)      -0.201     7.230    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.388ns (14.739%)  route 2.245ns (85.261%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.291    -2.378    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y200       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y200       FDSE (Prop_fdse_C_Q)         0.259    -2.119 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/Q
                         net (fo=2, routed)           0.459    -1.661    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]
    SLICE_X144Y201       LUT4 (Prop_lut4_I3_O)        0.043    -1.618 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5/O
                         net (fo=1, routed)           0.321    -1.296    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5_n_0
    SLICE_X144Y200       LUT4 (Prop_lut4_I1_O)        0.043    -1.253 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__5/O
                         net (fo=17, routed)          0.985    -0.268    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sel
    SLICE_X140Y199       LUT6 (Prop_lut6_I1_O)        0.043    -0.225 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.480     0.254    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock_n_0
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.167     8.224    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism             -0.726     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X139Y198       FDRE (Setup_fdre_C_CE)      -0.201     7.230    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.388ns (14.739%)  route 2.245ns (85.261%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.291    -2.378    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y200       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y200       FDSE (Prop_fdse_C_Q)         0.259    -2.119 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/Q
                         net (fo=2, routed)           0.459    -1.661    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]
    SLICE_X144Y201       LUT4 (Prop_lut4_I3_O)        0.043    -1.618 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5/O
                         net (fo=1, routed)           0.321    -1.296    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5_n_0
    SLICE_X144Y200       LUT4 (Prop_lut4_I1_O)        0.043    -1.253 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__5/O
                         net (fo=17, routed)          0.985    -0.268    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sel
    SLICE_X140Y199       LUT6 (Prop_lut6_I1_O)        0.043    -0.225 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.480     0.254    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock_n_0
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.167     8.224    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.726     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X139Y198       FDRE (Setup_fdre_C_CE)      -0.201     7.230    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.360ns (13.630%)  route 2.281ns (86.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 8.328 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.230ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.439    -2.230    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sysclk_in
    SLICE_X133Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y268       FDRE (Prop_fdre_C_Q)         0.223    -2.007 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter_reg[15]/Q
                         net (fo=3, routed)           0.662    -1.345    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter_reg[15]
    SLICE_X134Y268       LUT4 (Prop_lut4_I3_O)        0.043    -1.302 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=1, routed)           0.444    -0.858    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter[0]_i_10_n_0
    SLICE_X132Y268       LUT6 (Prop_lut6_I5_O)        0.043    -0.815 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter[0]_i_3__7/O
                         net (fo=19, routed)          0.982     0.168    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_counter
    SLICE_X136Y270       LUT2 (Prop_lut2_I0_O)        0.051     0.219 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_2ms_i_1__8/O
                         net (fo=1, routed)           0.192     0.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_2ms_i_1__8_n_0
    SLICE_X137Y270       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.271     8.328    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sysclk_in
    SLICE_X137Y270       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_2ms_reg/C
                         clock pessimism             -0.603     7.725    
                         clock uncertainty           -0.066     7.658    
    SLICE_X137Y270       FDRE (Setup_fdre_C_D)       -0.113     7.545    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.455ns (17.843%)  route 2.095ns (82.157%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.611    -2.058    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y305       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.835 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/Q
                         net (fo=6, routed)           0.732    -1.104    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]
    SLICE_X136Y302       LUT3 (Prop_lut3_I0_O)        0.051    -1.053 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1/O
                         net (fo=1, routed)           0.430    -0.623    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I0_O)        0.138    -0.485 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10/O
                         net (fo=2, routed)           0.172    -0.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I1_O)        0.043    -0.269 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_1__9/O
                         net (fo=18, routed)          0.761     0.492    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411     8.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[0]/C
                         clock pessimism             -0.551     7.917    
                         clock uncertainty           -0.066     7.850    
    SLICE_X137Y302       FDRE (Setup_fdre_C_CE)      -0.201     7.649    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.455ns (17.843%)  route 2.095ns (82.157%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.611    -2.058    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y305       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.835 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/Q
                         net (fo=6, routed)           0.732    -1.104    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]
    SLICE_X136Y302       LUT3 (Prop_lut3_I0_O)        0.051    -1.053 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1/O
                         net (fo=1, routed)           0.430    -0.623    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I0_O)        0.138    -0.485 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10/O
                         net (fo=2, routed)           0.172    -0.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I1_O)        0.043    -0.269 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_1__9/O
                         net (fo=18, routed)          0.761     0.492    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411     8.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[1]/C
                         clock pessimism             -0.551     7.917    
                         clock uncertainty           -0.066     7.850    
    SLICE_X137Y302       FDRE (Setup_fdre_C_CE)      -0.201     7.649    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.455ns (17.843%)  route 2.095ns (82.157%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.611    -2.058    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y305       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.835 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/Q
                         net (fo=6, routed)           0.732    -1.104    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]
    SLICE_X136Y302       LUT3 (Prop_lut3_I0_O)        0.051    -1.053 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1/O
                         net (fo=1, routed)           0.430    -0.623    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I0_O)        0.138    -0.485 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10/O
                         net (fo=2, routed)           0.172    -0.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I1_O)        0.043    -0.269 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_1__9/O
                         net (fo=18, routed)          0.761     0.492    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411     8.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[2]/C
                         clock pessimism             -0.551     7.917    
                         clock uncertainty           -0.066     7.850    
    SLICE_X137Y302       FDRE (Setup_fdre_C_CE)      -0.201     7.649    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.455ns (17.843%)  route 2.095ns (82.157%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.611    -2.058    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y305       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y305       FDRE (Prop_fdre_C_Q)         0.223    -1.835 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]/Q
                         net (fo=6, routed)           0.732    -1.104    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[14]
    SLICE_X136Y302       LUT3 (Prop_lut3_I0_O)        0.051    -1.053 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1/O
                         net (fo=1, routed)           0.430    -0.623    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_9__1_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I0_O)        0.138    -0.485 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10/O
                         net (fo=2, routed)           0.172    -0.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_4__10_n_0
    SLICE_X136Y305       LUT5 (Prop_lut5_I1_O)        0.043    -0.269 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter[0]_i_1__9/O
                         net (fo=18, routed)          0.761     0.492    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411     8.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X137Y302       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[3]/C
                         clock pessimism             -0.551     7.917    
                         clock uncertainty           -0.066     7.850    
    SLICE_X137Y302       FDRE (Setup_fdre_C_CE)      -0.201     7.649    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.388ns (15.944%)  route 2.046ns (84.056%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 8.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.291    -2.378    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y200       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y200       FDSE (Prop_fdse_C_Q)         0.259    -2.119 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/Q
                         net (fo=2, routed)           0.459    -1.661    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]
    SLICE_X144Y201       LUT4 (Prop_lut4_I3_O)        0.043    -1.618 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5/O
                         net (fo=1, routed)           0.321    -1.296    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__5_n_0
    SLICE_X144Y200       LUT4 (Prop_lut4_I1_O)        0.043    -1.253 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__5/O
                         net (fo=17, routed)          0.985    -0.268    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/sel
    SLICE_X140Y199       LUT6 (Prop_lut6_I1_O)        0.043    -0.225 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.281     0.055    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_qplllock_n_0
    SLICE_X140Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.167     8.224    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism             -0.726     7.498    
                         clock uncertainty           -0.066     7.431    
    SLICE_X140Y198       FDRE (Setup_fdre_C_CE)      -0.201     7.230    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.352ns (13.645%)  route 2.228ns (86.355%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 8.338 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.804    -3.762    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.291    -2.378    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y249       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y249       FDRE (Prop_fdre_C_Q)         0.223    -2.155 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[11]/Q
                         net (fo=2, routed)           0.781    -1.374    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[11]
    SLICE_X138Y248       LUT4 (Prop_lut4_I2_O)        0.043    -1.331 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_7__7/O
                         net (fo=1, routed)           0.367    -0.964    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_7__7_n_0
    SLICE_X138Y248       LUT4 (Prop_lut4_I3_O)        0.043    -0.921 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_2__7/O
                         net (fo=17, routed)          0.721    -0.201    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_qplllock/sel
    SLICE_X137Y252       LUT6 (Prop_lut6_I1_O)        0.043    -0.158 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_qplllock/FSM_sequential_rx_state[3]_i_1__1/O
                         net (fo=4, routed)           0.359     0.202    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_qplllock_n_0
    SLICE_X136Y251       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    T26                                               0.000    10.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    10.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    10.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398     5.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686     6.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281     8.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X136Y251       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.713     7.625    
                         clock uncertainty           -0.066     7.558    
    SLICE_X136Y251       FDRE (Setup_fdre_C_CE)      -0.178     7.380    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  7.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.173ns (46.761%)  route 0.197ns (53.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.578    -0.564    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y200       FDRE (Prop_fdre_C_Q)         0.107    -0.457 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/Q
                         net (fo=4, routed)           0.197    -0.260    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]
    SLICE_X138Y199       LUT5 (Prop_lut5_I3_O)        0.066    -0.194 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[4]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.194    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/p_0_in__0[4]
    SLICE_X138Y199       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y199       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]/C
                         clock pessimism              0.245    -0.349    
    SLICE_X138Y199       FDRE (Hold_fdre_C_D)         0.087    -0.262    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.303ns (68.735%)  route 0.138ns (31.265%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.578    -0.564    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y247       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDSE (Prop_fdse_C_Q)         0.100    -0.464 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.137    -0.327    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X139Y247       LUT1 (Prop_lut1_I0_O)        0.028    -0.299 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_8__7/O
                         net (fo=1, routed)           0.000    -0.299    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_8__7_n_0
    SLICE_X139Y247       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.215 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.215    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__7_n_0
    SLICE_X139Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.190 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.190    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__7_n_0
    SLICE_X139Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.165 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.164    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__7_n_0
    SLICE_X139Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.123 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    -0.123    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__7_n_7
    SLICE_X139Y250       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.884    -0.503    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y250       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]/C
                         clock pessimism              0.237    -0.266    
    SLICE_X139Y250       FDRE (Hold_fdre_C_D)         0.071    -0.195    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.303ns (68.516%)  route 0.139ns (31.484%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.658    -0.484    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X140Y297       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y297       FDSE (Prop_fdse_C_Q)         0.100    -0.384 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.139    -0.246    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X140Y297       LUT1 (Prop_lut1_I0_O)        0.028    -0.218 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt[0]_i_8__9/O
                         net (fo=1, routed)           0.000    -0.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt[0]_i_8__9_n_0
    SLICE_X140Y297       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.134 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__9/CO[3]
                         net (fo=1, routed)           0.000    -0.134    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__9_n_0
    SLICE_X140Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.109 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    -0.109    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__9_n_0
    SLICE_X140Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.084 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001    -0.083    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__9_n_0
    SLICE_X140Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.042 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__9/O[0]
                         net (fo=1, routed)           0.000    -0.042    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__9_n_7
    SLICE_X140Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.984    -0.403    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X140Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]/C
                         clock pessimism              0.217    -0.186    
    SLICE_X140Y300       FDRE (Hold_fdre_C_D)         0.071    -0.115    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.314ns (69.496%)  route 0.138ns (30.504%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.578    -0.564    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y247       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDSE (Prop_fdse_C_Q)         0.100    -0.464 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.137    -0.327    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X139Y247       LUT1 (Prop_lut1_I0_O)        0.028    -0.299 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_8__7/O
                         net (fo=1, routed)           0.000    -0.299    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_8__7_n_0
    SLICE_X139Y247       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.215 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.215    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__7_n_0
    SLICE_X139Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.190 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.190    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__7_n_0
    SLICE_X139Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.165 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.164    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__7_n_0
    SLICE_X139Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.112 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    -0.112    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__7_n_5
    SLICE_X139Y250       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.884    -0.503    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y250       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[14]/C
                         clock pessimism              0.237    -0.266    
    SLICE_X139Y250       FDRE (Hold_fdre_C_D)         0.071    -0.195    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.308ns (67.964%)  route 0.145ns (32.036%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.658    -0.484    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X144Y298       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.384 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.144    -0.240    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X144Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt[0]_i_11__3/O
                         net (fo=1, routed)           0.000    -0.212    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt[0]_i_11__3_n_0
    SLICE_X144Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.098 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]_i_3__3_n_0
    SLICE_X144Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.073 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[4]_i_1__3_n_0
    SLICE_X144Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.031 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.031    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]_i_1__3_n_7
    SLICE_X144Y300       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.984    -0.403    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X144Y300       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]/C
                         clock pessimism              0.217    -0.186    
    SLICE_X144Y300       FDSE (Hold_fdse_C_D)         0.071    -0.115    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.314ns (69.280%)  route 0.139ns (30.720%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.658    -0.484    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X140Y297       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y297       FDSE (Prop_fdse_C_Q)         0.100    -0.384 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.139    -0.246    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X140Y297       LUT1 (Prop_lut1_I0_O)        0.028    -0.218 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt[0]_i_8__9/O
                         net (fo=1, routed)           0.000    -0.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt[0]_i_8__9_n_0
    SLICE_X140Y297       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.134 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__9/CO[3]
                         net (fo=1, routed)           0.000    -0.134    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__9_n_0
    SLICE_X140Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.109 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    -0.109    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__9_n_0
    SLICE_X140Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.084 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001    -0.083    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__9_n_0
    SLICE_X140Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.031 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__9/O[2]
                         net (fo=1, routed)           0.000    -0.031    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__9_n_5
    SLICE_X140Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.984    -0.403    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X140Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[14]/C
                         clock pessimism              0.217    -0.186    
    SLICE_X140Y300       FDRE (Hold_fdre_C_D)         0.071    -0.115    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.322ns (70.027%)  route 0.138ns (29.973%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.578    -0.564    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y247       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDSE (Prop_fdse_C_Q)         0.100    -0.464 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.137    -0.327    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X139Y247       LUT1 (Prop_lut1_I0_O)        0.028    -0.299 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_8__7/O
                         net (fo=1, routed)           0.000    -0.299    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_8__7_n_0
    SLICE_X139Y247       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.215 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__7/CO[3]
                         net (fo=1, routed)           0.000    -0.215    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__7_n_0
    SLICE_X139Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.190 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    -0.190    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__7_n_0
    SLICE_X139Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.165 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001    -0.164    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__7_n_0
    SLICE_X139Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.104 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    -0.104    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__7_n_6
    SLICE_X139Y250       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.884    -0.503    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sysclk_in
    SLICE_X139Y250       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[13]/C
                         clock pessimism              0.237    -0.266    
    SLICE_X139Y250       FDRE (Hold_fdre_C_D)         0.071    -0.195    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.678%)  route 0.061ns (32.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.729    -0.413    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/sysclk_in
    SLICE_X139Y319       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y319       FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[4]/Q
                         net (fo=3, routed)           0.061    -0.252    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[4]
    SLICE_X138Y319       LUT6 (Prop_lut6_I5_O)        0.028    -0.224 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count[5]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.224    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/p_0_in__0[5]
    SLICE_X138Y319       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.973    -0.414    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/sysclk_in
    SLICE_X138Y319       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[5]/C
                         clock pessimism              0.012    -0.402    
    SLICE_X138Y319       FDRE (Hold_fdre_C_D)         0.087    -0.315    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_txresetfsm_i/mmcm_lock_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.322ns (69.813%)  route 0.139ns (30.187%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.658    -0.484    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X140Y297       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y297       FDSE (Prop_fdse_C_Q)         0.100    -0.384 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           0.139    -0.246    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X140Y297       LUT1 (Prop_lut1_I0_O)        0.028    -0.218 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt[0]_i_8__9/O
                         net (fo=1, routed)           0.000    -0.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt[0]_i_8__9_n_0
    SLICE_X140Y297       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084    -0.134 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__9/CO[3]
                         net (fo=1, routed)           0.000    -0.134    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__9_n_0
    SLICE_X140Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.109 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    -0.109    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__9_n_0
    SLICE_X140Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.084 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001    -0.083    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__9_n_0
    SLICE_X140Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.023 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__9/O[1]
                         net (fo=1, routed)           0.000    -0.023    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__9_n_6
    SLICE_X140Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.984    -0.403    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X140Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[13]/C
                         clock pessimism              0.217    -0.186    
    SLICE_X140Y300       FDRE (Hold_fdre_C_D)         0.071    -0.115    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.319ns (68.723%)  route 0.145ns (31.277%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.761    -1.168    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.658    -0.484    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X144Y298       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y298       FDRE (Prop_fdre_C_Q)         0.100    -0.384 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=2, routed)           0.144    -0.240    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]
    SLICE_X144Y298       LUT1 (Prop_lut1_I0_O)        0.028    -0.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt[0]_i_11__3/O
                         net (fo=1, routed)           0.000    -0.212    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt[0]_i_11__3_n_0
    SLICE_X144Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.098 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[0]_i_3__3_n_0
    SLICE_X144Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.073 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[4]_i_1__3_n_0
    SLICE_X144Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.020 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.020    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[8]_i_1__3_n_5
    SLICE_X144Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.984    -0.403    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X144Y300       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[10]/C
                         clock pessimism              0.217    -0.186    
    SLICE_X144Y300       FDRE (Hold_fdre_C_D)         0.071    -0.115    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/wait_time_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4   GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6   GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y9   GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common1_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y3    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common2_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0        GTX_ROD_Datalink_inst/DRP_CLK_BUFG/I
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2      clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X136Y260       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X136Y260       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X137Y260       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_txresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X145Y195       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X145Y195       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X144Y195       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X138Y199       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X144Y199       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X144Y199       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X144Y199       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X139Y251       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/adapt_count_reg[1]/C
High Pulse Width  Fast    FDSE/C                       n/a            0.350         5.000       4.650      SLICE_X140Y299       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_time_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X143Y297       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/QPLL_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X142Y297       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/TXUSERRDY_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X139Y251       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/adapt_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X139Y251       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/adapt_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X139Y252       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/adapt_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X139Y252       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/adapt_count_reg[5]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X143Y297       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/gttxreset_i_reg/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X141Y300       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.549ns (15.559%)  route 2.980ns (84.441%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I1_O)        0.052    -1.440 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.367    -1.074    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X122Y136       LUT4 (Prop_lut4_I0_O)        0.140    -0.934 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          0.570    -0.364    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.134    -0.230 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          1.550     1.320    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.380     6.437    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]/C
                         clock pessimism             -0.638     5.799    
                         clock uncertainty           -0.064     5.734    
    SLICE_X152Y122       FDRE (Setup_fdre_C_CE)      -0.178     5.556    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][0]
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.549ns (15.559%)  route 2.980ns (84.441%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I1_O)        0.052    -1.440 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.367    -1.074    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X122Y136       LUT4 (Prop_lut4_I0_O)        0.140    -0.934 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          0.570    -0.364    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.134    -0.230 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          1.550     1.320    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.380     6.437    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]/C
                         clock pessimism             -0.638     5.799    
                         clock uncertainty           -0.064     5.734    
    SLICE_X152Y122       FDRE (Setup_fdre_C_CE)      -0.178     5.556    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][12]
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.549ns (15.559%)  route 2.980ns (84.441%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I1_O)        0.052    -1.440 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.367    -1.074    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X122Y136       LUT4 (Prop_lut4_I0_O)        0.140    -0.934 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          0.570    -0.364    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.134    -0.230 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          1.550     1.320    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.380     6.437    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][4]/C
                         clock pessimism             -0.638     5.799    
                         clock uncertainty           -0.064     5.734    
    SLICE_X152Y122       FDRE (Setup_fdre_C_CE)      -0.178     5.556    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][4]
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.549ns (15.559%)  route 2.980ns (84.441%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 6.437 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I1_O)        0.052    -1.440 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2/O
                         net (fo=4, routed)           0.367    -1.074    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_2_n_0
    SLICE_X122Y136       LUT4 (Prop_lut4_I0_O)        0.140    -0.934 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx1[30]_i_1/O
                         net (fo=28, routed)          0.570    -0.364    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/pause_addr_hi
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.134    -0.230 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1[2][15]_i_1/O
                         net (fo=16, routed)          1.550     1.320    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_55_out
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.380     6.437    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X152Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][9]/C
                         clock pessimism             -0.638     5.799    
                         clock uncertainty           -0.064     5.734    
    SLICE_X152Y122       FDRE (Setup_fdre_C_CE)      -0.178     5.556    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem1_reg[2][9]
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.357ns (10.595%)  route 3.012ns (89.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I2_O)        0.043    -1.449 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2/O
                         net (fo=3, routed)           0.289    -1.160    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2_n_0
    SLICE_X125Y134       LUT4 (Prop_lut4_I0_O)        0.043    -1.117 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0[31]_i_1/O
                         net (fo=34, routed)          0.350    -0.768    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.048    -0.720 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3[1][15]_i_1/O
                         net (fo=32, routed)          1.881     1.161    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_58_out
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.378     6.435    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][10]/C
                         clock pessimism             -0.638     5.797    
                         clock uncertainty           -0.064     5.732    
    SLICE_X150Y124       FDRE (Setup_fdre_C_CE)      -0.290     5.442    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][10]
  -------------------------------------------------------------------
                         required time                          5.442    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.357ns (10.595%)  route 3.012ns (89.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I2_O)        0.043    -1.449 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2/O
                         net (fo=3, routed)           0.289    -1.160    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2_n_0
    SLICE_X125Y134       LUT4 (Prop_lut4_I0_O)        0.043    -1.117 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0[31]_i_1/O
                         net (fo=34, routed)          0.350    -0.768    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.048    -0.720 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3[1][15]_i_1/O
                         net (fo=32, routed)          1.881     1.161    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_58_out
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.378     6.435    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][12]/C
                         clock pessimism             -0.638     5.797    
                         clock uncertainty           -0.064     5.732    
    SLICE_X150Y124       FDRE (Setup_fdre_C_CE)      -0.290     5.442    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][12]
  -------------------------------------------------------------------
                         required time                          5.442    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.357ns (10.595%)  route 3.012ns (89.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I2_O)        0.043    -1.449 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2/O
                         net (fo=3, routed)           0.289    -1.160    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2_n_0
    SLICE_X125Y134       LUT4 (Prop_lut4_I0_O)        0.043    -1.117 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0[31]_i_1/O
                         net (fo=34, routed)          0.350    -0.768    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.048    -0.720 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3[1][15]_i_1/O
                         net (fo=32, routed)          1.881     1.161    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_58_out
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.378     6.435    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][4]/C
                         clock pessimism             -0.638     5.797    
                         clock uncertainty           -0.064     5.732    
    SLICE_X150Y124       FDRE (Setup_fdre_C_CE)      -0.290     5.442    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][4]
  -------------------------------------------------------------------
                         required time                          5.442    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.357ns (10.595%)  route 3.012ns (89.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 6.435 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I2_O)        0.043    -1.449 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2/O
                         net (fo=3, routed)           0.289    -1.160    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2_n_0
    SLICE_X125Y134       LUT4 (Prop_lut4_I0_O)        0.043    -1.117 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0[31]_i_1/O
                         net (fo=34, routed)          0.350    -0.768    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.048    -0.720 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3[1][15]_i_1/O
                         net (fo=32, routed)          1.881     1.161    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_58_out
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.378     6.435    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X150Y124       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][7]/C
                         clock pessimism             -0.638     5.797    
                         clock uncertainty           -0.064     5.732    
    SLICE_X150Y124       FDRE (Setup_fdre_C_CE)      -0.290     5.442    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3_reg[1][7]
  -------------------------------------------------------------------
                         required time                          5.442    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.357ns (10.624%)  route 3.003ns (89.376%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I2_O)        0.043    -1.449 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2/O
                         net (fo=3, routed)           0.289    -1.160    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2_n_0
    SLICE_X125Y134       LUT4 (Prop_lut4_I0_O)        0.043    -1.117 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0[31]_i_1/O
                         net (fo=34, routed)          0.350    -0.768    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.048    -0.720 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3[1][15]_i_1/O
                         net (fo=32, routed)          1.872     1.152    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_58_out
    SLICE_X151Y120       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.383     6.440    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X151Y120       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][6]/C
                         clock pessimism             -0.638     5.802    
                         clock uncertainty           -0.064     5.737    
    SLICE_X151Y120       FDRE (Setup_fdre_C_CE)      -0.290     5.447    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][6]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.357ns (10.624%)  route 3.003ns (89.376%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 6.440 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.424    -5.566 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.804    -3.762    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.669 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.461    -2.208    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.223    -1.985 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg[3]/Q
                         net (fo=7, routed)           0.493    -1.492    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/int_addr_reg_n_0_[3]
    SLICE_X123Y136       LUT5 (Prop_lut5_I2_O)        0.043    -1.449 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2/O
                         net (fo=3, routed)           0.289    -1.160    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/ma[6]_i_2_n_0
    SLICE_X125Y134       LUT4 (Prop_lut4_I0_O)        0.043    -1.117 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0[31]_i_1/O
                         net (fo=34, routed)          0.350    -0.768    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rx0
    SLICE_X124Y132       LUT2 (Prop_lut2_I0_O)        0.048    -0.720 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem3[1][15]_i_1/O
                         net (fo=32, routed)          1.872     1.152    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/p_58_out
    SLICE_X151Y120       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    T26                                               0.000     8.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     9.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398     3.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686     4.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.383     6.440    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X151Y120       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][9]/C
                         clock pessimism             -0.638     5.802    
                         clock uncertainty           -0.064     5.737    
    SLICE_X151Y120       FDRE (Setup_fdre_C_CE)      -0.290     5.447    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/PAUSE64.LEGACY_MEM.mem0_reg[2][9]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_rd_data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.608    -0.534    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X115Y138       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_rd_data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_rd_data_int_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.380    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_rd_data_int[2]
    SLICE_X114Y138       LUT5 (Prop_lut5_I0_O)        0.028    -0.352 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.352    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out[2]_i_1_n_0
    SLICE_X114Y138       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.828    -0.559    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X114Y138       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[2]/C
                         clock pessimism              0.036    -0.523    
    SLICE_X114Y138       FDRE (Hold_fdre_C_D)         0.087    -0.436    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/mdio_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.634    -0.508    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/s_axi_aclk
    SLICE_X123Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y136       FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.062    -0.346    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/cfg_axi_bvalid
    SLICE_X122Y136       LUT5 (Prop_lut5_I1_O)        0.028    -0.318 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000    -0.318    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_bvalid_i_1_n_0
    SLICE_X122Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.853    -0.534    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_aclk
    SLICE_X122Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_bvalid_reg/C
                         clock pessimism              0.037    -0.497    
    SLICE_X122Y136       FDRE (Hold_fdre_C_D)         0.087    -0.410    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.axi_lite_mux/s_axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/axi_lite_controller/FSM_onehot_mdio_access_sm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.633    -0.509    Ethernet_10G_inst/axi_lite_controller/s_axi_aclk
    SLICE_X123Y133       FDSE                                         r  Ethernet_10G_inst/axi_lite_controller/FSM_onehot_mdio_access_sm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y133       FDSE (Prop_fdse_C_Q)         0.100    -0.409 r  Ethernet_10G_inst/axi_lite_controller/FSM_onehot_mdio_access_sm_reg[1]/Q
                         net (fo=13, routed)          0.072    -0.338    Ethernet_10G_inst/axi_lite_controller/FSM_onehot_mdio_access_sm_reg_n_0_[1]
    SLICE_X122Y133       LUT6 (Prop_lut6_I2_O)        0.028    -0.310 r  Ethernet_10G_inst/axi_lite_controller/mdio_wr_data[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Ethernet_10G_inst/axi_lite_controller/mdio_wr_data[15]
    SLICE_X122Y133       FDRE                                         r  Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.851    -0.536    Ethernet_10G_inst/axi_lite_controller/s_axi_aclk
    SLICE_X122Y133       FDRE                                         r  Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[15]/C
                         clock pessimism              0.038    -0.498    
    SLICE_X122Y133       FDRE (Hold_fdre_C_D)         0.087    -0.411    Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.636    -0.506    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X123Y138       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y138       FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.351    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1
    SLICE_X123Y138       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.856    -0.531    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X123Y138       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg/C
                         clock pessimism              0.025    -0.506    
    SLICE_X123Y138       FDRE (Hold_fdre_C_D)         0.047    -0.459    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.607    -0.535    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/s_axi_aclk
    SLICE_X117Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y136       FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.055    -0.380    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync0
    SLICE_X117Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.825    -0.562    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/s_axi_aclk
    SLICE_X117Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg/C
                         clock pessimism              0.027    -0.535    
    SLICE_X117Y136       FDRE (Hold_fdre_C_D)         0.047    -0.488    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_remote_fail_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.606    -0.536    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/s_axi_aclk
    SLICE_X113Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.055    -0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync0
    SLICE_X113Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.825    -0.562    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/s_axi_aclk
    SLICE_X113Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg/C
                         clock pessimism              0.026    -0.536    
    SLICE_X113Y136       FDRE (Hold_fdre_C_D)         0.047    -0.489    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/tx_dcm_lock_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.587    -0.555    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/dclk
    SLICE_X137Y163       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y163       FDPE (Prop_fdpe_C_Q)         0.100    -0.455 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r[0]
    SLICE_X137Y163       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.787    -0.600    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/dclk
    SLICE_X137Y163       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.045    -0.555    
    SLICE_X137Y163       FDPE (Hold_fdpe_C_D)         0.047    -0.508    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_areset_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.608    -0.534    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/s_axi_aclk
    SLICE_X121Y137       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.055    -0.379    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync0
    SLICE_X121Y137       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.827    -0.560    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/s_axi_aclk
    SLICE_X121Y137       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync1_reg/C
                         clock pessimism              0.026    -0.534    
    SLICE_X121Y137       FDRE (Hold_fdre_C_D)         0.047    -0.487    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_local_fail_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.607    -0.535    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/s_axi_aclk
    SLICE_X119Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y135       FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync0_reg/Q
                         net (fo=1, routed)           0.055    -0.380    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync0
    SLICE_X119Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.826    -0.561    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/s_axi_aclk
    SLICE_X119Y135       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync1_reg/C
                         clock pessimism              0.026    -0.535    
    SLICE_X119Y135       FDRE (Hold_fdre_C_D)         0.047    -0.488    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/control_block/USE_MAN.register_block/rs_link_intr_fail_i/data_sync1_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.590    -0.552    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/dclk
    SLICE_X141Y158       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y158       FDPE (Prop_fdpe_C_Q)         0.100    -0.452 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.397    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r[0]
    SLICE_X141Y158       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.791    -0.596    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/dclk
    SLICE_X141Y158       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.044    -0.552    
    SLICE_X141Y158       FDPE (Hold_fdpe_C_D)         0.047    -0.505    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2       clock_generator_inst/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3    n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y2     clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X152Y145      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d4_reg/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X148Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X148Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X148Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X148Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X144Y150      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[8]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X144Y150      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2     clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X144Y150      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X144Y150      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X123Y133      Ethernet_10G_inst/axi_lite_controller/FSM_onehot_mdio_access_sm_reg[3]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y133      Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[20]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y131      Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[31]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y131      Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y131      Ethernet_10G_inst/axi_lite_controller/mdio_wr_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y130      Ethernet_10G_inst/axi_lite_controller/s_axi_reset_reg_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y132      Ethernet_10G_inst/axi_lite_controller/s_axi_wdata_reg[20]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X122Y132      Ethernet_10G_inst/axi_lite_controller/s_axi_wdata_reg[26]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X152Y145      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d4_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X152Y145      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d4_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X153Y145      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/q_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X153Y145      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/q_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X144Y154      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/control_reg_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X148Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X150Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X144Y150      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X150Y149      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X144Y150      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  To Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.481ns (16.195%)  route 2.489ns (83.805%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.652     1.342    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X123Y170       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y170       FDRE (Prop_fdre_C_Q)         0.223     1.565 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=16, routed)          0.589     2.154    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X122Y170       LUT5 (Prop_lut5_I1_O)        0.043     2.197 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.320     2.517    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X123Y172       LUT6 (Prop_lut6_I0_O)        0.043     2.560 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=7, routed)           0.679     3.239    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg_reg[29]
    SLICE_X122Y175       LUT6 (Prop_lut6_I2_O)        0.043     3.282 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5/O
                         net (fo=1, routed)           0.349     3.631    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5_n_0
    SLICE_X123Y175       LUT6 (Prop_lut6_I0_O)        0.043     3.674 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.365     4.039    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X125Y175       LUT6 (Prop_lut6_I0_O)        0.043     4.082 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.187     4.269    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X125Y175       LUT5 (Prop_lut5_I2_O)        0.043     4.312 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.312    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X125Y175       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.603     4.303    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X125Y175       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.093     4.396    
                         clock uncertainty           -0.035     4.361    
    SLICE_X125Y175       FDRE (Setup_fdre_C_D)        0.033     4.394    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.394    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.481ns (16.190%)  route 2.490ns (83.810%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.652     1.342    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X123Y170       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y170       FDRE (Prop_fdre_C_Q)         0.223     1.565 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=16, routed)          0.589     2.154    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X122Y170       LUT5 (Prop_lut5_I1_O)        0.043     2.197 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.320     2.517    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X123Y172       LUT6 (Prop_lut6_I0_O)        0.043     2.560 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=7, routed)           0.679     3.239    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg_reg[29]
    SLICE_X122Y175       LUT6 (Prop_lut6_I2_O)        0.043     3.282 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5/O
                         net (fo=1, routed)           0.349     3.631    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_5_n_0
    SLICE_X123Y175       LUT6 (Prop_lut6_I0_O)        0.043     3.674 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.365     4.039    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X125Y175       LUT6 (Prop_lut6_I0_O)        0.043     4.082 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.188     4.270    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X127Y175       LUT6 (Prop_lut6_I1_O)        0.043     4.313 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.313    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X127Y175       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.603     4.303    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X127Y175       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.093     4.396    
                         clock uncertainty           -0.035     4.361    
    SLICE_X127Y175       FDRE (Setup_fdre_C_D)        0.034     4.395    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.490ns (19.327%)  route 2.045ns (80.673%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.263 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X123Y172       LUT2 (Prop_lut2_I1_O)        0.043     3.270 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[6]_i_1/O
                         net (fo=6, routed)           0.604     3.874    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]_0[0]
    SLICE_X114Y167       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     4.263    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X114Y167       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/C
                         clock pessimism              0.093     4.356    
                         clock uncertainty           -0.035     4.321    
    SLICE_X114Y167       FDRE (Setup_fdre_C_R)       -0.281     4.040    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.040    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.718ns (25.427%)  route 2.106ns (74.573%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg_reg[11]
    SLICE_X123Y172       LUT4 (Prop_lut4_I3_O)        0.049     3.276 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10/O
                         net (fo=3, routed)           0.196     3.472    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10_n_0
    SLICE_X125Y172       LUT4 (Prop_lut4_I3_O)        0.136     3.608 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.191     3.800    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X124Y173       LUT3 (Prop_lut3_I2_O)        0.043     3.843 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.277     4.120    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X125Y174       LUT6 (Prop_lut6_I2_O)        0.043     4.163 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.163    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X125Y174       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.603     4.303    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X125Y174       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.093     4.396    
                         clock uncertainty           -0.035     4.361    
    SLICE_X125Y174       FDRE (Setup_fdre_C_D)        0.034     4.395    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.490ns (19.741%)  route 1.992ns (80.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X123Y172       LUT2 (Prop_lut2_I1_O)        0.043     3.270 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[6]_i_1/O
                         net (fo=6, routed)           0.551     3.821    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]_0[0]
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     4.312    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]/C
                         clock pessimism              0.115     4.427    
                         clock uncertainty           -0.035     4.392    
    SLICE_X122Y165       FDSE (Setup_fdse_C_S)       -0.281     4.111    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.490ns (19.741%)  route 1.992ns (80.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X123Y172       LUT2 (Prop_lut2_I1_O)        0.043     3.270 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[6]_i_1/O
                         net (fo=6, routed)           0.551     3.821    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]_0[0]
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     4.312    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]/C
                         clock pessimism              0.115     4.427    
                         clock uncertainty           -0.035     4.392    
    SLICE_X122Y165       FDSE (Setup_fdse_C_S)       -0.281     4.111    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.490ns (19.741%)  route 1.992ns (80.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X123Y172       LUT2 (Prop_lut2_I1_O)        0.043     3.270 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[6]_i_1/O
                         net (fo=6, routed)           0.551     3.821    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]_0[0]
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     4.312    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]/C
                         clock pessimism              0.115     4.427    
                         clock uncertainty           -0.035     4.392    
    SLICE_X122Y165       FDSE (Setup_fdse_C_S)       -0.281     4.111    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.490ns (19.741%)  route 1.992ns (80.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X123Y172       LUT2 (Prop_lut2_I1_O)        0.043     3.270 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[6]_i_1/O
                         net (fo=6, routed)           0.551     3.821    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]_0[0]
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     4.312    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[5]/C
                         clock pessimism              0.115     4.427    
                         clock uncertainty           -0.035     4.392    
    SLICE_X122Y165       FDSE (Setup_fdse_C_S)       -0.281     4.111    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[5]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.490ns (19.741%)  route 1.992ns (80.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.259     1.598 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.630     2.228    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X123Y165       LUT5 (Prop_lut5_I3_O)        0.053     2.281 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2/O
                         net (fo=4, routed)           0.203     2.483    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[5]_i_2_n_0
    SLICE_X123Y164       LUT6 (Prop_lut6_I1_O)        0.135     2.618 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=5, routed)           0.609     3.227    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X123Y172       LUT2 (Prop_lut2_I1_O)        0.043     3.270 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[6]_i_1/O
                         net (fo=6, routed)           0.551     3.821    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]_0[0]
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.612     4.312    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X122Y165       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]/C
                         clock pessimism              0.115     4.427    
                         clock uncertainty           -0.035     4.392    
    SLICE_X122Y165       FDSE (Setup_fdse_C_S)       -0.281     4.111    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[6]
  -------------------------------------------------------------------
                         required time                          4.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.559ns (25.095%)  route 1.669ns (74.905%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.263 - 3.103 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.649     1.339    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X122Y172       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y172       FDRE (Prop_fdre_C_Q)         0.236     1.575 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[34]/Q
                         net (fo=16, routed)          0.364     1.939    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[34]
    SLICE_X123Y173       LUT2 (Prop_lut2_I0_O)        0.135     2.074 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_4/O
                         net (fo=1, routed)           0.359     2.433    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_4_n_0
    SLICE_X123Y172       LUT6 (Prop_lut6_I5_O)        0.137     2.570 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=8, routed)           0.559     3.129    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X116Y171       LUT2 (Prop_lut2_I1_O)        0.051     3.180 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[5]_i_1/O
                         net (fo=5, routed)           0.387     3.567    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[5]_0[0]
    SLICE_X117Y167       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.700 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     4.263    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X117Y167       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]/C
                         clock pessimism              0.093     4.356    
                         clock uncertainty           -0.035     4.321    
    SLICE_X117Y167       FDSE (Setup_fdse_C_S)       -0.395     3.926    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.926    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y154       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y154       FDRE (Prop_fdre_C_Q)         0.100     3.677 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[6]/Q
                         net (fo=1, routed)           0.101     3.778    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIC0
    SLICE_X116Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.458     3.781    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X116Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC/CLK
                         clock pessimism             -0.189     3.592    
    SLICE_X116Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.721    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X121Y153       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y153       FDRE (Prop_fdre_C_Q)         0.100     3.677 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[37]/Q
                         net (fo=1, routed)           0.095     3.772    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIA1
    SLICE_X120Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.459     3.782    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X120Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.190     3.592    
    SLICE_X120Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.700    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.305     3.576    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y157       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y157       FDRE (Prop_fdre_C_Q)         0.100     3.676 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/Q
                         net (fo=1, routed)           0.101     3.777    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA1
    SLICE_X116Y155       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.457     3.780    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X116Y155       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/CLK
                         clock pessimism             -0.189     3.591    
    SLICE_X116Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.699    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X121Y154       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y154       FDRE (Prop_fdre_C_Q)         0.100     3.677 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[41]/Q
                         net (fo=1, routed)           0.101     3.778    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIC1
    SLICE_X120Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.459     3.782    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X120Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC_D1/CLK
                         clock pessimism             -0.190     3.592    
    SLICE_X120Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.698    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X120Y154       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y154       FDSE (Prop_fdse_C_Q)         0.118     3.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[39]/Q
                         net (fo=1, routed)           0.101     3.796    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIB1
    SLICE_X120Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.459     3.782    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X120Y152       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.190     3.592    
    SLICE_X120Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.707    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X120Y154       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y154       FDRE (Prop_fdre_C_Q)         0.118     3.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/Q
                         net (fo=1, routed)           0.095     3.790    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIA1
    SLICE_X120Y153       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.458     3.781    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X120Y153       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.190     3.591    
    SLICE_X120Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.699    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X120Y156       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y156       FDRE (Prop_fdre_C_Q)         0.118     3.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[55]/Q
                         net (fo=1, routed)           0.095     3.790    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIA1
    SLICE_X120Y155       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.458     3.781    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X120Y155       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA_D1/CLK
                         clock pessimism             -0.190     3.591    
    SLICE_X120Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.699    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X119Y154       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y154       FDSE (Prop_fdse_C_Q)         0.100     3.677 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[4]/Q
                         net (fo=1, routed)           0.134     3.811    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIC0
    SLICE_X120Y153       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.458     3.781    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X120Y153       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.190     3.591    
    SLICE_X120Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.720    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.505%)  route 0.160ns (61.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.304     3.575    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X115Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.100     3.675 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[62]/Q
                         net (fo=1, routed)           0.160     3.835    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/DIB0
    SLICE_X116Y154       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.457     3.780    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/WCLK
    SLICE_X116Y154       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.172     3.608    
    SLICE_X116Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.740    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           3.835    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.096%)  route 0.185ns (64.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.271 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.306     3.577    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X121Y156       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y156       FDRE (Prop_fdre_C_Q)         0.100     3.677 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/Q
                         net (fo=1, routed)           0.185     3.862    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIC0
    SLICE_X122Y155       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.323 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.485     3.808    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X122Y155       RAMD32                                       r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.172     3.636    
    SLICE_X122Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.765    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y36        Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y167      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y167      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y167      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X141Y157      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X141Y157      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X141Y157      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X120Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X118Y151      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X118Y151      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y155      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y153      Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            5  Failing Endpoints,  Worst Slack       -0.077ns,  Total Violation       -0.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.843ns (70.262%)  route 0.780ns (29.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 5.354 - 3.103 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.675     2.650    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/CLK
    RAMB36_X5Y19         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.450 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.554     5.004    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X135Y100       LUT6 (Prop_lut6_I0_O)        0.043     5.047 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.226     5.273    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.339     5.354    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]/C
                         clock pessimism              0.078     5.432    
                         clock uncertainty           -0.035     5.397    
    SLICE_X135Y100       FDRE (Setup_fdre_C_CE)      -0.201     5.196    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.843ns (70.262%)  route 0.780ns (29.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 5.354 - 3.103 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.675     2.650    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/CLK
    RAMB36_X5Y19         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.450 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.554     5.004    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X135Y100       LUT6 (Prop_lut6_I0_O)        0.043     5.047 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.226     5.273    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.339     5.354    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/C
                         clock pessimism              0.078     5.432    
                         clock uncertainty           -0.035     5.397    
    SLICE_X135Y100       FDRE (Setup_fdre_C_CE)      -0.201     5.196    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.843ns (70.262%)  route 0.780ns (29.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 5.354 - 3.103 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.675     2.650    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/CLK
    RAMB36_X5Y19         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.450 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.554     5.004    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X135Y100       LUT6 (Prop_lut6_I0_O)        0.043     5.047 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.226     5.273    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.339     5.354    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]/C
                         clock pessimism              0.078     5.432    
                         clock uncertainty           -0.035     5.397    
    SLICE_X135Y100       FDRE (Setup_fdre_C_CE)      -0.201     5.196    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.843ns (70.262%)  route 0.780ns (29.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 5.354 - 3.103 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.675     2.650    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/CLK
    RAMB36_X5Y19         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.450 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.554     5.004    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X135Y100       LUT6 (Prop_lut6_I0_O)        0.043     5.047 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.226     5.273    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.339     5.354    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[8]/C
                         clock pessimism              0.078     5.432    
                         clock uncertainty           -0.035     5.397    
    SLICE_X135Y100       FDRE (Setup_fdre_C_CE)      -0.201     5.196    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.843ns (70.262%)  route 0.780ns (29.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 5.354 - 3.103 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.675     2.650    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/CLK
    RAMB36_X5Y19         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.450 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.554     5.004    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X135Y100       LUT6 (Prop_lut6_I0_O)        0.043     5.047 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.226     5.273    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.339     5.354    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X135Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[9]/C
                         clock pessimism              0.078     5.432    
                         clock uncertainty           -0.035     5.397    
    SLICE_X135Y100       FDRE (Setup_fdre_C_CE)      -0.201     5.196    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.843ns (66.287%)  route 0.937ns (33.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 5.340 - 3.103 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.483     2.458    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/CLK
    RAMB36_X4Y24         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.258 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=4, routed)           0.601     4.858    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_ctrl[3]
    SLICE_X122Y124       LUT5 (Prop_lut5_I4_O)        0.043     4.901 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__0/O
                         net (fo=10, routed)          0.336     5.238    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_enable
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.325     5.340    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[0]/C
                         clock pessimism              0.173     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X123Y117       FDRE (Setup_fdre_C_CE)      -0.201     5.277    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.277    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.843ns (66.287%)  route 0.937ns (33.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 5.340 - 3.103 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.483     2.458    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/CLK
    RAMB36_X4Y24         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.258 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=4, routed)           0.601     4.858    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_ctrl[3]
    SLICE_X122Y124       LUT5 (Prop_lut5_I4_O)        0.043     4.901 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__0/O
                         net (fo=10, routed)          0.336     5.238    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_enable
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.325     5.340    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[1]/C
                         clock pessimism              0.173     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X123Y117       FDRE (Setup_fdre_C_CE)      -0.201     5.277    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.277    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.843ns (66.287%)  route 0.937ns (33.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 5.340 - 3.103 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.483     2.458    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/CLK
    RAMB36_X4Y24         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.258 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=4, routed)           0.601     4.858    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_ctrl[3]
    SLICE_X122Y124       LUT5 (Prop_lut5_I4_O)        0.043     4.901 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__0/O
                         net (fo=10, routed)          0.336     5.238    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_enable
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.325     5.340    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[2]/C
                         clock pessimism              0.173     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X123Y117       FDRE (Setup_fdre_C_CE)      -0.201     5.277    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.277    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.843ns (66.287%)  route 0.937ns (33.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 5.340 - 3.103 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.483     2.458    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/CLK
    RAMB36_X4Y24         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.258 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=4, routed)           0.601     4.858    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_ctrl[3]
    SLICE_X122Y124       LUT5 (Prop_lut5_I4_O)        0.043     4.901 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__0/O
                         net (fo=10, routed)          0.336     5.238    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_enable
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.325     5.340    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X123Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[5]/C
                         clock pessimism              0.173     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X123Y117       FDRE (Setup_fdre_C_CE)      -0.201     5.277    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.277    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.843ns (66.287%)  route 0.937ns (33.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 5.340 - 3.103 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.483     2.458    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/CLK
    RAMB36_X4Y24         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     4.258 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=4, routed)           0.601     4.858    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_ctrl[3]
    SLICE_X122Y124       LUT5 (Prop_lut5_I4_O)        0.043     4.901 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__0/O
                         net (fo=10, routed)          0.336     5.238    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_enable
    SLICE_X122Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.325     5.340    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X122Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[3]/C
                         clock pessimism              0.173     5.513    
                         clock uncertainty           -0.035     5.478    
    SLICE_X122Y117       FDRE (Setup_fdre_C_CE)      -0.178     5.300    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.107ns (39.107%)  route 0.167ns (60.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.632     1.002    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X122Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y117       FDRE (Prop_fdre_C_Q)         0.107     1.109 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_addr_reg[7]/Q
                         net (fo=7, routed)           0.167     1.276    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/Q[7]
    RAMB36_X4Y23         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.881     1.292    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/CLK
    RAMB36_X4Y23         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.247     1.045    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.145     1.190    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.118ns (26.030%)  route 0.335ns (73.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.698     1.068    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X136Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y99        FDRE (Prop_fdre_C_Q)         0.118     1.186 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/Q
                         net (fo=6, routed)           0.335     1.521    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/Q[5]
    RAMB36_X5Y20         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.895     1.306    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/CLK
    RAMB36_X5Y20         RAMB36E1                                     r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.069     1.237    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.420    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.600     0.970    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/clk
    SLICE_X119Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y122       FDRE (Prop_fdre_C_Q)         0.100     1.070 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.125    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r[0]
    SLICE_X119Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.818     1.229    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/clk
    SLICE_X119Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[1]/C
                         clock pessimism             -0.259     0.970    
    SLICE_X119Y122       FDRE (Hold_fdre_C_D)         0.047     1.017    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[2].sync_gray_addr/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.600     0.970    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/clk
    SLICE_X121Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y122       FDRE (Prop_fdre_C_Q)         0.100     1.070 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.125    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r[0]
    SLICE_X121Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.818     1.229    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/clk
    SLICE_X121Y122       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[1]/C
                         clock pessimism             -0.259     0.970    
    SLICE_X121Y122       FDRE (Hold_fdre_C_D)         0.047     1.017    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/GRAY_SYNC[8].sync_gray_addr/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.670     1.040    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X149Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y136       FDRE (Prop_fdre_C_Q)         0.100     1.140 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/Q
                         net (fo=1, routed)           0.055     1.195    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[0]
    SLICE_X149Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.890     1.301    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X149Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/C
                         clock pessimism             -0.261     1.040    
    SLICE_X149Y136       FDRE (Hold_fdre_C_D)         0.047     1.087    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.670     1.040    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X149Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y136       FDRE (Prop_fdre_C_Q)         0.100     1.140 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/Q
                         net (fo=1, routed)           0.055     1.195    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[1]
    SLICE_X149Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.890     1.301    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X149Y136       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/C
                         clock pessimism             -0.261     1.040    
    SLICE_X149Y136       FDRE (Hold_fdre_C_D)         0.047     1.087    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.590     0.960    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X143Y157       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.100     1.060 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     1.115    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1
    SLICE_X143Y157       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.791     1.202    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X143Y157       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/C
                         clock pessimism             -0.242     0.960    
    SLICE_X143Y157       FDRE (Hold_fdre_C_D)         0.047     1.007    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.645     1.015    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X143Y145       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y145       FDRE (Prop_fdre_C_Q)         0.100     1.115 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     1.170    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1
    SLICE_X143Y145       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.865     1.276    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X143Y145       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg/C
                         clock pessimism             -0.261     1.015    
    SLICE_X143Y145       FDRE (Hold_fdre_C_D)         0.047     1.062    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.592     0.962    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X145Y151       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y151       FDRE (Prop_fdre_C_Q)         0.100     1.062 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/Q
                         net (fo=1, routed)           0.055     1.117    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1
    SLICE_X145Y151       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.793     1.204    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X145Y151       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/C
                         clock pessimism             -0.242     0.962    
    SLICE_X145Y151       FDRE (Hold_fdre_C_D)         0.047     1.009    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.671     1.041    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X149Y137       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDPE (Prop_fdpe_C_Q)         0.100     1.141 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.196    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X149Y137       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.891     1.302    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X149Y137       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.261     1.041    
    SLICE_X149Y137       FDPE (Hold_fdpe_C_D)         0.047     1.088    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y0  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         3.103       1.008      RAMB36_X4Y23        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         3.103       1.008      RAMB36_X4Y24        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         3.103       1.008      RAMB36_X5Y20        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         3.103       1.008      RAMB36_X5Y19        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         3.103       1.264      RAMB36_X4Y23        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         3.103       1.264      RAMB36_X4Y24        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         3.103       1.264      RAMB36_X5Y20        Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y100      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y100      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X134Y101      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X134Y101      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y101      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X134Y101      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X133Y100      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[21]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X134Y100      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X134Y100      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[25]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X133Y102      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[30]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X128Y109      Ethernet_10G_inst/arp_block/arp_parse/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X128Y109      Ethernet_10G_inst/arp_block/arp_parse/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X127Y109      Ethernet_10G_inst/arp_block/arp_parse/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X146Y104      Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_gray_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X136Y99       Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X136Y99       Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X136Y99       Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X136Y99       Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X136Y99       Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X130Y108      Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.421ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.388ns (21.076%)  route 1.453ns (78.924%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.476     4.105    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y205       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y205       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.179    14.739    
                         clock uncertainty           -0.035    14.704    
    SLICE_X134Y205       FDRE (Setup_fdre_C_CE)      -0.178    14.526    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 10.421    

Slack (MET) :             10.504ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.388ns (21.762%)  route 1.395ns (78.238%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.418     4.047    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.204    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X134Y203       FDRE (Setup_fdre_C_CE)      -0.178    14.551    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 10.504    

Slack (MET) :             10.504ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.388ns (21.762%)  route 1.395ns (78.238%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.418     4.047    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.204    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X134Y203       FDRE (Setup_fdre_C_CE)      -0.178    14.551    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 10.504    

Slack (MET) :             10.504ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.388ns (21.762%)  route 1.395ns (78.238%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.418     4.047    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.204    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X134Y203       FDRE (Setup_fdre_C_CE)      -0.178    14.551    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 10.504    

Slack (MET) :             10.504ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.388ns (21.762%)  route 1.395ns (78.238%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.418     4.047    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.204    14.764    
                         clock uncertainty           -0.035    14.729    
    SLICE_X134Y203       FDRE (Setup_fdre_C_CE)      -0.178    14.551    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 10.504    

Slack (MET) :             10.506ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.388ns (22.098%)  route 1.368ns (77.902%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.391     4.020    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.179    14.739    
                         clock uncertainty           -0.035    14.704    
    SLICE_X134Y204       FDRE (Setup_fdre_C_CE)      -0.178    14.526    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 10.506    

Slack (MET) :             10.506ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.388ns (22.098%)  route 1.368ns (77.902%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.391     4.020    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.179    14.739    
                         clock uncertainty           -0.035    14.704    
    SLICE_X134Y204       FDRE (Setup_fdre_C_CE)      -0.178    14.526    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 10.506    

Slack (MET) :             10.506ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.388ns (22.098%)  route 1.368ns (77.902%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.391     4.020    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.179    14.739    
                         clock uncertainty           -0.035    14.704    
    SLICE_X134Y204       FDRE (Setup_fdre_C_CE)      -0.178    14.526    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 10.506    

Slack (MET) :             10.506ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.388ns (22.098%)  route 1.368ns (77.902%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.391     4.020    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.179    14.739    
                         clock uncertainty           -0.035    14.704    
    SLICE_X134Y204       FDRE (Setup_fdre_C_CE)      -0.178    14.526    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                 10.506    

Slack (MET) :             10.601ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.388ns (23.365%)  route 1.273ns (76.635%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 14.560 - 12.500 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.289     2.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.259     2.523 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.549     3.072    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y203       LUT4 (Prop_lut4_I1_O)        0.043     3.115 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6/O
                         net (fo=1, routed)           0.099     3.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6_n_0
    SLICE_X135Y203       LUT5 (Prop_lut5_I0_O)        0.043     3.257 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.329     3.586    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X135Y201       LUT2 (Prop_lut2_I0_O)        0.043     3.629 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=13, routed)          0.296     3.925    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X134Y202       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          1.148    14.560    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y202       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.179    14.739    
                         clock uncertainty           -0.035    14.704    
    SLICE_X134Y202       FDRE (Setup_fdre_C_CE)      -0.178    14.526    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                 10.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y201       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.782     1.193    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.247     0.946    
    SLICE_X136Y201       FDRE (Hold_fdre_C_D)         0.042     0.988    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y200       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.782     1.193    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.247     0.946    
    SLICE_X136Y200       FDRE (Hold_fdre_C_D)         0.042     0.988    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.236%)  route 0.060ns (27.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y201       FDRE (Prop_fdre_C_Q)         0.091     1.037 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.060     1.097    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X135Y201       LUT4 (Prop_lut4_I3_O)        0.066     1.163 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.163    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.781     1.192    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.246     0.946    
    SLICE_X135Y201       FDRE (Hold_fdre_C_D)         0.060     1.006    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.446%)  route 0.142ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y201       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.142     1.206    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.781     1.192    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.214     0.978    
    SLICE_X135Y201       FDRE (Hold_fdre_C_D)         0.047     1.025    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.469%)  route 0.147ns (55.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y200       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.147     1.211    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.781     1.192    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.214     0.978    
    SLICE_X135Y201       FDRE (Hold_fdre_C_D)         0.038     1.016    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y201       FDRE (Prop_fdre_C_Q)         0.107     1.053 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.158    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.782     1.193    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y201       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.247     0.946    
    SLICE_X136Y201       FDRE (Hold_fdre_C_D)         0.002     0.948    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y200       FDRE (Prop_fdre_C_Q)         0.107     1.053 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.158    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.782     1.193    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X136Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.247     0.946    
    SLICE_X136Y200       FDRE (Hold_fdre_C_D)         0.002     0.948    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.575     0.945    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y204       FDRE (Prop_fdre_C_Q)         0.118     1.063 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.115     1.178    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y204       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.253 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.253    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.780     1.191    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y204       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.246     0.945    
    SLICE_X134Y204       FDRE (Hold_fdre_C_D)         0.092     1.037    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.576     0.946    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y202       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y202       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.115     1.179    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X134Y202       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.254 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.254    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3_n_5
    SLICE_X134Y202       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.781     1.192    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y202       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.246     0.946    
    SLICE_X134Y202       FDRE (Hold_fdre_C_D)         0.092     1.038    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.575     0.945    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y203       FDRE (Prop_fdre_C_Q)         0.118     1.063 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.115     1.178    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X134Y203       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.253 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.253    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1_n_5
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/O
                         net (fo=30, routed)          0.780     1.191    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X134Y203       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.246     0.945    
    SLICE_X134Y203       FDRE (Hold_fdre_C_D)         0.092     1.037    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y4  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y4  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y4  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y16      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg0_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y200      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y200      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y200      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y200      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y200      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y201      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y4  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y4  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK2
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y4  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt0_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Min Period  n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y22      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/txoutclk_bufg0_i/I



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.443ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.352ns (19.330%)  route 1.469ns (80.670%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 14.556 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.469     4.080    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.144    14.556    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.203    14.759    
                         clock uncertainty           -0.035    14.724    
    SLICE_X133Y237       FDRE (Setup_fdre_C_CE)      -0.201    14.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                 10.443    

Slack (MET) :             10.503ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.352ns (20.280%)  route 1.384ns (79.720%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 14.556 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.384     3.995    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.144    14.556    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.178    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X133Y236       FDRE (Setup_fdre_C_CE)      -0.201    14.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                 10.503    

Slack (MET) :             10.503ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.352ns (20.280%)  route 1.384ns (79.720%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 14.556 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.384     3.995    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.144    14.556    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.178    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X133Y236       FDRE (Setup_fdre_C_CE)      -0.201    14.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                 10.503    

Slack (MET) :             10.503ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.352ns (20.280%)  route 1.384ns (79.720%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 14.556 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.384     3.995    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.144    14.556    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.178    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X133Y236       FDRE (Setup_fdre_C_CE)      -0.201    14.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                 10.503    

Slack (MET) :             10.503ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.352ns (20.280%)  route 1.384ns (79.720%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 14.556 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.384     3.995    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.144    14.556    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.178    14.734    
                         clock uncertainty           -0.035    14.699    
    SLICE_X133Y236       FDRE (Setup_fdre_C_CE)      -0.201    14.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                 10.503    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.352ns (21.380%)  route 1.294ns (78.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 14.555 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.295     3.905    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.143    14.555    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.178    14.733    
                         clock uncertainty           -0.035    14.698    
    SLICE_X133Y235       FDRE (Setup_fdre_C_CE)      -0.201    14.497    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.352ns (21.380%)  route 1.294ns (78.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 14.555 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.295     3.905    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.143    14.555    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.178    14.733    
                         clock uncertainty           -0.035    14.698    
    SLICE_X133Y235       FDRE (Setup_fdre_C_CE)      -0.201    14.497    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.352ns (21.380%)  route 1.294ns (78.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 14.555 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.295     3.905    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.143    14.555    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.178    14.733    
                         clock uncertainty           -0.035    14.698    
    SLICE_X133Y235       FDRE (Setup_fdre_C_CE)      -0.201    14.497    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.352ns (21.380%)  route 1.294ns (78.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 14.555 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.295     3.905    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.143    14.555    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.178    14.733    
                         clock uncertainty           -0.035    14.698    
    SLICE_X133Y235       FDRE (Setup_fdre_C_CE)      -0.201    14.497    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.352ns (22.300%)  route 1.226ns (77.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 14.554 - 12.500 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.975 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.284     2.259    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.223     2.482 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.453     2.935    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X132Y235       LUT4 (Prop_lut4_I2_O)        0.043     2.978 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.433     3.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X132Y234       LUT5 (Prop_lut5_I0_O)        0.043     3.454 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.114     3.568    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X132Y234       LUT2 (Prop_lut2_I0_O)        0.043     3.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.227     3.837    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X133Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829    13.329    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    13.412 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          1.142    14.554    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.178    14.732    
                         clock uncertainty           -0.035    14.697    
    SLICE_X133Y234       FDRE (Setup_fdre_C_CE)      -0.201    14.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                 10.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.571     0.941    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y234       FDRE (Prop_fdre_C_Q)         0.100     1.041 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.096    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.775     1.186    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.245     0.941    
    SLICE_X137Y234       FDRE (Hold_fdre_C_D)         0.047     0.988    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.571     0.941    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X136Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y234       FDRE (Prop_fdre_C_Q)         0.118     1.059 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.114    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.775     1.186    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X136Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.245     0.941    
    SLICE_X136Y234       FDRE (Hold_fdre_C_D)         0.042     0.983    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.524%)  route 0.062ns (26.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.570     0.940    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X132Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y234       FDRE (Prop_fdre_C_Q)         0.107     1.047 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.062     1.109    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X132Y234       LUT4 (Prop_lut4_I3_O)        0.064     1.173 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     1.173    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X132Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.774     1.185    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X132Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.245     0.940    
    SLICE_X132Y234       FDRE (Hold_fdre_C_D)         0.087     1.027    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.571     0.941    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y234       FDRE (Prop_fdre_C_Q)         0.091     1.032 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.138    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.775     1.186    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.245     0.941    
    SLICE_X137Y234       FDRE (Hold_fdre_C_D)         0.006     0.947    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.889%)  route 0.157ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.571     0.941    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X137Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y234       FDRE (Prop_fdre_C_Q)         0.100     1.041 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.157     1.198    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X132Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.774     1.185    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X132Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.214     0.971    
    SLICE_X132Y234       FDRE (Hold_fdre_C_D)         0.032     1.003    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.570     0.940    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y236       FDRE (Prop_fdre_C_Q)         0.100     1.040 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.101     1.141    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y236       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.218 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_4
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.775     1.186    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y236       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.246     0.940    
    SLICE_X133Y236       FDRE (Hold_fdre_C_D)         0.071     1.011    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.570     0.940    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y234       FDRE (Prop_fdre_C_Q)         0.100     1.040 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     1.141    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X133Y234       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.218 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_4
    SLICE_X133Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.774     1.185    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.245     0.940    
    SLICE_X133Y234       FDRE (Hold_fdre_C_D)         0.071     1.011    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.570     0.940    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y235       FDRE (Prop_fdre_C_Q)         0.100     1.040 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.103     1.143    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y235       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.220 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.220    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_4
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.775     1.186    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y235       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.246     0.940    
    SLICE_X133Y235       FDRE (Hold_fdre_C_D)         0.071     1.011    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.571     0.941    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X136Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y234       FDRE (Prop_fdre_C_Q)         0.107     1.048 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.153    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X136Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.775     1.186    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X136Y234       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.245     0.941    
    SLICE_X136Y234       FDRE (Hold_fdre_C_D)         0.002     0.943    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.344     0.344    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.370 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.571     0.941    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.100     1.041 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.101     1.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X133Y237       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.225 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.225    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0_n_7
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.381     0.381    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT1_RXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.411 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=30, routed)          0.776     1.187    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X133Y237       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.246     0.941    
    SLICE_X133Y237       FDRE (Hold_fdre_C_D)         0.071     1.012    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y6  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y6  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y6  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y17      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg1_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X132Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X136Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X137Y234      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y6  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y6  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK2
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y6  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt1_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Min Period  n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y23      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/txoutclk_bufg1_i/I



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.343ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.388ns (20.228%)  route 1.530ns (79.772%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 14.902 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.459     4.576    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y260       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.275    14.902    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y260       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.230    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X132Y260       FDRE (Setup_fdre_C_CE)      -0.178    14.919    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 10.343    

Slack (MET) :             10.430ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.388ns (21.181%)  route 1.444ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 14.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.372     4.490    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.276    14.903    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.230    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X132Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.920    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.430ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.388ns (21.181%)  route 1.444ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 14.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.372     4.490    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.276    14.903    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.230    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X132Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.920    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.430ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.388ns (21.181%)  route 1.444ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 14.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.372     4.490    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.276    14.903    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.230    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X132Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.920    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.430ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.388ns (21.181%)  route 1.444ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 14.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.372     4.490    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.276    14.903    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.230    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X132Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.920    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.388ns (21.989%)  route 1.377ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 14.904 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.305     4.423    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.277    14.904    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.230    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    14.921    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.388ns (21.989%)  route 1.377ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 14.904 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.305     4.423    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.277    14.904    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.230    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    14.921    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.388ns (21.989%)  route 1.377ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 14.904 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.305     4.423    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.277    14.904    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.230    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    14.921    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.388ns (21.989%)  route 1.377ns (78.011%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 14.904 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.305     4.423    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.277    14.904    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y257       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.230    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    14.921    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.545ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.388ns (22.280%)  route 1.353ns (77.720%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 14.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.446     2.658    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.259     2.917 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.606     3.523    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y258       LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.149     3.715    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I4_O)        0.043     3.758 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.316     4.074    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X133Y257       LUT2 (Prop_lut2_I0_O)        0.043     4.117 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.282     4.399    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          1.276    14.903    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.255    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X132Y258       FDRE (Setup_fdre_C_CE)      -0.178    14.945    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                 10.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y255       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.377    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.222    
    SLICE_X135Y255       FDRE (Hold_fdre_C_D)         0.047     1.269    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y256       FDRE (Prop_fdre_C_Q)         0.118     1.340 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.395    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.222    
    SLICE_X134Y256       FDRE (Hold_fdre_C_D)         0.042     1.264    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y256       FDRE (Prop_fdre_C_Q)         0.118     1.340 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.436    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X135Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X135Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.258     1.233    
    SLICE_X135Y256       FDRE (Hold_fdre_C_D)         0.040     1.273    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.377%)  route 0.131ns (50.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y255       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.131     1.453    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3
    SLICE_X133Y256       LUT4 (Prop_lut4_I3_O)        0.028     1.481 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/time_out_wait_bypass_i_1__1/O
                         net (fo=1, routed)           0.000     1.481    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/time_out_wait_bypass_i_1__1_n_0
    SLICE_X133Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X133Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.237     1.254    
    SLICE_X133Y256       FDRE (Hold_fdre_C_D)         0.060     1.314    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y255       FDRE (Prop_fdre_C_Q)         0.091     1.313 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.419    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.269     1.222    
    SLICE_X135Y255       FDRE (Hold_fdre_C_D)         0.006     1.228    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.449%)  route 0.147ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y255       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.147     1.469    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X135Y255       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.269     1.222    
    SLICE_X135Y255       FDRE (Hold_fdre_C_D)         0.047     1.269    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y256       FDRE (Prop_fdre_C_Q)         0.107     1.329 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.434    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.269     1.222    
    SLICE_X134Y256       FDRE (Hold_fdre_C_D)         0.002     1.224    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.653     1.220    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.115     1.453    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X132Y259       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.528 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.528    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__1_n_5
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.879     1.490    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y259       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X132Y259       FDRE (Hold_fdre_C_D)         0.092     1.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.653     1.220    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y258       FDRE (Prop_fdre_C_Q)         0.118     1.338 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.115     1.453    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X132Y258       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.528 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.528    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__1_n_5
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.879     1.490    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X132Y258       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X132Y258       FDRE (Hold_fdre_C_D)         0.092     1.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.200%)  route 0.147ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.655     1.222    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y256       FDRE (Prop_fdre_C_Q)         0.107     1.329 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.147     1.476    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync5
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT2_RXOUTCLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/O
                         net (fo=30, routed)          0.880     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X134Y256       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                         clock pessimism             -0.269     1.222    
    SLICE_X134Y256       FDRE (Hold_fdre_C_D)         0.023     1.245    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y8  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y8  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y8  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y18      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg2_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y256      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y255      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y8  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y8  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK2
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y8  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt2_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Min Period  n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y24      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/txoutclk_bufg2_i/I



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.520ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.352ns (20.443%)  route 1.370ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 14.901 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.303     4.376    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.274    14.901    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.231    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X135Y263       FDRE (Setup_fdre_C_CE)      -0.201    14.896    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.520ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.352ns (20.443%)  route 1.370ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 14.901 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.303     4.376    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.274    14.901    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.231    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X135Y263       FDRE (Setup_fdre_C_CE)      -0.201    14.896    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.520ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.352ns (20.443%)  route 1.370ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 14.901 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.303     4.376    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.274    14.901    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.231    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X135Y263       FDRE (Setup_fdre_C_CE)      -0.201    14.896    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.520ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.352ns (20.443%)  route 1.370ns (79.557%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 14.901 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.303     4.376    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.274    14.901    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.231    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X135Y263       FDRE (Setup_fdre_C_CE)      -0.201    14.896    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.352ns (21.679%)  route 1.272ns (78.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 14.899 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.205     4.278    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.272    14.899    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.231    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X135Y265       FDRE (Setup_fdre_C_CE)      -0.201    14.894    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.352ns (21.679%)  route 1.272ns (78.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 14.899 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.205     4.278    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.272    14.899    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.231    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X135Y265       FDRE (Setup_fdre_C_CE)      -0.201    14.894    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.352ns (21.679%)  route 1.272ns (78.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 14.899 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.205     4.278    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.272    14.899    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.231    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X135Y265       FDRE (Setup_fdre_C_CE)      -0.201    14.894    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.352ns (21.679%)  route 1.272ns (78.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 14.899 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.205     4.278    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.272    14.899    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.231    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X135Y265       FDRE (Setup_fdre_C_CE)      -0.201    14.894    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.624ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.352ns (21.469%)  route 1.288ns (78.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 14.900 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.221     4.294    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.273    14.900    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X135Y264       FDRE (Setup_fdre_C_CE)      -0.201    14.918    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 10.624    

Slack (MET) :             10.624ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.352ns (21.469%)  route 1.288ns (78.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 14.900 - 12.500 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.442     2.654    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.223     2.877 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.453     3.330    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X134Y264       LUT6 (Prop_lut6_I0_O)        0.043     3.373 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2/O
                         net (fo=1, routed)           0.161     3.534    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_7__2_n_0
    SLICE_X134Y264       LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.452     4.029    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X134Y266       LUT2 (Prop_lut2_I0_O)        0.043     4.072 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.221     4.294    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.544    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    13.627 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          1.273    14.900    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.254    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X135Y264       FDRE (Setup_fdre_C_CE)      -0.201    14.918    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 10.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.648     1.215    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X134Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y268       FDRE (Prop_fdre_C_Q)         0.118     1.333 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.388    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X134Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.871     1.482    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X134Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.267     1.215    
    SLICE_X134Y268       FDRE (Hold_fdre_C_D)         0.042     1.257    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.647     1.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y269       FDRE (Prop_fdre_C_Q)         0.118     1.332 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.387    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.870     1.481    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.267     1.214    
    SLICE_X134Y269       FDRE (Hold_fdre_C_D)         0.042     1.256    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.647     1.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y269       FDRE (Prop_fdre_C_Q)         0.118     1.332 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.428    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X135Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.870     1.481    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.256     1.225    
    SLICE_X135Y269       FDRE (Hold_fdre_C_D)         0.040     1.265    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.185%)  route 0.099ns (35.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.651     1.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.099     1.417    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X135Y264       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.494 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.494    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__2_n_4
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.875     1.486    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.268     1.218    
    SLICE_X135Y264       FDRE (Hold_fdre_C_D)         0.071     1.289    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.650     1.217    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X134Y266       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y266       FDRE (Prop_fdre_C_Q)         0.118     1.335 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     1.481    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X134Y266       LUT4 (Prop_lut4_I0_O)        0.028     1.509 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_i_1__2/O
                         net (fo=1, routed)           0.000     1.509    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_i_1__2_n_0
    SLICE_X134Y266       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.873     1.484    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X134Y266       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.267     1.217    
    SLICE_X134Y266       FDRE (Hold_fdre_C_D)         0.087     1.304    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.651     1.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y265       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.101     1.419    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X135Y265       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.496 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__2_n_4
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.874     1.485    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y265       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.267     1.218    
    SLICE_X135Y265       FDRE (Hold_fdre_C_D)         0.071     1.289    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.651     1.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y263       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     1.419    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X135Y263       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.496 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__2_n_4
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.875     1.486    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y263       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.268     1.218    
    SLICE_X135Y263       FDRE (Hold_fdre_C_D)         0.071     1.289    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.648     1.215    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X134Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y268       FDRE (Prop_fdre_C_Q)         0.107     1.322 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.427    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X134Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.871     1.482    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X134Y268       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.267     1.215    
    SLICE_X134Y268       FDRE (Hold_fdre_C_D)         0.002     1.217    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.647     1.214    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y269       FDRE (Prop_fdre_C_Q)         0.107     1.321 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.426    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.870     1.481    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X134Y269       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.267     1.214    
    SLICE_X134Y269       FDRE (Hold_fdre_C_D)         0.002     1.216    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.947%)  route 0.099ns (35.053%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.651     1.218    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y264       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.099     1.417    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X135Y264       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.500    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__2_n_7
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT3_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/O
                         net (fo=30, routed)          0.875     1.486    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X135Y264       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.268     1.218    
    SLICE_X135Y264       FDRE (Hold_fdre_C_D)         0.071     1.289    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y9  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y9  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y9  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y19      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg3_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X135Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y268      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X134Y269      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y9  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y9  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK2
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y9  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt3_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Min Period  n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y25      GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/txoutclk_bufg3_i/I



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.388ns (17.642%)  route 1.811ns (82.358%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.476     5.252    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y312       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 10.063    

Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.388ns (17.642%)  route 1.811ns (82.358%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.476     5.252    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y312       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 10.063    

Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.388ns (17.642%)  route 1.811ns (82.358%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.476     5.252    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y312       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 10.063    

Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.388ns (17.642%)  route 1.811ns (82.358%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.476     5.252    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y312       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 10.063    

Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.388ns (17.516%)  route 1.827ns (82.484%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.492     5.268    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.306    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X142Y313       FDRE (Setup_fdre_C_CE)      -0.178    15.340    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.388ns (18.302%)  route 1.732ns (81.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.397     5.173    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y311       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.388ns (18.302%)  route 1.732ns (81.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.397     5.173    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y311       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.388ns (18.302%)  route 1.732ns (81.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.397     5.173    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y311       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.388ns (18.302%)  route 1.732ns (81.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.247 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.397     5.173    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.405    15.247    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y311       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.282    15.529    
                         clock uncertainty           -0.035    15.494    
    SLICE_X142Y311       FDRE (Setup_fdre_C_CE)      -0.178    15.316    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.388ns (20.208%)  route 1.532ns (79.792%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 15.248 - 12.500 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.604     3.053    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y313       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y313       FDRE (Prop_fdre_C_Q)         0.259     3.312 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.531     3.843    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X144Y311       LUT4 (Prop_lut4_I2_O)        0.043     3.886 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.348     4.234    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X144Y310       LUT5 (Prop_lut5_I0_O)        0.043     4.277 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.456     4.733    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X140Y310       LUT2 (Prop_lut2_I0_O)        0.043     4.776 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.197     4.973    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X142Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          1.406    15.248    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.282    15.530    
                         clock uncertainty           -0.035    15.495    
    SLICE_X142Y310       FDRE (Setup_fdre_C_CE)      -0.178    15.317    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                 10.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.734     1.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y307       FDRE (Prop_fdre_C_Q)         0.100     1.598 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.653    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.980     1.791    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.293     1.498    
    SLICE_X139Y307       FDRE (Hold_fdre_C_D)         0.047     1.545    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.735     1.499    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y306       FDRE (Prop_fdre_C_Q)         0.100     1.599 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     1.659    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.981     1.792    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.293     1.499    
    SLICE_X140Y306       FDRE (Hold_fdre_C_D)         0.047     1.546    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.735     1.499    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y306       FDRE (Prop_fdre_C_Q)         0.100     1.599 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.098     1.697    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X141Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.981     1.792    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X141Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.282     1.510    
    SLICE_X141Y306       FDRE (Hold_fdre_C_D)         0.040     1.550    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.929%)  route 0.151ns (54.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.734     1.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y307       FDRE (Prop_fdre_C_Q)         0.100     1.598 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.151     1.749    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X141Y309       LUT4 (Prop_lut4_I1_O)        0.028     1.777 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_wait_bypass_i_1__3/O
                         net (fo=1, routed)           0.000     1.777    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_wait_bypass_i_1__3_n_0
    SLICE_X141Y309       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.980     1.791    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X141Y309       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.260     1.531    
    SLICE_X141Y309       FDRE (Hold_fdre_C_D)         0.060     1.591    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.735     1.499    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y306       FDRE (Prop_fdre_C_Q)         0.091     1.590 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.696    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.981     1.792    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.293     1.499    
    SLICE_X140Y306       FDRE (Hold_fdre_C_D)         0.006     1.505    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.732     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y312       FDRE (Prop_fdre_C_Q)         0.118     1.614 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.114     1.728    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X142Y312       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.803 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.803    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__3_n_5
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.977     1.788    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.292     1.496    
    SLICE_X142Y312       FDRE (Hold_fdre_C_D)         0.092     1.588    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.734     1.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y307       FDRE (Prop_fdre_C_Q)         0.100     1.598 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.180     1.778    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync4
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.980     1.791    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                         clock pessimism             -0.293     1.498    
    SLICE_X139Y307       FDRE (Hold_fdre_C_D)         0.047     1.545    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.631%)  route 0.181ns (64.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.734     1.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y307       FDRE (Prop_fdre_C_Q)         0.100     1.598 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.181     1.779    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.980     1.791    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X139Y307       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.293     1.498    
    SLICE_X139Y307       FDRE (Hold_fdre_C_D)         0.043     1.541    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.696%)  route 0.114ns (34.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.732     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y312       FDRE (Prop_fdre_C_Q)         0.118     1.614 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.114     1.728    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X142Y312       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.829 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.829    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__3_n_4
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.977     1.788    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/gt4_rxusrclk_in
    SLICE_X142Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.292     1.496    
    SLICE_X142Y312       FDRE (Hold_fdre_C_D)         0.092     1.588    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.050%)  route 0.148ns (61.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.735     1.499    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y306       FDRE (Prop_fdre_C_Q)         0.091     1.590 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.148     1.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT4_RXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/O
                         net (fo=30, routed)          0.981     1.792    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/gt4_rxusrclk_in
    SLICE_X140Y306       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                         clock pessimism             -0.293     1.499    
    SLICE_X140Y306       FDRE (Hold_fdre_C_D)        -0.003     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y20       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg4_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X141Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X140Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X141Y306       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X139Y307       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK2
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y12  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt4_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Min Period  n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y26       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/txoutclk_bufg4_i/I



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.388ns (17.515%)  route 1.827ns (82.485%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 15.242 - 12.500 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.597     3.046    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.259     3.305 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.551     3.856    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y317       LUT6 (Prop_lut6_I4_O)        0.043     3.899 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.243     4.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I4_O)        0.043     4.185 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.652    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.695 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.567     5.261    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.400    15.242    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.282    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X132Y317       FDRE (Setup_fdre_C_CE)      -0.178    15.311    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.388ns (17.515%)  route 1.827ns (82.485%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 15.242 - 12.500 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.597     3.046    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.259     3.305 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.551     3.856    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y317       LUT6 (Prop_lut6_I4_O)        0.043     3.899 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.243     4.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I4_O)        0.043     4.185 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.652    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.695 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.567     5.261    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.400    15.242    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.282    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X132Y317       FDRE (Setup_fdre_C_CE)      -0.178    15.311    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.388ns (17.515%)  route 1.827ns (82.485%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 15.242 - 12.500 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.597     3.046    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.259     3.305 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.551     3.856    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y317       LUT6 (Prop_lut6_I4_O)        0.043     3.899 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.243     4.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I4_O)        0.043     4.185 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.652    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.695 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.567     5.261    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.400    15.242    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.282    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X132Y317       FDRE (Setup_fdre_C_CE)      -0.178    15.311    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.388ns (17.515%)  route 1.827ns (82.485%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 15.242 - 12.500 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.597     3.046    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.259     3.305 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.551     3.856    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y317       LUT6 (Prop_lut6_I4_O)        0.043     3.899 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.243     4.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I4_O)        0.043     4.185 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.652    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.695 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.567     5.261    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.400    15.242    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y317       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.282    15.524    
                         clock uncertainty           -0.035    15.489    
    SLICE_X132Y317       FDRE (Setup_fdre_C_CE)      -0.178    15.311    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.388ns (18.159%)  route 1.749ns (81.841%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 15.241 - 12.500 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.597     3.046    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.259     3.305 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.551     3.856    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y317       LUT6 (Prop_lut6_I4_O)        0.043     3.899 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.243     4.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I4_O)        0.043     4.185 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.652    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.695 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.488     5.183    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y319       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.399    15.241    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y319       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.282    15.523    
                         clock uncertainty           -0.035    15.488    
    SLICE_X132Y319       FDRE (Setup_fdre_C_CE)      -0.178    15.310    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.388ns (19.028%)  route 1.651ns (80.972%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 15.241 - 12.500 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.599     3.048    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y316       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y316       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.538     3.845    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X134Y318       LUT4 (Prop_lut4_I3_O)        0.043     3.888 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4/O
                         net (fo=1, routed)           0.244     4.132    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I0_O)        0.043     4.175 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.642    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.685 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.402     5.087    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.399    15.241    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.282    15.523    
                         clock uncertainty           -0.035    15.488    
    SLICE_X132Y318       FDRE (Setup_fdre_C_CE)      -0.178    15.310    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.388ns (19.028%)  route 1.651ns (80.972%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 15.241 - 12.500 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.599     3.048    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y316       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y316       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.538     3.845    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X134Y318       LUT4 (Prop_lut4_I3_O)        0.043     3.888 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4/O
                         net (fo=1, routed)           0.244     4.132    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I0_O)        0.043     4.175 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.642    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.685 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.402     5.087    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.399    15.241    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.282    15.523    
                         clock uncertainty           -0.035    15.488    
    SLICE_X132Y318       FDRE (Setup_fdre_C_CE)      -0.178    15.310    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.388ns (19.028%)  route 1.651ns (80.972%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 15.241 - 12.500 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.599     3.048    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y316       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y316       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.538     3.845    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X134Y318       LUT4 (Prop_lut4_I3_O)        0.043     3.888 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4/O
                         net (fo=1, routed)           0.244     4.132    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I0_O)        0.043     4.175 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.642    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.685 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.402     5.087    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.399    15.241    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.282    15.523    
                         clock uncertainty           -0.035    15.488    
    SLICE_X132Y318       FDRE (Setup_fdre_C_CE)      -0.178    15.310    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.388ns (19.028%)  route 1.651ns (80.972%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 15.241 - 12.500 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.599     3.048    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y316       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y316       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.538     3.845    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X134Y318       LUT4 (Prop_lut4_I3_O)        0.043     3.888 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4/O
                         net (fo=1, routed)           0.244     4.132    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_6__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I0_O)        0.043     4.175 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.642    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.685 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.402     5.087    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.399    15.241    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.282    15.523    
                         clock uncertainty           -0.035    15.488    
    SLICE_X132Y318       FDRE (Setup_fdre_C_CE)      -0.178    15.310    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.314ns  (required time - arrival time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@12.500ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.388ns (19.885%)  route 1.563ns (80.115%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 15.243 - 12.500 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.356     1.356    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.449 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.597     3.046    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.259     3.305 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.551     3.856    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X134Y317       LUT6 (Prop_lut6_I4_O)        0.043     3.899 f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.243     4.142    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X134Y318       LUT5 (Prop_lut5_I4_O)        0.043     4.185 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.467     4.652    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X134Y314       LUT2 (Prop_lut2_I0_O)        0.043     4.695 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.303     4.997    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X132Y316       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                     12.500    12.500 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000    12.500 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.259    13.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.842 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          1.401    15.243    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y316       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.282    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X132Y316       FDRE (Setup_fdre_C_CE)      -0.178    15.312    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.729     1.493    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y312       FDRE (Prop_fdre_C_Q)         0.100     1.593 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.648    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.973     1.784    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.291     1.493    
    SLICE_X131Y312       FDRE (Hold_fdre_C_D)         0.047     1.540    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.732     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y310       FDRE (Prop_fdre_C_Q)         0.118     1.614 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.669    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.978     1.789    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.293     1.496    
    SLICE_X132Y310       FDRE (Hold_fdre_C_D)         0.042     1.538    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.732     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y310       FDRE (Prop_fdre_C_Q)         0.118     1.614 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.710    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X133Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.978     1.789    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X133Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.282     1.507    
    SLICE_X133Y310       FDRE (Hold_fdre_C_D)         0.040     1.547    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.729     1.493    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y312       FDRE (Prop_fdre_C_Q)         0.100     1.593 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.136     1.729    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X131Y314       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.972     1.783    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X131Y314       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.278     1.505    
    SLICE_X131Y314       FDRE (Hold_fdre_C_D)         0.040     1.545    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.729     1.493    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y312       FDRE (Prop_fdre_C_Q)         0.091     1.584 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     1.690    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.973     1.784    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.291     1.493    
    SLICE_X131Y312       FDRE (Hold_fdre_C_D)         0.006     1.499    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.731     1.495    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X134Y314       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y314       FDRE (Prop_fdre_C_Q)         0.118     1.613 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     1.759    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X134Y314       LUT4 (Prop_lut4_I0_O)        0.028     1.787 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_i_1__4/O
                         net (fo=1, routed)           0.000     1.787    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_i_1__4_n_0
    SLICE_X134Y314       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.975     1.786    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X134Y314       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.291     1.495    
    SLICE_X134Y314       FDRE (Hold_fdre_C_D)         0.087     1.582    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.732     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y310       FDRE (Prop_fdre_C_Q)         0.107     1.603 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     1.708    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.978     1.789    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.293     1.496    
    SLICE_X132Y310       FDRE (Hold_fdre_C_D)         0.002     1.498    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.727     1.491    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y318       FDRE (Prop_fdre_C_Q)         0.118     1.609 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.115     1.724    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X132Y318       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.799 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.799    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__4_n_5
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.971     1.782    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/gt5_rxusrclk_in
    SLICE_X132Y318       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.291     1.491    
    SLICE_X132Y318       FDRE (Hold_fdre_C_D)         0.092     1.583    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.200%)  route 0.147ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.732     1.496    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y310       FDRE (Prop_fdre_C_Q)         0.107     1.603 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.147     1.750    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync5
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.978     1.789    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt5_rxusrclk_in
    SLICE_X132Y310       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                         clock pessimism             -0.293     1.496    
    SLICE_X132Y310       FDRE (Hold_fdre_C_D)         0.023     1.519    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns - GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.738     0.738    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.764 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.729     1.493    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y312       FDRE (Prop_fdre_C_Q)         0.100     1.593 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.180     1.773    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.781     0.781    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/GT5_RXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.811 r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/O
                         net (fo=30, routed)          0.973     1.784    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/gt5_rxusrclk_in
    SLICE_X131Y312       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.291     1.493    
    SLICE_X131Y312       FDRE (Hold_fdre_C_D)         0.047     1.540    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y21       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/rxoutclk_bufg5_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.500      11.750     SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X132Y310       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         6.250       5.850      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y318       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y318       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y319       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y318       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[8]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X132Y318       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/wait_bypass_count_reg[9]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X131Y314       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         6.250       5.900      SLICE_X131Y312       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
  To Clock:  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK
Min Period  n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         12.500      8.625      GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXUSRCLK2
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         12.500      10.076     GTXE2_CHANNEL_X0Y13  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/GTX_ROD_Link_i/gt5_GTX_ROD_Link_i/gtxe2_i/TXOUTCLK
Min Period  n/a     BUFG/I                   n/a            1.409         12.500      11.092     BUFGCTRL_X0Y27       GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/txoutclk_bufg5_i/I



---------------------------------------------------------------------------------------------------
From Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q2_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Q2_CLK0_GTREFCLK_PAD_P_IN }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y1  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common0_i/gtxe2_common_i/GTREFCLK0
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y2  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common1_i/gtxe2_common_i/GTREFCLK0
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y3  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/common2_i/gtxe2_common_i/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         5.000       3.592      IBUFDS_GTE2_X0Y4   GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.909ns (26.563%)  route 2.513ns (73.437%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 36.767 - 33.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.407     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y145        FDRE (Prop_fdre_C_Q)         0.204     4.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.952     5.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X92Y140        LUT4 (Prop_lut4_I1_O)        0.134     5.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.552     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X93Y141        LUT6 (Prop_lut6_I4_O)        0.136     6.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.576     7.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y144        LUT5 (Prop_lut5_I1_O)        0.051     7.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.433     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y146        LUT3 (Prop_lut3_I1_O)        0.136     7.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X97Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.275    36.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.535    37.302    
                         clock uncertainty           -0.035    37.267    
    SLICE_X97Y146        FDRE (Setup_fdre_C_D)        0.034    37.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.301    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 29.533    

Slack (MET) :             29.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.808ns (23.366%)  route 2.650ns (76.634%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.407     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y145        FDRE (Prop_fdre_C_Q)         0.204     4.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.952     5.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X92Y140        LUT4 (Prop_lut4_I1_O)        0.134     5.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.552     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X93Y141        LUT6 (Prop_lut6_I4_O)        0.136     6.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.791     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y145        LUT6 (Prop_lut6_I5_O)        0.043     7.406 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.355     7.761    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X95Y145        LUT6 (Prop_lut6_I5_O)        0.043     7.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X95Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.274    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.580    37.346    
                         clock uncertainty           -0.035    37.311    
    SLICE_X95Y145        FDRE (Setup_fdre_C_D)        0.033    37.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                 29.540    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.909ns (26.689%)  route 2.497ns (73.311%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.407     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y145        FDRE (Prop_fdre_C_Q)         0.204     4.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.952     5.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X92Y140        LUT4 (Prop_lut4_I1_O)        0.134     5.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.552     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X93Y141        LUT6 (Prop_lut6_I4_O)        0.136     6.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.576     7.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y144        LUT5 (Prop_lut5_I1_O)        0.051     7.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.416     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X95Y146        LUT3 (Prop_lut3_I1_O)        0.136     7.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X95Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.274    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.555    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X95Y146        FDRE (Setup_fdre_C_D)        0.033    37.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.319    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.395ns (12.999%)  route 2.644ns (87.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.536     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y133        LUT4 (Prop_lut4_I1_O)        0.043     6.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.432     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.043     6.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.535    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.304    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.395ns (12.999%)  route 2.644ns (87.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.536     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y133        LUT4 (Prop_lut4_I1_O)        0.043     6.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.432     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.043     6.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.535    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.304    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.395ns (12.999%)  route 2.644ns (87.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.536     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y133        LUT4 (Prop_lut4_I1_O)        0.043     6.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.432     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.043     6.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.535    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.304    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.395ns (12.999%)  route 2.644ns (87.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.536     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y133        LUT4 (Prop_lut4_I1_O)        0.043     6.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.432     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.043     6.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.535    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.304    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.395ns (12.999%)  route 2.644ns (87.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.536     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y133        LUT4 (Prop_lut4_I1_O)        0.043     6.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.432     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.043     6.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.535    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.304    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.395ns (12.999%)  route 2.644ns (87.001%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 36.758 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.768     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.536     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y133        LUT4 (Prop_lut4_I1_O)        0.043     6.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.432     6.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.043     6.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.266    36.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X88Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.535    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X88Y134        FDRE (Setup_fdre_C_R)       -0.304    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.568ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.909ns (26.689%)  route 2.497ns (73.311%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.407     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y145        FDRE (Prop_fdre_C_Q)         0.204     4.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.952     5.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X92Y140        LUT4 (Prop_lut4_I1_O)        0.134     5.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.552     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X93Y141        LUT6 (Prop_lut6_I4_O)        0.136     6.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.572 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.576     7.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y144        LUT5 (Prop_lut5_I1_O)        0.051     7.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.416     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X95Y146        LUT3 (Prop_lut3_I1_O)        0.136     7.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X95Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.274    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.555    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X95Y146        FDRE (Setup_fdre_C_D)        0.034    37.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.320    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 29.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.691%)  route 0.114ns (53.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X100Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y127       FDCE (Prop_fdce_C_Q)         0.100     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.809     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.455     2.159    
    SLICE_X98Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.310%)  route 0.103ns (50.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.103     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X98Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X98Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.472     2.140    
    SLICE_X98Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.489%)  route 0.106ns (51.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X96Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.106     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X98Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X98Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.472     2.140    
    SLICE_X98Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.979%)  route 0.113ns (53.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X100Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y127       FDCE (Prop_fdce_C_Q)         0.100     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.113     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.809     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.455     2.159    
    SLICE_X98Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.329%)  route 0.111ns (52.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X100Y128       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y128       FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.111     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X98Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.810     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.455     2.160    
    SLICE_X98Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.536%)  route 0.110ns (52.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X100Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y127       FDCE (Prop_fdce_C_Q)         0.100     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.110     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.809     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.455     2.159    
    SLICE_X98Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.920%)  route 0.104ns (51.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.104     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X98Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X98Y126        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.472     2.140    
    SLICE_X98Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.548     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y150        FDRE (Prop_fdre_C_Q)         0.100     2.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.054     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X90Y150        LUT2 (Prop_lut2_I1_O)        0.028     2.267 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.000     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X90Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -0.455     2.097    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.087     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.932%)  route 0.150ns (60.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X100Y127       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y127       FDCE (Prop_fdce_C_Q)         0.100     2.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.150     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.809     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X98Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.455     2.159    
    SLICE_X98Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.147%)  route 0.162ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X100Y128       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y128       FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.162     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X98Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.810     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X98Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.455     2.160    
    SLICE_X98Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y134  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y153  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X96Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X96Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y126  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y128  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethernet_refclk_in_p
  To Clock:  ethernet_refclk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        1.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[50]/S
                            (rising edge-triggered cell FDSE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.266ns (5.936%)  route 4.215ns (94.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 10.063 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.147     7.999    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/reset
    SLICE_X116Y148       LUT6 (Prop_lut6_I5_O)        0.043     8.042 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1/O
                         net (fo=16, routed)          1.068     9.110    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0
    SLICE_X123Y144       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[50]/S
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.333    10.063    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X123Y144       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[50]/C
                         clock pessimism              1.013    11.076    
                         clock uncertainty           -0.035    11.041    
    SLICE_X123Y144       FDSE (Setup_fdse_C_S)       -0.304    10.737    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.223ns (5.283%)  route 3.998ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 9.845 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.998     8.850    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_reset
    SLICE_X113Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.115     9.845    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X113Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/C
                         clock pessimism              1.086    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X113Y155       FDRE (Setup_fdre_C_R)       -0.304    10.592    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.223ns (5.283%)  route 3.998ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 9.845 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.998     8.850    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_reset
    SLICE_X113Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.115     9.845    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X113Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/C
                         clock pessimism              1.086    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X113Y155       FDRE (Setup_fdre_C_R)       -0.304    10.592    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.223ns (5.283%)  route 3.998ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 9.845 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.998     8.850    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_reset
    SLICE_X113Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.115     9.845    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X113Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/C
                         clock pessimism              1.086    10.931    
                         clock uncertainty           -0.035    10.896    
    SLICE_X113Y155       FDRE (Setup_fdre_C_R)       -0.304    10.592    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 9.844 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.991     8.843    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_reset
    SLICE_X111Y153       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.114     9.844    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X111Y153       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]/C
                         clock pessimism              1.086    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X111Y153       FDRE (Setup_fdre_C_R)       -0.304    10.591    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.223ns (5.292%)  route 3.991ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 9.844 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.991     8.843    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_reset
    SLICE_X111Y153       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.114     9.844    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X111Y153       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]/C
                         clock pessimism              1.086    10.930    
                         clock uncertainty           -0.035    10.895    
    SLICE_X111Y153       FDRE (Setup_fdre_C_R)       -0.304    10.591    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.266ns (6.211%)  route 4.017ns (93.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 10.016 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.147     7.999    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/reset
    SLICE_X116Y148       LUT6 (Prop_lut6_I5_O)        0.043     8.042 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1/O
                         net (fo=16, routed)          0.870     8.911    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0
    SLICE_X119Y145       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.286    10.016    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X119Y145       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]/C
                         clock pessimism              1.013    11.029    
                         clock uncertainty           -0.035    10.994    
    SLICE_X119Y145       FDSE (Setup_fdse_C_S)       -0.304    10.690    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[5]
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[42]/S
                            (rising edge-triggered cell FDSE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.266ns (6.211%)  route 4.017ns (93.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 10.016 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.147     7.999    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/reset
    SLICE_X116Y148       LUT6 (Prop_lut6_I5_O)        0.043     8.042 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1/O
                         net (fo=16, routed)          0.870     8.911    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0
    SLICE_X119Y145       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[42]/S
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.286    10.016    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X119Y145       FDSE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[42]/C
                         clock pessimism              1.013    11.029    
                         clock uncertainty           -0.035    10.994    
    SLICE_X119Y145       FDSE (Setup_fdse_C_S)       -0.304    10.690    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.266ns (6.224%)  route 4.007ns (93.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 10.064 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.151     8.003    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/reset
    SLICE_X116Y148       LUT6 (Prop_lut6_I5_O)        0.043     8.046 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1/O
                         net (fo=18, routed)          0.856     8.902    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0
    SLICE_X124Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.334    10.064    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X124Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[38]/C
                         clock pessimism              1.013    11.077    
                         clock uncertainty           -0.035    11.042    
    SLICE_X124Y148       FDRE (Setup_fdre_C_R)       -0.304    10.738    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.266ns (6.224%)  route 4.007ns (93.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 10.064 - 6.400 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    1.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.298     4.628    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X135Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y158       FDRE (Prop_fdre_C_Q)         0.223     4.851 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=156, routed)         3.151     8.003    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/reset
    SLICE_X116Y148       LUT6 (Prop_lut6_I5_O)        0.043     8.046 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1/O
                         net (fo=18, routed)          0.856     8.902    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0
    SLICE_X124Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.334    10.064    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/coreclk
    SLICE_X124Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[47]/C
                         clock pessimism              1.013    11.077    
                         clock uncertainty           -0.035    11.042    
    SLICE_X124Y148       FDRE (Setup_fdre_C_R)       -0.304    10.738    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  1.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.589     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X91Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDRE (Prop_fdre_C_Q)         0.100     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.096     1.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X90Y121        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.806     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y121        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.538     1.411    
    SLICE_X90Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.445%)  route 0.102ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.591     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X93Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDRE (Prop_fdre_C_Q)         0.100     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.102     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X90Y121        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.806     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y121        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.520     1.429    
    SLICE_X90Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][104]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.634     1.445    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X122Y113       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y113       FDRE (Prop_fdre_C_Q)         0.118     1.563 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][104]/Q
                         net (fo=1, routed)           0.150     1.714    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[13]
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.883     2.026    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y22         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.538     1.488    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.643    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.100ns (18.132%)  route 0.452ns (81.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.608     1.419    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X105Y105       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.100     1.519 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=11, routed)          0.452     1.971    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[0]
    RAMB36_X3Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.931     2.074    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.360     1.714    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.897    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.226%)  route 0.135ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.637     1.448    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X122Y107       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y107       FDRE (Prop_fdre_C_Q)         0.107     1.555 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][78]/Q
                         net (fo=1, routed)           0.135     1.690    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X4Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.887     2.030    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.538     1.492    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.119     1.611    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][142]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.044%)  route 0.136ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.661     1.472    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X104Y99        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.107     1.579 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][142]/Q
                         net (fo=1, routed)           0.136     1.715    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[15]
    RAMB36_X3Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.931     2.074    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.558     1.516    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.119     1.635    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.736%)  route 0.138ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.637     1.448    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X122Y107       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y107       FDRE (Prop_fdre_C_Q)         0.107     1.555 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][76]/Q
                         net (fo=1, routed)           0.138     1.693    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[4]
    RAMB36_X4Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.887     2.030    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.538     1.492    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119     1.611    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.870%)  route 0.137ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.638     1.449    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X122Y103       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y103       FDRE (Prop_fdre_C_Q)         0.107     1.556 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=1, routed)           0.137     1.693    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[3]
    RAMB36_X4Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.888     2.031    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.538     1.493    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.117     1.610    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.845%)  route 0.164ns (58.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.638     1.449    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X122Y103       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y103       FDRE (Prop_fdre_C_Q)         0.118     1.567 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=1, routed)           0.164     1.731    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[1]
    RAMB36_X4Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.888     2.031    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X4Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.538     1.493    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.648    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/shift_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.608     1.419    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_clk
    SLICE_X105Y143       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/shift_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y143       FDRE (Prop_fdre_C_Q)         0.100     1.519 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/shift_data_reg[9]/Q
                         net (fo=1, routed)           0.055     1.574    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/shift_data_reg_n_0_[9]
    SLICE_X104Y143       LUT5 (Prop_lut5_I3_O)        0.028     1.602 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.602    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/p_24_out[9]
    SLICE_X104Y143       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.828     1.971    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_clk
    SLICE_X104Y143       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_data_reg[9]/C
                         clock pessimism             -0.541     1.430    
    SLICE_X104Y143       FDRE (Hold_fdre_C_D)         0.087     1.517    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_fsm/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethernet_refclk_in_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ethernet_refclk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X4Y19    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.400       4.305      RAMB36_X4Y19    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y19    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y19    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X5Y21    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.400       4.305      RAMB36_X5Y21    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y22    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.400       4.305      RAMB36_X3Y22    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X4Y21    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.400       4.305      RAMB36_X4Y21    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y143  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y142  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y142  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.200       2.432      SLICE_X142Y122  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X148Y117  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X148Y117  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.943ns  (logic 0.223ns (5.656%)  route 3.720ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.720    26.734    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X142Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X142Y296       FDRE (Setup_fdre_C_R)       -0.281    27.006    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.006    
                         arrival time                         -26.734    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.943ns  (logic 0.223ns (5.656%)  route 3.720ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.720    26.734    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X142Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X142Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X142Y296       FDRE (Setup_fdre_C_R)       -0.281    27.006    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.006    
                         arrival time                         -26.734    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/QPLL_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.893ns  (logic 0.223ns (5.729%)  route 3.670ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.670    26.684    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X143Y297       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/QPLL_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X143Y297       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/QPLL_RESET_reg/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X143Y297       FDRE (Setup_fdre_C_R)       -0.304    26.983    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/QPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         26.983    
                         arrival time                         -26.684    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/gttxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.893ns  (logic 0.223ns (5.729%)  route 3.670ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.670    26.684    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X143Y297       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/gttxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X143Y297       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/gttxreset_i_reg/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X143Y297       FDRE (Setup_fdre_C_R)       -0.304    26.983    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/gttxreset_i_reg
  -------------------------------------------------------------------
                         required time                         26.983    
                         arrival time                         -26.684    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.882ns  (logic 0.223ns (5.744%)  route 3.659ns (94.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.659    26.673    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X140Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X140Y296       FDRE (Setup_fdre_C_R)       -0.304    26.983    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.983    
                         arrival time                         -26.673    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.882ns  (logic 0.223ns (5.744%)  route 3.659ns (94.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.659    26.673    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X140Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X140Y296       FDRE (Setup_fdre_C_R)       -0.304    26.983    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         26.983    
                         arrival time                         -26.673    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/reset_time_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.880ns  (logic 0.223ns (5.747%)  route 3.657ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 28.338 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.657    26.671    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X141Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/reset_time_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.281    28.338    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X141Y296       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.854    27.484    
                         clock uncertainty           -0.196    27.287    
    SLICE_X141Y296       FDRE (Setup_fdre_C_R)       -0.304    26.983    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         26.983    
                         arrival time                         -26.671    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXDFEAGCHOLD_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.032ns  (logic 0.223ns (5.531%)  route 3.809ns (94.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.809    26.823    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/soft_reset_rx_in
    SLICE_X142Y303       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXDFEAGCHOLD_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X142Y303       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXDFEAGCHOLD_reg/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X142Y303       FDRE (Setup_fdre_C_R)       -0.281    27.136    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXDFEAGCHOLD_reg
  -------------------------------------------------------------------
                         required time                         27.136    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.032ns  (logic 0.223ns (5.531%)  route 3.809ns (94.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.809    26.823    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/soft_reset_rx_in
    SLICE_X142Y303       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X142Y303       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X142Y303       FDRE (Setup_fdre_C_R)       -0.281    27.136    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         27.136    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/adapt_count_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.032ns  (logic 0.223ns (5.531%)  route 3.809ns (94.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.809    26.823    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/soft_reset_rx_in
    SLICE_X142Y303       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/adapt_count_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X142Y303       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/adapt_count_reset_reg/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X142Y303       FDSE (Setup_fdse_C_S)       -0.281    27.136    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/adapt_count_reset_reg
  -------------------------------------------------------------------
                         required time                         27.136    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.100ns (7.754%)  route 1.190ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.190     0.782    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X139Y198       FDRE (Hold_fdre_C_R)        -0.014    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.100ns (7.754%)  route 1.190ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.190     0.782    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X139Y198       FDRE (Hold_fdre_C_R)        -0.014    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.100ns (7.754%)  route 1.190ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.190     0.782    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X139Y198       FDRE (Hold_fdre_C_R)        -0.014    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.100ns (7.537%)  route 1.227ns (92.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.227     0.820    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X138Y197       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y197       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X138Y197       FDRE (Hold_fdre_C_R)         0.006    -0.078    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.100ns (7.424%)  route 1.247ns (92.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.247     0.840    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X141Y197       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X141Y197       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X141Y197       FDRE (Hold_fdre_C_R)        -0.014    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.100ns (7.192%)  route 1.291ns (92.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.291     0.883    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X140Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y198       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X140Y198       FDRE (Hold_fdre_C_R)        -0.014    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.100ns (6.955%)  route 1.338ns (93.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.338     0.931    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X140Y199       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.793    -0.594    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y199       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.314    -0.280    
                         clock uncertainty            0.196    -0.084    
    SLICE_X140Y199       FDSE (Hold_fdse_C_S)        -0.014    -0.098    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/adapt_count_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.100ns (6.498%)  route 1.439ns (93.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.439     1.032    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X141Y200       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/adapt_count_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.784    -0.603    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X141Y200       FDSE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/adapt_count_reset_reg/C
                         clock pessimism              0.314    -0.289    
                         clock uncertainty            0.196    -0.093    
    SLICE_X141Y200       FDSE (Hold_fdse_C_S)        -0.014    -0.107    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/adapt_count_reset_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.100ns (6.489%)  route 1.441ns (93.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.441     1.034    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X140Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.784    -0.603    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.314    -0.289    
                         clock uncertainty            0.196    -0.093    
    SLICE_X140Y200       FDRE (Hold_fdre_C_R)        -0.014    -0.107    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.100ns (6.489%)  route 1.441ns (93.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.441     1.034    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X140Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.784    -0.603    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X140Y200       FDRE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.314    -0.289    
                         clock uncertainty            0.196    -0.093    
    SLICE_X140Y200       FDRE (Hold_fdre_C_R)        -0.014    -0.107    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  1.141    





---------------------------------------------------------------------------------------------------
From Clock:  ethernet_refclk_in_p
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.236ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.845ns  (logic 0.223ns (26.392%)  route 0.622ns (73.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y142                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]/C
    SLICE_X150Y142       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]/Q
                         net (fo=1, routed)           0.622     0.845    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[18]
    SLICE_X150Y147       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X150Y147       FDRE (Setup_fdre_C_D)       -0.019     3.081    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.817ns  (logic 0.223ns (27.305%)  route 0.594ns (72.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]/C
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.594     0.817    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[15]
    SLICE_X141Y151       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X141Y151       FDRE (Setup_fdre_C_D)       -0.010     3.090    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[15]
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.665ns  (logic 0.204ns (30.667%)  route 0.461ns (69.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y144                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]/C
    SLICE_X151Y144       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]/Q
                         net (fo=1, routed)           0.461     0.665    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[24]
    SLICE_X149Y146       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X149Y146       FDRE (Setup_fdre_C_D)       -0.102     2.998    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.721ns  (logic 0.223ns (30.909%)  route 0.498ns (69.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y144                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]/C
    SLICE_X149Y144       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[23]/Q
                         net (fo=1, routed)           0.498     0.721    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[23]
    SLICE_X149Y146       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X149Y146       FDRE (Setup_fdre_C_D)       -0.019     3.081    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[23]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.715ns  (logic 0.259ns (36.205%)  route 0.456ns (63.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y147                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[0]/C
    SLICE_X142Y147       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[0]/Q
                         net (fo=1, routed)           0.456     0.715    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[0]
    SLICE_X149Y147       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X149Y147       FDRE (Setup_fdre_C_D)       -0.022     3.078    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.078    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.706ns  (logic 0.223ns (31.600%)  route 0.483ns (68.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]/C
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[13]/Q
                         net (fo=1, routed)           0.483     0.706    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[13]
    SLICE_X141Y151       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X141Y151       FDRE (Setup_fdre_C_D)       -0.019     3.081    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[13]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.672ns  (logic 0.223ns (33.164%)  route 0.449ns (66.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y144                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]/C
    SLICE_X149Y144       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]/Q
                         net (fo=1, routed)           0.449     0.672    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[22]
    SLICE_X149Y147       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X149Y147       FDRE (Setup_fdre_C_D)       -0.031     3.069    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[22]
  -------------------------------------------------------------------
                         required time                          3.069    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.636ns  (logic 0.259ns (40.700%)  route 0.377ns (59.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y145                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]/C
    SLICE_X148Y145       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]/Q
                         net (fo=1, routed)           0.377     0.636    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[20]
    SLICE_X149Y146       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X149Y146       FDRE (Setup_fdre_C_D)       -0.031     3.069    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]
  -------------------------------------------------------------------
                         required time                          3.069    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.658ns  (logic 0.259ns (39.357%)  route 0.399ns (60.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y146                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]/C
    SLICE_X148Y146       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[16]/Q
                         net (fo=1, routed)           0.399     0.658    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[16]
    SLICE_X150Y147       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X150Y147       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[16]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.818%)  route 0.417ns (65.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y147                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]/C
    SLICE_X140Y147       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[14]/Q
                         net (fo=1, routed)           0.417     0.640    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[14]
    SLICE_X141Y151       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X141Y151       FDRE (Setup_fdre_C_D)       -0.019     3.081    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[14]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  2.441    





---------------------------------------------------------------------------------------------------
From Clock:  ethernet_refclk_in_p
  To Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.130ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.991ns  (logic 0.223ns (22.505%)  route 0.768ns (77.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/Q
                         net (fo=126, routed)         0.768     0.991    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d
    SLICE_X136Y152       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X136Y152       FDRE (Setup_fdre_C_D)        0.021     3.121    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.853ns  (logic 0.223ns (26.148%)  route 0.630ns (73.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/Q
                         net (fo=22, routed)          0.630     0.853    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d
    SLICE_X136Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X136Y155       FDRE (Setup_fdre_C_D)        0.021     3.121    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.811ns  (logic 0.259ns (31.936%)  route 0.552ns (68.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
    SLICE_X134Y149       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/Q
                         net (fo=3, routed)           0.552     0.811    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d
    SLICE_X137Y155       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X137Y155       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.607ns  (logic 0.223ns (36.760%)  route 0.384ns (63.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y155                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
    SLICE_X140Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/Q
                         net (fo=1, routed)           0.384     0.607    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/in0
    SLICE_X139Y158       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X139Y158       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.434ns  (logic 0.236ns (54.382%)  route 0.198ns (45.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y155                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
    SLICE_X138Y155       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/Q
                         net (fo=1, routed)           0.198     0.434    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d
    SLICE_X136Y156       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X136Y156       FDRE (Setup_fdre_C_D)       -0.059     3.041    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.041    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.818ns  (logic 0.223ns (27.257%)  route 0.595ns (72.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[7]/C
    SLICE_X140Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[7]/Q
                         net (fo=2, routed)           0.595     0.818    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst/d
    SLICE_X138Y154       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X138Y154       FDRE (Setup_fdre_C_D)        0.026     6.426    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.786ns  (logic 0.223ns (28.381%)  route 0.563ns (71.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/C
    SLICE_X137Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/Q
                         net (fo=2, routed)           0.563     0.786    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d
    SLICE_X134Y152       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X134Y152       FDRE (Setup_fdre_C_D)        0.022     6.422    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.718ns  (logic 0.223ns (31.079%)  route 0.495ns (68.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/C
    SLICE_X137Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/Q
                         net (fo=2, routed)           0.495     0.718    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d
    SLICE_X135Y153       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X135Y153       FDRE (Setup_fdre_C_D)       -0.009     6.391    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.702ns  (logic 0.223ns (31.746%)  route 0.479ns (68.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[4]/C
    SLICE_X140Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[4]/Q
                         net (fo=2, routed)           0.479     0.702    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d
    SLICE_X141Y150       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X141Y150       FDRE (Setup_fdre_C_D)       -0.009     6.391    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.674ns  (logic 0.223ns (33.072%)  route 0.451ns (66.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/C
    SLICE_X137Y149       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/Q
                         net (fo=2, routed)           0.451     0.674    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d
    SLICE_X137Y152       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X137Y152       FDRE (Setup_fdre_C_D)       -0.009     6.391    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  5.717    





---------------------------------------------------------------------------------------------------
From Clock:  ethernet_refclk_in_p
  To Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :          250  Failing Endpoints,  Worst Slack       -3.796ns,  Total Violation     -840.082ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X112Y125       FDRE (Setup_fdre_C_CE)      -0.201  2965.311    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                       2965.310    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[1]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X112Y125       FDRE (Setup_fdre_C_CE)      -0.201  2965.311    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                       2965.310    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[2]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X112Y125       FDRE (Setup_fdre_C_CE)      -0.201  2965.311    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                       2965.310    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[3]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X112Y125       FDRE (Setup_fdre_C_CE)      -0.201  2965.311    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                       2965.310    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[7]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X112Y125       FDRE (Setup_fdre_C_CE)      -0.201  2965.311    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                       2965.310    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X112Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[8]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X112Y125       FDRE (Setup_fdre_C_CE)      -0.201  2965.311    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                       2965.310    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.795ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 2965.548 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X115Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.271  2965.548    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X115Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[4]/C
                         clock pessimism              0.000  2965.548    
                         clock uncertainty           -0.035  2965.512    
    SLICE_X115Y126       FDRE (Setup_fdre_C_CE)      -0.201  2965.312    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                       2965.311    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.795    

Slack (VIOLATED) :        -3.795ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.173ns  (logic 0.309ns (26.345%)  route 0.864ns (73.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 2965.548 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.202  2969.107    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X115Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.271  2965.548    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X115Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[5]/C
                         clock pessimism              0.000  2965.548    
                         clock uncertainty           -0.035  2965.512    
    SLICE_X115Y126       FDRE (Setup_fdre_C_CE)      -0.201  2965.312    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                       2965.311    
                         arrival time                       -2969.106    
  -------------------------------------------------------------------
                         slack                                 -3.795    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.178ns  (logic 0.309ns (26.227%)  route 0.869ns (73.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.207  2969.112    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[6]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X110Y126       FDRE (Setup_fdre_C_CE)      -0.178  2965.333    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                       2965.333    
                         arrival time                       -2969.112    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.165ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - ethernet_refclk_in_p rise@2963.200ns)
  Data Path Delay:        1.178ns  (logic 0.309ns (26.227%)  route 0.869ns (73.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 2965.547 - 2963.365 ) 
    Source Clock Delay      (SCD):    4.733ns = ( 2967.934 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                   2963.200  2963.200 r  
    R8                                                0.000  2963.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882  2966.438    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093  2966.531 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.403  2967.934    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.223  2968.157 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tvalid_int_reg/Q
                         net (fo=15, routed)          0.396  2968.553    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/m_axis_rx_tvalid
    SLICE_X112Y126       LUT4 (Prop_lut4_I3_O)        0.043  2968.596 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/ignore_frame_i_2_comp/O
                         net (fo=1, routed)           0.266  2968.862    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/sof_repN
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.043  2968.905 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_comp_1/O
                         net (fo=10, routed)          0.207  2969.112    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2963.365 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829  2964.194    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  2964.277 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.270  2965.547    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[9]/C
                         clock pessimism              0.000  2965.547    
                         clock uncertainty           -0.035  2965.511    
    SLICE_X110Y126       FDRE (Setup_fdre_C_CE)      -0.178  2965.333    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                       2965.333    
                         arrival time                       -2969.112    
  -------------------------------------------------------------------
                         slack                                 -3.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X111Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.100     1.512 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.568    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[10]
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.819     1.230    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[10]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.265    
    SLICE_X110Y130       FDRE (Hold_fdre_C_D)         0.059     1.324    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.030%)  route 0.054ns (34.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.100     1.512 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[1]/Q
                         net (fo=1, routed)           0.054     1.566    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[1]
    SLICE_X113Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.819     1.230    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X113Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[1]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.265    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.033     1.298    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.176%)  route 0.055ns (37.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X112Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.091     1.503 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[30]/Q
                         net (fo=1, routed)           0.055     1.559    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[30]
    SLICE_X113Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.819     1.230    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X113Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[30]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.265    
    SLICE_X113Y129       FDRE (Hold_fdre_C_D)         0.013     1.278    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X111Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.091     1.503 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[4]/Q
                         net (fo=1, routed)           0.054     1.557    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[4]
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.819     1.230    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[4]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.265    
    SLICE_X110Y130       FDRE (Hold_fdre_C_D)         0.009     1.274    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.600     1.411    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X115Y128       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDRE (Prop_fdre_C_Q)         0.091     1.502 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.054     1.556    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[7]
    SLICE_X114Y128       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.818     1.229    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X114Y128       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[7]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.035     1.264    
    SLICE_X114Y128       FDRE (Hold_fdre_C_D)         0.009     1.273    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.365%)  route 0.095ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X115Y129       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y129       FDRE (Prop_fdre_C_Q)         0.100     1.512 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.095     1.607    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[3]
    SLICE_X114Y128       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.818     1.229    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X114Y128       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[3]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.035     1.264    
    SLICE_X114Y128       FDRE (Hold_fdre_C_D)         0.059     1.323    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.599     1.410    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X115Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDRE (Prop_fdre_C_Q)         0.091     1.501 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[38]/Q
                         net (fo=1, routed)           0.054     1.555    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[38]
    SLICE_X114Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.817     1.228    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X114Y127       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[38]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.035     1.263    
    SLICE_X114Y127       FDRE (Hold_fdre_C_D)         0.007     1.270    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X111Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.091     1.503 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[46]/Q
                         net (fo=1, routed)           0.054     1.557    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[46]
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.819     1.230    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[46]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.265    
    SLICE_X110Y130       FDRE (Hold_fdre_C_D)         0.007     1.272    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.601     1.412    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X111Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.091     1.503 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[33]/Q
                         net (fo=1, routed)           0.054     1.557    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[33]
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.819     1.230    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y130       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[33]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.035     1.265    
    SLICE_X110Y130       FDRE (Hold_fdre_C_D)         0.006     1.271    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.596     1.407    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_clk
    SLICE_X111Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.091     1.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/rx/rx_user/rx_axis_tdata_reg[13]/Q
                         net (fo=1, routed)           0.054     1.552    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/D[13]
    SLICE_X110Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.813     1.224    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/CLK
    SLICE_X110Y125       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[13]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.035     1.259    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.006     1.265    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_data_pipe_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  ethernet_refclk_in_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.981%)  route 0.363ns (64.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X97Y128        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.363     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X99Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X99Y128        FDCE (Setup_fdce_C_D)       -0.091     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.309    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.278%)  route 0.375ns (62.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X97Y128        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X99Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X99Y128        FDCE (Setup_fdce_C_D)       -0.009     6.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.502ns  (logic 0.236ns (46.978%)  route 0.266ns (53.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X98Y129        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.266     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X99Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X99Y130        FDCE (Setup_fdce_C_D)       -0.090     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.064%)  route 0.293ns (58.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)       -0.091     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.309    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.573ns  (logic 0.223ns (38.917%)  route 0.350ns (61.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.350     0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)       -0.009     6.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.571ns  (logic 0.223ns (39.061%)  route 0.348ns (60.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X96Y129        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.348     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X97Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X97Y130        FDCE (Setup_fdce_C_D)       -0.007     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.393    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.185%)  route 0.282ns (55.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.282     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X85Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X85Y118        FDCE (Setup_fdce_C_D)       -0.009     6.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.055%)  route 0.272ns (54.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y117        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.272     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X86Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X86Y117        FDCE (Setup_fdce_C_D)        0.021     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  5.926    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  ethernet_refclk_in_p

Setup :            1  Failing Endpoint ,  Worst Slack       -3.536ns,  Total Violation       -3.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.200ns  (ethernet_refclk_in_p rise@275.200ns - clk_out1_clk_wiz_0 rise@275.000ns)
  Data Path Delay:        5.574ns  (logic 0.159ns (2.853%)  route 5.415ns (97.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 276.638 - 275.200 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 274.466 - 275.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    275.000   275.000 r  
    T26                                               0.000   275.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   275.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474   275.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   276.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270   272.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826   273.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   273.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853   274.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124   274.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         5.415   280.005    PowerOnReset_inst/reset
    SLICE_X125Y126       LUT1 (Prop_lut1_I0_O)        0.035   280.040 r  PowerOnReset_inst/ethernet_core_i_i_1/O
                         net (fo=1, routed)           0.000   280.040    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/lopt
    SLICE_X125Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    275.200   275.200 r  
    R8                                                0.000   275.200 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   275.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   275.200 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   275.200    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441   275.641 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344   275.986    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   276.012 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.627   276.639    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg1_reg_0
    SLICE_X125Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/C
                         clock pessimism              0.000   276.639    
                         clock uncertainty           -0.166   276.472    
    SLICE_X125Y126       FDRE (Setup_fdre_C_D)        0.031   276.503    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg
  -------------------------------------------------------------------
                         required time                        276.503    
                         arrival time                        -280.040    
  -------------------------------------------------------------------
                         slack                                 -3.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.214ns (2.989%)  route 6.946ns (97.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         6.946     5.508    PowerOnReset_inst/reset
    SLICE_X125Y126       LUT1 (Prop_lut1_I0_O)        0.036     5.544 r  PowerOnReset_inst/ethernet_core_i_i_1/O
                         net (fo=1, routed)           0.000     5.544    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/lopt
    SLICE_X125Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.451     4.781    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg1_reg_0
    SLICE_X125Y126       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.166     4.948    
    SLICE_X125Y126       FDRE (Hold_fdre_C_D)         0.153     5.101    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/control_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.101    
                         arrival time                           5.544    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  ethernet_refclk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        2.445ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.624ns  (logic 0.223ns (35.749%)  route 0.401ns (64.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[15]/C
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.401     0.624    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[15]
    SLICE_X145Y149       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X145Y149       FDRE (Setup_fdre_C_D)       -0.031     3.069    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[15]
  -------------------------------------------------------------------
                         required time                          3.069    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.521ns  (logic 0.236ns (45.280%)  route 0.285ns (54.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/Q
                         net (fo=1, routed)           0.285     0.521    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[4]
    SLICE_X147Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X147Y148       FDRE (Setup_fdre_C_D)       -0.102     2.998    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.527ns  (logic 0.236ns (44.795%)  route 0.291ns (55.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/Q
                         net (fo=1, routed)           0.291     0.527    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[3]
    SLICE_X148Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X148Y148       FDRE (Setup_fdre_C_D)       -0.076     3.024    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          3.024    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.730%)  route 0.297ns (59.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[8]/C
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[8]/Q
                         net (fo=1, routed)           0.297     0.501    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[8]
    SLICE_X145Y149       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X145Y149       FDRE (Setup_fdre_C_D)       -0.099     3.001    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          3.001    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.568ns  (logic 0.223ns (39.283%)  route 0.345ns (60.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/C
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[11]/Q
                         net (fo=1, routed)           0.345     0.568    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[11]
    SLICE_X147Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X147Y148       FDRE (Setup_fdre_C_D)       -0.022     3.078    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[11]
  -------------------------------------------------------------------
                         required time                          3.078    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.276%)  route 0.274ns (53.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/Q
                         net (fo=1, routed)           0.274     0.510    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[7]
    SLICE_X148Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X148Y148       FDRE (Setup_fdre_C_D)       -0.072     3.028    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.617%)  route 0.286ns (58.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/Q
                         net (fo=1, routed)           0.286     0.490    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[9]
    SLICE_X145Y149       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X145Y149       FDRE (Setup_fdre_C_D)       -0.091     3.009    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.811%)  route 0.367ns (62.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
    SLICE_X150Y149       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/Q
                         net (fo=1, routed)           0.367     0.590    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[10]
    SLICE_X148Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X148Y148       FDRE (Setup_fdre_C_D)        0.022     3.122    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          3.122    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.542ns  (logic 0.259ns (47.821%)  route 0.283ns (52.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/Q
                         net (fo=1, routed)           0.283     0.542    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[1]
    SLICE_X148Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X148Y148       FDRE (Setup_fdre_C_D)        0.000     3.100    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.100    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.425ns  (logic 0.236ns (55.465%)  route 0.189ns (44.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/C
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[6]/Q
                         net (fo=1, routed)           0.189     0.425    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[6]
    SLICE_X147Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X147Y148       FDRE (Setup_fdre_C_D)       -0.100     3.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  2.575    





---------------------------------------------------------------------------------------------------
From Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  To Clock:  ethernet_refclk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        2.478ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.613ns  (logic 0.223ns (36.402%)  route 0.390ns (63.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.390     0.613    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[2]
    SLICE_X113Y149       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.508%)  route 0.356ns (61.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X112Y150       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.356     0.579    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[0]
    SLICE_X113Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X113Y148       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.960%)  route 0.380ns (63.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.380     0.603    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X114Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X114Y148       FDRE (Setup_fdre_C_D)        0.021     3.121    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.473%)  route 0.278ns (55.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y151                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X115Y151       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.278     0.501    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X113Y149       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.426ns  (logic 0.223ns (52.393%)  route 0.203ns (47.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.203     0.426    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X113Y148       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X113Y148       FDRE (Setup_fdre_C_D)       -0.009     3.091    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  2.665    





---------------------------------------------------------------------------------------------------
From Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  ethernet_refclk_in_p

Setup :          458  Failing Endpoints,  Worst Slack       -3.436ns,  Total Violation    -1323.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.270ns  (logic 0.345ns (8.079%)  route 3.925ns (91.921%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 106.067 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.792   109.290    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X138Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.337   106.067    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X138Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[3]/C
                         clock pessimism              0.000   106.067    
                         clock uncertainty           -0.035   106.032    
    SLICE_X138Y108       FDRE (Setup_fdre_C_CE)      -0.178   105.854    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[3]
  -------------------------------------------------------------------
                         required time                        105.854    
                         arrival time                        -109.290    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.270ns  (logic 0.345ns (8.079%)  route 3.925ns (91.921%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 106.067 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.792   109.290    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X138Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.337   106.067    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X138Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[8]/C
                         clock pessimism              0.000   106.067    
                         clock uncertainty           -0.035   106.032    
    SLICE_X138Y108       FDRE (Setup_fdre_C_CE)      -0.178   105.854    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[8]
  -------------------------------------------------------------------
                         required time                        105.854    
                         arrival time                        -109.290    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.270ns  (logic 0.345ns (8.079%)  route 3.925ns (91.921%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 106.067 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.792   109.290    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X138Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.337   106.067    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X138Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]/C
                         clock pessimism              0.000   106.067    
                         clock uncertainty           -0.035   106.032    
    SLICE_X138Y108       FDRE (Setup_fdre_C_CE)      -0.178   105.854    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]
  -------------------------------------------------------------------
                         required time                        105.854    
                         arrival time                        -109.290    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.271ns  (logic 0.345ns (8.078%)  route 3.926ns (91.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 106.068 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.793   109.291    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X136Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.338   106.068    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X136Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]/C
                         clock pessimism              0.000   106.068    
                         clock uncertainty           -0.035   106.033    
    SLICE_X136Y107       FDRE (Setup_fdre_C_CE)      -0.178   105.855    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[2]
  -------------------------------------------------------------------
                         required time                        105.855    
                         arrival time                        -109.291    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.271ns  (logic 0.345ns (8.078%)  route 3.926ns (91.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 106.068 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.793   109.291    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X136Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.338   106.068    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X136Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[4]/C
                         clock pessimism              0.000   106.068    
                         clock uncertainty           -0.035   106.033    
    SLICE_X136Y107       FDRE (Setup_fdre_C_CE)      -0.178   105.855    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[4]
  -------------------------------------------------------------------
                         required time                        105.855    
                         arrival time                        -109.291    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.271ns  (logic 0.345ns (8.078%)  route 3.926ns (91.922%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 106.068 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.793   109.291    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X136Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.338   106.068    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X136Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[5]/C
                         clock pessimism              0.000   106.068    
                         clock uncertainty           -0.035   106.033    
    SLICE_X136Y107       FDRE (Setup_fdre_C_CE)      -0.178   105.855    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[5]
  -------------------------------------------------------------------
                         required time                        105.855    
                         arrival time                        -109.291    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.430ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.264ns  (logic 0.345ns (8.091%)  route 3.919ns (91.909%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 106.067 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.786   109.284    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X136Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.337   106.067    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X136Y108       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[7]/C
                         clock pessimism              0.000   106.067    
                         clock uncertainty           -0.035   106.032    
    SLICE_X136Y108       FDRE (Setup_fdre_C_CE)      -0.178   105.854    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[7]
  -------------------------------------------------------------------
                         required time                        105.854    
                         arrival time                        -109.284    
  -------------------------------------------------------------------
                         slack                                 -3.430    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.234ns  (logic 0.345ns (8.149%)  route 3.889ns (91.851%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 106.068 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.756   109.254    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[9]_0
    SLICE_X139Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.338   106.068    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X139Y107       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[6]/C
                         clock pessimism              0.000   106.068    
                         clock uncertainty           -0.035   106.033    
    SLICE_X139Y107       FDRE (Setup_fdre_C_CE)      -0.201   105.832    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[6]
  -------------------------------------------------------------------
                         required time                        105.832    
                         arrival time                        -109.254    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.383ns  (logic 0.388ns (8.853%)  route 3.995ns (91.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 106.067 - 102.400 ) 
    Source Clock Delay      (SCD):    2.621ns = ( 105.020 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.646   105.020    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X134Y99        FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y99        FDRE (Prop_fdre_C_Q)         0.259   105.279 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tkeep_reg[5]/Q
                         net (fo=19, routed)          2.373   107.652    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/tx_axis_tkeep[5]
    SLICE_X135Y98        LUT4 (Prop_lut4_I3_O)        0.043   107.695 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3/O
                         net (fo=2, routed)           0.760   108.455    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/poss_ifg_count[2]_i_3_n_0
    SLICE_X137Y107       LUT5 (Prop_lut5_I4_O)        0.043   108.498 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[9]_i_1/O
                         net (fo=10, routed)          0.862   109.360    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/cc_eq_2_reg_0
    SLICE_X135Y109       LUT6 (Prop_lut6_I1_O)        0.043   109.403 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_frame_size/local_ifg_count[0]_i_1/O
                         net (fo=1, routed)           0.000   109.403    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[0]_1
    SLICE_X135Y109       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.337   106.067    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X135Y109       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[0]/C
                         clock pessimism              0.000   106.067    
                         clock uncertainty           -0.035   106.032    
    SLICE_X135Y109       FDRE (Setup_fdre_C_D)        0.033   106.065    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/local_ifg_count_reg[0]
  -------------------------------------------------------------------
                         required time                        106.065    
                         arrival time                        -109.403    
  -------------------------------------------------------------------
                         slack                                 -3.338    

Slack (VIOLATED) :        -3.317ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (ethernet_refclk_in_p rise@102.400ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@102.399ns)
  Data Path Delay:        4.398ns  (logic 0.204ns (4.638%)  route 4.194ns (95.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 106.062 - 102.400 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 104.847 - 102.399 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                    102.399   102.399 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000   102.399 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882   103.281    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   103.374 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.473   104.847    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X133Y102       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y102       FDRE (Prop_fdre_C_Q)         0.204   105.051 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata_reg[6]/Q
                         net (fo=1, routed)           4.194   109.245    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/D[6]
    SLICE_X140Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                    102.400   102.400 r  
    R8                                                0.000   102.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000   102.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000   102.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418   103.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829   104.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   104.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.332   106.062    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X140Y117       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_data_int_reg[6]/C
                         clock pessimism              0.000   106.062    
                         clock uncertainty           -0.035   106.027    
    SLICE_X140Y117       FDRE (Setup_fdre_C_D)       -0.099   105.928    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/write_data_int_reg[6]
  -------------------------------------------------------------------
                         required time                        105.928    
                         arrival time                        -109.245    
  -------------------------------------------------------------------
                         slack                                 -3.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.178ns (6.307%)  route 2.644ns (93.693%))
  Logic Levels:           0  
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.333     2.245    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X125Y107       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y107       FDRE (Prop_fdre_C_Q)         0.178     2.423 r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[6]/Q
                         net (fo=3, routed)           2.644     5.067    u_ila_0/inst/ila_core_inst/probe2[6]
    SLICE_X130Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.469     4.799    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X130Y107       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.000     4.799    
                         clock uncertainty            0.035     4.835    
    SLICE_X130Y107       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.989    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                         -4.989    
                         arrival time                           5.067    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.278ns (9.564%)  route 2.629ns (90.436%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.338     2.250    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X132Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y100       FDRE (Prop_fdre_C_Q)         0.206     2.456 r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tvalid_reg/Q
                         net (fo=20, routed)          1.644     4.100    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_axis_tvalid
    SLICE_X137Y106       LUT6 (Prop_lut6_I1_O)        0.036     4.136 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_i_2/O
                         net (fo=1, routed)           0.503     4.640    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_i_2_n_0
    SLICE_X137Y112       LUT5 (Prop_lut5_I4_O)        0.036     4.676 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_i_1/O
                         net (fo=1, routed)           0.481     5.157    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_i_1_n_0
    SLICE_X136Y112       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.471     4.801    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/tx_clk
    SLICE_X136Y112       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_reg/C
                         clock pessimism              0.000     4.801    
                         clock uncertainty            0.035     4.837    
    SLICE_X136Y112       FDRE (Hold_fdre_C_D)         0.152     4.989    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_ifg/cont_read_int_reg
  -------------------------------------------------------------------
                         required time                         -4.989    
                         arrival time                           5.157    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.178ns (6.148%)  route 2.717ns (93.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.329     2.241    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X123Y112       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y112       FDRE (Prop_fdre_C_Q)         0.178     2.419 r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[32]/Q
                         net (fo=3, routed)           2.717     5.136    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[32]
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.465     4.795    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[32]/C
                         clock pessimism              0.000     4.795    
                         clock uncertainty            0.035     4.831    
    SLICE_X125Y112       FDRE (Hold_fdre_C_D)         0.118     4.949    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[32]
  -------------------------------------------------------------------
                         required time                         -4.949    
                         arrival time                           5.136    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.178ns (6.117%)  route 2.732ns (93.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.333     2.245    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X125Y107       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y107       FDRE (Prop_fdre_C_Q)         0.178     2.423 r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[6]/Q
                         net (fo=3, routed)           2.732     5.155    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[6]
    SLICE_X127Y107       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.468     4.798    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X127Y107       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     4.798    
                         clock uncertainty            0.035     4.834    
    SLICE_X127Y107       FDRE (Hold_fdre_C_D)         0.110     4.944    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.155    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.278ns (9.372%)  route 2.688ns (90.628%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.338     2.250    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/CLK
    SLICE_X132Y100       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y100       FDRE (Prop_fdre_C_Q)         0.206     2.456 f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tvalid_reg/Q
                         net (fo=20, routed)          1.964     4.420    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_axis_tvalid
    SLICE_X135Y106       LUT4 (Prop_lut4_I3_O)        0.036     4.456 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_2_comp/O
                         net (fo=1, routed)           0.724     5.180    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_2_n_0_repN
    SLICE_X137Y105       LUT6 (Prop_lut6_I5_O)        0.036     5.216 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     5.216    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state[0]_i_1_n_0
    SLICE_X137Y105       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.475     4.805    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X137Y105       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg[0]/C
                         clock pessimism              0.000     4.805    
                         clock uncertainty            0.035     4.841    
    SLICE_X137Y105       FDRE (Hold_fdre_C_D)         0.154     4.995    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_xmac_0_core/tx/tx_sm/wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.216    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.178ns (6.094%)  route 2.743ns (93.906%))
  Logic Levels:           0  
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.329     2.241    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X123Y111       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y111       FDRE (Prop_fdre_C_Q)         0.178     2.419 r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[31]/Q
                         net (fo=3, routed)           2.743     5.162    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[31]
    SLICE_X127Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.465     4.795    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X127Y111       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/C
                         clock pessimism              0.000     4.795    
                         clock uncertainty            0.035     4.831    
    SLICE_X127Y111       FDRE (Hold_fdre_C_D)         0.108     4.939    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.939    
                         arrival time                           5.162    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/src_ip_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.178ns (5.950%)  route 2.813ns (94.050%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.286     2.198    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X121Y105       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/src_ip_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y105       FDRE (Prop_fdre_C_Q)         0.178     2.376 r  Ethernet_10G_inst/arp_block/arp_parse/src_ip_reg[4]/Q
                         net (fo=3, routed)           2.813     5.189    u_ila_0/inst/ila_core_inst/probe5[4]
    SLICE_X120Y105       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.420     4.750    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X120Y105       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/CLK
                         clock pessimism              0.000     4.750    
                         clock uncertainty            0.035     4.786    
    SLICE_X120Y105       SRL16E (Hold_srl16e_CLK_D)
                                                      0.171     4.957    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8
  -------------------------------------------------------------------
                         required time                         -4.957    
                         arrival time                           5.189    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/src_mac_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.178ns (5.933%)  route 2.822ns (94.067%))
  Logic Levels:           0  
  Clock Path Skew:        2.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.334     2.246    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X127Y104       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/src_mac_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104       FDRE (Prop_fdre_C_Q)         0.178     2.424 r  Ethernet_10G_inst/arp_block/arp_parse/src_mac_reg[20]/Q
                         net (fo=3, routed)           2.822     5.246    u_ila_0/inst/ila_core_inst/probe1[20]
    SLICE_X126Y104       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.469     4.799    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X126Y104       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.000     4.799    
                         clock uncertainty            0.035     4.835    
    SLICE_X126Y104       SRL16E (Hold_srl16e_CLK_D)
                                                      0.171     5.006    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -5.006    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.178ns (5.972%)  route 2.803ns (94.028%))
  Logic Levels:           0  
  Clock Path Skew:        2.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.329     2.241    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X123Y113       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y113       FDRE (Prop_fdre_C_Q)         0.178     2.419 r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[42]/Q
                         net (fo=3, routed)           2.803     5.222    u_ila_0/inst/ila_core_inst/probe2[42]
    SLICE_X122Y113       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.463     4.793    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X122Y113       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.000     4.793    
                         clock uncertainty            0.035     4.829    
    SLICE_X122Y113       SRL16E (Hold_srl16e_CLK_D)
                                                      0.144     4.973    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           5.222    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.178ns (6.016%)  route 2.781ns (93.984%))
  Logic Levels:           0  
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     0.912 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.329     2.241    Ethernet_10G_inst/arp_block/arp_parse/aclk
    SLICE_X123Y112       FDRE                                         r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y112       FDRE (Prop_fdre_C_Q)         0.178     2.419 r  Ethernet_10G_inst/arp_block/arp_parse/des_mac_reg[34]/Q
                         net (fo=3, routed)           2.781     5.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[34]
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.465     4.795    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X125Y112       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/C
                         clock pessimism              0.000     4.795    
                         clock uncertainty            0.035     4.831    
    SLICE_X125Y112       FDRE (Hold_fdre_C_D)         0.118     4.949    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.949    
                         arrival time                           5.200    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  ethernet_refclk_in_p

Setup :            0  Failing Endpoints,  Worst Slack       32.370ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.621ns  (logic 0.259ns (41.736%)  route 0.362ns (58.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.362     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                 32.370    

Slack (MET) :             32.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.618ns  (logic 0.259ns (41.922%)  route 0.359ns (58.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 32.372    

Slack (MET) :             32.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.512ns  (logic 0.204ns (39.873%)  route 0.308ns (60.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X99Y128        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X98Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X98Y129        FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 32.427    

Slack (MET) :             32.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.630%)  route 0.300ns (57.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y118        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 32.468    

Slack (MET) :             32.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.139%)  route 0.294ns (56.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X99Y128        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.294     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X97Y128        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 32.473    

Slack (MET) :             32.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.139%)  route 0.294ns (56.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y128                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X99Y128        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.294     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X97Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X97Y128        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 32.474    

Slack (MET) :             32.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.868%)  route 0.285ns (56.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.285     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y119        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                 32.483    

Slack (MET) :             32.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethernet_refclk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.808%)  route 0.298ns (57.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X99Y129        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X98Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X98Y129        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 32.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.956%)  route 0.380ns (63.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.065ns = ( 5.168 - 3.103 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.282     2.257    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X144Y175       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y175       FDRE (Prop_fdre_C_Q)         0.223     2.480 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.380     2.860    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X144Y176       FDCE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.103 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.829     3.932    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     4.015 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.153     5.168    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X144Y176       FDCE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.172     5.340    
                         clock uncertainty           -0.035     5.305    
    SLICE_X144Y176       FDCE (Recov_fdce_C_CLR)     -0.212     5.093    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          5.093    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.176%)  route 0.176ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.370 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.578     0.948    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X144Y175       FDRE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y175       FDRE (Prop_fdre_C_Q)         0.100     1.048 f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.176     1.224    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X144Y176       FDCE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.411 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.777     1.188    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X144Y176       FDCE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.228     0.960    
    SLICE_X144Y176       FDCE (Remov_fdce_C_CLR)     -0.069     0.891    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :           15  Failing Endpoints,  Worst Slack       -2.451ns,  Total Violation      -35.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async1_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.741ns  (logic 0.124ns (3.314%)  route 3.617ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 2201.024 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.617  2203.207    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset
    SLICE_X126Y123       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.627  2201.024    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/CLK
    SLICE_X126Y123       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async1_reg/C
                         clock pessimism              0.000  2201.024    
                         clock uncertainty           -0.166  2200.858    
    SLICE_X126Y123       FDPE (Recov_fdpe_C_PRE)     -0.102  2200.756    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                       2200.756    
                         arrival time                       -2203.207    
  -------------------------------------------------------------------
                         slack                                 -2.451    

Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async3_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.741ns  (logic 0.124ns (3.314%)  route 3.617ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 2201.024 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.617  2203.207    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset
    SLICE_X126Y123       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.627  2201.024    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/CLK
    SLICE_X126Y123       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async3_reg/C
                         clock pessimism              0.000  2201.024    
                         clock uncertainty           -0.166  2200.858    
    SLICE_X126Y123       FDPE (Recov_fdpe_C_PRE)     -0.102  2200.756    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                       2200.756    
                         arrival time                       -2203.207    
  -------------------------------------------------------------------
                         slack                                 -2.451    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async0_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.741ns  (logic 0.124ns (3.314%)  route 3.617ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 2201.024 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.617  2203.207    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset
    SLICE_X126Y123       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.627  2201.024    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/CLK
    SLICE_X126Y123       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async0_reg/C
                         clock pessimism              0.000  2201.024    
                         clock uncertainty           -0.166  2200.858    
    SLICE_X126Y123       FDPE (Recov_fdpe_C_PRE)     -0.079  2200.779    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                       2200.779    
                         arrival time                       -2203.207    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async2_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.741ns  (logic 0.124ns (3.314%)  route 3.617ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 2201.024 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.617  2203.207    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset
    SLICE_X126Y123       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.627  2201.024    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/CLK
    SLICE_X126Y123       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async2_reg/C
                         clock pessimism              0.000  2201.024    
                         clock uncertainty           -0.166  2200.858    
    SLICE_X126Y123       FDPE (Recov_fdpe_C_PRE)     -0.079  2200.779    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                       2200.779    
                         arrival time                       -2203.207    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async4_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.741ns  (logic 0.124ns (3.314%)  route 3.617ns (96.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 2201.024 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.617  2203.207    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset
    SLICE_X126Y123       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.627  2201.024    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/CLK
    SLICE_X126Y123       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async4_reg/C
                         clock pessimism              0.000  2201.024    
                         clock uncertainty           -0.166  2200.858    
    SLICE_X126Y123       FDPE (Recov_fdpe_C_PRE)     -0.079  2200.779    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                       2200.779    
                         arrival time                       -2203.207    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.721ns  (logic 0.124ns (3.333%)  route 3.597ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 2201.025 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.597  2203.187    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.628  2201.025    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg/C
                         clock pessimism              0.000  2201.025    
                         clock uncertainty           -0.166  2200.859    
    SLICE_X124Y127       FDPE (Recov_fdpe_C_PRE)     -0.095  2200.764    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                       2200.764    
                         arrival time                       -2203.186    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.721ns  (logic 0.124ns (3.333%)  route 3.597ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 2201.025 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.597  2203.187    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.628  2201.025    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg/C
                         clock pessimism              0.000  2201.025    
                         clock uncertainty           -0.166  2200.859    
    SLICE_X124Y127       FDPE (Recov_fdpe_C_PRE)     -0.095  2200.764    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                       2200.764    
                         arrival time                       -2203.186    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.721ns  (logic 0.124ns (3.333%)  route 3.597ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 2201.025 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.597  2203.187    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.628  2201.025    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg/C
                         clock pessimism              0.000  2201.025    
                         clock uncertainty           -0.166  2200.859    
    SLICE_X124Y127       FDPE (Recov_fdpe_C_PRE)     -0.095  2200.764    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                       2200.764    
                         arrival time                       -2203.186    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.721ns  (logic 0.124ns (3.333%)  route 3.597ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 2201.025 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.597  2203.187    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.628  2201.025    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg/C
                         clock pessimism              0.000  2201.025    
                         clock uncertainty           -0.166  2200.859    
    SLICE_X124Y127       FDPE (Recov_fdpe_C_PRE)     -0.095  2200.764    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                       2200.764    
                         arrival time                       -2203.186    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg/PRE
                            (recovery check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.027ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2200.027ns - clk_out1_clk_wiz_0 rise@2200.000ns)
  Data Path Delay:        3.721ns  (logic 0.124ns (3.333%)  route 3.597ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 2201.025 - 2200.027 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 2199.466 - 2200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2200.000  2200.000 r  
    T26                                               0.000  2200.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000  2200.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474  2200.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553  2201.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270  2197.757 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826  2198.583    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030  2198.613 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.853  2199.466    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.124  2199.590 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.597  2203.187    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2200.027  2200.027 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000  2200.027 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.344  2200.371    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026  2200.397 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         0.628  2201.025    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg/C
                         clock pessimism              0.000  2201.025    
                         clock uncertainty           -0.166  2200.859    
    SLICE_X124Y127       FDPE (Recov_fdpe_C_PRE)     -0.095  2200.764    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                       2200.764    
                         arrival time                       -2203.186    
  -------------------------------------------------------------------
                         slack                                 -2.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async0_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.178ns (3.832%)  route 4.467ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.467     3.029    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset
    SLICE_X139Y132       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.465     2.440    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/CLK
    SLICE_X139Y132       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async0_reg/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.166     2.606    
    SLICE_X139Y132       FDPE (Remov_fdpe_C_PRE)     -0.147     2.459    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async1_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.178ns (3.832%)  route 4.467ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.467     3.029    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset
    SLICE_X139Y132       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.465     2.440    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/CLK
    SLICE_X139Y132       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async1_reg/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.166     2.606    
    SLICE_X139Y132       FDPE (Remov_fdpe_C_PRE)     -0.147     2.459    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async2_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.178ns (3.832%)  route 4.467ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.467     3.029    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset
    SLICE_X139Y132       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.465     2.440    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/CLK
    SLICE_X139Y132       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async2_reg/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.166     2.606    
    SLICE_X139Y132       FDPE (Remov_fdpe_C_PRE)     -0.147     2.459    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async3_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.178ns (3.832%)  route 4.467ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.467     3.029    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset
    SLICE_X139Y132       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.465     2.440    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/CLK
    SLICE_X139Y132       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async3_reg/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.166     2.606    
    SLICE_X139Y132       FDPE (Remov_fdpe_C_PRE)     -0.147     2.459    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async4_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.178ns (3.832%)  route 4.467ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.467     3.029    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset
    SLICE_X139Y132       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.465     2.440    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/CLK
    SLICE_X139Y132       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async4_reg/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.166     2.606    
    SLICE_X139Y132       FDPE (Remov_fdpe_C_PRE)     -0.147     2.459    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.178ns (3.671%)  route 4.671ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        4.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.671     3.232    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.453     2.428    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.166     2.594    
    SLICE_X124Y127       FDPE (Remov_fdpe_C_PRE)     -0.147     2.447    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.178ns (3.671%)  route 4.671ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        4.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.671     3.232    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.453     2.428    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.166     2.594    
    SLICE_X124Y127       FDPE (Remov_fdpe_C_PRE)     -0.147     2.447    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.178ns (3.671%)  route 4.671ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        4.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.671     3.232    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.453     2.428    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.166     2.594    
    SLICE_X124Y127       FDPE (Remov_fdpe_C_PRE)     -0.147     2.447    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.178ns (3.671%)  route 4.671ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        4.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.671     3.232    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.453     2.428    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.166     2.594    
    SLICE_X124Y127       FDPE (Remov_fdpe_C_PRE)     -0.147     2.447    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg/PRE
                            (removal check against rising-edge clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.178ns (3.671%)  route 4.671ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        4.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700     0.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -4.712 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.026    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.943 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.327    -1.616    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.178    -1.438 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         4.671     3.232    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset
    SLICE_X124Y127       FDPE                                         f  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.975 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=882, routed)         1.453     2.428    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/CLK
    SLICE_X124Y127       FDPE                                         r  Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg/C
                         clock pessimism              0.000     2.428    
                         clock uncertainty            0.166     2.594    
    SLICE_X124Y127       FDPE (Remov_fdpe_C_PRE)     -0.147     2.447    Ethernet_10G_inst/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.785    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.935ns  (logic 0.223ns (5.667%)  route 3.712ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 28.336 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.712    26.726    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y290       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.279    28.336    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/sysclk_in
    SLICE_X140Y290       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.854    27.482    
                         clock uncertainty           -0.196    27.285    
    SLICE_X140Y290       FDCE (Recov_fdce_C_CLR)     -0.212    27.073    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -26.726    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.935ns  (logic 0.223ns (5.667%)  route 3.712ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 28.336 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.712    26.726    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y290       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.279    28.336    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/sysclk_in
    SLICE_X140Y290       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.854    27.482    
                         clock uncertainty           -0.196    27.285    
    SLICE_X140Y290       FDCE (Recov_fdce_C_CLR)     -0.212    27.073    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -26.726    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.935ns  (logic 0.223ns (5.667%)  route 3.712ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 28.336 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.712    26.726    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y290       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.279    28.336    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/sysclk_in
    SLICE_X140Y290       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.854    27.482    
                         clock uncertainty           -0.196    27.285    
    SLICE_X140Y290       FDCE (Recov_fdce_C_CLR)     -0.212    27.073    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -26.726    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.935ns  (logic 0.223ns (5.667%)  route 3.712ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 28.336 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.712    26.726    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/soft_reset_tx_in
    SLICE_X140Y290       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.279    28.336    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/sysclk_in
    SLICE_X140Y290       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.854    27.482    
                         clock uncertainty           -0.196    27.285    
    SLICE_X140Y290       FDCE (Recov_fdce_C_CLR)     -0.212    27.073    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -26.726    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        3.933ns  (logic 0.223ns (5.670%)  route 3.710ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 28.336 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.710    26.724    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/soft_reset_tx_in
    SLICE_X141Y290       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.279    28.336    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/sysclk_in
    SLICE_X141Y290       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.854    27.482    
                         clock uncertainty           -0.196    27.285    
    SLICE_X141Y290       FDCE (Recov_fdce_C_CLR)     -0.212    27.073    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt3_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         27.073    
                         arrival time                         -26.724    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.031ns  (logic 0.223ns (5.532%)  route 3.808ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.808    26.822    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X141Y300       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X141Y300       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X141Y300       FDCE (Recov_fdce_C_CLR)     -0.212    27.205    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.031ns  (logic 0.223ns (5.532%)  route 3.808ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.808    26.822    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X141Y300       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X141Y300       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X141Y300       FDCE (Recov_fdce_C_CLR)     -0.212    27.205    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.031ns  (logic 0.223ns (5.532%)  route 3.808ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.808    26.822    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X141Y300       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X141Y300       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X141Y300       FDCE (Recov_fdce_C_CLR)     -0.212    27.205    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.039ns  (logic 0.223ns (5.522%)  route 3.816ns (94.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 28.467 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.816    26.829    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/soft_reset_rx_in
    SLICE_X136Y306       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.410    28.467    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/sysclk_in
    SLICE_X136Y306       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.854    27.613    
                         clock uncertainty           -0.196    27.416    
    SLICE_X136Y306       FDCE (Recov_fdce_C_CLR)     -0.187    27.229    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         27.229    
                         arrival time                         -26.829    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        4.004ns  (logic 0.223ns (5.570%)  route 3.781ns (94.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 28.468 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 22.791 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    T26                                               0.000    25.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777    25.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    26.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    19.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    21.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    21.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460    22.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223    23.014 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         3.781    26.795    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/soft_reset_tx_in
    SLICE_X141Y301       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    T26                                               0.000    30.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000    30.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700    30.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    31.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.398    25.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    26.974    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.057 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        1.411    28.468    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/sysclk_in
    SLICE_X141Y301       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.854    27.614    
                         clock uncertainty           -0.196    27.417    
    SLICE_X141Y301       FDCE (Recov_fdce_C_CLR)     -0.212    27.205    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt4_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         27.205    
                         arrival time                         -26.795    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.100ns (6.739%)  route 1.384ns (93.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.384     0.977    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X144Y196       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X144Y196       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X144Y196       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.100ns (6.543%)  route 1.428ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.428     1.021    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X145Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X145Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X145Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.100ns (6.543%)  route 1.428ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.428     1.021    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X145Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X145Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X145Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.100ns (6.543%)  route 1.428ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.428     1.021    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X145Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X145Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X145Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.100ns (6.543%)  route 1.428ns (93.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.428     1.021    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X145Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X145Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X145Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.100ns (6.534%)  route 1.430ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.430     1.023    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X144Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X144Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X144Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.100ns (6.534%)  route 1.430ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.430     1.023    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X144Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X144Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X144Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.100ns (6.534%)  route 1.430ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.430     1.023    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X144Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X144Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X144Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.100ns (6.534%)  route 1.430ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.430     1.023    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/soft_reset_rx_in
    SLICE_X144Y195       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.792    -0.595    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X144Y195       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.314    -0.281    
                         clock uncertainty            0.196    -0.085    
    SLICE_X144Y195       FDCE (Remov_fdce_C_CLR)     -0.069    -0.154    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.100ns (5.348%)  route 1.770ns (94.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg/Q
                         net (fo=278, routed)         1.770     1.363    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/soft_reset_rx_in
    SLICE_X126Y311       FDCE                                         f  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.826    -1.417    GTX_ROD_Datalink_inst/clk_out2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  GTX_ROD_Datalink_inst/DRP_CLK_BUFG/O
                         net (fo=1512, routed)        0.976    -0.411    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/sysclk_in
    SLICE_X126Y311       FDCE                                         r  GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.314    -0.097    
                         clock uncertainty            0.196     0.099    
    SLICE_X126Y311       FDCE (Remov_fdce_C_CLR)     -0.050     0.049    GTX_ROD_Datalink_inst/GTX_ROD_Link_support_i/GTX_ROD_Link_init_i/inst/gt5_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.625ns,  Total Violation       -3.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out4_clk_wiz_0 rise@176.000ns - clk_out1_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        0.989ns  (logic 0.223ns (22.549%)  route 0.766ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 174.383 - 176.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 172.791 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    T26                                               0.000   175.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   175.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777   175.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   176.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424   169.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804   171.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   171.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460   172.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223   173.014 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.766   173.780    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    176.000   176.000 r  
    T26                                               0.000   176.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   176.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700   176.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   177.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398   171.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686   172.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   173.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.326   174.383    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg/C
                         clock pessimism             -0.854   173.529    
                         clock uncertainty           -0.196   173.332    
    SLICE_X128Y131       FDPE (Recov_fdpe_C_PRE)     -0.178   173.154    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                        173.154    
                         arrival time                        -173.780    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out4_clk_wiz_0 rise@176.000ns - clk_out1_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        0.989ns  (logic 0.223ns (22.549%)  route 0.766ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 174.383 - 176.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 172.791 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    T26                                               0.000   175.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   175.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777   175.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   176.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424   169.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804   171.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   171.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460   172.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223   173.014 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.766   173.780    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    176.000   176.000 r  
    T26                                               0.000   176.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   176.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700   176.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   177.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398   171.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686   172.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   173.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.326   174.383    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg/C
                         clock pessimism             -0.854   173.529    
                         clock uncertainty           -0.196   173.332    
    SLICE_X128Y131       FDPE (Recov_fdpe_C_PRE)     -0.178   173.154    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                        173.154    
                         arrival time                        -173.780    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out4_clk_wiz_0 rise@176.000ns - clk_out1_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        0.989ns  (logic 0.223ns (22.549%)  route 0.766ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 174.383 - 176.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 172.791 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    T26                                               0.000   175.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   175.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777   175.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   176.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424   169.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804   171.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   171.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460   172.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223   173.014 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.766   173.780    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    176.000   176.000 r  
    T26                                               0.000   176.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   176.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700   176.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   177.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398   171.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686   172.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   173.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.326   174.383    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg/C
                         clock pessimism             -0.854   173.529    
                         clock uncertainty           -0.196   173.332    
    SLICE_X128Y131       FDPE (Recov_fdpe_C_PRE)     -0.178   173.154    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                        173.154    
                         arrival time                        -173.780    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out4_clk_wiz_0 rise@176.000ns - clk_out1_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        0.989ns  (logic 0.223ns (22.549%)  route 0.766ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 174.383 - 176.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 172.791 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    T26                                               0.000   175.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   175.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777   175.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   176.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424   169.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804   171.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   171.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460   172.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223   173.014 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.766   173.780    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    176.000   176.000 r  
    T26                                               0.000   176.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   176.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700   176.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   177.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398   171.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686   172.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   173.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.326   174.383    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg/C
                         clock pessimism             -0.854   173.529    
                         clock uncertainty           -0.196   173.332    
    SLICE_X128Y131       FDPE (Recov_fdpe_C_PRE)     -0.178   173.154    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                        173.154    
                         arrival time                        -173.780    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out4_clk_wiz_0 rise@176.000ns - clk_out1_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        0.989ns  (logic 0.223ns (22.549%)  route 0.766ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 174.383 - 176.000 ) 
    Source Clock Delay      (SCD):    -2.209ns = ( 172.791 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.854ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    T26                                               0.000   175.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   175.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.777   175.777 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   176.858    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424   169.434 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804   171.238    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   171.331 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.460   172.791    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.223   173.014 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.766   173.780    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    176.000   176.000 r  
    T26                                               0.000   176.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000   176.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.700   176.700 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   177.686    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.398   171.288 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.686   172.974    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   173.057 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         1.326   174.383    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg/C
                         clock pessimism             -0.854   173.529    
                         clock uncertainty           -0.196   173.332    
    SLICE_X128Y131       FDPE (Recov_fdpe_C_PRE)     -0.178   173.154    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                        173.154    
                         arrival time                        -173.780    
  -------------------------------------------------------------------
                         slack                                 -0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.663%)  route 0.384ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.384    -0.023    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.852    -0.535    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg/C
                         clock pessimism              0.314    -0.221    
                         clock uncertainty            0.196    -0.025    
    SLICE_X128Y131       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.097    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async0_reg
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.663%)  route 0.384ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.384    -0.023    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.852    -0.535    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg/C
                         clock pessimism              0.314    -0.221    
                         clock uncertainty            0.196    -0.025    
    SLICE_X128Y131       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.097    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async1_reg
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.663%)  route 0.384ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.384    -0.023    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.852    -0.535    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg/C
                         clock pessimism              0.314    -0.221    
                         clock uncertainty            0.196    -0.025    
    SLICE_X128Y131       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.097    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async2_reg
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.663%)  route 0.384ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.384    -0.023    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.852    -0.535    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg/C
                         clock pessimism              0.314    -0.221    
                         clock uncertainty            0.196    -0.025    
    SLICE_X128Y131       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.097    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async3_reg
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PowerOnReset_inst/reset_r_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.663%)  route 0.384ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.904    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.929 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.168    clock_generator_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.142 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.635    -0.507    PowerOnReset_inst/clk_out1
    SLICE_X131Y132       FDRE                                         r  PowerOnReset_inst/reset_r_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y132       FDRE (Prop_fdre_C_Q)         0.100    -0.407 f  PowerOnReset_inst/reset_r_reg_replica/Q
                         net (fo=5, routed)           0.384    -0.023    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_repN_alias
    SLICE_X128Y131       FDPE                                         f  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    T26                                               0.000     0.000 r  CLK_OnBoard_p (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1_p
    T26                  IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  clock_generator_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.027    clock_generator_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.270    -2.243 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.826    -1.417    clock_generator_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.387 r  clock_generator_inst/inst/clkout4_buf/O
                         net (fo=690, routed)         0.852    -0.535    Ethernet_10G_inst/tx_s_axis_reset_gen/clk_out4
    SLICE_X128Y131       FDPE                                         r  Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg/C
                         clock pessimism              0.314    -0.221    
                         clock uncertainty            0.196    -0.025    
    SLICE_X128Y131       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.097    Ethernet_10G_inst/tx_s_axis_reset_gen/reset_async4_reg
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.183ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.450ns (17.900%)  route 2.064ns (82.100%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.297     6.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X89Y133        FDCE (Recov_fdce_C_CLR)     -0.212    37.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 30.183    

Slack (MET) :             30.183ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.450ns (17.900%)  route 2.064ns (82.100%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.297     6.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X89Y133        FDCE (Recov_fdce_C_CLR)     -0.212    37.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 30.183    

Slack (MET) :             30.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X91Y133        FDCE (Recov_fdce_C_CLR)     -0.212    37.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.260    

Slack (MET) :             30.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X91Y133        FDCE (Recov_fdce_C_CLR)     -0.212    37.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.260    

Slack (MET) :             30.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X91Y133        FDCE (Recov_fdce_C_CLR)     -0.212    37.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.260    

Slack (MET) :             30.260ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X91Y133        FDCE (Recov_fdce_C_CLR)     -0.212    37.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.045    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.260    

Slack (MET) :             30.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X90Y133        FDCE (Recov_fdce_C_CLR)     -0.154    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.318    

Slack (MET) :             30.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X90Y133        FDCE (Recov_fdce_C_CLR)     -0.154    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.318    

Slack (MET) :             30.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X90Y133        FDCE (Recov_fdce_C_CLR)     -0.154    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.318    

Slack (MET) :             30.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.450ns (18.470%)  route 1.986ns (81.530%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 36.757 - 33.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.846     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_fdre_C_Q)         0.223     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     5.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X96Y146        LUT6 (Prop_lut6_I3_O)        0.043     5.085 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.617     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y142        LUT4 (Prop_lut4_I3_O)        0.050     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.678     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y134        LUT1 (Prop_lut1_I0_O)        0.134     6.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.219     6.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y133        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.409    35.409    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.265    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y133        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.535    37.292    
                         clock uncertainty           -0.035    37.257    
    SLICE_X90Y133        FDCE (Recov_fdce_C_CLR)     -0.154    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                 30.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.118     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.472     2.140    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.118     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.472     2.140    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.118     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.472     2.140    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDPE (Prop_fdpe_C_Q)         0.118     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.807     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.472     2.140    
    SLICE_X86Y118        FDCE (Remov_fdce_C_CLR)     -0.050     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.080%)  route 0.149ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X98Y130        FDCE (Remov_fdce_C_CLR)     -0.050     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.080%)  route 0.149ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X98Y130        FDCE (Remov_fdce_C_CLR)     -0.050     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.080%)  route 0.149ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X98Y130        FDCE (Remov_fdce_C_CLR)     -0.050     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.080%)  route 0.149ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X98Y130        FDCE (Remov_fdce_C_CLR)     -0.050     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.080%)  route 0.149ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X98Y130        FDCE (Remov_fdce_C_CLR)     -0.050     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.080%)  route 0.149ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y131       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y131       FDPE (Prop_fdpe_C_Q)         0.100     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.812     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X98Y130        FDCE (Remov_fdce_C_CLR)     -0.050     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ethernet_refclk_in_p
  To Clock:  ethernet_refclk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.359ns (29.989%)  route 0.838ns (70.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 9.995 - 6.400 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.399     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X94Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y134        FDRE (Prop_fdre_C_Q)         0.236     4.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X94Y134        LUT2 (Prop_lut2_I1_O)        0.123     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X95Y131        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.265     9.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              1.108    11.103    
                         clock uncertainty           -0.035    11.068    
    SLICE_X95Y131        FDPE (Recov_fdpe_C_PRE)     -0.178    10.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.359ns (29.989%)  route 0.838ns (70.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 9.995 - 6.400 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.399     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X94Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y134        FDRE (Prop_fdre_C_Q)         0.236     4.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X94Y134        LUT2 (Prop_lut2_I1_O)        0.123     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X95Y131        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.265     9.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              1.108    11.103    
                         clock uncertainty           -0.035    11.068    
    SLICE_X95Y131        FDPE (Recov_fdpe_C_PRE)     -0.178    10.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.359ns (29.989%)  route 0.838ns (70.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 9.995 - 6.400 ) 
    Source Clock Delay      (SCD):    4.729ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.399     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X94Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y134        FDRE (Prop_fdre_C_Q)         0.236     4.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X94Y134        LUT2 (Prop_lut2_I1_O)        0.123     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X95Y131        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.265     9.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              1.108    11.103    
                         clock uncertainty           -0.035    11.068    
    SLICE_X95Y131        FDPE (Recov_fdpe_C_PRE)     -0.178    10.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.223ns (19.595%)  route 0.915ns (80.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 9.987 - 6.400 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.392     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDRE (Prop_fdre_C_Q)         0.223     4.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.915     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.257     9.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              1.088    11.075    
                         clock uncertainty           -0.035    11.040    
    SLICE_X88Y125        FDCE (Recov_fdce_C_CLR)     -0.212    10.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.330ns (30.248%)  route 0.761ns (69.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 9.993 - 6.400 ) 
    Source Clock Delay      (SCD):    4.726ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.396     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X89Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.204     4.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y116        LUT2 (Prop_lut2_I1_O)        0.126     5.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.302     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X84Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.263     9.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.088    11.081    
                         clock uncertainty           -0.035    11.046    
    SLICE_X84Y116        FDPE (Recov_fdpe_C_PRE)     -0.178    10.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.330ns (30.248%)  route 0.761ns (69.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 9.993 - 6.400 ) 
    Source Clock Delay      (SCD):    4.726ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.396     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X89Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.204     4.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y116        LUT2 (Prop_lut2_I1_O)        0.126     5.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.302     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X84Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.263     9.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              1.088    11.081    
                         clock uncertainty           -0.035    11.046    
    SLICE_X84Y116        FDPE (Recov_fdpe_C_PRE)     -0.178    10.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.330ns (30.248%)  route 0.761ns (69.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 9.993 - 6.400 ) 
    Source Clock Delay      (SCD):    4.726ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.396     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X89Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.204     4.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X89Y116        LUT2 (Prop_lut2_I1_O)        0.126     5.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.302     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X84Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.263     9.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.088    11.081    
                         clock uncertainty           -0.035    11.046    
    SLICE_X84Y116        FDPE (Recov_fdpe_C_PRE)     -0.178    10.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.223ns (22.496%)  route 0.768ns (77.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 9.995 - 6.400 ) 
    Source Clock Delay      (SCD):    4.726ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.396     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDPE (Prop_fdpe_C_Q)         0.223     4.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.768     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X98Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.265     9.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X98Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              1.088    11.083    
                         clock uncertainty           -0.035    11.048    
    SLICE_X98Y129        FDCE (Recov_fdce_C_CLR)     -0.187    10.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.223ns (22.496%)  route 0.768ns (77.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 9.995 - 6.400 ) 
    Source Clock Delay      (SCD):    4.726ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.396     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDPE (Prop_fdpe_C_Q)         0.223     4.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.768     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X98Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.265     9.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X98Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              1.088    11.083    
                         clock uncertainty           -0.035    11.048    
    SLICE_X98Y129        FDCE (Recov_fdce_C_CLR)     -0.187    10.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethernet_refclk_in_p rise@6.400ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.223ns (22.496%)  route 0.768ns (77.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 9.995 - 6.400 ) 
    Source Clock Delay      (SCD):    4.726ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.882     3.237    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.330 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.396     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDPE (Prop_fdpe_C_Q)         0.223     4.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.768     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X98Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      6.400     6.400 r  
    R8                                                0.000     6.400 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.829     8.647    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.730 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        1.265     9.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              1.088    11.083    
                         clock uncertainty           -0.035    11.048    
    SLICE_X98Y129        FDCE (Recov_fdce_C_CLR)     -0.187    10.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.963%)  route 0.150ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.150     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.806     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.520     1.429    
    SLICE_X82Y117        FDCE (Remov_fdce_C_CLR)     -0.050     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.963%)  route 0.150ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.150     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.806     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.520     1.429    
    SLICE_X82Y117        FDCE (Remov_fdce_C_CLR)     -0.050     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.963%)  route 0.150ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.150     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.806     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.520     1.429    
    SLICE_X82Y117        FDCE (Remov_fdce_C_CLR)     -0.050     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.596     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y133        FDPE (Prop_fdpe_C_Q)         0.091     1.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X95Y134        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.814     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.537     1.420    
    SLICE_X95Y134        FDPE (Remov_fdpe_C_PRE)     -0.110     1.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.396%)  route 0.154ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.594     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y131        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y131        FDPE (Prop_fdpe_C_Q)         0.100     1.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X96Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.811     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X96Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.520     1.434    
    SLICE_X96Y129        FDCE (Remov_fdce_C_CLR)     -0.069     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.484%)  route 0.160ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.585     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDCE (Prop_fdce_C_Q)         0.100     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.160     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X88Y126        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.803     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X88Y126        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.520     1.426    
    SLICE_X88Y126        FDCE (Remov_fdce_C_CLR)     -0.069     1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.213%)  route 0.192ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.192     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.805     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.520     1.428    
    SLICE_X82Y118        FDCE (Remov_fdce_C_CLR)     -0.050     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.213%)  route 0.192ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.192     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.805     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.520     1.428    
    SLICE_X82Y118        FDCE (Remov_fdce_C_CLR)     -0.050     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.213%)  route 0.192ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.192     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.805     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.520     1.428    
    SLICE_X82Y118        FDCE (Remov_fdce_C_CLR)     -0.050     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ethernet_refclk_in_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethernet_refclk_in_p rise@0.000ns - ethernet_refclk_in_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.213%)  route 0.192ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.344     0.785    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.592     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_fdpe_C_Q)         0.100     1.503 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.192     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethernet_refclk_in_p rise edge)
                                                      0.000     0.000 r  
    R8                                                0.000     0.000 r  ethernet_refclk_in_p (IN)
                         net (fo=0)                   0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    R8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.381     1.113    Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.143 r  Ethernet_10G_inst/fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=6428, routed)        0.805     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.520     1.428    
    SLICE_X82Y118        FDCE (Remov_fdce_C_CLR)     -0.050     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.317    





