graph G1
node N1 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L1: "Bernoulli" {
		layout [ size: 50, 15 ]
	}
	port P1 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P2 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N2 {
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FREE
	label L2: "Count Errors" {
		layout [ size: 73, 15 ]
	}
	port P3 {
		layout [ size: 8, 8 ]
	}
	port P4 {
		layout [ size: 8, 8 ]
	}
	port P5 {
		layout [ size: 8, 8 ]
	}
	port P6 {
		layout [ size: 8, 8 ]
	}
	node N3 {
		layout [ size: 31, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L3: "BooleanToAnything" {
			layout [ size: 112, 15 ]
		}
		port P7 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P8 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N4 {
		layout [ size: 29, 25 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L4: "LogicFunction" {
			layout [ size: 82, 15 ]
		}
		port P9 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P10 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N5 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L5: "Ramp" {
			layout [ size: 35, 15 ]
		}
		port P11 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P12 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P13 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N6 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L6: "MultiplyDivide" {
			layout [ size: 80, 15 ]
		}
		port P14 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P15 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P16 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	node N7 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L7: "Accumulator" {
			layout [ size: 74, 15 ]
		}
		port P17 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P18 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P19 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N8 {
		layout [ size: 41, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L8: "Display" {
			layout [ size: 43, 15 ]
		}
		port P20 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
	}
	node N9 {
		layout [ size: 25, 25 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L9: "Const" {
			layout [ size: 34, 15 ]
		}
		port P21 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P22 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
	}
	node N10 {
		layout [ size: 61, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L10: "Comparator" {
			layout [ size: 68, 15 ]
		}
		port P23 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P24 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P25 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	node N11 {
		layout [ size: 32, 25 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L11: "LogicFunction2" {
			layout [ size: 89, 15 ]
		}
		port P26 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P27 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N12 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L12: "Counter" {
			layout [ size: 46, 15 ]
		}
		port P28 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P29 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P30 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	edge E18: P4 -> N4.P9
	edge E19: P4 -> N5.P12
	edge E20: P3 -> N4.P9
	edge E21: P3 -> N12.P28
	edge E22: N3.P8 -> N7.P17
	edge E23: N4.P10 -> N11.P26
	edge E24: N5.P11 -> N6.P15
	edge E25: N5.P11 -> N8.P20
	edge E26: N6.P16 -> P6
	edge E27: N7.P18 -> P5
	edge E28: N7.P18 -> N6.P14
	edge E29: N9.P21 -> N10.P24
	edge E30: N10.P25 -> N11.P26
	edge E31: N11.P27 -> N3.P7
	edge E32: N12.P30 -> N10.P23
}
node N13 {
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FREE
	label L13: "Count Errors2" {
		layout [ size: 81, 15 ]
	}
	port P31 {
		layout [ size: 8, 8 ]
	}
	port P32 {
		layout [ size: 8, 8 ]
	}
	port P33 {
		layout [ size: 8, 8 ]
	}
	port P34 {
		layout [ size: 8, 8 ]
	}
	node N14 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L14: "Accumulator" {
			layout [ size: 74, 15 ]
		}
		port P35 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P36 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
		port P37 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N15 {
		layout [ size: 31, 31 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L15: "BooleanToAnything" {
			layout [ size: 112, 15 ]
		}
		port P38 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P39 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N16 {
		layout [ size: 29, 25 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L16: "LogicFunction" {
			layout [ size: 82, 15 ]
		}
		port P40 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P41 {
			layout [ size: 8, 8 ]
			index: 1
			side: EAST
		}
	}
	node N17 {
		layout [ size: 61, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L17: "Ramp" {
			layout [ size: 35, 15 ]
		}
		port P42 {
			layout [ size: 8, 8 ]
			index: 0
			side: EAST
		}
		port P43 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P44 {
			layout [ size: 8, 8 ]
			index: -2
			side: WEST
		}
	}
	node N18 {
		layout [ size: 41, 41 ]
		nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
		portConstraints: FIXED_ORDER
		label L18: "MultiplyDivide" {
			layout [ size: 80, 15 ]
		}
		port P45 {
			layout [ size: 8, 8 ]
			index: 0
			side: WEST
		}
		port P46 {
			layout [ size: 8, 8 ]
			index: -1
			side: WEST
		}
		port P47 {
			layout [ size: 8, 8 ]
			index: 2
			side: EAST
		}
	}
	edge E33: P31 -> N16.P40
	edge E34: P32 -> N16.P40
	edge E35: P32 -> N17.P43
	edge E36: N14.P36 -> P33
	edge E37: N14.P36 -> N18.P45
	edge E38: N15.P39 -> N14.P35
	edge E39: N16.P41 -> N15.P38
	edge E40: N17.P42 -> N18.P46
	edge E41: N18.P47 -> P34
}
node N19 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L19: "Error Rate on Coded Channel" {
		layout [ size: 169, 15 ]
	}
	port P48 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N20 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L20: "Errors on Uncoded Channel" {
		layout [ size: 159, 15 ]
	}
	port P49 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N21 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L21: "Error Rate on Uncoded Channel" {
		layout [ size: 183, 15 ]
	}
	port P50 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N22 {
	layout [ size: 60, 40 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L22: "Errors on Coded Channel" {
		layout [ size: 145, 15 ]
	}
	port P51 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
}
node N23 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L23: "Scrambler" {
		layout [ size: 60, 15 ]
	}
	port P52 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P53 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N24 {
	layout [ size: 38, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L24: "Const" {
		layout [ size: 34, 15 ]
	}
	port P54 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P55 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N25 {
	layout [ size: 29, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L25: "LogicFunction" {
		layout [ size: 82, 15 ]
	}
	port P56 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P57 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N26 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L26: "DeScrambler" {
		layout [ size: 76, 15 ]
	}
	port P58 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P59 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N27 {
	layout [ size: 38, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L27: "Const2" {
		layout [ size: 42, 15 ]
	}
	port P60 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P61 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N28 {
	layout [ size: 29, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L28: "LogicFunction2" {
		layout [ size: 89, 15 ]
	}
	port P62 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P63 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N29 {
	layout [ size: 66, 46 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L29: "Bernoulli2" {
		layout [ size: 58, 15 ]
	}
	port P64 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P65 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N30 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L30: "DeScrambler2" {
		layout [ size: 83, 15 ]
	}
	port P66 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P67 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N31 {
	layout [ size: 38, 25 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L31: "Const3" {
		layout [ size: 42, 15 ]
	}
	port P68 {
		layout [ size: 8, 8 ]
		index: 0
		side: EAST
	}
	port P69 {
		layout [ size: 8, 8 ]
		index: -1
		side: WEST
	}
}
node N32 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L32: "ConvolutionalCoder" {
		layout [ size: 111, 15 ]
	}
	port P70 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P71 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
node N33 {
	layout [ size: 61, 41 ]
	nodeLabels.placement: "[H_LEFT, V_TOP, OUTSIDE]"
	portConstraints: FIXED_ORDER
	label L33: "ViterbiDecoder" {
		layout [ size: 86, 15 ]
	}
	port P72 {
		layout [ size: 8, 8 ]
		index: 0
		side: WEST
	}
	port P73 {
		layout [ size: 8, 8 ]
		index: 1
		side: EAST
	}
}
edge E1: N1.P1 -> N25.P56
edge E2: N2.P6 -> N19.P48
edge E3: N2.P5 -> N22.P51
edge E4: N13.P33 -> N20.P49
edge E5: N13.P34 -> N21.P50
edge E6: N23.P53 -> N28.P62
edge E7: N23.P53 -> N32.P70
edge E8: N24.P54 -> N23.P52
edge E9: N25.P57 -> N33.P72
edge E10: N26.P59 -> N2.P3
edge E11: N27.P60 -> N2.P4
edge E12: N28.P63 -> N30.P66
edge E13: N29.P64 -> N28.P62
edge E14: N30.P67 -> N13.P31
edge E15: N31.P68 -> N13.P32
edge E16: N32.P71 -> N25.P56
edge E17: N33.P73 -> N26.P58
