0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_CLA16.v,1745872285,verilog,,,,tb_CLA16,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/BCLL4.v,1745866994,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA16.v,,BCLL4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA16.v,1745871888,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA4.v,,CLA16,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLA4.v,1745871419,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLL4.v,,CLA4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/CLL4.v,1745871412,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/GPFFA.v,,CLL4,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sources_1/new/GPFFA.v,1745871065,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/midterm/midterm/midterm.srcs/sim_1/new/tb_CLA16.v,,GPFFA,,,,,,,,
