Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,117
design__instance__area,1382.57
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00003186831600032747
power__switching__total,0.000006569508059328655
power__leakage__total,0.0000017164871906061308
power__total,0.000040154311136575416
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.250338312720747
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25096658794815124
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.24168839835780245
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.34221726421277
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.241688
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2503062272744279
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2524110714107682
timing__hold__ws__corner:nom_slow_1p08V_125C,0.9161370810170842
timing__setup__ws__corner:nom_slow_1p08V_125C,10.764928808611867
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.916137
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25032099324107304
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25153169148366766
timing__hold__ws__corner:nom_typ_1p20V_25C,0.48525629332714865
timing__setup__ws__corner:nom_typ_1p20V_25C,11.132012959855778
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.485256
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2503062272744279
clock__skew__worst_setup,0.25096658794815124
timing__hold__ws,0.24168839835780245
timing__setup__ws,10.764928808611867
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.241688
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,117
design__instance__area__stdcell,1382.57
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0477713
design__instance__utilization__stdcell,0.0477713
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,10
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,10
design__instance__area__class:sequential_cell,471.744
design__instance__count__class:multi_input_combinational_cell,67
design__instance__area__class:multi_input_combinational_cell,544.32
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,26
design__instance__area__class:timing_repair_buffer,277.603
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1915.37
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,146
route__net__special,2
route__drc_errors__iter:0,46
route__wirelength__iter:0,1915
route__drc_errors__iter:1,19
route__wirelength__iter:1,1917
route__drc_errors__iter:2,9
route__wirelength__iter:2,1914
route__drc_errors__iter:3,0
route__wirelength__iter:3,1903
route__drc_errors,0
route__wirelength,1903
route__vias,608
route__vias__singlecut,608
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,86.055
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,14
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,14
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,14
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,14
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000403621
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000387324
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.75973E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000387324
design_powergrid__voltage__worst,0.00000387324
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000403621
design_powergrid__drop__worst__net:VPWR,0.00000403621
design_powergrid__voltage__worst__net:VGND,0.00000387324
design_powergrid__drop__worst__net:VGND,0.00000387324
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,5.010000000000000525029780935881706938062052358873188495635986328125E-7
ir__drop__worst,0.000004040000000000000283050492766445671577457687817513942718505859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
