#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  8 10:52:48 2022
# Process ID: 21603
# Current directory: /auto/fsi/nrbenn14/ECEn_220/labs/lab_07/lab_07.runs/synth_1
# Command line: vivado -log stopwatch_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_top.tcl
# Log file: /auto/fsi/nrbenn14/ECEn_220/labs/lab_07/lab_07.runs/synth_1/stopwatch_top.vds
# Journal file: /auto/fsi/nrbenn14/ECEn_220/labs/lab_07/lab_07.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source stopwatch_top.tcl -notrace
Command: synth_design -top stopwatch_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21629 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1955.371 ; gain = 201.719 ; free physical = 770 ; free virtual = 20129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch_top' [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/stopwatch_top.sv:18]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/stopwatch.sv:19]
INFO: [Synth 8-6157] synthesizing module 'mod_counter' [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/mod_counter.sv:19]
	Parameter MOD_VALUE bound to: 1000000 - type: integer 
	Parameter BIT_NUMBER bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_counter' (1#1) [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/mod_counter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'mod_counter__parameterized0' [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/mod_counter.sv:19]
	Parameter MOD_VALUE bound to: 10 - type: integer 
	Parameter BIT_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_counter__parameterized0' (1#1) [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/mod_counter.sv:19]
INFO: [Synth 8-6157] synthesizing module 'mod_counter__parameterized1' [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/mod_counter.sv:19]
	Parameter MOD_VALUE bound to: 6 - type: integer 
	Parameter BIT_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_counter__parameterized1' (1#1) [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/mod_counter.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (2#1) [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/stopwatch.sv:19]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentControl' [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/SevenSegmentControl.sv:12]
	Parameter COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentControl' (3#1) [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/SevenSegmentControl.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_top' (4#1) [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/stopwatch_top.sv:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.121 ; gain = 262.469 ; free physical = 804 ; free virtual = 20164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.059 ; gain = 268.406 ; free physical = 801 ; free virtual = 20161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.059 ; gain = 268.406 ; free physical = 801 ; free virtual = 20161
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.059 ; gain = 0.000 ; free physical = 794 ; free virtual = 20154
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/synth.xdc]
Finished Parsing XDC File [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/synth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.840 ; gain = 0.000 ; free physical = 709 ; free virtual = 20069
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2186.840 ; gain = 0.000 ; free physical = 709 ; free virtual = 20069
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 782 ; free virtual = 20137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 782 ; free virtual = 20137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 782 ; free virtual = 20137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 772 ; free virtual = 20128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mod_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module mod_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module SevenSegmentControl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 759 ; free virtual = 20119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 637 ; free virtual = 19997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19995
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     6|
|4     |LUT2   |     9|
|5     |LUT3   |     4|
|6     |LUT4   |    26|
|7     |LUT5   |     4|
|8     |LUT6   |    10|
|9     |FDRE   |    53|
|10    |IBUF   |     3|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------------+------+
|      |Instance |Module                        |Cells |
+------+---------+------------------------------+------+
|1     |top      |                              |   138|
|2     |  SSC0   |SevenSegmentControl           |    27|
|3     |  SW0    |stopwatch                     |    95|
|4     |    d0   |mod_counter                   |    38|
|5     |    d1   |mod_counter__parameterized0   |    11|
|6     |    d2   |mod_counter__parameterized0_0 |    22|
|7     |    d3   |mod_counter__parameterized0_1 |    12|
|8     |    d4   |mod_counter__parameterized1   |    12|
+------+---------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 635 ; free virtual = 19994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2186.840 ; gain = 268.406 ; free physical = 687 ; free virtual = 20046
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2186.840 ; gain = 433.188 ; free physical = 687 ; free virtual = 20047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.840 ; gain = 0.000 ; free physical = 754 ; free virtual = 20114
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.840 ; gain = 0.000 ; free physical = 701 ; free virtual = 20060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2186.840 ; gain = 682.371 ; free physical = 832 ; free virtual = 20191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.840 ; gain = 0.000 ; free physical = 832 ; free virtual = 20191
INFO: [Common 17-1381] The checkpoint '/auto/fsi/nrbenn14/ECEn_220/labs/lab_07/lab_07.runs/synth_1/stopwatch_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_top_utilization_synth.rpt -pb stopwatch_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 10:53:20 2022...
