// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Sun Mar 29 16:37:10 2020
// Host        : fitz-MS-7B00 running 64-bit Ubuntu 18.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_ibex_core_axi_wallpaper_0_0_sim_netlist.v
// Design      : design_1_ibex_core_axi_wallpaper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_ibex_core_axi_wallpaper_0_0,ibex_core_axi_wallpaper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ibex_core_axi_wallpaper,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (axi_aclk,
    axi_aresetn,
    irq_software_i,
    irq_timer_i,
    irq_external_i,
    irq_fast_i,
    irq_nm_i,
    debug_req_i,
    fetch_enable_i,
    core_sleep_o,
    data_axi_awid,
    data_axi_awaddr,
    data_axi_awlen,
    data_axi_awsize,
    data_axi_awburst,
    data_axi_awlock,
    data_axi_awcache,
    data_axi_awprot,
    data_axi_awregion,
    data_axi_awqos,
    data_axi_awuser,
    data_axi_awvalid,
    data_axi_awready,
    data_axi_wdata,
    data_axi_wstrb,
    data_axi_wlast,
    data_axi_wuser,
    data_axi_wvalid,
    data_axi_wready,
    data_axi_bid,
    data_axi_bresp,
    data_axi_buser,
    data_axi_bvalid,
    data_axi_bready,
    data_axi_arid,
    data_axi_araddr,
    data_axi_arlen,
    data_axi_arsize,
    data_axi_arburst,
    data_axi_arlock,
    data_axi_arcache,
    data_axi_arprot,
    data_axi_arregion,
    data_axi_arqos,
    data_axi_aruser,
    data_axi_arvalid,
    data_axi_arready,
    data_axi_rid,
    data_axi_rdata,
    data_axi_rresp,
    data_axi_rlast,
    data_axi_ruser,
    data_axi_rvalid,
    data_axi_rready,
    instr_axi_awid,
    instr_axi_awaddr,
    instr_axi_awlen,
    instr_axi_awsize,
    instr_axi_awburst,
    instr_axi_awlock,
    instr_axi_awcache,
    instr_axi_awprot,
    instr_axi_awregion,
    instr_axi_awqos,
    instr_axi_awuser,
    instr_axi_awvalid,
    instr_axi_awready,
    instr_axi_wdata,
    instr_axi_wstrb,
    instr_axi_wlast,
    instr_axi_wuser,
    instr_axi_wvalid,
    instr_axi_wready,
    instr_axi_bid,
    instr_axi_bresp,
    instr_axi_buser,
    instr_axi_bvalid,
    instr_axi_bready,
    instr_axi_arid,
    instr_axi_araddr,
    instr_axi_arlen,
    instr_axi_arsize,
    instr_axi_arburst,
    instr_axi_arlock,
    instr_axi_arcache,
    instr_axi_arprot,
    instr_axi_arregion,
    instr_axi_arqos,
    instr_axi_aruser,
    instr_axi_arvalid,
    instr_axi_arready,
    instr_axi_rid,
    instr_axi_rdata,
    instr_axi_rresp,
    instr_axi_rlast,
    instr_axi_ruser,
    instr_axi_rvalid,
    instr_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_aclk, ASSOCIATED_BUSIF data_axi:instr_axi, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 20000000, PHASE 0.0, CLK_DOMAIN /clk_and_rst/clk_wiz_clk_out1" *) input axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_aresetn, POLARITY ACTIVE_LOW" *) input axi_aresetn;
  input irq_software_i;
  input irq_timer_i;
  input irq_external_i;
  input [14:0]irq_fast_i;
  input irq_nm_i;
  input debug_req_i;
  input fetch_enable_i;
  output core_sleep_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWID" *) output [11:0]data_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWADDR" *) output [31:0]data_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWLEN" *) output [7:0]data_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWSIZE" *) output [2:0]data_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWBURST" *) output [1:0]data_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWLOCK" *) output [0:0]data_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWCACHE" *) output [3:0]data_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWPROT" *) output [2:0]data_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWREGION" *) output [3:0]data_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWQOS" *) output [3:0]data_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWUSER" *) output [3:0]data_axi_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWVALID" *) output data_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi AWREADY" *) input data_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi WDATA" *) output [31:0]data_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi WSTRB" *) output [3:0]data_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi WLAST" *) output data_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi WUSER" *) output [3:0]data_axi_wuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi WVALID" *) output data_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi WREADY" *) input data_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi BID" *) input [11:0]data_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi BRESP" *) input [1:0]data_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi BUSER" *) input [3:0]data_axi_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi BVALID" *) input data_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi BREADY" *) output data_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARID" *) output [11:0]data_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARADDR" *) output [31:0]data_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARLEN" *) output [7:0]data_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARSIZE" *) output [2:0]data_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARBURST" *) output [1:0]data_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARLOCK" *) output [0:0]data_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARCACHE" *) output [3:0]data_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARPROT" *) output [2:0]data_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARREGION" *) output [3:0]data_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARQOS" *) output [3:0]data_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARUSER" *) output [3:0]data_axi_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARVALID" *) output data_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi ARREADY" *) input data_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RID" *) input [11:0]data_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RDATA" *) input [31:0]data_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RRESP" *) input [1:0]data_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RLAST" *) input data_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RUSER" *) input [3:0]data_axi_ruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RVALID" *) input data_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 data_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME data_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 20000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 4, WUSER_WIDTH 4, RUSER_WIDTH 4, BUSER_WIDTH 4, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_and_rst/clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output data_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWID" *) output [11:0]instr_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWADDR" *) output [31:0]instr_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWLEN" *) output [7:0]instr_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWSIZE" *) output [2:0]instr_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWBURST" *) output [1:0]instr_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWLOCK" *) output [0:0]instr_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWCACHE" *) output [3:0]instr_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWPROT" *) output [2:0]instr_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWREGION" *) output [3:0]instr_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWQOS" *) output [3:0]instr_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWUSER" *) output [3:0]instr_axi_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWVALID" *) output instr_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi AWREADY" *) input instr_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi WDATA" *) output [31:0]instr_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi WSTRB" *) output [3:0]instr_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi WLAST" *) output instr_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi WUSER" *) output [3:0]instr_axi_wuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi WVALID" *) output instr_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi WREADY" *) input instr_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi BID" *) input [11:0]instr_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi BRESP" *) input [1:0]instr_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi BUSER" *) input [3:0]instr_axi_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi BVALID" *) input instr_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi BREADY" *) output instr_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARID" *) output [11:0]instr_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARADDR" *) output [31:0]instr_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARLEN" *) output [7:0]instr_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARSIZE" *) output [2:0]instr_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARBURST" *) output [1:0]instr_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARLOCK" *) output [0:0]instr_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARCACHE" *) output [3:0]instr_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARPROT" *) output [2:0]instr_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARREGION" *) output [3:0]instr_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARQOS" *) output [3:0]instr_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARUSER" *) output [3:0]instr_axi_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARVALID" *) output instr_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi ARREADY" *) input instr_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RID" *) input [11:0]instr_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RDATA" *) input [31:0]instr_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RRESP" *) input [1:0]instr_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RLAST" *) input instr_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RUSER" *) input [3:0]instr_axi_ruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RVALID" *) input instr_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 instr_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME instr_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 20000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 4, WUSER_WIDTH 4, RUSER_WIDTH 4, BUSER_WIDTH 4, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_and_rst/clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output instr_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_aclk;
  wire axi_aresetn;
  wire core_sleep_o;
  wire data_axi_arready;
  wire data_axi_arvalid;
  wire [31:2]\^data_axi_awaddr ;
  wire data_axi_awready;
  wire data_axi_awvalid;
  wire data_axi_bready;
  wire [1:0]data_axi_bresp;
  wire data_axi_bvalid;
  wire [31:0]data_axi_rdata;
  wire data_axi_rready;
  wire [1:0]data_axi_rresp;
  wire data_axi_rvalid;
  wire [31:0]data_axi_wdata;
  wire data_axi_wready;
  wire [3:0]data_axi_wstrb;
  wire data_axi_wvalid;
  wire debug_req_i;
  wire fetch_enable_i;
  wire [31:2]\^instr_axi_araddr ;
  wire instr_axi_arready;
  wire instr_axi_arvalid;
  wire instr_axi_awready;
  wire instr_axi_awvalid;
  wire instr_axi_bready;
  wire [1:0]instr_axi_bresp;
  wire instr_axi_bvalid;
  wire [31:0]instr_axi_rdata;
  wire instr_axi_rready;
  wire [1:0]instr_axi_rresp;
  wire instr_axi_rvalid;
  wire instr_axi_wready;
  wire instr_axi_wvalid;
  wire irq_external_i;
  wire [14:0]irq_fast_i;
  wire irq_nm_i;
  wire irq_software_i;
  wire irq_timer_i;

  assign data_axi_araddr[31:2] = \^data_axi_awaddr [31:2];
  assign data_axi_araddr[1] = \<const0> ;
  assign data_axi_araddr[0] = \<const0> ;
  assign data_axi_arburst[1] = \<const0> ;
  assign data_axi_arburst[0] = \<const0> ;
  assign data_axi_arcache[3] = \<const0> ;
  assign data_axi_arcache[2] = \<const0> ;
  assign data_axi_arcache[1] = \<const0> ;
  assign data_axi_arcache[0] = \<const0> ;
  assign data_axi_arid[11] = \<const0> ;
  assign data_axi_arid[10] = \<const0> ;
  assign data_axi_arid[9] = \<const0> ;
  assign data_axi_arid[8] = \<const0> ;
  assign data_axi_arid[7] = \<const0> ;
  assign data_axi_arid[6] = \<const0> ;
  assign data_axi_arid[5] = \<const0> ;
  assign data_axi_arid[4] = \<const0> ;
  assign data_axi_arid[3] = \<const0> ;
  assign data_axi_arid[2] = \<const0> ;
  assign data_axi_arid[1] = \<const0> ;
  assign data_axi_arid[0] = \<const0> ;
  assign data_axi_arlen[7] = \<const0> ;
  assign data_axi_arlen[6] = \<const0> ;
  assign data_axi_arlen[5] = \<const0> ;
  assign data_axi_arlen[4] = \<const0> ;
  assign data_axi_arlen[3] = \<const0> ;
  assign data_axi_arlen[2] = \<const0> ;
  assign data_axi_arlen[1] = \<const0> ;
  assign data_axi_arlen[0] = \<const0> ;
  assign data_axi_arlock[0] = \<const0> ;
  assign data_axi_arprot[2] = \<const0> ;
  assign data_axi_arprot[1] = \<const0> ;
  assign data_axi_arprot[0] = \<const0> ;
  assign data_axi_arqos[3] = \<const0> ;
  assign data_axi_arqos[2] = \<const0> ;
  assign data_axi_arqos[1] = \<const0> ;
  assign data_axi_arqos[0] = \<const0> ;
  assign data_axi_arregion[3] = \<const0> ;
  assign data_axi_arregion[2] = \<const0> ;
  assign data_axi_arregion[1] = \<const0> ;
  assign data_axi_arregion[0] = \<const0> ;
  assign data_axi_arsize[2] = \<const0> ;
  assign data_axi_arsize[1] = \<const1> ;
  assign data_axi_arsize[0] = \<const0> ;
  assign data_axi_aruser[3] = \<const0> ;
  assign data_axi_aruser[2] = \<const0> ;
  assign data_axi_aruser[1] = \<const0> ;
  assign data_axi_aruser[0] = \<const0> ;
  assign data_axi_awaddr[31:2] = \^data_axi_awaddr [31:2];
  assign data_axi_awaddr[1] = \<const0> ;
  assign data_axi_awaddr[0] = \<const0> ;
  assign data_axi_awburst[1] = \<const0> ;
  assign data_axi_awburst[0] = \<const0> ;
  assign data_axi_awcache[3] = \<const0> ;
  assign data_axi_awcache[2] = \<const0> ;
  assign data_axi_awcache[1] = \<const0> ;
  assign data_axi_awcache[0] = \<const0> ;
  assign data_axi_awid[11] = \<const0> ;
  assign data_axi_awid[10] = \<const0> ;
  assign data_axi_awid[9] = \<const0> ;
  assign data_axi_awid[8] = \<const0> ;
  assign data_axi_awid[7] = \<const0> ;
  assign data_axi_awid[6] = \<const0> ;
  assign data_axi_awid[5] = \<const0> ;
  assign data_axi_awid[4] = \<const0> ;
  assign data_axi_awid[3] = \<const0> ;
  assign data_axi_awid[2] = \<const0> ;
  assign data_axi_awid[1] = \<const0> ;
  assign data_axi_awid[0] = \<const0> ;
  assign data_axi_awlen[7] = \<const0> ;
  assign data_axi_awlen[6] = \<const0> ;
  assign data_axi_awlen[5] = \<const0> ;
  assign data_axi_awlen[4] = \<const0> ;
  assign data_axi_awlen[3] = \<const0> ;
  assign data_axi_awlen[2] = \<const0> ;
  assign data_axi_awlen[1] = \<const0> ;
  assign data_axi_awlen[0] = \<const0> ;
  assign data_axi_awlock[0] = \<const0> ;
  assign data_axi_awprot[2] = \<const0> ;
  assign data_axi_awprot[1] = \<const0> ;
  assign data_axi_awprot[0] = \<const0> ;
  assign data_axi_awqos[3] = \<const0> ;
  assign data_axi_awqos[2] = \<const0> ;
  assign data_axi_awqos[1] = \<const0> ;
  assign data_axi_awqos[0] = \<const0> ;
  assign data_axi_awregion[3] = \<const0> ;
  assign data_axi_awregion[2] = \<const0> ;
  assign data_axi_awregion[1] = \<const0> ;
  assign data_axi_awregion[0] = \<const0> ;
  assign data_axi_awsize[2] = \<const0> ;
  assign data_axi_awsize[1] = \<const1> ;
  assign data_axi_awsize[0] = \<const0> ;
  assign data_axi_awuser[3] = \<const0> ;
  assign data_axi_awuser[2] = \<const0> ;
  assign data_axi_awuser[1] = \<const0> ;
  assign data_axi_awuser[0] = \<const0> ;
  assign data_axi_wlast = \<const1> ;
  assign data_axi_wuser[3] = \<const0> ;
  assign data_axi_wuser[2] = \<const0> ;
  assign data_axi_wuser[1] = \<const0> ;
  assign data_axi_wuser[0] = \<const0> ;
  assign instr_axi_araddr[31:2] = \^instr_axi_araddr [31:2];
  assign instr_axi_araddr[1] = \<const0> ;
  assign instr_axi_araddr[0] = \<const0> ;
  assign instr_axi_arburst[1] = \<const0> ;
  assign instr_axi_arburst[0] = \<const0> ;
  assign instr_axi_arcache[3] = \<const0> ;
  assign instr_axi_arcache[2] = \<const0> ;
  assign instr_axi_arcache[1] = \<const0> ;
  assign instr_axi_arcache[0] = \<const0> ;
  assign instr_axi_arid[11] = \<const0> ;
  assign instr_axi_arid[10] = \<const0> ;
  assign instr_axi_arid[9] = \<const0> ;
  assign instr_axi_arid[8] = \<const0> ;
  assign instr_axi_arid[7] = \<const0> ;
  assign instr_axi_arid[6] = \<const0> ;
  assign instr_axi_arid[5] = \<const0> ;
  assign instr_axi_arid[4] = \<const0> ;
  assign instr_axi_arid[3] = \<const0> ;
  assign instr_axi_arid[2] = \<const0> ;
  assign instr_axi_arid[1] = \<const0> ;
  assign instr_axi_arid[0] = \<const0> ;
  assign instr_axi_arlen[7] = \<const0> ;
  assign instr_axi_arlen[6] = \<const0> ;
  assign instr_axi_arlen[5] = \<const0> ;
  assign instr_axi_arlen[4] = \<const0> ;
  assign instr_axi_arlen[3] = \<const0> ;
  assign instr_axi_arlen[2] = \<const0> ;
  assign instr_axi_arlen[1] = \<const0> ;
  assign instr_axi_arlen[0] = \<const0> ;
  assign instr_axi_arlock[0] = \<const0> ;
  assign instr_axi_arprot[2] = \<const0> ;
  assign instr_axi_arprot[1] = \<const0> ;
  assign instr_axi_arprot[0] = \<const0> ;
  assign instr_axi_arqos[3] = \<const0> ;
  assign instr_axi_arqos[2] = \<const0> ;
  assign instr_axi_arqos[1] = \<const0> ;
  assign instr_axi_arqos[0] = \<const0> ;
  assign instr_axi_arregion[3] = \<const0> ;
  assign instr_axi_arregion[2] = \<const0> ;
  assign instr_axi_arregion[1] = \<const0> ;
  assign instr_axi_arregion[0] = \<const0> ;
  assign instr_axi_arsize[2] = \<const0> ;
  assign instr_axi_arsize[1] = \<const1> ;
  assign instr_axi_arsize[0] = \<const0> ;
  assign instr_axi_aruser[3] = \<const0> ;
  assign instr_axi_aruser[2] = \<const0> ;
  assign instr_axi_aruser[1] = \<const0> ;
  assign instr_axi_aruser[0] = \<const0> ;
  assign instr_axi_awaddr[31:2] = \^instr_axi_araddr [31:2];
  assign instr_axi_awaddr[1] = \<const0> ;
  assign instr_axi_awaddr[0] = \<const0> ;
  assign instr_axi_awburst[1] = \<const0> ;
  assign instr_axi_awburst[0] = \<const0> ;
  assign instr_axi_awcache[3] = \<const0> ;
  assign instr_axi_awcache[2] = \<const0> ;
  assign instr_axi_awcache[1] = \<const0> ;
  assign instr_axi_awcache[0] = \<const0> ;
  assign instr_axi_awid[11] = \<const0> ;
  assign instr_axi_awid[10] = \<const0> ;
  assign instr_axi_awid[9] = \<const0> ;
  assign instr_axi_awid[8] = \<const0> ;
  assign instr_axi_awid[7] = \<const0> ;
  assign instr_axi_awid[6] = \<const0> ;
  assign instr_axi_awid[5] = \<const0> ;
  assign instr_axi_awid[4] = \<const0> ;
  assign instr_axi_awid[3] = \<const0> ;
  assign instr_axi_awid[2] = \<const0> ;
  assign instr_axi_awid[1] = \<const0> ;
  assign instr_axi_awid[0] = \<const0> ;
  assign instr_axi_awlen[7] = \<const0> ;
  assign instr_axi_awlen[6] = \<const0> ;
  assign instr_axi_awlen[5] = \<const0> ;
  assign instr_axi_awlen[4] = \<const0> ;
  assign instr_axi_awlen[3] = \<const0> ;
  assign instr_axi_awlen[2] = \<const0> ;
  assign instr_axi_awlen[1] = \<const0> ;
  assign instr_axi_awlen[0] = \<const0> ;
  assign instr_axi_awlock[0] = \<const0> ;
  assign instr_axi_awprot[2] = \<const0> ;
  assign instr_axi_awprot[1] = \<const0> ;
  assign instr_axi_awprot[0] = \<const0> ;
  assign instr_axi_awqos[3] = \<const0> ;
  assign instr_axi_awqos[2] = \<const0> ;
  assign instr_axi_awqos[1] = \<const0> ;
  assign instr_axi_awqos[0] = \<const0> ;
  assign instr_axi_awregion[3] = \<const0> ;
  assign instr_axi_awregion[2] = \<const0> ;
  assign instr_axi_awregion[1] = \<const0> ;
  assign instr_axi_awregion[0] = \<const0> ;
  assign instr_axi_awsize[2] = \<const0> ;
  assign instr_axi_awsize[1] = \<const1> ;
  assign instr_axi_awsize[0] = \<const0> ;
  assign instr_axi_awuser[3] = \<const0> ;
  assign instr_axi_awuser[2] = \<const0> ;
  assign instr_axi_awuser[1] = \<const0> ;
  assign instr_axi_awuser[0] = \<const0> ;
  assign instr_axi_wdata[31] = \<const0> ;
  assign instr_axi_wdata[30] = \<const0> ;
  assign instr_axi_wdata[29] = \<const0> ;
  assign instr_axi_wdata[28] = \<const0> ;
  assign instr_axi_wdata[27] = \<const0> ;
  assign instr_axi_wdata[26] = \<const0> ;
  assign instr_axi_wdata[25] = \<const0> ;
  assign instr_axi_wdata[24] = \<const0> ;
  assign instr_axi_wdata[23] = \<const0> ;
  assign instr_axi_wdata[22] = \<const0> ;
  assign instr_axi_wdata[21] = \<const0> ;
  assign instr_axi_wdata[20] = \<const0> ;
  assign instr_axi_wdata[19] = \<const0> ;
  assign instr_axi_wdata[18] = \<const0> ;
  assign instr_axi_wdata[17] = \<const0> ;
  assign instr_axi_wdata[16] = \<const0> ;
  assign instr_axi_wdata[15] = \<const0> ;
  assign instr_axi_wdata[14] = \<const0> ;
  assign instr_axi_wdata[13] = \<const0> ;
  assign instr_axi_wdata[12] = \<const0> ;
  assign instr_axi_wdata[11] = \<const0> ;
  assign instr_axi_wdata[10] = \<const0> ;
  assign instr_axi_wdata[9] = \<const0> ;
  assign instr_axi_wdata[8] = \<const0> ;
  assign instr_axi_wdata[7] = \<const0> ;
  assign instr_axi_wdata[6] = \<const0> ;
  assign instr_axi_wdata[5] = \<const0> ;
  assign instr_axi_wdata[4] = \<const0> ;
  assign instr_axi_wdata[3] = \<const0> ;
  assign instr_axi_wdata[2] = \<const0> ;
  assign instr_axi_wdata[1] = \<const0> ;
  assign instr_axi_wdata[0] = \<const0> ;
  assign instr_axi_wlast = \<const1> ;
  assign instr_axi_wstrb[3] = \<const0> ;
  assign instr_axi_wstrb[2] = \<const0> ;
  assign instr_axi_wstrb[1] = \<const0> ;
  assign instr_axi_wstrb[0] = \<const0> ;
  assign instr_axi_wuser[3] = \<const0> ;
  assign instr_axi_wuser[2] = \<const0> ;
  assign instr_axi_wuser[1] = \<const0> ;
  assign instr_axi_wuser[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_core_axi_wallpaper inst
       (.alu_adder_result_ex_o(\^data_axi_awaddr ),
        .axi_aclk(axi_aclk),
        .axi_aresetn(axi_aresetn),
        .core_sleep_o(core_sleep_o),
        .data_axi_arready(data_axi_arready),
        .data_axi_arvalid(data_axi_arvalid),
        .data_axi_awready(data_axi_awready),
        .data_axi_awvalid(data_axi_awvalid),
        .data_axi_bready(data_axi_bready),
        .data_axi_bresp(data_axi_bresp[1]),
        .data_axi_bvalid(data_axi_bvalid),
        .data_axi_rdata(data_axi_rdata),
        .data_axi_rready(data_axi_rready),
        .data_axi_rresp(data_axi_rresp[1]),
        .data_axi_rvalid(data_axi_rvalid),
        .data_axi_wdata(data_axi_wdata),
        .data_axi_wready(data_axi_wready),
        .data_axi_wstrb(data_axi_wstrb),
        .data_axi_wvalid(data_axi_wvalid),
        .debug_req_i(debug_req_i),
        .fetch_enable_i(fetch_enable_i),
        .instr_axi_araddr(\^instr_axi_araddr ),
        .instr_axi_arready(instr_axi_arready),
        .instr_axi_arvalid(instr_axi_arvalid),
        .instr_axi_awready(instr_axi_awready),
        .instr_axi_awvalid(instr_axi_awvalid),
        .instr_axi_bready(instr_axi_bready),
        .instr_axi_bresp(instr_axi_bresp[1]),
        .instr_axi_bvalid(instr_axi_bvalid),
        .instr_axi_rdata(instr_axi_rdata),
        .instr_axi_rready(instr_axi_rready),
        .instr_axi_rresp(instr_axi_rresp[1]),
        .instr_axi_rvalid(instr_axi_rvalid),
        .instr_axi_wready(instr_axi_wready),
        .instr_axi_wvalid(instr_axi_wvalid),
        .irq_external_i(irq_external_i),
        .irq_fast_i(irq_fast_i),
        .irq_nm_i(irq_nm_i),
        .irq_software_i(irq_software_i),
        .irq_timer_i(irq_timer_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_alu
   (O,
    \data_axi_awaddr[7] ,
    \data_axi_awaddr[11] ,
    \data_axi_awaddr[15] ,
    \data_axi_awaddr[19] ,
    \data_axi_awaddr[23] ,
    \data_axi_awaddr[27] ,
    \data_axi_awaddr[31] ,
    data_axi_wstrb,
    D,
    \op_numerator_q_reg[31] ,
    \md_state_q_reg[1] ,
    instr_multicycle_done_q_reg,
    adder_in_a,
    S,
    \mac_res_q_reg[7] ,
    \mac_res_q_reg[11] ,
    \mac_res_q_reg[15] ,
    \mac_res_q_reg[19] ,
    \mac_res_q_reg[23] ,
    \mac_res_q_reg[27] ,
    \pc_id_o_reg[31] ,
    data_type_ex,
    handle_misaligned_q,
    \instr_rdata_id_o_reg[24] ,
    div_sign_b__0,
    \instr_rdata_id_o_reg[23] ,
    multdiv_operand_b_ex,
    multdiv_operand_a_ex,
    p_0_in2_out);
  output [3:0]O;
  output [3:0]\data_axi_awaddr[7] ;
  output [3:0]\data_axi_awaddr[11] ;
  output [3:0]\data_axi_awaddr[15] ;
  output [3:0]\data_axi_awaddr[19] ;
  output [3:0]\data_axi_awaddr[23] ;
  output [3:0]\data_axi_awaddr[27] ;
  output [3:0]\data_axi_awaddr[31] ;
  output [0:0]data_axi_wstrb;
  output [31:0]D;
  output [31:0]\op_numerator_q_reg[31] ;
  output \md_state_q_reg[1] ;
  input instr_multicycle_done_q_reg;
  input [30:0]adder_in_a;
  input [3:0]S;
  input [3:0]\mac_res_q_reg[7] ;
  input [3:0]\mac_res_q_reg[11] ;
  input [3:0]\mac_res_q_reg[15] ;
  input [3:0]\mac_res_q_reg[19] ;
  input [3:0]\mac_res_q_reg[23] ;
  input [3:0]\mac_res_q_reg[27] ;
  input [3:0]\pc_id_o_reg[31] ;
  input [1:0]data_type_ex;
  input handle_misaligned_q;
  input \instr_rdata_id_o_reg[24] ;
  input div_sign_b__0;
  input \instr_rdata_id_o_reg[23] ;
  input [29:0]multdiv_operand_b_ex;
  input [31:0]multdiv_operand_a_ex;
  input p_0_in2_out;

  wire [31:0]D;
  wire [3:0]O;
  wire [3:0]S;
  wire [30:0]adder_in_a;
  wire adder_result_ext_o_carry__0_n_0;
  wire adder_result_ext_o_carry__0_n_1;
  wire adder_result_ext_o_carry__0_n_2;
  wire adder_result_ext_o_carry__0_n_3;
  wire adder_result_ext_o_carry__1_n_0;
  wire adder_result_ext_o_carry__1_n_1;
  wire adder_result_ext_o_carry__1_n_2;
  wire adder_result_ext_o_carry__1_n_3;
  wire adder_result_ext_o_carry__2_n_0;
  wire adder_result_ext_o_carry__2_n_1;
  wire adder_result_ext_o_carry__2_n_2;
  wire adder_result_ext_o_carry__2_n_3;
  wire adder_result_ext_o_carry__3_n_0;
  wire adder_result_ext_o_carry__3_n_1;
  wire adder_result_ext_o_carry__3_n_2;
  wire adder_result_ext_o_carry__3_n_3;
  wire adder_result_ext_o_carry__4_n_0;
  wire adder_result_ext_o_carry__4_n_1;
  wire adder_result_ext_o_carry__4_n_2;
  wire adder_result_ext_o_carry__4_n_3;
  wire adder_result_ext_o_carry__5_n_0;
  wire adder_result_ext_o_carry__5_n_1;
  wire adder_result_ext_o_carry__5_n_2;
  wire adder_result_ext_o_carry__5_n_3;
  wire adder_result_ext_o_carry__6_n_1;
  wire adder_result_ext_o_carry__6_n_2;
  wire adder_result_ext_o_carry__6_n_3;
  wire adder_result_ext_o_carry_n_0;
  wire adder_result_ext_o_carry_n_1;
  wire adder_result_ext_o_carry_n_2;
  wire adder_result_ext_o_carry_n_3;
  wire [3:0]\data_axi_awaddr[11] ;
  wire [3:0]\data_axi_awaddr[15] ;
  wire [3:0]\data_axi_awaddr[19] ;
  wire [3:0]\data_axi_awaddr[23] ;
  wire [3:0]\data_axi_awaddr[27] ;
  wire [3:0]\data_axi_awaddr[31] ;
  wire [3:0]\data_axi_awaddr[7] ;
  wire [0:0]data_axi_wstrb;
  wire [1:0]data_type_ex;
  wire div_sign_b__0;
  wire handle_misaligned_q;
  wire instr_multicycle_done_q_reg;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[24] ;
  wire [3:0]\mac_res_q_reg[11] ;
  wire [3:0]\mac_res_q_reg[15] ;
  wire [3:0]\mac_res_q_reg[19] ;
  wire [3:0]\mac_res_q_reg[23] ;
  wire [3:0]\mac_res_q_reg[27] ;
  wire [3:0]\mac_res_q_reg[7] ;
  wire \md_state_q[2]_i_10_n_0 ;
  wire \md_state_q[2]_i_11_n_0 ;
  wire \md_state_q[2]_i_12_n_0 ;
  wire \md_state_q[2]_i_5_n_0 ;
  wire \md_state_q[2]_i_6_n_0 ;
  wire \md_state_q[2]_i_7_n_0 ;
  wire \md_state_q[2]_i_8_n_0 ;
  wire \md_state_q[2]_i_9_n_0 ;
  wire \md_state_q_reg[1] ;
  wire [31:0]multdiv_operand_a_ex;
  wire [29:0]multdiv_operand_b_ex;
  wire [31:0]\op_numerator_q_reg[31] ;
  wire p_0_in2_out;
  wire [3:0]\pc_id_o_reg[31] ;
  wire [3:3]NLW_adder_result_ext_o_carry__6_CO_UNCONNECTED;

  CARRY4 adder_result_ext_o_carry
       (.CI(1'b0),
        .CO({adder_result_ext_o_carry_n_0,adder_result_ext_o_carry_n_1,adder_result_ext_o_carry_n_2,adder_result_ext_o_carry_n_3}),
        .CYINIT(instr_multicycle_done_q_reg),
        .DI(adder_in_a[3:0]),
        .O(O),
        .S(S));
  CARRY4 adder_result_ext_o_carry__0
       (.CI(adder_result_ext_o_carry_n_0),
        .CO({adder_result_ext_o_carry__0_n_0,adder_result_ext_o_carry__0_n_1,adder_result_ext_o_carry__0_n_2,adder_result_ext_o_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(adder_in_a[7:4]),
        .O(\data_axi_awaddr[7] ),
        .S(\mac_res_q_reg[7] ));
  CARRY4 adder_result_ext_o_carry__1
       (.CI(adder_result_ext_o_carry__0_n_0),
        .CO({adder_result_ext_o_carry__1_n_0,adder_result_ext_o_carry__1_n_1,adder_result_ext_o_carry__1_n_2,adder_result_ext_o_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(adder_in_a[11:8]),
        .O(\data_axi_awaddr[11] ),
        .S(\mac_res_q_reg[11] ));
  CARRY4 adder_result_ext_o_carry__2
       (.CI(adder_result_ext_o_carry__1_n_0),
        .CO({adder_result_ext_o_carry__2_n_0,adder_result_ext_o_carry__2_n_1,adder_result_ext_o_carry__2_n_2,adder_result_ext_o_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(adder_in_a[15:12]),
        .O(\data_axi_awaddr[15] ),
        .S(\mac_res_q_reg[15] ));
  CARRY4 adder_result_ext_o_carry__3
       (.CI(adder_result_ext_o_carry__2_n_0),
        .CO({adder_result_ext_o_carry__3_n_0,adder_result_ext_o_carry__3_n_1,adder_result_ext_o_carry__3_n_2,adder_result_ext_o_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(adder_in_a[19:16]),
        .O(\data_axi_awaddr[19] ),
        .S(\mac_res_q_reg[19] ));
  CARRY4 adder_result_ext_o_carry__4
       (.CI(adder_result_ext_o_carry__3_n_0),
        .CO({adder_result_ext_o_carry__4_n_0,adder_result_ext_o_carry__4_n_1,adder_result_ext_o_carry__4_n_2,adder_result_ext_o_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(adder_in_a[23:20]),
        .O(\data_axi_awaddr[23] ),
        .S(\mac_res_q_reg[23] ));
  CARRY4 adder_result_ext_o_carry__5
       (.CI(adder_result_ext_o_carry__4_n_0),
        .CO({adder_result_ext_o_carry__5_n_0,adder_result_ext_o_carry__5_n_1,adder_result_ext_o_carry__5_n_2,adder_result_ext_o_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(adder_in_a[27:24]),
        .O(\data_axi_awaddr[27] ),
        .S(\mac_res_q_reg[27] ));
  CARRY4 adder_result_ext_o_carry__6
       (.CI(adder_result_ext_o_carry__5_n_0),
        .CO({NLW_adder_result_ext_o_carry__6_CO_UNCONNECTED[3],adder_result_ext_o_carry__6_n_1,adder_result_ext_o_carry__6_n_2,adder_result_ext_o_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,adder_in_a[30:28]}),
        .O(\data_axi_awaddr[31] ),
        .S(\pc_id_o_reg[31] ));
  LUT5 #(
    .INIT(32'h00308B8B)) 
    \data_axi_wstrb[1]_INST_0 
       (.I0(O[0]),
        .I1(data_type_ex[1]),
        .I2(handle_misaligned_q),
        .I3(data_type_ex[0]),
        .I4(O[1]),
        .O(data_axi_wstrb));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \md_state_q[2]_i_10 
       (.I0(\data_axi_awaddr[27] [1]),
        .I1(\data_axi_awaddr[27] [0]),
        .I2(\data_axi_awaddr[27] [3]),
        .I3(\data_axi_awaddr[27] [2]),
        .O(\md_state_q[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \md_state_q[2]_i_11 
       (.I0(\data_axi_awaddr[11] [1]),
        .I1(\data_axi_awaddr[11] [0]),
        .I2(\data_axi_awaddr[11] [3]),
        .I3(\data_axi_awaddr[11] [2]),
        .O(\md_state_q[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \md_state_q[2]_i_12 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[3]),
        .I3(O[2]),
        .O(\md_state_q[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \md_state_q[2]_i_3 
       (.I0(\md_state_q[2]_i_5_n_0 ),
        .I1(\md_state_q[2]_i_6_n_0 ),
        .I2(\md_state_q[2]_i_7_n_0 ),
        .I3(\md_state_q[2]_i_8_n_0 ),
        .O(\md_state_q_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \md_state_q[2]_i_5 
       (.I0(\data_axi_awaddr[19] [0]),
        .I1(\data_axi_awaddr[19] [1]),
        .I2(\data_axi_awaddr[19] [2]),
        .I3(\data_axi_awaddr[19] [3]),
        .I4(\md_state_q[2]_i_9_n_0 ),
        .O(\md_state_q[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \md_state_q[2]_i_6 
       (.I0(\data_axi_awaddr[31] [0]),
        .I1(\data_axi_awaddr[31] [1]),
        .I2(\data_axi_awaddr[31] [3]),
        .I3(\data_axi_awaddr[31] [2]),
        .I4(\md_state_q[2]_i_10_n_0 ),
        .O(\md_state_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \md_state_q[2]_i_7 
       (.I0(\data_axi_awaddr[15] [0]),
        .I1(\data_axi_awaddr[15] [1]),
        .I2(\data_axi_awaddr[15] [2]),
        .I3(\data_axi_awaddr[15] [3]),
        .I4(\md_state_q[2]_i_11_n_0 ),
        .O(\md_state_q[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \md_state_q[2]_i_8 
       (.I0(\data_axi_awaddr[7] [0]),
        .I1(\data_axi_awaddr[7] [1]),
        .I2(\data_axi_awaddr[7] [2]),
        .I3(\data_axi_awaddr[7] [3]),
        .I4(\md_state_q[2]_i_12_n_0 ),
        .O(\md_state_q[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \md_state_q[2]_i_9 
       (.I0(\data_axi_awaddr[23] [3]),
        .I1(\data_axi_awaddr[23] [2]),
        .I2(\data_axi_awaddr[23] [1]),
        .I3(\data_axi_awaddr[23] [0]),
        .O(\md_state_q[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[0]_i_1 
       (.I0(O[0]),
        .I1(multdiv_operand_b_ex[0]),
        .I2(div_sign_b__0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[10]_i_1 
       (.I0(\data_axi_awaddr[11] [2]),
        .I1(multdiv_operand_b_ex[9]),
        .I2(div_sign_b__0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[11]_i_1 
       (.I0(\data_axi_awaddr[11] [3]),
        .I1(multdiv_operand_b_ex[10]),
        .I2(div_sign_b__0),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[12]_i_1 
       (.I0(\data_axi_awaddr[15] [0]),
        .I1(multdiv_operand_b_ex[11]),
        .I2(div_sign_b__0),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[13]_i_1 
       (.I0(\data_axi_awaddr[15] [1]),
        .I1(multdiv_operand_b_ex[12]),
        .I2(div_sign_b__0),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[14]_i_1 
       (.I0(\data_axi_awaddr[15] [2]),
        .I1(multdiv_operand_b_ex[13]),
        .I2(div_sign_b__0),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[15]_i_1 
       (.I0(\data_axi_awaddr[15] [3]),
        .I1(multdiv_operand_b_ex[14]),
        .I2(div_sign_b__0),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[16]_i_1 
       (.I0(\data_axi_awaddr[19] [0]),
        .I1(multdiv_operand_b_ex[15]),
        .I2(div_sign_b__0),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[17]_i_1 
       (.I0(\data_axi_awaddr[19] [1]),
        .I1(multdiv_operand_b_ex[16]),
        .I2(div_sign_b__0),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[18]_i_1 
       (.I0(\data_axi_awaddr[19] [2]),
        .I1(multdiv_operand_b_ex[17]),
        .I2(div_sign_b__0),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[19]_i_1 
       (.I0(\data_axi_awaddr[19] [3]),
        .I1(multdiv_operand_b_ex[18]),
        .I2(div_sign_b__0),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[1]_i_1 
       (.I0(O[1]),
        .I1(multdiv_operand_b_ex[1]),
        .I2(div_sign_b__0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[20]_i_1 
       (.I0(\data_axi_awaddr[23] [0]),
        .I1(multdiv_operand_b_ex[19]),
        .I2(div_sign_b__0),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[21]_i_1 
       (.I0(\data_axi_awaddr[23] [1]),
        .I1(multdiv_operand_b_ex[20]),
        .I2(div_sign_b__0),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[22]_i_1 
       (.I0(\data_axi_awaddr[23] [2]),
        .I1(multdiv_operand_b_ex[21]),
        .I2(div_sign_b__0),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[23]_i_1 
       (.I0(\data_axi_awaddr[23] [3]),
        .I1(multdiv_operand_b_ex[22]),
        .I2(div_sign_b__0),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[24]_i_1 
       (.I0(\data_axi_awaddr[27] [0]),
        .I1(multdiv_operand_b_ex[23]),
        .I2(div_sign_b__0),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \op_denominator_q[25]_i_1 
       (.I0(\data_axi_awaddr[27] [1]),
        .I1(\instr_rdata_id_o_reg[23] ),
        .I2(div_sign_b__0),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[26]_i_1 
       (.I0(\data_axi_awaddr[27] [2]),
        .I1(multdiv_operand_b_ex[24]),
        .I2(div_sign_b__0),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[27]_i_1 
       (.I0(\data_axi_awaddr[27] [3]),
        .I1(multdiv_operand_b_ex[25]),
        .I2(div_sign_b__0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[28]_i_1 
       (.I0(\data_axi_awaddr[31] [0]),
        .I1(multdiv_operand_b_ex[26]),
        .I2(div_sign_b__0),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[29]_i_1 
       (.I0(\data_axi_awaddr[31] [1]),
        .I1(multdiv_operand_b_ex[27]),
        .I2(div_sign_b__0),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[2]_i_1 
       (.I0(O[2]),
        .I1(multdiv_operand_b_ex[2]),
        .I2(div_sign_b__0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[30]_i_1 
       (.I0(\data_axi_awaddr[31] [2]),
        .I1(multdiv_operand_b_ex[28]),
        .I2(div_sign_b__0),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[31]_i_2 
       (.I0(\data_axi_awaddr[31] [3]),
        .I1(multdiv_operand_b_ex[29]),
        .I2(div_sign_b__0),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \op_denominator_q[3]_i_1 
       (.I0(O[3]),
        .I1(\instr_rdata_id_o_reg[24] ),
        .I2(div_sign_b__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[4]_i_1 
       (.I0(\data_axi_awaddr[7] [0]),
        .I1(multdiv_operand_b_ex[3]),
        .I2(div_sign_b__0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[5]_i_1 
       (.I0(\data_axi_awaddr[7] [1]),
        .I1(multdiv_operand_b_ex[4]),
        .I2(div_sign_b__0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[6]_i_1 
       (.I0(\data_axi_awaddr[7] [2]),
        .I1(multdiv_operand_b_ex[5]),
        .I2(div_sign_b__0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[7]_i_1 
       (.I0(\data_axi_awaddr[7] [3]),
        .I1(multdiv_operand_b_ex[6]),
        .I2(div_sign_b__0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[8]_i_1 
       (.I0(\data_axi_awaddr[11] [0]),
        .I1(multdiv_operand_b_ex[7]),
        .I2(div_sign_b__0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_denominator_q[9]_i_1 
       (.I0(\data_axi_awaddr[11] [1]),
        .I1(multdiv_operand_b_ex[8]),
        .I2(div_sign_b__0),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[0]_i_1 
       (.I0(O[0]),
        .I1(multdiv_operand_a_ex[0]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[10]_i_1 
       (.I0(\data_axi_awaddr[11] [2]),
        .I1(multdiv_operand_a_ex[10]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[11]_i_1 
       (.I0(\data_axi_awaddr[11] [3]),
        .I1(multdiv_operand_a_ex[11]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[12]_i_1 
       (.I0(\data_axi_awaddr[15] [0]),
        .I1(multdiv_operand_a_ex[12]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[13]_i_1 
       (.I0(\data_axi_awaddr[15] [1]),
        .I1(multdiv_operand_a_ex[13]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[14]_i_1 
       (.I0(\data_axi_awaddr[15] [2]),
        .I1(multdiv_operand_a_ex[14]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[15]_i_1 
       (.I0(\data_axi_awaddr[15] [3]),
        .I1(multdiv_operand_a_ex[15]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[16]_i_1 
       (.I0(\data_axi_awaddr[19] [0]),
        .I1(multdiv_operand_a_ex[16]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[17]_i_1 
       (.I0(\data_axi_awaddr[19] [1]),
        .I1(multdiv_operand_a_ex[17]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[18]_i_1 
       (.I0(\data_axi_awaddr[19] [2]),
        .I1(multdiv_operand_a_ex[18]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[19]_i_1 
       (.I0(\data_axi_awaddr[19] [3]),
        .I1(multdiv_operand_a_ex[19]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[1]_i_1 
       (.I0(O[1]),
        .I1(multdiv_operand_a_ex[1]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[20]_i_1 
       (.I0(\data_axi_awaddr[23] [0]),
        .I1(multdiv_operand_a_ex[20]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[21]_i_1 
       (.I0(\data_axi_awaddr[23] [1]),
        .I1(multdiv_operand_a_ex[21]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[22]_i_1 
       (.I0(\data_axi_awaddr[23] [2]),
        .I1(multdiv_operand_a_ex[22]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[23]_i_1 
       (.I0(\data_axi_awaddr[23] [3]),
        .I1(multdiv_operand_a_ex[23]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[24]_i_1 
       (.I0(\data_axi_awaddr[27] [0]),
        .I1(multdiv_operand_a_ex[24]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[25]_i_1 
       (.I0(\data_axi_awaddr[27] [1]),
        .I1(multdiv_operand_a_ex[25]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[26]_i_1 
       (.I0(\data_axi_awaddr[27] [2]),
        .I1(multdiv_operand_a_ex[26]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[27]_i_1 
       (.I0(\data_axi_awaddr[27] [3]),
        .I1(multdiv_operand_a_ex[27]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[28]_i_1 
       (.I0(\data_axi_awaddr[31] [0]),
        .I1(multdiv_operand_a_ex[28]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[29]_i_1 
       (.I0(\data_axi_awaddr[31] [1]),
        .I1(multdiv_operand_a_ex[29]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[2]_i_1 
       (.I0(O[2]),
        .I1(multdiv_operand_a_ex[2]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[30]_i_1 
       (.I0(\data_axi_awaddr[31] [2]),
        .I1(multdiv_operand_a_ex[30]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[31]_i_2 
       (.I0(\data_axi_awaddr[31] [3]),
        .I1(multdiv_operand_a_ex[31]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[3]_i_1 
       (.I0(O[3]),
        .I1(multdiv_operand_a_ex[3]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[4]_i_1 
       (.I0(\data_axi_awaddr[7] [0]),
        .I1(multdiv_operand_a_ex[4]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[5]_i_1 
       (.I0(\data_axi_awaddr[7] [1]),
        .I1(multdiv_operand_a_ex[5]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[6]_i_1 
       (.I0(\data_axi_awaddr[7] [2]),
        .I1(multdiv_operand_a_ex[6]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[7]_i_1 
       (.I0(\data_axi_awaddr[7] [3]),
        .I1(multdiv_operand_a_ex[7]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[8]_i_1 
       (.I0(\data_axi_awaddr[11] [0]),
        .I1(multdiv_operand_a_ex[8]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \op_numerator_q[9]_i_1 
       (.I0(\data_axi_awaddr[11] [1]),
        .I1(multdiv_operand_a_ex[9]),
        .I2(p_0_in2_out),
        .O(\op_numerator_q_reg[31] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_controller
   (\mtval_q_reg[18] ,
    illegal_insn_q,
    \instr_addr_q_reg[31] ,
    \fetch_addr_q_reg[4] ,
    \dcsr_q_reg[cause][0] ,
    \mstack_epc_q_reg[31] ,
    \mtvec_q_reg[31] ,
    \mcause_q_reg[5] ,
    nmi_mode_q_reg_0,
    nmi_mode_q_reg_1,
    \ctrl_fsm_cs_reg[3]_0 ,
    \mepc_q_reg[18] ,
    \mtvec_q_reg[31]_0 ,
    \mstack_epc_q_reg[31]_0 ,
    \mstack_q_reg[mpp][1] ,
    \depc_q_reg[8] ,
    \depc_q_reg[31] ,
    E,
    \g_fifo_regs[0].err_q_reg[0] ,
    pc_set,
    fetch_addr_n,
    instr_req_int,
    D,
    instr_valid_id_o_reg,
    id_in_ready,
    \instr_addr_q_reg[31]_0 ,
    S,
    \ctrl_fsm_cs_reg[1]_0 ,
    debug_mode_q_reg_0,
    \mcause_q_reg[5]_0 ,
    \mcause_q_reg[2] ,
    ctrl_busy,
    \mtval_q_reg[18]_0 ,
    exc_req_q_reg_0,
    \mstack_q_reg[mpp][0] ,
    \mstack_epc_q_reg[31]_1 ,
    \mstack_q_reg[mpp][1]_0 ,
    \mtvec_q_reg[31]_1 ,
    \mepc_q_reg[31] ,
    \mcause_q_reg[5]_1 ,
    \depc_q_reg[18] ,
    \mtval_q_reg[31] ,
    \mtval_q_reg[18]_1 ,
    \dcsr_q_reg[cause][2] ,
    \dcsr_q_reg[prv][1] ,
    \mstatus_d[mie] ,
    \mstatus_d[mpie] ,
    \mstatus_q_reg[mpp][0] ,
    \mepc_q_reg[31]_0 ,
    \mstatus_q_reg[mpp][1] ,
    \mstatus_q_reg[mpp][0]_0 ,
    lsu_store_err,
    clk,
    axi_aresetn,
    instr_fetch_err_o_reg,
    lsu_load_err,
    instr_valid_id_o_reg_0,
    irq_nm_i,
    irq_pending,
    csr_mstatus_mie,
    instr_valid_id,
    debug_req_i,
    debug_single_step,
    \instr_rdata_id_o_reg[13] ,
    \instr_rdata_id_o_reg[13]_0 ,
    \instr_rdata_id_o_reg[13]_1 ,
    Q,
    \instr_addr_q_reg[31]_1 ,
    \instr_rdata_id_o_reg[13]_2 ,
    \instr_rdata_id_o_reg[13]_3 ,
    offset_in_init_q_reg,
    id_wb_fsm_cs_reg,
    instr_valid_id_o_reg_1,
    offset_in_init_q,
    \fetch_addr_q_reg[31] ,
    \depc_q_reg[31]_0 ,
    branch_set_q_reg,
    instr_valid_id_o_reg_2,
    \mtvec_q_reg[31]_2 ,
    \mepc_q_reg[31]_1 ,
    \mac_res_q_reg[30] ,
    \ctrl_fsm_cs_reg[1]_1 ,
    O,
    \mac_res_q_reg[7] ,
    nmi_mode_q_reg_2,
    \mac_res_q_reg[27] ,
    \mac_res_q_reg[23] ,
    \mac_res_q_reg[19] ,
    \mac_res_q_reg[15] ,
    \mac_res_q_reg[11] ,
    stored_addr_en07_out,
    CO,
    instr_is_compressed_int,
    id_wb_fsm_cs_reg_0,
    \dcsr_q_reg[step] ,
    \instr_rdata_id_o_reg[21]_rep__0 ,
    debug_mode_q_reg_1,
    \priv_lvl_q_reg[1] ,
    instr_valid_id_o_reg_3,
    instr_valid_id_o_reg_4,
    store_err_q_reg_0,
    \mie_q_reg[irq_fast][14] ,
    \priv_lvl_q_reg[1]_0 ,
    \mie_q_reg[irq_fast][14]_0 ,
    \instr_rdata_id_o_reg[31] ,
    \instr_rdata_id_o_reg[23] ,
    illegal_insn_q_reg_0,
    \dcsr_q_reg[ebreakm] ,
    \ctrl_fsm_cs_reg[0]_0 ,
    \instr_rdata_id_o_reg[23]_0 ,
    \mie_q_reg[irq_external] ,
    \instr_rdata_id_o_reg[29] ,
    \dcsr_q_reg[step]_0 ,
    \instr_rdata_id_o_reg[31]_0 ,
    \dcsr_q_reg[step]_1 ,
    fetch_enable_i,
    p_6_in,
    \mstack_q_reg[mpp][0]_0 ,
    \mstack_q_reg[mpp][1]_1 ,
    instr_new_id_o_reg,
    \instr_rdata_id_o_reg[13]_4 ,
    \mstack_epc_q_reg[31]_2 ,
    \mstack_cause_q_reg[5] ,
    instr_valid_id_o_reg_5,
    \instr_rdata_id_o_reg[13]_5 ,
    instr_valid_id_o_reg_6,
    \instr_rdata_id_o_reg[13]_6 ,
    \instr_rdata_id_o_reg[13]_7 ,
    instr_valid_id_o_reg_7,
    \instr_rdata_id_o_reg[13]_8 ,
    instr_valid_id_o_reg_8,
    \instr_rdata_id_o_reg[13]_9 ,
    instr_valid_id_o_reg_9,
    p_18_in,
    instr_valid_id_o_reg_10,
    \instr_rdata_id_o_reg[13]_10 ,
    instr_valid_id_o_reg_11,
    p_22_in,
    instr_valid_id_o_reg_12,
    \instr_rdata_id_o_reg[13]_11 ,
    instr_valid_id_o_reg_13,
    \instr_rdata_id_o_reg[13]_12 ,
    instr_valid_id_o_reg_14,
    \instr_rdata_id_o_reg[13]_13 ,
    instr_valid_id_o_reg_15,
    p_0_in,
    instr_valid_id_o_reg_16,
    \instr_rdata_id_o_reg[13]_14 ,
    instr_valid_id_o_reg_17,
    \instr_rdata_id_o_reg[13]_15 ,
    instr_valid_id_o_reg_18,
    \instr_rdata_id_o_reg[13]_16 ,
    instr_valid_id_o_reg_19,
    \instr_rdata_id_o_reg[13]_17 ,
    instr_valid_id_o_reg_20,
    \instr_rdata_id_o_reg[13]_18 ,
    instr_valid_id_o_reg_21,
    \instr_rdata_id_o_reg[13]_19 ,
    instr_valid_id_o_reg_22,
    \instr_rdata_id_o_reg[13]_20 ,
    instr_valid_id_o_reg_23,
    \instr_rdata_id_o_reg[13]_21 ,
    instr_valid_id_o_reg_24,
    \instr_rdata_id_o_reg[13]_22 ,
    instr_valid_id_o_reg_25,
    p_14_in,
    instr_valid_id_o_reg_26,
    instr_valid_id_o_reg_27,
    instr_valid_id_o_reg_28,
    p_16_in,
    instr_valid_id_o_reg_29,
    \instr_rdata_id_o_reg[13]_23 ,
    \priv_lvl_q_reg[1]_1 ,
    \instr_rdata_id_o_reg[13]_24 ,
    instr_valid_id_o_reg_30,
    \pc_id_o_reg[3] ,
    p_1_in,
    \mstack_q_reg[mpie] ,
    instr_valid_id_o_reg_31,
    p_2_in,
    instr_valid_id_o_reg_32,
    \instr_rdata_id_o_reg[13]_25 ,
    instr_valid_id_o_reg_33,
    mstatus_d2_out);
  output \mtval_q_reg[18] ;
  output illegal_insn_q;
  output \instr_addr_q_reg[31] ;
  output \fetch_addr_q_reg[4] ;
  output \dcsr_q_reg[cause][0] ;
  output \mstack_epc_q_reg[31] ;
  output \mtvec_q_reg[31] ;
  output \mcause_q_reg[5] ;
  output nmi_mode_q_reg_0;
  output nmi_mode_q_reg_1;
  output \ctrl_fsm_cs_reg[3]_0 ;
  output \mepc_q_reg[18] ;
  output \mtvec_q_reg[31]_0 ;
  output \mstack_epc_q_reg[31]_0 ;
  output \mstack_q_reg[mpp][1] ;
  output \depc_q_reg[8] ;
  output [30:0]\depc_q_reg[31] ;
  output [0:0]E;
  output \g_fifo_regs[0].err_q_reg[0] ;
  output pc_set;
  output [29:0]fetch_addr_n;
  output instr_req_int;
  output [29:0]D;
  output instr_valid_id_o_reg;
  output id_in_ready;
  output [26:0]\instr_addr_q_reg[31]_0 ;
  output [2:0]S;
  output \ctrl_fsm_cs_reg[1]_0 ;
  output debug_mode_q_reg_0;
  output [0:0]\mcause_q_reg[5]_0 ;
  output \mcause_q_reg[2] ;
  output ctrl_busy;
  output \mtval_q_reg[18]_0 ;
  output exc_req_q_reg_0;
  output \mstack_q_reg[mpp][0] ;
  output \mstack_epc_q_reg[31]_1 ;
  output \mstack_q_reg[mpp][1]_0 ;
  output [0:0]\mtvec_q_reg[31]_1 ;
  output [30:0]\mepc_q_reg[31] ;
  output [5:0]\mcause_q_reg[5]_1 ;
  output \depc_q_reg[18] ;
  output [28:0]\mtval_q_reg[31] ;
  output \mtval_q_reg[18]_1 ;
  output [2:0]\dcsr_q_reg[cause][2] ;
  output [1:0]\dcsr_q_reg[prv][1] ;
  output \mstatus_d[mie] ;
  output \mstatus_d[mpie] ;
  output [0:0]\mstatus_q_reg[mpp][0] ;
  output \mepc_q_reg[31]_0 ;
  output \mstatus_q_reg[mpp][1] ;
  output \mstatus_q_reg[mpp][0]_0 ;
  input lsu_store_err;
  input clk;
  input axi_aresetn;
  input instr_fetch_err_o_reg;
  input lsu_load_err;
  input instr_valid_id_o_reg_0;
  input irq_nm_i;
  input irq_pending;
  input csr_mstatus_mie;
  input instr_valid_id;
  input debug_req_i;
  input debug_single_step;
  input \instr_rdata_id_o_reg[13] ;
  input \instr_rdata_id_o_reg[13]_0 ;
  input \instr_rdata_id_o_reg[13]_1 ;
  input [30:0]Q;
  input [30:0]\instr_addr_q_reg[31]_1 ;
  input \instr_rdata_id_o_reg[13]_2 ;
  input \instr_rdata_id_o_reg[13]_3 ;
  input offset_in_init_q_reg;
  input id_wb_fsm_cs_reg;
  input instr_valid_id_o_reg_1;
  input offset_in_init_q;
  input [29:0]\fetch_addr_q_reg[31] ;
  input [30:0]\depc_q_reg[31]_0 ;
  input branch_set_q_reg;
  input instr_valid_id_o_reg_2;
  input [23:0]\mtvec_q_reg[31]_2 ;
  input [30:0]\mepc_q_reg[31]_1 ;
  input [3:0]\mac_res_q_reg[30] ;
  input \ctrl_fsm_cs_reg[1]_1 ;
  input [2:0]O;
  input [3:0]\mac_res_q_reg[7] ;
  input [0:0]nmi_mode_q_reg_2;
  input [3:0]\mac_res_q_reg[27] ;
  input [3:0]\mac_res_q_reg[23] ;
  input [3:0]\mac_res_q_reg[19] ;
  input [3:0]\mac_res_q_reg[15] ;
  input [3:0]\mac_res_q_reg[11] ;
  input stored_addr_en07_out;
  input [0:0]CO;
  input instr_is_compressed_int;
  input id_wb_fsm_cs_reg_0;
  input \dcsr_q_reg[step] ;
  input \instr_rdata_id_o_reg[21]_rep__0 ;
  input debug_mode_q_reg_1;
  input \priv_lvl_q_reg[1] ;
  input instr_valid_id_o_reg_3;
  input instr_valid_id_o_reg_4;
  input store_err_q_reg_0;
  input \mie_q_reg[irq_fast][14] ;
  input \priv_lvl_q_reg[1]_0 ;
  input \mie_q_reg[irq_fast][14]_0 ;
  input \instr_rdata_id_o_reg[31] ;
  input \instr_rdata_id_o_reg[23] ;
  input illegal_insn_q_reg_0;
  input \dcsr_q_reg[ebreakm] ;
  input \ctrl_fsm_cs_reg[0]_0 ;
  input \instr_rdata_id_o_reg[23]_0 ;
  input \mie_q_reg[irq_external] ;
  input \instr_rdata_id_o_reg[29] ;
  input \dcsr_q_reg[step]_0 ;
  input \instr_rdata_id_o_reg[31]_0 ;
  input \dcsr_q_reg[step]_1 ;
  input fetch_enable_i;
  input [2:0]p_6_in;
  input \mstack_q_reg[mpp][0]_0 ;
  input \mstack_q_reg[mpp][1]_1 ;
  input instr_new_id_o_reg;
  input \instr_rdata_id_o_reg[13]_4 ;
  input [30:0]\mstack_epc_q_reg[31]_2 ;
  input [5:0]\mstack_cause_q_reg[5] ;
  input instr_valid_id_o_reg_5;
  input \instr_rdata_id_o_reg[13]_5 ;
  input instr_valid_id_o_reg_6;
  input \instr_rdata_id_o_reg[13]_6 ;
  input \instr_rdata_id_o_reg[13]_7 ;
  input instr_valid_id_o_reg_7;
  input \instr_rdata_id_o_reg[13]_8 ;
  input instr_valid_id_o_reg_8;
  input \instr_rdata_id_o_reg[13]_9 ;
  input instr_valid_id_o_reg_9;
  input p_18_in;
  input instr_valid_id_o_reg_10;
  input \instr_rdata_id_o_reg[13]_10 ;
  input instr_valid_id_o_reg_11;
  input p_22_in;
  input instr_valid_id_o_reg_12;
  input \instr_rdata_id_o_reg[13]_11 ;
  input instr_valid_id_o_reg_13;
  input \instr_rdata_id_o_reg[13]_12 ;
  input instr_valid_id_o_reg_14;
  input \instr_rdata_id_o_reg[13]_13 ;
  input instr_valid_id_o_reg_15;
  input p_0_in;
  input instr_valid_id_o_reg_16;
  input \instr_rdata_id_o_reg[13]_14 ;
  input instr_valid_id_o_reg_17;
  input \instr_rdata_id_o_reg[13]_15 ;
  input instr_valid_id_o_reg_18;
  input \instr_rdata_id_o_reg[13]_16 ;
  input instr_valid_id_o_reg_19;
  input \instr_rdata_id_o_reg[13]_17 ;
  input instr_valid_id_o_reg_20;
  input \instr_rdata_id_o_reg[13]_18 ;
  input instr_valid_id_o_reg_21;
  input \instr_rdata_id_o_reg[13]_19 ;
  input instr_valid_id_o_reg_22;
  input \instr_rdata_id_o_reg[13]_20 ;
  input instr_valid_id_o_reg_23;
  input \instr_rdata_id_o_reg[13]_21 ;
  input instr_valid_id_o_reg_24;
  input \instr_rdata_id_o_reg[13]_22 ;
  input instr_valid_id_o_reg_25;
  input p_14_in;
  input instr_valid_id_o_reg_26;
  input instr_valid_id_o_reg_27;
  input instr_valid_id_o_reg_28;
  input p_16_in;
  input instr_valid_id_o_reg_29;
  input \instr_rdata_id_o_reg[13]_23 ;
  input [1:0]\priv_lvl_q_reg[1]_1 ;
  input \instr_rdata_id_o_reg[13]_24 ;
  input instr_valid_id_o_reg_30;
  input \pc_id_o_reg[3] ;
  input p_1_in;
  input \mstack_q_reg[mpie] ;
  input instr_valid_id_o_reg_31;
  input p_2_in;
  input instr_valid_id_o_reg_32;
  input \instr_rdata_id_o_reg[13]_25 ;
  input instr_valid_id_o_reg_33;
  input mstatus_d2_out;

  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [30:0]Q;
  wire [2:0]S;
  wire axi_aresetn;
  wire branch_set_q_reg;
  wire clk;
  wire csr_mstatus_mie;
  wire csr_save_id;
  wire csr_save_if;
  wire ctrl_busy;
  wire [3:2]ctrl_fsm_cs;
  wire \ctrl_fsm_cs[0]_i_1_n_0 ;
  wire \ctrl_fsm_cs[0]_i_2_n_0 ;
  wire \ctrl_fsm_cs[1]_i_1_n_0 ;
  wire \ctrl_fsm_cs[1]_i_2_n_0 ;
  wire \ctrl_fsm_cs[1]_i_3_n_0 ;
  wire \ctrl_fsm_cs[1]_i_6_n_0 ;
  wire \ctrl_fsm_cs[2]_i_1_n_0 ;
  wire \ctrl_fsm_cs[2]_i_2_n_0 ;
  wire \ctrl_fsm_cs[2]_i_3_n_0 ;
  wire \ctrl_fsm_cs[2]_i_4_n_0 ;
  wire \ctrl_fsm_cs[3]_i_11_n_0 ;
  wire \ctrl_fsm_cs[3]_i_1_n_0 ;
  wire \ctrl_fsm_cs[3]_i_2_n_0 ;
  wire \ctrl_fsm_cs[3]_i_3_n_0 ;
  wire \ctrl_fsm_cs[3]_i_4_n_0 ;
  wire \ctrl_fsm_cs[3]_i_7_n_0 ;
  wire \ctrl_fsm_cs[3]_i_8_n_0 ;
  wire \ctrl_fsm_cs[3]_i_9_n_0 ;
  wire \ctrl_fsm_cs_reg[0]_0 ;
  wire \ctrl_fsm_cs_reg[1]_0 ;
  wire \ctrl_fsm_cs_reg[1]_1 ;
  wire \ctrl_fsm_cs_reg[3]_0 ;
  wire \dcsr_q[cause][1]_i_2_n_0 ;
  wire \dcsr_q[cause][1]_i_3_n_0 ;
  wire \dcsr_q[cause][2]_i_2_n_0 ;
  wire \dcsr_q_reg[cause][0] ;
  wire [2:0]\dcsr_q_reg[cause][2] ;
  wire \dcsr_q_reg[ebreakm] ;
  wire [1:0]\dcsr_q_reg[prv][1] ;
  wire \dcsr_q_reg[step] ;
  wire \dcsr_q_reg[step]_0 ;
  wire \dcsr_q_reg[step]_1 ;
  wire debug_mode_q_i_1_n_0;
  wire debug_mode_q_i_2_n_0;
  wire debug_mode_q_i_3_n_0;
  wire debug_mode_q_i_4_n_0;
  wire debug_mode_q_reg_0;
  wire debug_mode_q_reg_1;
  wire debug_req_i;
  wire debug_single_step;
  wire \depc_q_reg[18] ;
  wire [30:0]\depc_q_reg[31] ;
  wire [30:0]\depc_q_reg[31]_0 ;
  wire \depc_q_reg[8] ;
  wire [3:0]exc_cause;
  wire [1:0]exc_pc_mux_id;
  wire exc_req_q;
  wire exc_req_q_reg_0;
  wire [29:0]fetch_addr_n;
  wire \fetch_addr_q[12]_i_2_n_0 ;
  wire \fetch_addr_q[12]_i_3_n_0 ;
  wire \fetch_addr_q[12]_i_4_n_0 ;
  wire \fetch_addr_q[12]_i_5_n_0 ;
  wire \fetch_addr_q[16]_i_2_n_0 ;
  wire \fetch_addr_q[16]_i_3_n_0 ;
  wire \fetch_addr_q[16]_i_4_n_0 ;
  wire \fetch_addr_q[16]_i_5_n_0 ;
  wire \fetch_addr_q[20]_i_2_n_0 ;
  wire \fetch_addr_q[20]_i_3_n_0 ;
  wire \fetch_addr_q[20]_i_4_n_0 ;
  wire \fetch_addr_q[20]_i_5_n_0 ;
  wire \fetch_addr_q[24]_i_2_n_0 ;
  wire \fetch_addr_q[24]_i_3_n_0 ;
  wire \fetch_addr_q[24]_i_4_n_0 ;
  wire \fetch_addr_q[24]_i_5_n_0 ;
  wire \fetch_addr_q[28]_i_2_n_0 ;
  wire \fetch_addr_q[28]_i_3_n_0 ;
  wire \fetch_addr_q[28]_i_4_n_0 ;
  wire \fetch_addr_q[28]_i_5_n_0 ;
  wire \fetch_addr_q[31]_i_3_n_0 ;
  wire \fetch_addr_q[31]_i_4_n_0 ;
  wire \fetch_addr_q[31]_i_5_n_0 ;
  wire \fetch_addr_q[4]_i_2_n_0 ;
  wire \fetch_addr_q[4]_i_3_n_0 ;
  wire \fetch_addr_q[4]_i_4_n_0 ;
  wire \fetch_addr_q[4]_i_5_n_0 ;
  wire \fetch_addr_q[4]_i_6_n_0 ;
  wire \fetch_addr_q[8]_i_2_n_0 ;
  wire \fetch_addr_q[8]_i_3_n_0 ;
  wire \fetch_addr_q[8]_i_4_n_0 ;
  wire \fetch_addr_q[8]_i_5_n_0 ;
  wire \fetch_addr_q_reg[12]_i_1_n_0 ;
  wire \fetch_addr_q_reg[12]_i_1_n_1 ;
  wire \fetch_addr_q_reg[12]_i_1_n_2 ;
  wire \fetch_addr_q_reg[12]_i_1_n_3 ;
  wire \fetch_addr_q_reg[16]_i_1_n_0 ;
  wire \fetch_addr_q_reg[16]_i_1_n_1 ;
  wire \fetch_addr_q_reg[16]_i_1_n_2 ;
  wire \fetch_addr_q_reg[16]_i_1_n_3 ;
  wire \fetch_addr_q_reg[20]_i_1_n_0 ;
  wire \fetch_addr_q_reg[20]_i_1_n_1 ;
  wire \fetch_addr_q_reg[20]_i_1_n_2 ;
  wire \fetch_addr_q_reg[20]_i_1_n_3 ;
  wire \fetch_addr_q_reg[24]_i_1_n_0 ;
  wire \fetch_addr_q_reg[24]_i_1_n_1 ;
  wire \fetch_addr_q_reg[24]_i_1_n_2 ;
  wire \fetch_addr_q_reg[24]_i_1_n_3 ;
  wire \fetch_addr_q_reg[28]_i_1_n_0 ;
  wire \fetch_addr_q_reg[28]_i_1_n_1 ;
  wire \fetch_addr_q_reg[28]_i_1_n_2 ;
  wire \fetch_addr_q_reg[28]_i_1_n_3 ;
  wire [29:0]\fetch_addr_q_reg[31] ;
  wire \fetch_addr_q_reg[31]_i_2_n_2 ;
  wire \fetch_addr_q_reg[31]_i_2_n_3 ;
  wire \fetch_addr_q_reg[4] ;
  wire \fetch_addr_q_reg[4]_i_1_n_0 ;
  wire \fetch_addr_q_reg[4]_i_1_n_1 ;
  wire \fetch_addr_q_reg[4]_i_1_n_2 ;
  wire \fetch_addr_q_reg[4]_i_1_n_3 ;
  wire \fetch_addr_q_reg[8]_i_1_n_0 ;
  wire \fetch_addr_q_reg[8]_i_1_n_1 ;
  wire \fetch_addr_q_reg[8]_i_1_n_2 ;
  wire \fetch_addr_q_reg[8]_i_1_n_3 ;
  wire fetch_enable_i;
  wire \g_fifo_regs[0].err_q_reg[0] ;
  wire id_in_ready;
  wire id_wb_fsm_cs_reg;
  wire id_wb_fsm_cs_reg_0;
  wire illegal_insn_q;
  wire illegal_insn_q_i_1_n_0;
  wire illegal_insn_q_reg_0;
  wire \instr_addr_q[12]_i_2_n_0 ;
  wire \instr_addr_q[12]_i_3_n_0 ;
  wire \instr_addr_q[12]_i_4_n_0 ;
  wire \instr_addr_q[12]_i_5_n_0 ;
  wire \instr_addr_q[12]_i_6_n_0 ;
  wire \instr_addr_q[12]_i_7_n_0 ;
  wire \instr_addr_q[12]_i_8_n_0 ;
  wire \instr_addr_q[12]_i_9_n_0 ;
  wire \instr_addr_q[16]_i_2_n_0 ;
  wire \instr_addr_q[16]_i_3_n_0 ;
  wire \instr_addr_q[16]_i_4_n_0 ;
  wire \instr_addr_q[16]_i_5_n_0 ;
  wire \instr_addr_q[16]_i_6_n_0 ;
  wire \instr_addr_q[16]_i_7_n_0 ;
  wire \instr_addr_q[16]_i_8_n_0 ;
  wire \instr_addr_q[16]_i_9_n_0 ;
  wire \instr_addr_q[20]_i_2_n_0 ;
  wire \instr_addr_q[20]_i_3_n_0 ;
  wire \instr_addr_q[20]_i_4_n_0 ;
  wire \instr_addr_q[20]_i_5_n_0 ;
  wire \instr_addr_q[20]_i_6_n_0 ;
  wire \instr_addr_q[20]_i_7_n_0 ;
  wire \instr_addr_q[20]_i_8_n_0 ;
  wire \instr_addr_q[20]_i_9_n_0 ;
  wire \instr_addr_q[24]_i_2_n_0 ;
  wire \instr_addr_q[24]_i_3_n_0 ;
  wire \instr_addr_q[24]_i_4_n_0 ;
  wire \instr_addr_q[24]_i_5_n_0 ;
  wire \instr_addr_q[24]_i_6_n_0 ;
  wire \instr_addr_q[24]_i_7_n_0 ;
  wire \instr_addr_q[24]_i_8_n_0 ;
  wire \instr_addr_q[24]_i_9_n_0 ;
  wire \instr_addr_q[28]_i_2_n_0 ;
  wire \instr_addr_q[28]_i_3_n_0 ;
  wire \instr_addr_q[28]_i_4_n_0 ;
  wire \instr_addr_q[28]_i_5_n_0 ;
  wire \instr_addr_q[28]_i_6_n_0 ;
  wire \instr_addr_q[28]_i_7_n_0 ;
  wire \instr_addr_q[28]_i_8_n_0 ;
  wire \instr_addr_q[28]_i_9_n_0 ;
  wire \instr_addr_q[31]_i_4_n_0 ;
  wire \instr_addr_q[31]_i_5_n_0 ;
  wire \instr_addr_q[31]_i_6_n_0 ;
  wire \instr_addr_q[31]_i_7_n_0 ;
  wire \instr_addr_q[31]_i_8_n_0 ;
  wire \instr_addr_q[31]_i_9_n_0 ;
  wire \instr_addr_q[4]_i_10_n_0 ;
  wire \instr_addr_q[4]_i_12_n_0 ;
  wire \instr_addr_q[4]_i_13_n_0 ;
  wire \instr_addr_q[4]_i_14_n_0 ;
  wire \instr_addr_q[4]_i_8_n_0 ;
  wire \instr_addr_q[4]_i_9_n_0 ;
  wire \instr_addr_q[8]_i_10_n_0 ;
  wire \instr_addr_q[8]_i_2_n_0 ;
  wire \instr_addr_q[8]_i_3_n_0 ;
  wire \instr_addr_q[8]_i_4_n_0 ;
  wire \instr_addr_q[8]_i_5_n_0 ;
  wire \instr_addr_q[8]_i_6_n_0 ;
  wire \instr_addr_q[8]_i_7_n_0 ;
  wire \instr_addr_q[8]_i_8_n_0 ;
  wire \instr_addr_q[8]_i_9_n_0 ;
  wire \instr_addr_q_reg[12]_i_1_n_0 ;
  wire \instr_addr_q_reg[12]_i_1_n_1 ;
  wire \instr_addr_q_reg[12]_i_1_n_2 ;
  wire \instr_addr_q_reg[12]_i_1_n_3 ;
  wire \instr_addr_q_reg[16]_i_1_n_0 ;
  wire \instr_addr_q_reg[16]_i_1_n_1 ;
  wire \instr_addr_q_reg[16]_i_1_n_2 ;
  wire \instr_addr_q_reg[16]_i_1_n_3 ;
  wire \instr_addr_q_reg[20]_i_1_n_0 ;
  wire \instr_addr_q_reg[20]_i_1_n_1 ;
  wire \instr_addr_q_reg[20]_i_1_n_2 ;
  wire \instr_addr_q_reg[20]_i_1_n_3 ;
  wire \instr_addr_q_reg[24]_i_1_n_0 ;
  wire \instr_addr_q_reg[24]_i_1_n_1 ;
  wire \instr_addr_q_reg[24]_i_1_n_2 ;
  wire \instr_addr_q_reg[24]_i_1_n_3 ;
  wire \instr_addr_q_reg[28]_i_1_n_0 ;
  wire \instr_addr_q_reg[28]_i_1_n_1 ;
  wire \instr_addr_q_reg[28]_i_1_n_2 ;
  wire \instr_addr_q_reg[28]_i_1_n_3 ;
  wire \instr_addr_q_reg[31] ;
  wire [26:0]\instr_addr_q_reg[31]_0 ;
  wire [30:0]\instr_addr_q_reg[31]_1 ;
  wire \instr_addr_q_reg[31]_i_2_n_2 ;
  wire \instr_addr_q_reg[31]_i_2_n_3 ;
  wire \instr_addr_q_reg[8]_i_1_n_0 ;
  wire \instr_addr_q_reg[8]_i_1_n_1 ;
  wire \instr_addr_q_reg[8]_i_1_n_2 ;
  wire \instr_addr_q_reg[8]_i_1_n_3 ;
  wire \instr_axi_araddr[10]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[11]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[12]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[13]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[14]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[15]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[16]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[17]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[18]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[19]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[20]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[21]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[22]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[23]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[24]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[25]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[26]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[27]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[28]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[29]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[2]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[2]_INST_0_i_3_n_0 ;
  wire \instr_axi_araddr[2]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[30]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[30]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_10_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_12_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_15_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_16_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_21_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_23_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_24_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_26_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_3_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_9_n_0 ;
  wire \instr_axi_araddr[3]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[3]_INST_0_i_3_n_0 ;
  wire \instr_axi_araddr[3]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[4]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[4]_INST_0_i_3_n_0 ;
  wire \instr_axi_araddr[4]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[5]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[5]_INST_0_i_3_n_0 ;
  wire \instr_axi_araddr[5]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[6]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[6]_INST_0_i_3_n_0 ;
  wire \instr_axi_araddr[6]_INST_0_i_4_n_0 ;
  wire \instr_axi_araddr[6]_INST_0_i_6_n_0 ;
  wire \instr_axi_araddr[6]_INST_0_i_7_n_0 ;
  wire \instr_axi_araddr[8]_INST_0_i_2_n_0 ;
  wire \instr_axi_araddr[9]_INST_0_i_2_n_0 ;
  wire instr_fetch_err_o_reg;
  wire instr_is_compressed_int;
  wire instr_new_id_o_reg;
  wire \instr_rdata_id_o_reg[13] ;
  wire \instr_rdata_id_o_reg[13]_0 ;
  wire \instr_rdata_id_o_reg[13]_1 ;
  wire \instr_rdata_id_o_reg[13]_10 ;
  wire \instr_rdata_id_o_reg[13]_11 ;
  wire \instr_rdata_id_o_reg[13]_12 ;
  wire \instr_rdata_id_o_reg[13]_13 ;
  wire \instr_rdata_id_o_reg[13]_14 ;
  wire \instr_rdata_id_o_reg[13]_15 ;
  wire \instr_rdata_id_o_reg[13]_16 ;
  wire \instr_rdata_id_o_reg[13]_17 ;
  wire \instr_rdata_id_o_reg[13]_18 ;
  wire \instr_rdata_id_o_reg[13]_19 ;
  wire \instr_rdata_id_o_reg[13]_2 ;
  wire \instr_rdata_id_o_reg[13]_20 ;
  wire \instr_rdata_id_o_reg[13]_21 ;
  wire \instr_rdata_id_o_reg[13]_22 ;
  wire \instr_rdata_id_o_reg[13]_23 ;
  wire \instr_rdata_id_o_reg[13]_24 ;
  wire \instr_rdata_id_o_reg[13]_25 ;
  wire \instr_rdata_id_o_reg[13]_3 ;
  wire \instr_rdata_id_o_reg[13]_4 ;
  wire \instr_rdata_id_o_reg[13]_5 ;
  wire \instr_rdata_id_o_reg[13]_6 ;
  wire \instr_rdata_id_o_reg[13]_7 ;
  wire \instr_rdata_id_o_reg[13]_8 ;
  wire \instr_rdata_id_o_reg[13]_9 ;
  wire \instr_rdata_id_o_reg[21]_rep__0 ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[23]_0 ;
  wire \instr_rdata_id_o_reg[29] ;
  wire \instr_rdata_id_o_reg[31] ;
  wire \instr_rdata_id_o_reg[31]_0 ;
  wire instr_req_int;
  wire instr_valid_id;
  wire instr_valid_id_o_i_3_n_0;
  wire instr_valid_id_o_i_5_n_0;
  wire instr_valid_id_o_i_6_n_0;
  wire instr_valid_id_o_reg;
  wire instr_valid_id_o_reg_0;
  wire instr_valid_id_o_reg_1;
  wire instr_valid_id_o_reg_10;
  wire instr_valid_id_o_reg_11;
  wire instr_valid_id_o_reg_12;
  wire instr_valid_id_o_reg_13;
  wire instr_valid_id_o_reg_14;
  wire instr_valid_id_o_reg_15;
  wire instr_valid_id_o_reg_16;
  wire instr_valid_id_o_reg_17;
  wire instr_valid_id_o_reg_18;
  wire instr_valid_id_o_reg_19;
  wire instr_valid_id_o_reg_2;
  wire instr_valid_id_o_reg_20;
  wire instr_valid_id_o_reg_21;
  wire instr_valid_id_o_reg_22;
  wire instr_valid_id_o_reg_23;
  wire instr_valid_id_o_reg_24;
  wire instr_valid_id_o_reg_25;
  wire instr_valid_id_o_reg_26;
  wire instr_valid_id_o_reg_27;
  wire instr_valid_id_o_reg_28;
  wire instr_valid_id_o_reg_29;
  wire instr_valid_id_o_reg_3;
  wire instr_valid_id_o_reg_30;
  wire instr_valid_id_o_reg_31;
  wire instr_valid_id_o_reg_32;
  wire instr_valid_id_o_reg_33;
  wire instr_valid_id_o_reg_4;
  wire instr_valid_id_o_reg_5;
  wire instr_valid_id_o_reg_6;
  wire instr_valid_id_o_reg_7;
  wire instr_valid_id_o_reg_8;
  wire instr_valid_id_o_reg_9;
  wire irq_nm_i;
  wire irq_pending;
  wire load_err_q;
  wire lsu_load_err;
  wire lsu_store_err;
  wire [3:0]\mac_res_q_reg[11] ;
  wire [3:0]\mac_res_q_reg[15] ;
  wire [3:0]\mac_res_q_reg[19] ;
  wire [3:0]\mac_res_q_reg[23] ;
  wire [3:0]\mac_res_q_reg[27] ;
  wire [3:0]\mac_res_q_reg[30] ;
  wire [3:0]\mac_res_q_reg[7] ;
  wire \mcause_q[1]_i_4_n_0 ;
  wire \mcause_q[3]_i_3_n_0 ;
  wire \mcause_q_reg[2] ;
  wire \mcause_q_reg[5] ;
  wire [0:0]\mcause_q_reg[5]_0 ;
  wire [5:0]\mcause_q_reg[5]_1 ;
  wire \mepc_q[10]_i_2_n_0 ;
  wire \mepc_q[11]_i_2_n_0 ;
  wire \mepc_q[12]_i_2_n_0 ;
  wire \mepc_q[13]_i_2_n_0 ;
  wire \mepc_q[14]_i_2_n_0 ;
  wire \mepc_q[15]_i_2_n_0 ;
  wire \mepc_q[16]_i_2_n_0 ;
  wire \mepc_q[17]_i_2_n_0 ;
  wire \mepc_q[18]_i_2_n_0 ;
  wire \mepc_q[19]_i_2_n_0 ;
  wire \mepc_q[1]_i_2_n_0 ;
  wire \mepc_q[1]_i_3_n_0 ;
  wire \mepc_q[20]_i_2_n_0 ;
  wire \mepc_q[21]_i_2_n_0 ;
  wire \mepc_q[22]_i_2_n_0 ;
  wire \mepc_q[23]_i_2_n_0 ;
  wire \mepc_q[24]_i_2_n_0 ;
  wire \mepc_q[25]_i_2_n_0 ;
  wire \mepc_q[26]_i_2_n_0 ;
  wire \mepc_q[27]_i_2_n_0 ;
  wire \mepc_q[28]_i_2_n_0 ;
  wire \mepc_q[29]_i_2_n_0 ;
  wire \mepc_q[2]_i_2_n_0 ;
  wire \mepc_q[30]_i_2_n_0 ;
  wire \mepc_q[31]_i_6_n_0 ;
  wire \mepc_q[31]_i_7_n_0 ;
  wire \mepc_q[3]_i_2_n_0 ;
  wire \mepc_q[4]_i_2_n_0 ;
  wire \mepc_q[4]_i_3_n_0 ;
  wire \mepc_q[5]_i_2_n_0 ;
  wire \mepc_q[6]_i_2_n_0 ;
  wire \mepc_q[7]_i_2_n_0 ;
  wire \mepc_q[8]_i_2_n_0 ;
  wire \mepc_q[9]_i_2_n_0 ;
  wire \mepc_q_reg[18] ;
  wire [30:0]\mepc_q_reg[31] ;
  wire \mepc_q_reg[31]_0 ;
  wire [30:0]\mepc_q_reg[31]_1 ;
  wire \mie_q_reg[irq_external] ;
  wire \mie_q_reg[irq_fast][14] ;
  wire \mie_q_reg[irq_fast][14]_0 ;
  wire [5:0]\mstack_cause_q_reg[5] ;
  wire \mstack_epc_q[31]_i_4_n_0 ;
  wire \mstack_epc_q[31]_i_6_n_0 ;
  wire \mstack_epc_q[31]_i_7_n_0 ;
  wire \mstack_epc_q_reg[31] ;
  wire \mstack_epc_q_reg[31]_0 ;
  wire \mstack_epc_q_reg[31]_1 ;
  wire [30:0]\mstack_epc_q_reg[31]_2 ;
  wire \mstack_q_reg[mpie] ;
  wire \mstack_q_reg[mpp][0] ;
  wire \mstack_q_reg[mpp][0]_0 ;
  wire \mstack_q_reg[mpp][1] ;
  wire \mstack_q_reg[mpp][1]_0 ;
  wire \mstack_q_reg[mpp][1]_1 ;
  wire mstatus_d2_out;
  wire \mstatus_d[mie] ;
  wire \mstatus_d[mpie] ;
  wire [0:0]\mstatus_q_reg[mpp][0] ;
  wire \mstatus_q_reg[mpp][0]_0 ;
  wire \mstatus_q_reg[mpp][1] ;
  wire \mtval_q_reg[18] ;
  wire \mtval_q_reg[18]_0 ;
  wire \mtval_q_reg[18]_1 ;
  wire [28:0]\mtval_q_reg[31] ;
  wire \mtvec_q[31]_i_5_n_0 ;
  wire \mtvec_q_reg[31] ;
  wire \mtvec_q_reg[31]_0 ;
  wire [0:0]\mtvec_q_reg[31]_1 ;
  wire [23:0]\mtvec_q_reg[31]_2 ;
  wire nmi_mode_q_i_1_n_0;
  wire nmi_mode_q_i_2_n_0;
  wire nmi_mode_q_reg_0;
  wire nmi_mode_q_reg_1;
  wire [0:0]nmi_mode_q_reg_2;
  wire offset_in_init_q;
  wire offset_in_init_q_reg;
  wire p_0_in;
  wire p_14_in;
  wire p_16_in;
  wire p_18_in;
  wire p_1_in;
  wire p_22_in;
  wire p_2_in;
  wire [2:0]p_6_in;
  wire \pc_id_o_reg[3] ;
  wire [1:0]pc_mux_id;
  wire pc_set;
  wire \priv_lvl_q_reg[1] ;
  wire \priv_lvl_q_reg[1]_0 ;
  wire [1:0]\priv_lvl_q_reg[1]_1 ;
  wire store_err_q_reg_0;
  wire stored_addr_en07_out;
  wire \valid_q[2]_i_11_n_0 ;
  wire [3:2]\NLW_fetch_addr_q_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_addr_q_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_addr_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_instr_addr_q_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_instr_addr_q_reg[31]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFF4F)) 
    core_busy_d_i_2
       (.I0(\dcsr_q_reg[step]_1 ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(ctrl_fsm_cs[3]),
        .I4(ctrl_fsm_cs[2]),
        .O(ctrl_busy));
  LUT6 #(
    .INIT(64'hFFAAFFFF03BB0300)) 
    \ctrl_fsm_cs[0]_i_1 
       (.I0(\ctrl_fsm_cs[0]_i_2_n_0 ),
        .I1(ctrl_fsm_cs[2]),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(ctrl_fsm_cs[3]),
        .I4(\ctrl_fsm_cs[3]_i_4_n_0 ),
        .I5(\mstack_epc_q_reg[31] ),
        .O(\ctrl_fsm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8888888A8A8A)) 
    \ctrl_fsm_cs[0]_i_2 
       (.I0(ctrl_fsm_cs[2]),
        .I1(instr_valid_id_o_i_5_n_0),
        .I2(\ctrl_fsm_cs_reg[3]_0 ),
        .I3(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I4(\dcsr_q_reg[cause][0] ),
        .I5(\mstack_epc_q_reg[31] ),
        .O(\ctrl_fsm_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ctrl_fsm_cs[1]_i_1 
       (.I0(\ctrl_fsm_cs[1]_i_2_n_0 ),
        .I1(ctrl_fsm_cs[3]),
        .I2(\ctrl_fsm_cs[3]_i_4_n_0 ),
        .I3(\dcsr_q_reg[cause][0] ),
        .O(\ctrl_fsm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \ctrl_fsm_cs[1]_i_2 
       (.I0(\ctrl_fsm_cs[1]_i_3_n_0 ),
        .I1(\dcsr_q_reg[step] ),
        .I2(ctrl_fsm_cs[3]),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(ctrl_fsm_cs[2]),
        .I5(\dcsr_q_reg[cause][0] ),
        .O(\ctrl_fsm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000BC0000008C)) 
    \ctrl_fsm_cs[1]_i_3 
       (.I0(debug_mode_q_reg_1),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(ctrl_fsm_cs[2]),
        .I3(ctrl_fsm_cs[3]),
        .I4(\mstack_epc_q_reg[31] ),
        .I5(\ctrl_fsm_cs[1]_i_6_n_0 ),
        .O(\ctrl_fsm_cs[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAAAA020A)) 
    \ctrl_fsm_cs[1]_i_6 
       (.I0(\mcause_q_reg[5] ),
        .I1(debug_single_step),
        .I2(debug_req_i),
        .I3(instr_valid_id),
        .I4(nmi_mode_q_reg_0),
        .O(\ctrl_fsm_cs[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ctrl_fsm_cs[2]_i_1 
       (.I0(\ctrl_fsm_cs[2]_i_2_n_0 ),
        .I1(ctrl_fsm_cs[3]),
        .I2(\ctrl_fsm_cs[3]_i_4_n_0 ),
        .I3(ctrl_fsm_cs[2]),
        .O(\ctrl_fsm_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0403040304033733)) 
    \ctrl_fsm_cs[2]_i_2 
       (.I0(\ctrl_fsm_cs_reg[3]_0 ),
        .I1(\ctrl_fsm_cs[2]_i_3_n_0 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(ctrl_fsm_cs[2]),
        .I4(\ctrl_fsm_cs[3]_i_2_n_0 ),
        .I5(ctrl_fsm_cs[3]),
        .O(\ctrl_fsm_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \ctrl_fsm_cs[2]_i_3 
       (.I0(ctrl_fsm_cs[3]),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\ctrl_fsm_cs_reg[3]_0 ),
        .I4(\ctrl_fsm_cs[2]_i_4_n_0 ),
        .I5(\instr_axi_araddr[31]_INST_0_i_26_n_0 ),
        .O(\ctrl_fsm_cs[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ctrl_fsm_cs[2]_i_4 
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .O(\ctrl_fsm_cs[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0D0D0D00)) 
    \ctrl_fsm_cs[3]_i_1 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(\ctrl_fsm_cs[3]_i_2_n_0 ),
        .I2(\ctrl_fsm_cs[3]_i_3_n_0 ),
        .I3(ctrl_fsm_cs[3]),
        .I4(\ctrl_fsm_cs[3]_i_4_n_0 ),
        .O(\ctrl_fsm_cs[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h55550105)) 
    \ctrl_fsm_cs[3]_i_10 
       (.I0(\mcause_q_reg[5] ),
        .I1(debug_single_step),
        .I2(debug_req_i),
        .I3(instr_valid_id),
        .I4(nmi_mode_q_reg_0),
        .O(\ctrl_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl_fsm_cs[3]_i_11 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(ctrl_fsm_cs[2]),
        .O(\ctrl_fsm_cs[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500000)) 
    \ctrl_fsm_cs[3]_i_2 
       (.I0(nmi_mode_q_reg_0),
        .I1(instr_valid_id),
        .I2(debug_req_i),
        .I3(debug_single_step),
        .I4(id_wb_fsm_cs_reg_0),
        .I5(\dcsr_q_reg[cause][0] ),
        .O(\ctrl_fsm_cs[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4445FFFFFFFF)) 
    \ctrl_fsm_cs[3]_i_3 
       (.I0(\ctrl_fsm_cs_reg[3]_0 ),
        .I1(\instr_axi_araddr[31]_INST_0_i_15_n_0 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(ctrl_fsm_cs[3]),
        .I5(ctrl_fsm_cs[2]),
        .O(\ctrl_fsm_cs[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88A8888888A888A8)) 
    \ctrl_fsm_cs[3]_i_4 
       (.I0(\ctrl_fsm_cs[3]_i_7_n_0 ),
        .I1(\ctrl_fsm_cs[3]_i_8_n_0 ),
        .I2(ctrl_fsm_cs[2]),
        .I3(\ctrl_fsm_cs[3]_i_9_n_0 ),
        .I4(id_in_ready),
        .I5(\ctrl_fsm_cs_reg[1]_0 ),
        .O(\ctrl_fsm_cs[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5450)) 
    \ctrl_fsm_cs[3]_i_6 
       (.I0(nmi_mode_q_reg_0),
        .I1(instr_valid_id),
        .I2(debug_req_i),
        .I3(debug_single_step),
        .O(\ctrl_fsm_cs_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hBFFFBEFE)) 
    \ctrl_fsm_cs[3]_i_7 
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\dcsr_q_reg[step]_1 ),
        .I4(fetch_enable_i),
        .O(\ctrl_fsm_cs[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \ctrl_fsm_cs[3]_i_8 
       (.I0(\ctrl_fsm_cs[3]_i_11_n_0 ),
        .I1(instr_valid_id),
        .I2(instr_valid_id_o_reg_2),
        .I3(\ctrl_fsm_cs_reg[1]_0 ),
        .I4(id_wb_fsm_cs_reg_0),
        .I5(\mstack_epc_q_reg[31] ),
        .O(\ctrl_fsm_cs[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl_fsm_cs[3]_i_9 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(\dcsr_q_reg[cause][0] ),
        .O(\ctrl_fsm_cs[3]_i_9_n_0 ));
  FDCE \ctrl_fsm_cs_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ctrl_fsm_cs[0]_i_1_n_0 ),
        .Q(\mstack_epc_q_reg[31] ));
  FDCE \ctrl_fsm_cs_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ctrl_fsm_cs[1]_i_1_n_0 ),
        .Q(\dcsr_q_reg[cause][0] ));
  FDCE \ctrl_fsm_cs_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ctrl_fsm_cs[2]_i_1_n_0 ),
        .Q(ctrl_fsm_cs[2]));
  FDCE \ctrl_fsm_cs_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ctrl_fsm_cs[3]_i_1_n_0 ),
        .Q(ctrl_fsm_cs[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFF0000)) 
    \dcsr_q[cause][0]_i_1 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(\dcsr_q[cause][2]_i_2_n_0 ),
        .I3(debug_single_step),
        .I4(\depc_q_reg[8] ),
        .I5(\instr_rdata_id_o_reg[13]_2 ),
        .O(\dcsr_q_reg[cause][2] [0]));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    \dcsr_q[cause][1]_i_1 
       (.I0(\depc_q_reg[8] ),
        .I1(\dcsr_q[cause][1]_i_2_n_0 ),
        .I2(\dcsr_q[cause][1]_i_3_n_0 ),
        .I3(debug_single_step),
        .I4(\depc_q_reg[18] ),
        .I5(p_1_in),
        .O(\dcsr_q_reg[cause][2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \dcsr_q[cause][1]_i_2 
       (.I0(ctrl_fsm_cs[2]),
        .I1(ctrl_fsm_cs[3]),
        .I2(debug_req_i),
        .I3(debug_single_step),
        .O(\dcsr_q[cause][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dcsr_q[cause][1]_i_3 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(\dcsr_q_reg[cause][0] ),
        .O(\dcsr_q[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \dcsr_q[cause][2]_i_1 
       (.I0(\depc_q_reg[8] ),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\dcsr_q[cause][2]_i_2_n_0 ),
        .I4(debug_single_step),
        .I5(\instr_rdata_id_o_reg[13]_3 ),
        .O(\dcsr_q_reg[cause][2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dcsr_q[cause][2]_i_2 
       (.I0(ctrl_fsm_cs[3]),
        .I1(ctrl_fsm_cs[2]),
        .O(\dcsr_q[cause][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF545454)) 
    \dcsr_q[prv][0]_i_1 
       (.I0(\depc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13] ),
        .I2(\instr_rdata_id_o_reg[13]_23 ),
        .I3(\depc_q_reg[8] ),
        .I4(\priv_lvl_q_reg[1]_1 [0]),
        .O(\dcsr_q_reg[prv][1] [0]));
  LUT5 #(
    .INIT(32'h8F8F8F88)) 
    \dcsr_q[prv][1]_i_2 
       (.I0(\depc_q_reg[8] ),
        .I1(\priv_lvl_q_reg[1]_1 [1]),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13] ),
        .I4(\instr_rdata_id_o_reg[13]_23 ),
        .O(\dcsr_q_reg[prv][1] [1]));
  LUT6 #(
    .INIT(64'hB000100000000000)) 
    \dcsr_q[prv][1]_i_5 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(\dcsr_q_reg[step]_0 ),
        .I2(ctrl_fsm_cs[3]),
        .I3(\mstack_epc_q[31]_i_4_n_0 ),
        .I4(\priv_lvl_q_reg[1] ),
        .I5(\mstack_epc_q_reg[31]_0 ),
        .O(\depc_q_reg[8] ));
  LUT3 #(
    .INIT(8'h02)) 
    \dcsr_q[prv][1]_i_6 
       (.I0(\depc_q_reg[8] ),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .O(\depc_q_reg[18] ));
  LUT6 #(
    .INIT(64'hBFBFBBBF80808880)) 
    debug_mode_q_i_1
       (.I0(debug_mode_q_i_2_n_0),
        .I1(debug_mode_q_i_3_n_0),
        .I2(debug_mode_q_i_4_n_0),
        .I3(ctrl_fsm_cs[3]),
        .I4(ctrl_fsm_cs[2]),
        .I5(nmi_mode_q_reg_0),
        .O(debug_mode_q_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    debug_mode_q_i_2
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(debug_single_step),
        .I3(debug_req_i),
        .O(debug_mode_q_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h22225554)) 
    debug_mode_q_i_3
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(debug_single_step),
        .I3(debug_req_i),
        .I4(ctrl_fsm_cs[2]),
        .O(debug_mode_q_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    debug_mode_q_i_4
       (.I0(debug_mode_q_reg_0),
        .I1(ctrl_fsm_cs[2]),
        .I2(ctrl_fsm_cs[3]),
        .I3(\instr_rdata_id_o_reg[31]_0 ),
        .O(debug_mode_q_i_4_n_0));
  FDCE debug_mode_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(debug_mode_q_i_1_n_0),
        .Q(nmi_mode_q_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[10]_i_1 
       (.I0(\mepc_q[10]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_9 ),
        .O(\depc_q_reg[31] [9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[11]_i_1 
       (.I0(\mepc_q[11]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(p_14_in),
        .O(\depc_q_reg[31] [10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[12]_i_1 
       (.I0(\mepc_q[12]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(p_16_in),
        .O(\depc_q_reg[31] [11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[13]_i_1 
       (.I0(\mepc_q[13]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(p_18_in),
        .O(\depc_q_reg[31] [12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[14]_i_1 
       (.I0(\mepc_q[14]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_10 ),
        .O(\depc_q_reg[31] [13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[15]_i_1 
       (.I0(\mepc_q[15]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(p_22_in),
        .O(\depc_q_reg[31] [14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[16]_i_1 
       (.I0(\mepc_q[16]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_11 ),
        .O(\depc_q_reg[31] [15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[17]_i_1 
       (.I0(\mepc_q[17]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(p_2_in),
        .O(\depc_q_reg[31] [16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[18]_i_1 
       (.I0(\mepc_q[18]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_25 ),
        .O(\depc_q_reg[31] [17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[19]_i_1 
       (.I0(\mepc_q[19]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_12 ),
        .O(\depc_q_reg[31] [18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[1]_i_1 
       (.I0(\mepc_q[1]_i_3_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13] ),
        .O(\depc_q_reg[31] [0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[20]_i_1 
       (.I0(\mepc_q[20]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_13 ),
        .O(\depc_q_reg[31] [19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[21]_i_1 
       (.I0(\mepc_q[21]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(p_0_in),
        .O(\depc_q_reg[31] [20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[22]_i_1 
       (.I0(\mepc_q[22]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_14 ),
        .O(\depc_q_reg[31] [21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[23]_i_1 
       (.I0(\mepc_q[23]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_15 ),
        .O(\depc_q_reg[31] [22]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[24]_i_1 
       (.I0(\mepc_q[24]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_16 ),
        .O(\depc_q_reg[31] [23]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[25]_i_1 
       (.I0(\mepc_q[25]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_17 ),
        .O(\depc_q_reg[31] [24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[26]_i_1 
       (.I0(\mepc_q[26]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_18 ),
        .O(\depc_q_reg[31] [25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[27]_i_1 
       (.I0(\mepc_q[27]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_19 ),
        .O(\depc_q_reg[31] [26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[28]_i_1 
       (.I0(\mepc_q[28]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_20 ),
        .O(\depc_q_reg[31] [27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[29]_i_1 
       (.I0(\mepc_q[29]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_21 ),
        .O(\depc_q_reg[31] [28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[2]_i_1 
       (.I0(\mepc_q[2]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_4 ),
        .O(\depc_q_reg[31] [1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[30]_i_1 
       (.I0(\mepc_q[30]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_22 ),
        .O(\depc_q_reg[31] [29]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[31]_i_2 
       (.I0(\mepc_q[31]_i_7_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_1 ),
        .O(\depc_q_reg[31] [30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[3]_i_1 
       (.I0(\mepc_q[3]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_24 ),
        .O(\depc_q_reg[31] [2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[4]_i_1 
       (.I0(\mepc_q[4]_i_3_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_0 ),
        .O(\depc_q_reg[31] [3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[5]_i_1 
       (.I0(\mepc_q[5]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_6 ),
        .O(\depc_q_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFAFDF0F0F0F0F0)) 
    \depc_q[6]_i_1 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(\instr_rdata_id_o_reg[13]_2 ),
        .I3(Q[5]),
        .I4(\instr_addr_q_reg[31]_1 [5]),
        .I5(\depc_q_reg[8] ),
        .O(\depc_q_reg[31] [5]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[7]_i_1 
       (.I0(\depc_q_reg[18] ),
        .I1(p_1_in),
        .I2(\mepc_q[7]_i_2_n_0 ),
        .I3(\depc_q_reg[8] ),
        .O(\depc_q_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFAFDF0F0F0F0F0)) 
    \depc_q[8]_i_1 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(\instr_rdata_id_o_reg[13]_3 ),
        .I3(Q[7]),
        .I4(\instr_addr_q_reg[31]_1 [7]),
        .I5(\depc_q_reg[8] ),
        .O(\depc_q_reg[31] [7]));
  LUT6 #(
    .INIT(64'h220000000000000C)) 
    \depc_q[8]_i_2 
       (.I0(\mcause_q_reg[5] ),
        .I1(ctrl_fsm_cs[3]),
        .I2(\dcsr_q_reg[step]_0 ),
        .I3(\dcsr_q_reg[cause][0] ),
        .I4(ctrl_fsm_cs[2]),
        .I5(\mstack_epc_q_reg[31] ),
        .O(csr_save_if));
  LUT6 #(
    .INIT(64'h0003000000008800)) 
    \depc_q[8]_i_3 
       (.I0(\priv_lvl_q_reg[1] ),
        .I1(ctrl_fsm_cs[3]),
        .I2(\mstack_epc_q[31]_i_7_n_0 ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(ctrl_fsm_cs[2]),
        .I5(\dcsr_q_reg[cause][0] ),
        .O(csr_save_id));
  LUT4 #(
    .INIT(16'h4F44)) 
    \depc_q[9]_i_1 
       (.I0(\mepc_q[9]_i_2_n_0 ),
        .I1(\depc_q_reg[8] ),
        .I2(\depc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_8 ),
        .O(\depc_q_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    exc_req_q_i_2
       (.I0(ctrl_fsm_cs[3]),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(ctrl_fsm_cs[2]),
        .O(exc_req_q_reg_0));
  FDCE exc_req_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(instr_fetch_err_o_reg),
        .Q(exc_req_q));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[12]_i_2 
       (.I0(\fetch_addr_q_reg[31] [10]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [11]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_6_n_0 ),
        .O(\fetch_addr_q[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[12]_i_3 
       (.I0(\fetch_addr_q_reg[31] [9]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [10]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_7_n_0 ),
        .O(\fetch_addr_q[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[12]_i_4 
       (.I0(\fetch_addr_q_reg[31] [8]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [9]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_8_n_0 ),
        .O(\fetch_addr_q[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[12]_i_5 
       (.I0(\fetch_addr_q_reg[31] [7]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [8]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_9_n_0 ),
        .O(\fetch_addr_q[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[16]_i_2 
       (.I0(\fetch_addr_q_reg[31] [14]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [15]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_6_n_0 ),
        .O(\fetch_addr_q[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[16]_i_3 
       (.I0(\fetch_addr_q_reg[31] [13]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [14]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_7_n_0 ),
        .O(\fetch_addr_q[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[16]_i_4 
       (.I0(\fetch_addr_q_reg[31] [12]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [13]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_8_n_0 ),
        .O(\fetch_addr_q[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[16]_i_5 
       (.I0(\fetch_addr_q_reg[31] [11]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [12]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_9_n_0 ),
        .O(\fetch_addr_q[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[20]_i_2 
       (.I0(\fetch_addr_q_reg[31] [18]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [19]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_6_n_0 ),
        .O(\fetch_addr_q[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[20]_i_3 
       (.I0(\fetch_addr_q_reg[31] [17]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [18]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_7_n_0 ),
        .O(\fetch_addr_q[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[20]_i_4 
       (.I0(\fetch_addr_q_reg[31] [16]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [17]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_8_n_0 ),
        .O(\fetch_addr_q[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[20]_i_5 
       (.I0(\fetch_addr_q_reg[31] [15]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [16]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_9_n_0 ),
        .O(\fetch_addr_q[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[24]_i_2 
       (.I0(\fetch_addr_q_reg[31] [22]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [23]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_6_n_0 ),
        .O(\fetch_addr_q[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[24]_i_3 
       (.I0(\fetch_addr_q_reg[31] [21]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [22]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_7_n_0 ),
        .O(\fetch_addr_q[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[24]_i_4 
       (.I0(\fetch_addr_q_reg[31] [20]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [21]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_8_n_0 ),
        .O(\fetch_addr_q[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[24]_i_5 
       (.I0(\fetch_addr_q_reg[31] [19]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [20]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_9_n_0 ),
        .O(\fetch_addr_q[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[28]_i_2 
       (.I0(\fetch_addr_q_reg[31] [26]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [27]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_6_n_0 ),
        .O(\fetch_addr_q[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[28]_i_3 
       (.I0(\fetch_addr_q_reg[31] [25]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [26]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_7_n_0 ),
        .O(\fetch_addr_q[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[28]_i_4 
       (.I0(\fetch_addr_q_reg[31] [24]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [25]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_8_n_0 ),
        .O(\fetch_addr_q[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[28]_i_5 
       (.I0(\fetch_addr_q_reg[31] [23]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [24]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_9_n_0 ),
        .O(\fetch_addr_q[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[31]_i_3 
       (.I0(\fetch_addr_q_reg[31] [29]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [30]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[31]_i_7_n_0 ),
        .O(\fetch_addr_q[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[31]_i_4 
       (.I0(\fetch_addr_q_reg[31] [28]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [29]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[31]_i_8_n_0 ),
        .O(\fetch_addr_q[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[31]_i_5 
       (.I0(\fetch_addr_q_reg[31] [27]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [28]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[31]_i_9_n_0 ),
        .O(\fetch_addr_q[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[4]_i_2 
       (.I0(\fetch_addr_q_reg[31] [0]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [1]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[4]_i_10_n_0 ),
        .O(\fetch_addr_q[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[4]_i_3 
       (.I0(\fetch_addr_q_reg[31] [2]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [3]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[4]_i_8_n_0 ),
        .O(\fetch_addr_q[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[4]_i_4 
       (.I0(\fetch_addr_q_reg[31] [1]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [2]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[4]_i_9_n_0 ),
        .O(\fetch_addr_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \fetch_addr_q[4]_i_5 
       (.I0(\instr_addr_q[4]_i_10_n_0 ),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\depc_q_reg[31]_0 [1]),
        .I3(\instr_addr_q_reg[31] ),
        .I4(\fetch_addr_q_reg[31] [0]),
        .I5(stored_addr_en07_out),
        .O(\fetch_addr_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \fetch_addr_q[4]_i_6 
       (.I0(\instr_addr_q_reg[31] ),
        .I1(\fetch_addr_q_reg[4] ),
        .O(\fetch_addr_q[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[8]_i_2 
       (.I0(\fetch_addr_q_reg[31] [6]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [7]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[8]_i_6_n_0 ),
        .O(\fetch_addr_q[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \fetch_addr_q[8]_i_3 
       (.I0(\fetch_addr_q_reg[31] [5]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(fetch_addr_n[5]),
        .O(\fetch_addr_q[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[8]_i_4 
       (.I0(\fetch_addr_q_reg[31] [4]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [5]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[8]_i_7_n_0 ),
        .O(\fetch_addr_q[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \fetch_addr_q[8]_i_5 
       (.I0(\fetch_addr_q_reg[31] [3]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [4]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[8]_i_8_n_0 ),
        .O(\fetch_addr_q[8]_i_5_n_0 ));
  CARRY4 \fetch_addr_q_reg[12]_i_1 
       (.CI(\fetch_addr_q_reg[8]_i_1_n_0 ),
        .CO({\fetch_addr_q_reg[12]_i_1_n_0 ,\fetch_addr_q_reg[12]_i_1_n_1 ,\fetch_addr_q_reg[12]_i_1_n_2 ,\fetch_addr_q_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[10:7]),
        .S({\fetch_addr_q[12]_i_2_n_0 ,\fetch_addr_q[12]_i_3_n_0 ,\fetch_addr_q[12]_i_4_n_0 ,\fetch_addr_q[12]_i_5_n_0 }));
  CARRY4 \fetch_addr_q_reg[16]_i_1 
       (.CI(\fetch_addr_q_reg[12]_i_1_n_0 ),
        .CO({\fetch_addr_q_reg[16]_i_1_n_0 ,\fetch_addr_q_reg[16]_i_1_n_1 ,\fetch_addr_q_reg[16]_i_1_n_2 ,\fetch_addr_q_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[14:11]),
        .S({\fetch_addr_q[16]_i_2_n_0 ,\fetch_addr_q[16]_i_3_n_0 ,\fetch_addr_q[16]_i_4_n_0 ,\fetch_addr_q[16]_i_5_n_0 }));
  CARRY4 \fetch_addr_q_reg[20]_i_1 
       (.CI(\fetch_addr_q_reg[16]_i_1_n_0 ),
        .CO({\fetch_addr_q_reg[20]_i_1_n_0 ,\fetch_addr_q_reg[20]_i_1_n_1 ,\fetch_addr_q_reg[20]_i_1_n_2 ,\fetch_addr_q_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[18:15]),
        .S({\fetch_addr_q[20]_i_2_n_0 ,\fetch_addr_q[20]_i_3_n_0 ,\fetch_addr_q[20]_i_4_n_0 ,\fetch_addr_q[20]_i_5_n_0 }));
  CARRY4 \fetch_addr_q_reg[24]_i_1 
       (.CI(\fetch_addr_q_reg[20]_i_1_n_0 ),
        .CO({\fetch_addr_q_reg[24]_i_1_n_0 ,\fetch_addr_q_reg[24]_i_1_n_1 ,\fetch_addr_q_reg[24]_i_1_n_2 ,\fetch_addr_q_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[22:19]),
        .S({\fetch_addr_q[24]_i_2_n_0 ,\fetch_addr_q[24]_i_3_n_0 ,\fetch_addr_q[24]_i_4_n_0 ,\fetch_addr_q[24]_i_5_n_0 }));
  CARRY4 \fetch_addr_q_reg[28]_i_1 
       (.CI(\fetch_addr_q_reg[24]_i_1_n_0 ),
        .CO({\fetch_addr_q_reg[28]_i_1_n_0 ,\fetch_addr_q_reg[28]_i_1_n_1 ,\fetch_addr_q_reg[28]_i_1_n_2 ,\fetch_addr_q_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[26:23]),
        .S({\fetch_addr_q[28]_i_2_n_0 ,\fetch_addr_q[28]_i_3_n_0 ,\fetch_addr_q[28]_i_4_n_0 ,\fetch_addr_q[28]_i_5_n_0 }));
  CARRY4 \fetch_addr_q_reg[31]_i_2 
       (.CI(\fetch_addr_q_reg[28]_i_1_n_0 ),
        .CO({\NLW_fetch_addr_q_reg[31]_i_2_CO_UNCONNECTED [3:2],\fetch_addr_q_reg[31]_i_2_n_2 ,\fetch_addr_q_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_addr_q_reg[31]_i_2_O_UNCONNECTED [3],D[29:27]}),
        .S({1'b0,\fetch_addr_q[31]_i_3_n_0 ,\fetch_addr_q[31]_i_4_n_0 ,\fetch_addr_q[31]_i_5_n_0 }));
  CARRY4 \fetch_addr_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\fetch_addr_q_reg[4]_i_1_n_0 ,\fetch_addr_q_reg[4]_i_1_n_1 ,\fetch_addr_q_reg[4]_i_1_n_2 ,\fetch_addr_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fetch_addr_q[4]_i_2_n_0 ,1'b0}),
        .O({D[2:0],\NLW_fetch_addr_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\fetch_addr_q[4]_i_3_n_0 ,\fetch_addr_q[4]_i_4_n_0 ,\fetch_addr_q[4]_i_5_n_0 ,\fetch_addr_q[4]_i_6_n_0 }));
  CARRY4 \fetch_addr_q_reg[8]_i_1 
       (.CI(\fetch_addr_q_reg[4]_i_1_n_0 ),
        .CO({\fetch_addr_q_reg[8]_i_1_n_0 ,\fetch_addr_q_reg[8]_i_1_n_1 ,\fetch_addr_q_reg[8]_i_1_n_2 ,\fetch_addr_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[6:3]),
        .S({\fetch_addr_q[8]_i_2_n_0 ,\fetch_addr_q[8]_i_3_n_0 ,\fetch_addr_q[8]_i_4_n_0 ,\fetch_addr_q[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    illegal_insn_q_i_1
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(ctrl_fsm_cs[3]),
        .I4(instr_valid_id_o_reg_0),
        .O(illegal_insn_q_i_1_n_0));
  FDCE illegal_insn_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(illegal_insn_q_i_1_n_0),
        .Q(illegal_insn_q));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[12]_i_2 
       (.I0(\instr_addr_q_reg[31]_1 [11]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [11]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_6_n_0 ),
        .O(\instr_addr_q[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[12]_i_3 
       (.I0(\instr_addr_q_reg[31]_1 [10]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [10]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_7_n_0 ),
        .O(\instr_addr_q[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[12]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [9]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [9]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_8_n_0 ),
        .O(\instr_addr_q[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[12]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [8]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [8]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[12]_i_9_n_0 ),
        .O(\instr_addr_q[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[12]_i_6 
       (.I0(\mepc_q_reg[31]_1 [11]),
        .I1(\mtvec_q_reg[31]_2 [4]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [0]),
        .O(\instr_addr_q[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[12]_i_7 
       (.I0(\mepc_q_reg[31]_1 [10]),
        .I1(\mtvec_q_reg[31]_2 [3]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [3]),
        .O(\instr_addr_q[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[12]_i_8 
       (.I0(\mepc_q_reg[31]_1 [9]),
        .I1(\mtvec_q_reg[31]_2 [2]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [2]),
        .O(\instr_addr_q[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[12]_i_9 
       (.I0(\mepc_q_reg[31]_1 [8]),
        .I1(\mtvec_q_reg[31]_2 [1]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [1]),
        .O(\instr_addr_q[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[16]_i_2 
       (.I0(\instr_addr_q_reg[31]_1 [15]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [15]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_6_n_0 ),
        .O(\instr_addr_q[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[16]_i_3 
       (.I0(\instr_addr_q_reg[31]_1 [14]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [14]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_7_n_0 ),
        .O(\instr_addr_q[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[16]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [13]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [13]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_8_n_0 ),
        .O(\instr_addr_q[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[16]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [12]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [12]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[16]_i_9_n_0 ),
        .O(\instr_addr_q[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[16]_i_6 
       (.I0(\mepc_q_reg[31]_1 [15]),
        .I1(\mtvec_q_reg[31]_2 [8]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [0]),
        .O(\instr_addr_q[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[16]_i_7 
       (.I0(\mepc_q_reg[31]_1 [14]),
        .I1(\mtvec_q_reg[31]_2 [7]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [3]),
        .O(\instr_addr_q[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[16]_i_8 
       (.I0(\mepc_q_reg[31]_1 [13]),
        .I1(\mtvec_q_reg[31]_2 [6]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [2]),
        .O(\instr_addr_q[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[16]_i_9 
       (.I0(\mepc_q_reg[31]_1 [12]),
        .I1(\mtvec_q_reg[31]_2 [5]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [1]),
        .O(\instr_addr_q[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[20]_i_2 
       (.I0(\instr_addr_q_reg[31]_1 [19]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [19]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_6_n_0 ),
        .O(\instr_addr_q[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[20]_i_3 
       (.I0(\instr_addr_q_reg[31]_1 [18]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [18]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_7_n_0 ),
        .O(\instr_addr_q[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[20]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [17]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [17]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_8_n_0 ),
        .O(\instr_addr_q[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[20]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [16]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [16]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[20]_i_9_n_0 ),
        .O(\instr_addr_q[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[20]_i_6 
       (.I0(\mepc_q_reg[31]_1 [19]),
        .I1(\mtvec_q_reg[31]_2 [12]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [0]),
        .O(\instr_addr_q[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[20]_i_7 
       (.I0(\mepc_q_reg[31]_1 [18]),
        .I1(\mtvec_q_reg[31]_2 [11]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [3]),
        .O(\instr_addr_q[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[20]_i_8 
       (.I0(\mepc_q_reg[31]_1 [17]),
        .I1(\mtvec_q_reg[31]_2 [10]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [2]),
        .O(\instr_addr_q[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[20]_i_9 
       (.I0(\mepc_q_reg[31]_1 [16]),
        .I1(\mtvec_q_reg[31]_2 [9]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [1]),
        .O(\instr_addr_q[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[24]_i_2 
       (.I0(\instr_addr_q_reg[31]_1 [23]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [23]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_6_n_0 ),
        .O(\instr_addr_q[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[24]_i_3 
       (.I0(\instr_addr_q_reg[31]_1 [22]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [22]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_7_n_0 ),
        .O(\instr_addr_q[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[24]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [21]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [21]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_8_n_0 ),
        .O(\instr_addr_q[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[24]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [20]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [20]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[24]_i_9_n_0 ),
        .O(\instr_addr_q[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[24]_i_6 
       (.I0(\mepc_q_reg[31]_1 [23]),
        .I1(\mtvec_q_reg[31]_2 [16]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [0]),
        .O(\instr_addr_q[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[24]_i_7 
       (.I0(\mepc_q_reg[31]_1 [22]),
        .I1(\mtvec_q_reg[31]_2 [15]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [3]),
        .O(\instr_addr_q[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[24]_i_8 
       (.I0(\mepc_q_reg[31]_1 [21]),
        .I1(\mtvec_q_reg[31]_2 [14]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [2]),
        .O(\instr_addr_q[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[24]_i_9 
       (.I0(\mepc_q_reg[31]_1 [20]),
        .I1(\mtvec_q_reg[31]_2 [13]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [1]),
        .O(\instr_addr_q[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[28]_i_2 
       (.I0(\instr_addr_q_reg[31]_1 [27]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [27]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_6_n_0 ),
        .O(\instr_addr_q[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[28]_i_3 
       (.I0(\instr_addr_q_reg[31]_1 [26]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [26]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_7_n_0 ),
        .O(\instr_addr_q[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[28]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [25]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [25]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_8_n_0 ),
        .O(\instr_addr_q[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[28]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [24]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [24]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[28]_i_9_n_0 ),
        .O(\instr_addr_q[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[28]_i_6 
       (.I0(\mepc_q_reg[31]_1 [27]),
        .I1(\mtvec_q_reg[31]_2 [20]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[30] [0]),
        .O(\instr_addr_q[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[28]_i_7 
       (.I0(\mepc_q_reg[31]_1 [26]),
        .I1(\mtvec_q_reg[31]_2 [19]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [3]),
        .O(\instr_addr_q[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[28]_i_8 
       (.I0(\mepc_q_reg[31]_1 [25]),
        .I1(\mtvec_q_reg[31]_2 [18]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [2]),
        .O(\instr_addr_q[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[28]_i_9 
       (.I0(\mepc_q_reg[31]_1 [24]),
        .I1(\mtvec_q_reg[31]_2 [17]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [1]),
        .O(\instr_addr_q[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000303EFFFFFFFF)) 
    \instr_addr_q[31]_i_1 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(ctrl_fsm_cs[3]),
        .I2(ctrl_fsm_cs[2]),
        .I3(\dcsr_q_reg[cause][0] ),
        .I4(offset_in_init_q_reg),
        .I5(\instr_addr_q_reg[31] ),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[31]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [30]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [30]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[31]_i_7_n_0 ),
        .O(\instr_addr_q[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[31]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [29]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [29]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[31]_i_8_n_0 ),
        .O(\instr_addr_q[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[31]_i_6 
       (.I0(\instr_addr_q_reg[31]_1 [28]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [28]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[31]_i_9_n_0 ),
        .O(\instr_addr_q[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF00044FF44FF)) 
    \instr_addr_q[31]_i_7 
       (.I0(exc_pc_mux_id[1]),
        .I1(\mtvec_q_reg[31]_2 [23]),
        .I2(\mepc_q_reg[31]_1 [30]),
        .I3(pc_mux_id[1]),
        .I4(\mac_res_q_reg[30] [3]),
        .I5(pc_mux_id[0]),
        .O(\instr_addr_q[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[31]_i_8 
       (.I0(\mepc_q_reg[31]_1 [29]),
        .I1(\mtvec_q_reg[31]_2 [22]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[30] [2]),
        .O(\instr_addr_q[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[31]_i_9 
       (.I0(\mepc_q_reg[31]_1 [28]),
        .I1(\mtvec_q_reg[31]_2 [21]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[30] [1]),
        .O(\instr_addr_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF1100F0001100)) 
    \instr_addr_q[4]_i_10 
       (.I0(\instr_addr_q[4]_i_14_n_0 ),
        .I1(exc_pc_mux_id[1]),
        .I2(\mepc_q_reg[31]_1 [1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(O[1]),
        .O(\instr_addr_q[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47FF47FF)) 
    \instr_addr_q[4]_i_11 
       (.I0(\mepc_q_reg[31]_1 [0]),
        .I1(pc_mux_id[1]),
        .I2(O[0]),
        .I3(pc_mux_id[0]),
        .I4(\depc_q_reg[31]_0 [0]),
        .I5(\mtvec_q_reg[31]_0 ),
        .O(\fetch_addr_q_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \instr_addr_q[4]_i_12 
       (.I0(exc_pc_mux_id[0]),
        .I1(exc_cause[2]),
        .O(\instr_addr_q[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \instr_addr_q[4]_i_13 
       (.I0(exc_pc_mux_id[0]),
        .I1(exc_cause[1]),
        .O(\instr_addr_q[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instr_addr_q[4]_i_14 
       (.I0(exc_pc_mux_id[0]),
        .I1(exc_cause[0]),
        .O(\instr_addr_q[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[4]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [3]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [3]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[4]_i_8_n_0 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[4]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [2]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [2]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[4]_i_9_n_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAAAAFC0C5555FC0C)) 
    \instr_addr_q[4]_i_6 
       (.I0(instr_is_compressed_int),
        .I1(\instr_addr_q[4]_i_10_n_0 ),
        .I2(\mtvec_q_reg[31]_0 ),
        .I3(\depc_q_reg[31]_0 [1]),
        .I4(\instr_addr_q_reg[31] ),
        .I5(\instr_addr_q_reg[31]_1 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hF0FF1100F0001100)) 
    \instr_addr_q[4]_i_8 
       (.I0(\instr_addr_q[4]_i_12_n_0 ),
        .I1(exc_pc_mux_id[1]),
        .I2(\mepc_q_reg[31]_1 [3]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[7] [0]),
        .O(\instr_addr_q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF1100F0001100)) 
    \instr_addr_q[4]_i_9 
       (.I0(\instr_addr_q[4]_i_13_n_0 ),
        .I1(exc_pc_mux_id[1]),
        .I2(\mepc_q_reg[31]_1 [2]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(O[2]),
        .O(\instr_addr_q[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \instr_addr_q[8]_i_10 
       (.I0(exc_pc_mux_id[0]),
        .I1(exc_cause[3]),
        .O(\instr_addr_q[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[8]_i_2 
       (.I0(\instr_addr_q_reg[31]_1 [7]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [7]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[8]_i_6_n_0 ),
        .O(\instr_addr_q[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_addr_q[8]_i_3 
       (.I0(\instr_addr_q_reg[31]_1 [6]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(fetch_addr_n[5]),
        .O(\instr_addr_q[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[8]_i_4 
       (.I0(\instr_addr_q_reg[31]_1 [5]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [5]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[8]_i_7_n_0 ),
        .O(\instr_addr_q[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_addr_q[8]_i_5 
       (.I0(\instr_addr_q_reg[31]_1 [4]),
        .I1(\instr_addr_q_reg[31] ),
        .I2(\depc_q_reg[31]_0 [4]),
        .I3(\mtvec_q_reg[31]_0 ),
        .I4(\instr_addr_q[8]_i_8_n_0 ),
        .O(\instr_addr_q[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF0C00AA000C00)) 
    \instr_addr_q[8]_i_6 
       (.I0(\mepc_q_reg[31]_1 [7]),
        .I1(\mtvec_q_reg[31]_2 [0]),
        .I2(exc_pc_mux_id[1]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [0]),
        .O(\instr_addr_q[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF1100F0001100)) 
    \instr_addr_q[8]_i_7 
       (.I0(\instr_addr_q[8]_i_9_n_0 ),
        .I1(exc_pc_mux_id[1]),
        .I2(\mepc_q_reg[31]_1 [5]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[7] [2]),
        .O(\instr_addr_q[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF1100F0001100)) 
    \instr_addr_q[8]_i_8 
       (.I0(\instr_addr_q[8]_i_10_n_0 ),
        .I1(exc_pc_mux_id[1]),
        .I2(\mepc_q_reg[31]_1 [4]),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[7] [1]),
        .O(\instr_addr_q[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \instr_addr_q[8]_i_9 
       (.I0(exc_pc_mux_id[0]),
        .I1(nmi_mode_q_reg_2),
        .O(\instr_addr_q[8]_i_9_n_0 ));
  CARRY4 \instr_addr_q_reg[12]_i_1 
       (.CI(\instr_addr_q_reg[8]_i_1_n_0 ),
        .CO({\instr_addr_q_reg[12]_i_1_n_0 ,\instr_addr_q_reg[12]_i_1_n_1 ,\instr_addr_q_reg[12]_i_1_n_2 ,\instr_addr_q_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\instr_addr_q_reg[31]_0 [7:4]),
        .S({\instr_addr_q[12]_i_2_n_0 ,\instr_addr_q[12]_i_3_n_0 ,\instr_addr_q[12]_i_4_n_0 ,\instr_addr_q[12]_i_5_n_0 }));
  CARRY4 \instr_addr_q_reg[16]_i_1 
       (.CI(\instr_addr_q_reg[12]_i_1_n_0 ),
        .CO({\instr_addr_q_reg[16]_i_1_n_0 ,\instr_addr_q_reg[16]_i_1_n_1 ,\instr_addr_q_reg[16]_i_1_n_2 ,\instr_addr_q_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\instr_addr_q_reg[31]_0 [11:8]),
        .S({\instr_addr_q[16]_i_2_n_0 ,\instr_addr_q[16]_i_3_n_0 ,\instr_addr_q[16]_i_4_n_0 ,\instr_addr_q[16]_i_5_n_0 }));
  CARRY4 \instr_addr_q_reg[20]_i_1 
       (.CI(\instr_addr_q_reg[16]_i_1_n_0 ),
        .CO({\instr_addr_q_reg[20]_i_1_n_0 ,\instr_addr_q_reg[20]_i_1_n_1 ,\instr_addr_q_reg[20]_i_1_n_2 ,\instr_addr_q_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\instr_addr_q_reg[31]_0 [15:12]),
        .S({\instr_addr_q[20]_i_2_n_0 ,\instr_addr_q[20]_i_3_n_0 ,\instr_addr_q[20]_i_4_n_0 ,\instr_addr_q[20]_i_5_n_0 }));
  CARRY4 \instr_addr_q_reg[24]_i_1 
       (.CI(\instr_addr_q_reg[20]_i_1_n_0 ),
        .CO({\instr_addr_q_reg[24]_i_1_n_0 ,\instr_addr_q_reg[24]_i_1_n_1 ,\instr_addr_q_reg[24]_i_1_n_2 ,\instr_addr_q_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\instr_addr_q_reg[31]_0 [19:16]),
        .S({\instr_addr_q[24]_i_2_n_0 ,\instr_addr_q[24]_i_3_n_0 ,\instr_addr_q[24]_i_4_n_0 ,\instr_addr_q[24]_i_5_n_0 }));
  CARRY4 \instr_addr_q_reg[28]_i_1 
       (.CI(\instr_addr_q_reg[24]_i_1_n_0 ),
        .CO({\instr_addr_q_reg[28]_i_1_n_0 ,\instr_addr_q_reg[28]_i_1_n_1 ,\instr_addr_q_reg[28]_i_1_n_2 ,\instr_addr_q_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\instr_addr_q_reg[31]_0 [23:20]),
        .S({\instr_addr_q[28]_i_2_n_0 ,\instr_addr_q[28]_i_3_n_0 ,\instr_addr_q[28]_i_4_n_0 ,\instr_addr_q[28]_i_5_n_0 }));
  CARRY4 \instr_addr_q_reg[31]_i_2 
       (.CI(\instr_addr_q_reg[28]_i_1_n_0 ),
        .CO({\NLW_instr_addr_q_reg[31]_i_2_CO_UNCONNECTED [3:2],\instr_addr_q_reg[31]_i_2_n_2 ,\instr_addr_q_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_instr_addr_q_reg[31]_i_2_O_UNCONNECTED [3],\instr_addr_q_reg[31]_0 [26:24]}),
        .S({1'b0,\instr_addr_q[31]_i_4_n_0 ,\instr_addr_q[31]_i_5_n_0 ,\instr_addr_q[31]_i_6_n_0 }));
  CARRY4 \instr_addr_q_reg[8]_i_1 
       (.CI(CO),
        .CO({\instr_addr_q_reg[8]_i_1_n_0 ,\instr_addr_q_reg[8]_i_1_n_1 ,\instr_addr_q_reg[8]_i_1_n_2 ,\instr_addr_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\instr_addr_q_reg[31]_0 [3:0]),
        .S({\instr_addr_q[8]_i_2_n_0 ,\instr_addr_q[8]_i_3_n_0 ,\instr_addr_q[8]_i_4_n_0 ,\instr_addr_q[8]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[10]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [9]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[10]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [2]),
        .O(fetch_addr_n[8]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[10]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [9]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [2]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[11]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [10]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[11]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [3]),
        .O(fetch_addr_n[9]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[11]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [10]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [3]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[12]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [11]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[12]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [0]),
        .O(fetch_addr_n[10]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[12]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [11]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [4]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[13]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [12]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[13]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [1]),
        .O(fetch_addr_n[11]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[13]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [12]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [5]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[14]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [13]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[14]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [2]),
        .O(fetch_addr_n[12]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[14]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [13]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [6]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[15]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [14]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[15]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[15] [3]),
        .O(fetch_addr_n[13]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[15]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [14]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [7]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[16]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [15]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[16]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [0]),
        .O(fetch_addr_n[14]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[16]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [15]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [8]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[17]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [16]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[17]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [1]),
        .O(fetch_addr_n[15]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[17]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [16]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [9]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[18]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [17]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[18]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [2]),
        .O(fetch_addr_n[16]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[18]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [17]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [10]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[19]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [18]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[19]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[19] [3]),
        .O(fetch_addr_n[17]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[19]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [18]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [11]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[20]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [19]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[20]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [0]),
        .O(fetch_addr_n[18]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[20]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [19]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [12]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[21]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [20]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[21]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [1]),
        .O(fetch_addr_n[19]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[21]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [20]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [13]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[22]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [21]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[22]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [2]),
        .O(fetch_addr_n[20]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[22]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [21]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [14]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[23]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [22]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[23]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[23] [3]),
        .O(fetch_addr_n[21]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[23]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [22]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [15]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[24]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [23]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[24]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [0]),
        .O(fetch_addr_n[22]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[24]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [23]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [16]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[25]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [24]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[25]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [1]),
        .O(fetch_addr_n[23]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[25]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [24]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [17]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[26]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [25]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[26]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [2]),
        .O(fetch_addr_n[24]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[26]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [25]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [18]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[27]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [26]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[27]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[27] [3]),
        .O(fetch_addr_n[25]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[27]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [26]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [19]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[28]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [27]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[28]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[30] [0]),
        .O(fetch_addr_n[26]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[28]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [27]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [20]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[29]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [28]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[29]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[30] [1]),
        .O(fetch_addr_n[27]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[29]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [28]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [21]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \instr_axi_araddr[2]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [1]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[2]_INST_0_i_2_n_0 ),
        .I3(\instr_axi_araddr[2]_INST_0_i_3_n_0 ),
        .I4(pc_mux_id[1]),
        .I5(\instr_axi_araddr[2]_INST_0_i_4_n_0 ),
        .O(fetch_addr_n[0]));
  LUT6 #(
    .INIT(64'h1511000000000000)) 
    \instr_axi_araddr[2]_INST_0_i_2 
       (.I0(exc_pc_mux_id[1]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(exc_cause[0]),
        .I5(exc_pc_mux_id[0]),
        .O(\instr_axi_araddr[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[2]_INST_0_i_3 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mepc_q_reg[31]_1 [1]),
        .O(\instr_axi_araddr[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[2]_INST_0_i_4 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(O[1]),
        .O(\instr_axi_araddr[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[30]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [29]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[30]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[30] [2]),
        .O(fetch_addr_n[28]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[30]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [29]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [22]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2220000022202220)) 
    \instr_axi_araddr[30]_INST_0_i_3 
       (.I0(ctrl_fsm_cs[2]),
        .I1(ctrl_fsm_cs[3]),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\dcsr_q_reg[cause][0] ),
        .I4(\ctrl_fsm_cs_reg[1]_1 ),
        .I5(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .O(pc_mux_id[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \instr_axi_araddr[30]_INST_0_i_4 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(ctrl_fsm_cs[3]),
        .I3(ctrl_fsm_cs[2]),
        .O(\instr_axi_araddr[30]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000515551555155)) 
    \instr_axi_araddr[31]_INST_0_i_1 
       (.I0(\instr_axi_araddr[31]_INST_0_i_3_n_0 ),
        .I1(\instr_axi_araddr[31]_INST_0_i_4_n_0 ),
        .I2(branch_set_q_reg),
        .I3(instr_valid_id_o_reg_2),
        .I4(offset_in_init_q),
        .I5(instr_req_int),
        .O(\instr_addr_q_reg[31] ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[31]_INST_0_i_10 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mepc_q_reg[31]_1 [30]),
        .O(\instr_axi_araddr[31]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA00A2AAAA0AA2)) 
    \instr_axi_araddr[31]_INST_0_i_11 
       (.I0(\instr_axi_araddr[31]_INST_0_i_24_n_0 ),
        .I1(\dcsr_q_reg[step]_0 ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\dcsr_q_reg[cause][0] ),
        .I4(\mtvec_q_reg[31] ),
        .I5(debug_mode_q_reg_0),
        .O(pc_mux_id[1]));
  LUT6 #(
    .INIT(64'hAEAEAEFFFFFFFFFF)) 
    \instr_axi_araddr[31]_INST_0_i_12 
       (.I0(\mac_res_q_reg[30] [3]),
        .I1(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\dcsr_q_reg[cause][0] ),
        .I4(\mstack_epc_q_reg[31] ),
        .I5(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .O(\instr_axi_araddr[31]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \instr_axi_araddr[31]_INST_0_i_13 
       (.I0(\mcause_q_reg[5] ),
        .I1(\mstack_epc_q_reg[31] ),
        .O(\mtvec_q_reg[31] ));
  LUT2 #(
    .INIT(4'h1)) 
    \instr_axi_araddr[31]_INST_0_i_15 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(\instr_axi_araddr[31]_INST_0_i_26_n_0 ),
        .O(\instr_axi_araddr[31]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111111101)) 
    \instr_axi_araddr[31]_INST_0_i_16 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(ctrl_fsm_cs[2]),
        .I2(ctrl_fsm_cs[3]),
        .I3(debug_req_i),
        .I4(debug_single_step),
        .I5(\mstack_epc_q_reg[31] ),
        .O(\instr_axi_araddr[31]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \instr_axi_araddr[31]_INST_0_i_2 
       (.I0(\depc_q_reg[31]_0 [30]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[31]_INST_0_i_9_n_0 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_10_n_0 ),
        .I4(pc_mux_id[1]),
        .I5(\instr_axi_araddr[31]_INST_0_i_12_n_0 ),
        .O(fetch_addr_n[29]));
  LUT5 #(
    .INIT(32'h0A000A80)) 
    \instr_axi_araddr[31]_INST_0_i_20 
       (.I0(debug_mode_q_i_3_n_0),
        .I1(nmi_mode_q_reg_0),
        .I2(ctrl_fsm_cs[2]),
        .I3(ctrl_fsm_cs[3]),
        .I4(\mcause_q[3]_i_3_n_0 ),
        .O(exc_pc_mux_id[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_axi_araddr[31]_INST_0_i_21 
       (.I0(ctrl_fsm_cs[2]),
        .I1(ctrl_fsm_cs[3]),
        .O(\instr_axi_araddr[31]_INST_0_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \instr_axi_araddr[31]_INST_0_i_23 
       (.I0(\instr_rdata_id_o_reg[29] ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(exc_req_q),
        .I3(\mtval_q_reg[18] ),
        .I4(load_err_q),
        .O(\instr_axi_araddr[31]_INST_0_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h42)) 
    \instr_axi_araddr[31]_INST_0_i_24 
       (.I0(ctrl_fsm_cs[3]),
        .I1(ctrl_fsm_cs[2]),
        .I2(\dcsr_q_reg[cause][0] ),
        .O(\instr_axi_araddr[31]_INST_0_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \instr_axi_araddr[31]_INST_0_i_25 
       (.I0(load_err_q),
        .I1(\mtval_q_reg[18] ),
        .I2(exc_req_q),
        .I3(\instr_rdata_id_o_reg[29] ),
        .O(debug_mode_q_reg_0));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \instr_axi_araddr[31]_INST_0_i_26 
       (.I0(\instr_rdata_id_o_reg[23] ),
        .I1(illegal_insn_q_reg_0),
        .I2(\dcsr_q_reg[ebreakm] ),
        .I3(load_err_q),
        .I4(\mtval_q_reg[18] ),
        .I5(exc_req_q),
        .O(\instr_axi_araddr[31]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    \instr_axi_araddr[31]_INST_0_i_3 
       (.I0(\mtvec_q_reg[31] ),
        .I1(\instr_rdata_id_o_reg[31] ),
        .I2(\instr_axi_araddr[31]_INST_0_i_15_n_0 ),
        .I3(nmi_mode_q_i_2_n_0),
        .I4(\instr_axi_araddr[31]_INST_0_i_16_n_0 ),
        .O(\instr_axi_araddr[31]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_axi_araddr[31]_INST_0_i_4 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(ctrl_fsm_cs[3]),
        .O(\instr_axi_araddr[31]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h303E)) 
    \instr_axi_araddr[31]_INST_0_i_7 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(ctrl_fsm_cs[3]),
        .I2(ctrl_fsm_cs[2]),
        .I3(\dcsr_q_reg[cause][0] ),
        .O(instr_req_int));
  LUT3 #(
    .INIT(8'h08)) 
    \instr_axi_araddr[31]_INST_0_i_8 
       (.I0(debug_mode_q_i_4_n_0),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(\mstack_epc_q_reg[31] ),
        .O(\mtvec_q_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h0222222202220222)) 
    \instr_axi_araddr[31]_INST_0_i_9 
       (.I0(\mtvec_q_reg[31]_2 [23]),
        .I1(exc_pc_mux_id[1]),
        .I2(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I3(\dcsr_q[cause][1]_i_3_n_0 ),
        .I4(\ctrl_fsm_cs_reg[1]_1 ),
        .I5(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .O(\instr_axi_araddr[31]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \instr_axi_araddr[3]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [2]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[3]_INST_0_i_2_n_0 ),
        .I3(\instr_axi_araddr[3]_INST_0_i_3_n_0 ),
        .I4(pc_mux_id[1]),
        .I5(\instr_axi_araddr[3]_INST_0_i_4_n_0 ),
        .O(fetch_addr_n[1]));
  LUT6 #(
    .INIT(64'h1511000000000000)) 
    \instr_axi_araddr[3]_INST_0_i_2 
       (.I0(exc_pc_mux_id[1]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(exc_cause[1]),
        .I5(exc_pc_mux_id[0]),
        .O(\instr_axi_araddr[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[3]_INST_0_i_3 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mepc_q_reg[31]_1 [2]),
        .O(\instr_axi_araddr[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[3]_INST_0_i_4 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(O[2]),
        .O(\instr_axi_araddr[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \instr_axi_araddr[4]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [3]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[4]_INST_0_i_2_n_0 ),
        .I3(\instr_axi_araddr[4]_INST_0_i_3_n_0 ),
        .I4(pc_mux_id[1]),
        .I5(\instr_axi_araddr[4]_INST_0_i_4_n_0 ),
        .O(fetch_addr_n[2]));
  LUT6 #(
    .INIT(64'h1511000000000000)) 
    \instr_axi_araddr[4]_INST_0_i_2 
       (.I0(exc_pc_mux_id[1]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(exc_cause[2]),
        .I5(exc_pc_mux_id[0]),
        .O(\instr_axi_araddr[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[4]_INST_0_i_3 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mepc_q_reg[31]_1 [3]),
        .O(\instr_axi_araddr[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[4]_INST_0_i_4 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mac_res_q_reg[7] [0]),
        .O(\instr_axi_araddr[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \instr_axi_araddr[5]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [4]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[5]_INST_0_i_2_n_0 ),
        .I3(\instr_axi_araddr[5]_INST_0_i_3_n_0 ),
        .I4(pc_mux_id[1]),
        .I5(\instr_axi_araddr[5]_INST_0_i_4_n_0 ),
        .O(fetch_addr_n[3]));
  LUT6 #(
    .INIT(64'h1511000000000000)) 
    \instr_axi_araddr[5]_INST_0_i_2 
       (.I0(exc_pc_mux_id[1]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(exc_cause[3]),
        .I5(exc_pc_mux_id[0]),
        .O(\instr_axi_araddr[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[5]_INST_0_i_3 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mepc_q_reg[31]_1 [4]),
        .O(\instr_axi_araddr[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[5]_INST_0_i_4 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mac_res_q_reg[7] [1]),
        .O(\instr_axi_araddr[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \instr_axi_araddr[6]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [5]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[6]_INST_0_i_2_n_0 ),
        .I3(\instr_axi_araddr[6]_INST_0_i_3_n_0 ),
        .I4(pc_mux_id[1]),
        .I5(\instr_axi_araddr[6]_INST_0_i_4_n_0 ),
        .O(fetch_addr_n[4]));
  LUT6 #(
    .INIT(64'h1511000000000000)) 
    \instr_axi_araddr[6]_INST_0_i_2 
       (.I0(exc_pc_mux_id[1]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(nmi_mode_q_reg_2),
        .I5(exc_pc_mux_id[0]),
        .O(\instr_axi_araddr[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[6]_INST_0_i_3 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mepc_q_reg[31]_1 [5]),
        .O(\instr_axi_araddr[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \instr_axi_araddr[6]_INST_0_i_4 
       (.I0(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I1(\ctrl_fsm_cs_reg[1]_1 ),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\instr_axi_araddr[31]_INST_0_i_21_n_0 ),
        .I5(\mac_res_q_reg[7] [2]),
        .O(\instr_axi_araddr[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA4FFA4FFA4FFA4A4)) 
    \instr_axi_araddr[6]_INST_0_i_5 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(\dcsr_q_reg[step]_0 ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\instr_axi_araddr[6]_INST_0_i_6_n_0 ),
        .I4(\mcause_q[3]_i_3_n_0 ),
        .I5(\instr_axi_araddr[6]_INST_0_i_7_n_0 ),
        .O(exc_pc_mux_id[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \instr_axi_araddr[6]_INST_0_i_6 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(ctrl_fsm_cs[2]),
        .I2(ctrl_fsm_cs[3]),
        .O(\instr_axi_araddr[6]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \instr_axi_araddr[6]_INST_0_i_7 
       (.I0(nmi_mode_q_reg_0),
        .I1(ctrl_fsm_cs[2]),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(ctrl_fsm_cs[3]),
        .O(\instr_axi_araddr[6]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888BB88BB)) 
    \instr_axi_araddr[7]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [6]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\mepc_q_reg[31]_1 [6]),
        .I3(pc_mux_id[1]),
        .I4(\mac_res_q_reg[7] [3]),
        .I5(pc_mux_id[0]),
        .O(fetch_addr_n[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[8]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [7]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[8]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [0]),
        .O(fetch_addr_n[6]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[8]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [7]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [0]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \instr_axi_araddr[9]_INST_0_i_1 
       (.I0(\depc_q_reg[31]_0 [8]),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\instr_axi_araddr[9]_INST_0_i_2_n_0 ),
        .I3(pc_mux_id[1]),
        .I4(pc_mux_id[0]),
        .I5(\mac_res_q_reg[11] [1]),
        .O(fetch_addr_n[7]));
  LUT6 #(
    .INIT(64'h80888088BFBB8088)) 
    \instr_axi_araddr[9]_INST_0_i_2 
       (.I0(\mepc_q_reg[31]_1 [8]),
        .I1(\instr_axi_araddr[30]_INST_0_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1]_1 ),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .I4(\mtvec_q_reg[31]_2 [1]),
        .I5(exc_pc_mux_id[1]),
        .O(\instr_axi_araddr[9]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1F0F)) 
    instr_valid_id_o_i_1
       (.I0(instr_valid_id_o_i_3_n_0),
        .I1(id_in_ready),
        .I2(offset_in_init_q_reg),
        .I3(instr_valid_id),
        .O(instr_valid_id_o_reg));
  LUT6 #(
    .INIT(64'h0B3C0B3C0B3C080C)) 
    instr_valid_id_o_i_3
       (.I0(\instr_axi_araddr[31]_INST_0_i_15_n_0 ),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(ctrl_fsm_cs[3]),
        .I3(ctrl_fsm_cs[2]),
        .I4(instr_valid_id_o_i_5_n_0),
        .I5(instr_valid_id_o_i_6_n_0),
        .O(instr_valid_id_o_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    instr_valid_id_o_i_4
       (.I0(id_wb_fsm_cs_reg),
        .I1(ctrl_fsm_cs[3]),
        .I2(\dcsr_q_reg[cause][0] ),
        .I3(ctrl_fsm_cs[2]),
        .I4(instr_valid_id_o_reg_1),
        .O(id_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_valid_id_o_i_5
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(\mcause_q_reg[5] ),
        .I2(\ctrl_fsm_cs_reg[3]_0 ),
        .I3(id_wb_fsm_cs_reg_0),
        .O(instr_valid_id_o_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCC0EEEAFFFFCCC0)) 
    instr_valid_id_o_i_6
       (.I0(\mcause_q_reg[5] ),
        .I1(ctrl_fsm_cs[3]),
        .I2(debug_req_i),
        .I3(debug_single_step),
        .I4(\mstack_epc_q_reg[31] ),
        .I5(ctrl_fsm_cs[2]),
        .O(instr_valid_id_o_i_6_n_0));
  FDCE load_err_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(lsu_load_err),
        .Q(load_err_q));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \mcause_q[0]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_23 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_cause_q_reg[5] [0]),
        .I4(exc_cause[0]),
        .I5(\mstack_epc_q_reg[31]_1 ),
        .O(\mcause_q_reg[5]_1 [0]));
  LUT6 #(
    .INIT(64'h0002AAAA00020002)) 
    \mcause_q[0]_i_2 
       (.I0(nmi_mode_q_i_2_n_0),
        .I1(\mcause_q[3]_i_3_n_0 ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\priv_lvl_q_reg[1]_0 ),
        .I4(\mie_q_reg[irq_fast][14]_0 ),
        .I5(\mtvec_q_reg[31] ),
        .O(exc_cause[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mcause_q[1]_i_1 
       (.I0(exc_cause[1]),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_cause_q_reg[5] [1]),
        .I4(\mepc_q[1]_i_2_n_0 ),
        .O(\mcause_q_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h0020AAAA00200020)) 
    \mcause_q[1]_i_2 
       (.I0(nmi_mode_q_i_2_n_0),
        .I1(instr_valid_id_o_reg_4),
        .I2(\mcause_q[1]_i_4_n_0 ),
        .I3(store_err_q_reg_0),
        .I4(\mie_q_reg[irq_fast][14] ),
        .I5(\mtvec_q_reg[31] ),
        .O(exc_cause[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \mcause_q[1]_i_4 
       (.I0(\mstack_epc_q_reg[31] ),
        .I1(load_err_q),
        .I2(\mtval_q_reg[18] ),
        .I3(exc_req_q),
        .O(\mcause_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mcause_q[2]_i_1 
       (.I0(exc_cause[2]),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_cause_q_reg[5] [2]),
        .I4(\mepc_q_reg[18] ),
        .I5(\instr_rdata_id_o_reg[13]_4 ),
        .O(\mcause_q_reg[5]_1 [2]));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \mcause_q[2]_i_3 
       (.I0(nmi_mode_q_i_2_n_0),
        .I1(\ctrl_fsm_cs_reg[0]_0 ),
        .I2(\instr_rdata_id_o_reg[23]_0 ),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\mcause_q[3]_i_3_n_0 ),
        .I5(illegal_insn_q_reg_0),
        .O(exc_cause[2]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \mcause_q[3]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_24 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_cause_q_reg[5] [3]),
        .I4(exc_cause[3]),
        .I5(\mstack_epc_q_reg[31]_1 ),
        .O(\mcause_q_reg[5]_1 [3]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \mcause_q[3]_i_2 
       (.I0(nmi_mode_q_i_2_n_0),
        .I1(\instr_rdata_id_o_reg[23] ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(\mcause_q[3]_i_3_n_0 ),
        .I4(illegal_insn_q_reg_0),
        .I5(\mie_q_reg[irq_external] ),
        .O(exc_cause[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \mcause_q[3]_i_3 
       (.I0(exc_req_q),
        .I1(\mtval_q_reg[18] ),
        .I2(load_err_q),
        .O(\mcause_q[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause_q[3]_i_6 
       (.I0(irq_nm_i),
        .I1(nmi_mode_q_reg_1),
        .O(\mcause_q_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mcause_q[4]_i_1 
       (.I0(nmi_mode_q_reg_2),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_cause_q_reg[5] [4]),
        .I4(\mepc_q[4]_i_2_n_0 ),
        .O(\mcause_q_reg[5]_1 [4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \mcause_q[5]_i_2 
       (.I0(\mcause_q_reg[5]_0 ),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_cause_q_reg[5] [5]),
        .I4(\mepc_q[31]_i_6_n_0 ),
        .O(\mcause_q_reg[5]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \mcause_q[5]_i_6 
       (.I0(\dcsr_q_reg[cause][0] ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(ctrl_fsm_cs[2]),
        .I3(ctrl_fsm_cs[3]),
        .I4(\mcause_q_reg[5] ),
        .O(\mcause_q_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h55040404)) 
    \mcause_q[5]_i_8 
       (.I0(nmi_mode_q_reg_0),
        .I1(irq_nm_i),
        .I2(nmi_mode_q_reg_1),
        .I3(irq_pending),
        .I4(csr_mstatus_mie),
        .O(\mcause_q_reg[5] ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \mepc_q[10]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mepc_q[10]_i_2_n_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [9]),
        .I4(\mepc_q_reg[18] ),
        .I5(\instr_rdata_id_o_reg[13]_9 ),
        .O(\mepc_q_reg[31] [9]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[10]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[9]),
        .I3(\instr_addr_q_reg[31]_1 [9]),
        .O(\mepc_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \mepc_q[11]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_14_in),
        .I2(\mstack_epc_q_reg[31]_1 ),
        .I3(\mepc_q[11]_i_2_n_0 ),
        .I4(\mstack_q_reg[mpp][1] ),
        .I5(\mstack_epc_q_reg[31]_2 [10]),
        .O(\mepc_q_reg[31] [10]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[11]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[10]),
        .I3(\instr_addr_q_reg[31]_1 [10]),
        .O(\mepc_q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \mepc_q[12]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_16_in),
        .I2(\mstack_epc_q_reg[31]_1 ),
        .I3(\mepc_q[12]_i_2_n_0 ),
        .I4(\mstack_q_reg[mpp][1] ),
        .I5(\mstack_epc_q_reg[31]_2 [11]),
        .O(\mepc_q_reg[31] [11]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[12]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[11]),
        .I3(\instr_addr_q_reg[31]_1 [11]),
        .O(\mepc_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[13]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_18_in),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [12]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[13]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [12]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[13]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[12]),
        .I3(\instr_addr_q_reg[31]_1 [12]),
        .O(\mepc_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \mepc_q[14]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mepc_q[14]_i_2_n_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [13]),
        .I4(\mepc_q_reg[18] ),
        .I5(\instr_rdata_id_o_reg[13]_10 ),
        .O(\mepc_q_reg[31] [13]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[14]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[13]),
        .I3(\instr_addr_q_reg[31]_1 [13]),
        .O(\mepc_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[15]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_22_in),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [14]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[15]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [14]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[15]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[14]),
        .I3(\instr_addr_q_reg[31]_1 [14]),
        .O(\mepc_q[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[16]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_11 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [15]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[16]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [15]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[16]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[15]),
        .I3(\instr_addr_q_reg[31]_1 [15]),
        .O(\mepc_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[17]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_2_in),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [16]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[17]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [16]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[17]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[16]),
        .I3(\instr_addr_q_reg[31]_1 [16]),
        .O(\mepc_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[18]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_25 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [17]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[18]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [17]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[18]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[17]),
        .I3(\instr_addr_q_reg[31]_1 [17]),
        .O(\mepc_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \mepc_q[19]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mepc_q[19]_i_2_n_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [18]),
        .I4(\mepc_q_reg[18] ),
        .I5(\instr_rdata_id_o_reg[13]_12 ),
        .O(\mepc_q_reg[31] [18]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[19]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[18]),
        .I3(\instr_addr_q_reg[31]_1 [18]),
        .O(\mepc_q[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mepc_q[1]_i_1 
       (.I0(\mepc_q[1]_i_2_n_0 ),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mepc_q[1]_i_3_n_0 ),
        .I3(\mstack_q_reg[mpp][1] ),
        .I4(\mstack_epc_q_reg[31]_2 [0]),
        .O(\mepc_q_reg[31] [0]));
  LUT5 #(
    .INIT(32'hFFAB0000)) 
    \mepc_q[1]_i_2 
       (.I0(\mtvec_q_reg[31]_0 ),
        .I1(\mstack_epc_q_reg[31]_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\depc_q_reg[8] ),
        .I4(\instr_rdata_id_o_reg[13] ),
        .O(\mepc_q[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[1]_i_3 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[0]),
        .I3(\instr_addr_q_reg[31]_1 [0]),
        .O(\mepc_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \mepc_q[20]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mepc_q[20]_i_2_n_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [19]),
        .I4(\mepc_q_reg[18] ),
        .I5(\instr_rdata_id_o_reg[13]_13 ),
        .O(\mepc_q_reg[31] [19]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[20]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[19]),
        .I3(\instr_addr_q_reg[31]_1 [19]),
        .O(\mepc_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[21]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_0_in),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [20]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[21]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [20]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[21]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[20]),
        .I3(\instr_addr_q_reg[31]_1 [20]),
        .O(\mepc_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[22]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_14 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [21]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[22]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [21]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[22]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[21]),
        .I3(\instr_addr_q_reg[31]_1 [21]),
        .O(\mepc_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[23]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_15 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [22]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[23]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [22]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[23]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[22]),
        .I3(\instr_addr_q_reg[31]_1 [22]),
        .O(\mepc_q[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[24]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_16 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [23]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[24]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [23]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[24]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[23]),
        .I3(\instr_addr_q_reg[31]_1 [23]),
        .O(\mepc_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[25]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_17 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [24]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[25]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [24]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[25]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[24]),
        .I3(\instr_addr_q_reg[31]_1 [24]),
        .O(\mepc_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[26]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_18 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [25]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[26]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [25]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[26]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[25]),
        .I3(\instr_addr_q_reg[31]_1 [25]),
        .O(\mepc_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[27]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_19 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [26]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[27]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [26]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[27]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[26]),
        .I3(\instr_addr_q_reg[31]_1 [26]),
        .O(\mepc_q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[28]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_20 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [27]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[28]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [27]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[28]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[27]),
        .I3(\instr_addr_q_reg[31]_1 [27]),
        .O(\mepc_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[29]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_21 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [28]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[29]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [28]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[29]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[28]),
        .I3(\instr_addr_q_reg[31]_1 [28]),
        .O(\mepc_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \mepc_q[2]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_4 ),
        .I2(\mstack_epc_q_reg[31]_1 ),
        .I3(\mepc_q[2]_i_2_n_0 ),
        .I4(\mstack_q_reg[mpp][1] ),
        .I5(\mstack_epc_q_reg[31]_2 [1]),
        .O(\mepc_q_reg[31] [1]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[2]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[1]),
        .I3(\instr_addr_q_reg[31]_1 [1]),
        .O(\mepc_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[30]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_22 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [29]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[30]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [29]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[30]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[29]),
        .I3(\instr_addr_q_reg[31]_1 [29]),
        .O(\mepc_q[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mepc_q[31]_i_2 
       (.I0(\mepc_q[31]_i_6_n_0 ),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mepc_q[31]_i_7_n_0 ),
        .I3(\mstack_q_reg[mpp][1] ),
        .I4(\mstack_epc_q_reg[31]_2 [30]),
        .O(\mepc_q_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mepc_q[31]_i_3 
       (.I0(\mstack_q_reg[mpp][1] ),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .O(\mepc_q_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFAB0000)) 
    \mepc_q[31]_i_6 
       (.I0(\mtvec_q_reg[31]_0 ),
        .I1(\mstack_epc_q_reg[31]_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\depc_q_reg[8] ),
        .I4(\instr_rdata_id_o_reg[13]_1 ),
        .O(\mepc_q[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[31]_i_7 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[30]),
        .I3(\instr_addr_q_reg[31]_1 [30]),
        .O(\mepc_q[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \mepc_q[3]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_24 ),
        .I2(\mstack_epc_q_reg[31]_1 ),
        .I3(\mepc_q[3]_i_2_n_0 ),
        .I4(\mstack_q_reg[mpp][1] ),
        .I5(\mstack_epc_q_reg[31]_2 [2]),
        .O(\mepc_q_reg[31] [2]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[3]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[2]),
        .I3(\instr_addr_q_reg[31]_1 [2]),
        .O(\mepc_q[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \mepc_q[4]_i_1 
       (.I0(\mepc_q[4]_i_2_n_0 ),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mepc_q[4]_i_3_n_0 ),
        .I3(\mstack_q_reg[mpp][1] ),
        .I4(\mstack_epc_q_reg[31]_2 [3]),
        .O(\mepc_q_reg[31] [3]));
  LUT5 #(
    .INIT(32'hFFAB0000)) 
    \mepc_q[4]_i_2 
       (.I0(\mtvec_q_reg[31]_0 ),
        .I1(\mstack_epc_q_reg[31]_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\depc_q_reg[8] ),
        .I4(\instr_rdata_id_o_reg[13]_0 ),
        .O(\mepc_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[4]_i_3 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[3]),
        .I3(\instr_addr_q_reg[31]_1 [3]),
        .O(\mepc_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \mepc_q[5]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mepc_q[5]_i_2_n_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [4]),
        .I4(\mepc_q_reg[18] ),
        .I5(\instr_rdata_id_o_reg[13]_6 ),
        .O(\mepc_q_reg[31] [4]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[5]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[4]),
        .I3(\instr_addr_q_reg[31]_1 [4]),
        .O(\mepc_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[6]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_7 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [5]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[6]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [5]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[6]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[5]),
        .I3(\instr_addr_q_reg[31]_1 [5]),
        .O(\mepc_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \mepc_q[7]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(p_1_in),
        .I2(\mstack_epc_q_reg[31]_1 ),
        .I3(\mepc_q[7]_i_2_n_0 ),
        .I4(\mstack_q_reg[mpp][1] ),
        .I5(\mstack_epc_q_reg[31]_2 [6]),
        .O(\mepc_q_reg[31] [6]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[7]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[6]),
        .I3(\instr_addr_q_reg[31]_1 [6]),
        .O(\mepc_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[8]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_5 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [7]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[8]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [7]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[8]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[7]),
        .I3(\instr_addr_q_reg[31]_1 [7]),
        .O(\mepc_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \mepc_q[9]_i_1 
       (.I0(\mepc_q_reg[18] ),
        .I1(\instr_rdata_id_o_reg[13]_8 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_2 [8]),
        .I4(\mstack_epc_q_reg[31]_1 ),
        .I5(\mepc_q[9]_i_2_n_0 ),
        .O(\mepc_q_reg[31] [8]));
  LUT4 #(
    .INIT(16'h052F)) 
    \mepc_q[9]_i_2 
       (.I0(csr_save_if),
        .I1(csr_save_id),
        .I2(Q[8]),
        .I3(\instr_addr_q_reg[31]_1 [8]),
        .O(\mepc_q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AAAAAAA8AAAAAA)) 
    \mstack_epc_q[31]_i_1 
       (.I0(\mstack_epc_q_reg[31]_0 ),
        .I1(\mstack_epc_q_reg[31] ),
        .I2(\dcsr_q_reg[step]_0 ),
        .I3(ctrl_fsm_cs[3]),
        .I4(\mstack_epc_q[31]_i_4_n_0 ),
        .I5(\priv_lvl_q_reg[1] ),
        .O(\mstack_epc_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h2020404020224040)) 
    \mstack_epc_q[31]_i_2 
       (.I0(ctrl_fsm_cs[2]),
        .I1(ctrl_fsm_cs[3]),
        .I2(\mstack_epc_q[31]_i_6_n_0 ),
        .I3(\mstack_epc_q[31]_i_7_n_0 ),
        .I4(\dcsr_q_reg[cause][0] ),
        .I5(\mstack_epc_q_reg[31] ),
        .O(\mstack_epc_q_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mstack_epc_q[31]_i_4 
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .O(\mstack_epc_q[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAA00FC00AA00FC)) 
    \mstack_epc_q[31]_i_6 
       (.I0(\priv_lvl_q_reg[1] ),
        .I1(debug_req_i),
        .I2(debug_single_step),
        .I3(\dcsr_q_reg[cause][0] ),
        .I4(\mstack_epc_q_reg[31] ),
        .I5(\mcause_q_reg[5] ),
        .O(\mstack_epc_q[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h01010101010101FF)) 
    \mstack_epc_q[31]_i_7 
       (.I0(load_err_q),
        .I1(\mtval_q_reg[18] ),
        .I2(exc_req_q),
        .I3(illegal_insn_q),
        .I4(instr_valid_id_o_reg_3),
        .I5(instr_valid_id_o_reg_4),
        .O(\mstack_epc_q[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \mstack_q[mpp][0]_i_1 
       (.I0(\mstack_epc_q_reg[31]_0 ),
        .I1(p_6_in[1]),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_1 ),
        .I4(\mstack_q_reg[mpp][0]_0 ),
        .O(\mstack_q_reg[mpp][0] ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \mstack_q[mpp][1]_i_1 
       (.I0(\mstack_epc_q_reg[31]_0 ),
        .I1(p_6_in[2]),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\mstack_epc_q_reg[31]_1 ),
        .I4(\mstack_q_reg[mpp][1]_1 ),
        .O(\mstack_q_reg[mpp][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mstatus_q[mie]_i_1 
       (.I0(mstatus_d2_out),
        .I1(\mstack_epc_q_reg[31]_1 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .O(\mstatus_q_reg[mpp][0] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mstatus_q[mie]_i_2 
       (.I0(p_6_in[0]),
        .I1(\mstack_q_reg[mpp][1] ),
        .I2(\mepc_q_reg[18] ),
        .I3(\instr_rdata_id_o_reg[13]_24 ),
        .O(\mstatus_d[mie] ));
  LUT4 #(
    .INIT(16'h0054)) 
    \mstatus_q[mie]_i_4 
       (.I0(\mtvec_q_reg[31]_0 ),
        .I1(\mstack_epc_q_reg[31]_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .I3(\depc_q_reg[8] ),
        .O(\mepc_q_reg[18] ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mstatus_q[mpie]_i_1 
       (.I0(\mstack_q_reg[mpp][1] ),
        .I1(\mstack_q_reg[mpie] ),
        .I2(csr_mstatus_mie),
        .I3(\mstack_epc_q_reg[31]_1 ),
        .I4(\mepc_q_reg[18] ),
        .I5(p_1_in),
        .O(\mstatus_d[mpie] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mstatus_q[mpp][0]_i_2 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\priv_lvl_q_reg[1]_1 [0]),
        .I2(\mstack_q_reg[mpp][0]_0 ),
        .I3(\mstack_q_reg[mpp][1] ),
        .O(\mstatus_q_reg[mpp][0]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mstatus_q[mpp][1]_i_2 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\priv_lvl_q_reg[1]_1 [1]),
        .I2(\mstack_q_reg[mpp][1]_1 ),
        .I3(\mstack_q_reg[mpp][1] ),
        .O(\mstatus_q_reg[mpp][1] ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[10]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_9),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_9 ),
        .O(\mtval_q_reg[31] [7]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[11]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_26),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_14_in),
        .O(\mtval_q_reg[31] [8]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[12]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_29),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_16_in),
        .O(\mtval_q_reg[31] [9]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[13]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_10),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_18_in),
        .O(\mtval_q_reg[31] [10]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[14]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_11),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_10 ),
        .O(\mtval_q_reg[31] [11]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[15]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_12),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_22_in),
        .O(\mtval_q_reg[31] [12]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[16]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_13),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_11 ),
        .O(\mtval_q_reg[31] [13]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[17]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_32),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_2_in),
        .O(\mtval_q_reg[31] [14]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[18]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_33),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_25 ),
        .O(\mtval_q_reg[31] [15]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[19]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_14),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_12 ),
        .O(\mtval_q_reg[31] [16]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[20]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_15),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_13 ),
        .O(\mtval_q_reg[31] [17]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[21]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_16),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_0_in),
        .O(\mtval_q_reg[31] [18]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[22]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_17),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_14 ),
        .O(\mtval_q_reg[31] [19]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[23]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_18),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_15 ),
        .O(\mtval_q_reg[31] [20]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[24]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_19),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_16 ),
        .O(\mtval_q_reg[31] [21]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[25]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_20),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_17 ),
        .O(\mtval_q_reg[31] [22]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[26]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_21),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_18 ),
        .O(\mtval_q_reg[31] [23]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[27]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_22),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_19 ),
        .O(\mtval_q_reg[31] [24]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[28]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_23),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_20 ),
        .O(\mtval_q_reg[31] [25]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[29]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_24),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_21 ),
        .O(\mtval_q_reg[31] [26]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[2]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_5),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_4 ),
        .O(\mtval_q_reg[31] [0]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[30]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_25),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_22 ),
        .O(\mtval_q_reg[31] [27]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \mtval_q[31]_i_2 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(instr_valid_id_o_reg_27),
        .I2(\mtval_q_reg[18]_0 ),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_1 ),
        .O(\mtval_q_reg[31] [28]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \mtval_q[31]_i_5 
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(ctrl_fsm_cs[3]),
        .I4(\mcause_q[3]_i_3_n_0 ),
        .O(\mtval_q_reg[18]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mtval_q[31]_i_6 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtvec_q_reg[31]_0 ),
        .I2(\mstack_q_reg[mpp][1] ),
        .O(\mtval_q_reg[18]_1 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \mtval_q[3]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(instr_valid_id_o_reg_30),
        .I2(\mtval_q_reg[18]_0 ),
        .I3(\pc_id_o_reg[3] ),
        .I4(\mtval_q_reg[18]_1 ),
        .I5(\instr_rdata_id_o_reg[13]_24 ),
        .O(\mtval_q_reg[31] [1]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[4]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_28),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_0 ),
        .O(\mtval_q_reg[31] [2]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[6]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_7),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_7 ),
        .O(\mtval_q_reg[31] [3]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[7]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_31),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(p_1_in),
        .O(\mtval_q_reg[31] [4]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[8]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_6),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_5 ),
        .O(\mtval_q_reg[31] [5]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \mtval_q[9]_i_1 
       (.I0(\mstack_epc_q_reg[31]_1 ),
        .I1(\mtval_q_reg[18]_0 ),
        .I2(instr_valid_id_o_reg_8),
        .I3(\mtval_q_reg[18]_1 ),
        .I4(\instr_rdata_id_o_reg[13]_8 ),
        .O(\mtval_q_reg[31] [6]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \mtvec_q[31]_i_1 
       (.I0(\mtvec_q_reg[31]_0 ),
        .I1(pc_set),
        .I2(pc_mux_id[1]),
        .I3(pc_mux_id[0]),
        .I4(instr_new_id_o_reg),
        .O(\mtvec_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0020)) 
    \mtvec_q[31]_i_3 
       (.I0(instr_valid_id_o_reg_2),
        .I1(branch_set_q_reg),
        .I2(\mstack_epc_q_reg[31] ),
        .I3(ctrl_fsm_cs[3]),
        .I4(\instr_axi_araddr[31]_INST_0_i_16_n_0 ),
        .I5(\mtvec_q[31]_i_5_n_0 ),
        .O(pc_set));
  LUT6 #(
    .INIT(64'h0808080808000000)) 
    \mtvec_q[31]_i_5 
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(ctrl_fsm_cs[3]),
        .I3(\instr_axi_araddr[31]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[31] ),
        .I5(\mtvec_q_reg[31] ),
        .O(\mtvec_q[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF40004000)) 
    nmi_mode_q_i_1
       (.I0(nmi_mode_q_reg_0),
        .I1(nmi_mode_q_i_2_n_0),
        .I2(irq_nm_i),
        .I3(\mstack_epc_q_reg[31] ),
        .I4(\mstack_q_reg[mpp][1] ),
        .I5(nmi_mode_q_reg_1),
        .O(nmi_mode_q_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    nmi_mode_q_i_2
       (.I0(ctrl_fsm_cs[3]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(ctrl_fsm_cs[2]),
        .O(nmi_mode_q_i_2_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    nmi_mode_q_i_3
       (.I0(ctrl_fsm_cs[2]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(ctrl_fsm_cs[3]),
        .I3(\instr_axi_araddr[31]_INST_0_i_23_n_0 ),
        .O(\mstack_q_reg[mpp][1] ));
  FDCE nmi_mode_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(nmi_mode_q_i_1_n_0),
        .Q(nmi_mode_q_reg_1));
  FDCE store_err_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(lsu_store_err),
        .Q(\mtval_q_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \valid_q[2]_i_11 
       (.I0(ctrl_fsm_cs[3]),
        .I1(\dcsr_q_reg[cause][0] ),
        .I2(ctrl_fsm_cs[2]),
        .O(\valid_q[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFBBBFBF)) 
    \valid_q[2]_i_8 
       (.I0(pc_set),
        .I1(id_wb_fsm_cs_reg),
        .I2(\valid_q[2]_i_11_n_0 ),
        .I3(instr_valid_id_o_reg_1),
        .I4(ctrl_fsm_cs[2]),
        .I5(offset_in_init_q),
        .O(\g_fifo_regs[0].err_q_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_core
   (\mhpmcounter_q_reg[2][62] ,
    data_we_q_reg,
    ls_fsm_cs,
    \rdata_outstanding_q_reg[0] ,
    Q,
    valid_req_q_reg,
    \FSM_sequential_CS_reg[2] ,
    \data_type_q_reg[1] ,
    core_sleep_o,
    instr_axi_araddr,
    alu_adder_result_ex_o,
    data_axi_wstrb,
    data_axi_wdata,
    handle_misaligned_q_reg,
    \dscratch0_q_reg[18] ,
    \dscratch0_q_reg[18]_0 ,
    core_instr_bus_r_opc,
    \FSM_sequential_CS_reg[1] ,
    axi_aclk,
    \FSM_sequential_CS_reg[2]_0 ,
    instr_axi_rdata,
    instr_axi_arready,
    debug_req_i,
    \instr_rdata_id_o_reg[13] ,
    irq_external_i,
    irq_nm_i,
    irq_fast_i,
    irq_software_i,
    \FSM_sequential_CS_reg[1]_0 ,
    core_instr_bus_r_valid,
    axi_aresetn,
    core_data_bus_r_valid,
    \ls_fsm_cs_reg[0] ,
    \FSM_sequential_CS_reg[0] ,
    \ls_fsm_cs_reg[1] ,
    core_data_bus_r_opc,
    out,
    data_axi_arready,
    data_axi_wready,
    data_axi_awready,
    data_axi_rdata,
    fetch_enable_i,
    irq_timer_i);
  output \mhpmcounter_q_reg[2][62] ;
  output data_we_q_reg;
  output [2:0]ls_fsm_cs;
  output \rdata_outstanding_q_reg[0] ;
  output [0:0]Q;
  output valid_req_q_reg;
  output \FSM_sequential_CS_reg[2] ;
  output [1:0]\data_type_q_reg[1] ;
  output core_sleep_o;
  output [29:0]instr_axi_araddr;
  output [29:0]alu_adder_result_ex_o;
  output [3:0]data_axi_wstrb;
  output [31:0]data_axi_wdata;
  output handle_misaligned_q_reg;
  output \dscratch0_q_reg[18] ;
  output \dscratch0_q_reg[18]_0 ;
  input core_instr_bus_r_opc;
  input \FSM_sequential_CS_reg[1] ;
  input axi_aclk;
  input \FSM_sequential_CS_reg[2]_0 ;
  input [31:0]instr_axi_rdata;
  input instr_axi_arready;
  input debug_req_i;
  input \instr_rdata_id_o_reg[13] ;
  input irq_external_i;
  input irq_nm_i;
  input [14:0]irq_fast_i;
  input irq_software_i;
  input \FSM_sequential_CS_reg[1]_0 ;
  input core_instr_bus_r_valid;
  input axi_aresetn;
  input core_data_bus_r_valid;
  input \ls_fsm_cs_reg[0] ;
  input \FSM_sequential_CS_reg[0] ;
  input \ls_fsm_cs_reg[1] ;
  input core_data_bus_r_opc;
  input [0:0]out;
  input data_axi_arready;
  input data_axi_wready;
  input data_axi_awready;
  input [31:0]data_axi_rdata;
  input fetch_enable_i;
  input irq_timer_i;

  wire \FSM_sequential_CS_reg[0] ;
  wire \FSM_sequential_CS_reg[1] ;
  wire \FSM_sequential_CS_reg[1]_0 ;
  wire \FSM_sequential_CS_reg[2] ;
  wire \FSM_sequential_CS_reg[2]_0 ;
  wire [0:0]Q;
  wire [31:1]adder_in_a;
  wire [1:0]alu_adder_result_ex;
  wire [29:0]alu_adder_result_ex_o;
  wire alu_is_equal_result;
  wire [30:0]alu_operand_a_ex;
  wire axi_aclk;
  wire axi_aresetn;
  wire branch_set_q;
  wire clk;
  wire [1:0]\controller_i/ctrl_fsm_cs ;
  wire \controller_i/illegal_insn_q ;
  wire \controller_i/nmi_mode_q ;
  wire \controller_i/store_err_q ;
  wire core_busy_d__0;
  wire core_busy_q;
  wire core_data_bus_r_opc;
  wire core_data_bus_r_valid;
  wire core_instr_bus_r_opc;
  wire core_instr_bus_r_valid;
  wire core_sleep_o;
  wire cs_registers_i_n_131;
  wire cs_registers_i_n_132;
  wire cs_registers_i_n_133;
  wire cs_registers_i_n_236;
  wire cs_registers_i_n_237;
  wire cs_registers_i_n_238;
  wire cs_registers_i_n_239;
  wire cs_registers_i_n_24;
  wire cs_registers_i_n_240;
  wire cs_registers_i_n_241;
  wire cs_registers_i_n_242;
  wire cs_registers_i_n_243;
  wire cs_registers_i_n_244;
  wire cs_registers_i_n_245;
  wire cs_registers_i_n_246;
  wire cs_registers_i_n_247;
  wire cs_registers_i_n_248;
  wire cs_registers_i_n_249;
  wire cs_registers_i_n_250;
  wire cs_registers_i_n_251;
  wire cs_registers_i_n_252;
  wire cs_registers_i_n_253;
  wire cs_registers_i_n_28;
  wire cs_registers_i_n_29;
  wire cs_registers_i_n_30;
  wire cs_registers_i_n_32;
  wire cs_registers_i_n_33;
  wire cs_registers_i_n_380;
  wire cs_registers_i_n_381;
  wire cs_registers_i_n_382;
  wire cs_registers_i_n_383;
  wire cs_registers_i_n_384;
  wire cs_registers_i_n_385;
  wire cs_registers_i_n_386;
  wire cs_registers_i_n_387;
  wire cs_registers_i_n_388;
  wire cs_registers_i_n_389;
  wire cs_registers_i_n_390;
  wire cs_registers_i_n_391;
  wire cs_registers_i_n_392;
  wire cs_registers_i_n_393;
  wire cs_registers_i_n_394;
  wire cs_registers_i_n_395;
  wire cs_registers_i_n_396;
  wire cs_registers_i_n_397;
  wire cs_registers_i_n_398;
  wire cs_registers_i_n_399;
  wire cs_registers_i_n_400;
  wire cs_registers_i_n_401;
  wire cs_registers_i_n_402;
  wire cs_registers_i_n_403;
  wire cs_registers_i_n_404;
  wire cs_registers_i_n_405;
  wire cs_registers_i_n_406;
  wire cs_registers_i_n_407;
  wire cs_registers_i_n_408;
  wire cs_registers_i_n_409;
  wire cs_registers_i_n_410;
  wire cs_registers_i_n_411;
  wire cs_registers_i_n_412;
  wire cs_registers_i_n_413;
  wire cs_registers_i_n_414;
  wire cs_registers_i_n_415;
  wire cs_registers_i_n_416;
  wire cs_registers_i_n_417;
  wire cs_registers_i_n_418;
  wire cs_registers_i_n_419;
  wire cs_registers_i_n_420;
  wire cs_registers_i_n_421;
  wire cs_registers_i_n_422;
  wire cs_registers_i_n_423;
  wire cs_registers_i_n_424;
  wire cs_registers_i_n_425;
  wire cs_registers_i_n_426;
  wire cs_registers_i_n_427;
  wire cs_registers_i_n_428;
  wire cs_registers_i_n_429;
  wire cs_registers_i_n_430;
  wire cs_registers_i_n_431;
  wire cs_registers_i_n_432;
  wire cs_registers_i_n_433;
  wire cs_registers_i_n_434;
  wire cs_registers_i_n_435;
  wire cs_registers_i_n_436;
  wire cs_registers_i_n_437;
  wire cs_registers_i_n_438;
  wire cs_registers_i_n_439;
  wire cs_registers_i_n_440;
  wire cs_registers_i_n_441;
  wire cs_registers_i_n_442;
  wire cs_registers_i_n_443;
  wire cs_registers_i_n_444;
  wire cs_registers_i_n_445;
  wire cs_registers_i_n_446;
  wire cs_registers_i_n_447;
  wire cs_registers_i_n_448;
  wire cs_registers_i_n_449;
  wire cs_registers_i_n_450;
  wire cs_registers_i_n_451;
  wire cs_registers_i_n_452;
  wire cs_registers_i_n_453;
  wire cs_registers_i_n_454;
  wire cs_registers_i_n_455;
  wire cs_registers_i_n_456;
  wire cs_registers_i_n_457;
  wire cs_registers_i_n_458;
  wire cs_registers_i_n_459;
  wire cs_registers_i_n_460;
  wire cs_registers_i_n_461;
  wire cs_registers_i_n_462;
  wire cs_registers_i_n_463;
  wire cs_registers_i_n_464;
  wire cs_registers_i_n_465;
  wire cs_registers_i_n_466;
  wire cs_registers_i_n_467;
  wire cs_registers_i_n_468;
  wire cs_registers_i_n_469;
  wire cs_registers_i_n_470;
  wire cs_registers_i_n_471;
  wire cs_registers_i_n_472;
  wire cs_registers_i_n_473;
  wire cs_registers_i_n_474;
  wire cs_registers_i_n_475;
  wire cs_registers_i_n_476;
  wire cs_registers_i_n_477;
  wire cs_registers_i_n_478;
  wire cs_registers_i_n_479;
  wire cs_registers_i_n_480;
  wire cs_registers_i_n_481;
  wire cs_registers_i_n_482;
  wire cs_registers_i_n_483;
  wire cs_registers_i_n_484;
  wire cs_registers_i_n_485;
  wire cs_registers_i_n_486;
  wire cs_registers_i_n_487;
  wire cs_registers_i_n_488;
  wire cs_registers_i_n_489;
  wire cs_registers_i_n_490;
  wire cs_registers_i_n_491;
  wire cs_registers_i_n_492;
  wire cs_registers_i_n_493;
  wire cs_registers_i_n_494;
  wire cs_registers_i_n_495;
  wire cs_registers_i_n_496;
  wire cs_registers_i_n_497;
  wire cs_registers_i_n_498;
  wire cs_registers_i_n_499;
  wire cs_registers_i_n_500;
  wire cs_registers_i_n_501;
  wire cs_registers_i_n_502;
  wire cs_registers_i_n_503;
  wire cs_registers_i_n_504;
  wire cs_registers_i_n_505;
  wire cs_registers_i_n_506;
  wire cs_registers_i_n_507;
  wire cs_registers_i_n_508;
  wire cs_registers_i_n_63;
  wire cs_registers_i_n_64;
  wire cs_registers_i_n_67;
  wire cs_registers_i_n_68;
  wire cs_registers_i_n_72;
  wire cs_registers_i_n_74;
  wire cs_registers_i_n_75;
  wire cs_registers_i_n_76;
  wire cs_registers_i_n_77;
  wire cs_registers_i_n_78;
  wire cs_registers_i_n_79;
  wire cs_registers_i_n_80;
  wire cs_registers_i_n_81;
  wire cs_registers_i_n_82;
  wire cs_registers_i_n_83;
  wire cs_registers_i_n_84;
  wire [31:1]csr_depc;
  wire [31:1]csr_mepc;
  wire csr_mstatus_mie;
  wire csr_mstatus_tw;
  wire [31:8]csr_mtvec;
  wire csr_restore_mret_id;
  wire csr_save_cause;
  wire ctrl_busy;
  wire data_axi_arready;
  wire data_axi_awready;
  wire [31:0]data_axi_rdata;
  wire [31:0]data_axi_wdata;
  wire data_axi_wready;
  wire [3:0]data_axi_wstrb;
  wire data_req_ex;
  wire data_sign_ext_ex;
  wire [1:0]data_type_ex;
  wire [1:0]\data_type_q_reg[1] ;
  wire data_we_q_reg;
  wire dcsr_d6_out;
  wire [2:0]\dcsr_d[cause] ;
  wire [1:0]\dcsr_d[prv] ;
  wire [2:1]\dcsr_q_reg[cause] ;
  wire \dcsr_q_reg[stepie] ;
  wire debug_ebreakm;
  wire debug_ebreaku;
  wire debug_mode;
  wire debug_req_i;
  wire debug_single_step;
  wire div_en_ex;
  wire [30:0]dscratch0_q;
  wire \dscratch0_q_reg[18] ;
  wire \dscratch0_q_reg[18]_0 ;
  wire [30:0]dscratch1_q;
  wire ex_block_i_n_104;
  wire ex_block_i_n_2;
  wire ex_block_i_n_71;
  wire [5:4]exc_cause;
  wire [31:2]fetch_addr_d;
  wire [31:2]fetch_addr_n;
  wire [31:2]fetch_addr_q;
  wire fetch_enable_i;
  wire [15:0]\gen_multdiv_fast.multdiv_i/A ;
  wire [15:0]\gen_multdiv_fast.multdiv_i/B ;
  wire \gen_multdiv_fast.multdiv_i/accum0__1 ;
  wire \gen_multdiv_fast.multdiv_i/div_sign_b__0 ;
  wire [2:0]\gen_multdiv_fast.multdiv_i/md_state_q ;
  wire [1:0]\gen_multdiv_fast.multdiv_i/mult_state_q ;
  wire \gen_multdiv_fast.multdiv_i/p_0_in2_out ;
  wire \gen_multdiv_fast.multdiv_i/p_1_in0_in ;
  wire handle_misaligned_q;
  wire handle_misaligned_q_reg;
  wire id_in_ready;
  wire id_stage_i_n_10;
  wire id_stage_i_n_115;
  wire id_stage_i_n_116;
  wire id_stage_i_n_117;
  wire id_stage_i_n_13;
  wire id_stage_i_n_14;
  wire id_stage_i_n_18;
  wire id_stage_i_n_180;
  wire id_stage_i_n_181;
  wire id_stage_i_n_182;
  wire id_stage_i_n_184;
  wire id_stage_i_n_185;
  wire id_stage_i_n_186;
  wire id_stage_i_n_187;
  wire id_stage_i_n_188;
  wire id_stage_i_n_189;
  wire id_stage_i_n_19;
  wire id_stage_i_n_190;
  wire id_stage_i_n_191;
  wire id_stage_i_n_192;
  wire id_stage_i_n_193;
  wire id_stage_i_n_194;
  wire id_stage_i_n_195;
  wire id_stage_i_n_196;
  wire id_stage_i_n_197;
  wire id_stage_i_n_198;
  wire id_stage_i_n_199;
  wire id_stage_i_n_20;
  wire id_stage_i_n_200;
  wire id_stage_i_n_201;
  wire id_stage_i_n_202;
  wire id_stage_i_n_203;
  wire id_stage_i_n_204;
  wire id_stage_i_n_205;
  wire id_stage_i_n_206;
  wire id_stage_i_n_207;
  wire id_stage_i_n_208;
  wire id_stage_i_n_209;
  wire id_stage_i_n_21;
  wire id_stage_i_n_210;
  wire id_stage_i_n_211;
  wire id_stage_i_n_212;
  wire id_stage_i_n_213;
  wire id_stage_i_n_214;
  wire id_stage_i_n_215;
  wire id_stage_i_n_216;
  wire id_stage_i_n_218;
  wire id_stage_i_n_219;
  wire id_stage_i_n_22;
  wire id_stage_i_n_23;
  wire id_stage_i_n_24;
  wire id_stage_i_n_25;
  wire id_stage_i_n_252;
  wire id_stage_i_n_254;
  wire id_stage_i_n_255;
  wire id_stage_i_n_256;
  wire id_stage_i_n_257;
  wire id_stage_i_n_258;
  wire id_stage_i_n_259;
  wire id_stage_i_n_26;
  wire id_stage_i_n_260;
  wire id_stage_i_n_261;
  wire id_stage_i_n_262;
  wire id_stage_i_n_263;
  wire id_stage_i_n_264;
  wire id_stage_i_n_265;
  wire id_stage_i_n_266;
  wire id_stage_i_n_267;
  wire id_stage_i_n_268;
  wire id_stage_i_n_269;
  wire id_stage_i_n_27;
  wire id_stage_i_n_270;
  wire id_stage_i_n_271;
  wire id_stage_i_n_272;
  wire id_stage_i_n_273;
  wire id_stage_i_n_274;
  wire id_stage_i_n_275;
  wire id_stage_i_n_276;
  wire id_stage_i_n_277;
  wire id_stage_i_n_278;
  wire id_stage_i_n_279;
  wire id_stage_i_n_28;
  wire id_stage_i_n_280;
  wire id_stage_i_n_281;
  wire id_stage_i_n_282;
  wire id_stage_i_n_283;
  wire id_stage_i_n_284;
  wire id_stage_i_n_285;
  wire id_stage_i_n_286;
  wire id_stage_i_n_287;
  wire id_stage_i_n_288;
  wire id_stage_i_n_289;
  wire id_stage_i_n_29;
  wire id_stage_i_n_290;
  wire id_stage_i_n_291;
  wire id_stage_i_n_292;
  wire id_stage_i_n_293;
  wire id_stage_i_n_294;
  wire id_stage_i_n_295;
  wire id_stage_i_n_296;
  wire id_stage_i_n_297;
  wire id_stage_i_n_298;
  wire id_stage_i_n_299;
  wire id_stage_i_n_30;
  wire id_stage_i_n_300;
  wire id_stage_i_n_301;
  wire id_stage_i_n_302;
  wire id_stage_i_n_303;
  wire id_stage_i_n_304;
  wire id_stage_i_n_305;
  wire id_stage_i_n_306;
  wire id_stage_i_n_307;
  wire id_stage_i_n_308;
  wire id_stage_i_n_309;
  wire id_stage_i_n_31;
  wire id_stage_i_n_310;
  wire id_stage_i_n_311;
  wire id_stage_i_n_312;
  wire id_stage_i_n_313;
  wire id_stage_i_n_314;
  wire id_stage_i_n_315;
  wire id_stage_i_n_316;
  wire id_stage_i_n_317;
  wire id_stage_i_n_318;
  wire id_stage_i_n_319;
  wire id_stage_i_n_32;
  wire id_stage_i_n_320;
  wire id_stage_i_n_321;
  wire id_stage_i_n_322;
  wire id_stage_i_n_323;
  wire id_stage_i_n_33;
  wire id_stage_i_n_331;
  wire id_stage_i_n_332;
  wire id_stage_i_n_333;
  wire id_stage_i_n_334;
  wire id_stage_i_n_34;
  wire id_stage_i_n_35;
  wire id_stage_i_n_36;
  wire id_stage_i_n_37;
  wire id_stage_i_n_38;
  wire id_stage_i_n_39;
  wire id_stage_i_n_40;
  wire id_stage_i_n_41;
  wire id_stage_i_n_42;
  wire id_stage_i_n_43;
  wire id_stage_i_n_44;
  wire id_stage_i_n_45;
  wire id_stage_i_n_46;
  wire id_stage_i_n_47;
  wire id_stage_i_n_48;
  wire id_stage_i_n_49;
  wire id_stage_i_n_5;
  wire id_stage_i_n_50;
  wire id_stage_i_n_51;
  wire id_stage_i_n_6;
  wire id_stage_i_n_9;
  wire id_wb_fsm_cs;
  wire if_stage_i_n_0;
  wire if_stage_i_n_100;
  wire if_stage_i_n_101;
  wire if_stage_i_n_102;
  wire if_stage_i_n_103;
  wire if_stage_i_n_104;
  wire if_stage_i_n_105;
  wire if_stage_i_n_167;
  wire if_stage_i_n_173;
  wire if_stage_i_n_174;
  wire if_stage_i_n_175;
  wire if_stage_i_n_208;
  wire if_stage_i_n_209;
  wire if_stage_i_n_210;
  wire if_stage_i_n_211;
  wire if_stage_i_n_212;
  wire if_stage_i_n_213;
  wire if_stage_i_n_216;
  wire if_stage_i_n_217;
  wire if_stage_i_n_218;
  wire if_stage_i_n_219;
  wire if_stage_i_n_220;
  wire if_stage_i_n_221;
  wire if_stage_i_n_222;
  wire if_stage_i_n_223;
  wire if_stage_i_n_224;
  wire if_stage_i_n_225;
  wire if_stage_i_n_226;
  wire if_stage_i_n_227;
  wire if_stage_i_n_228;
  wire if_stage_i_n_229;
  wire if_stage_i_n_230;
  wire if_stage_i_n_231;
  wire if_stage_i_n_232;
  wire if_stage_i_n_233;
  wire if_stage_i_n_234;
  wire if_stage_i_n_235;
  wire if_stage_i_n_236;
  wire if_stage_i_n_237;
  wire if_stage_i_n_238;
  wire if_stage_i_n_239;
  wire if_stage_i_n_240;
  wire if_stage_i_n_241;
  wire if_stage_i_n_242;
  wire if_stage_i_n_243;
  wire if_stage_i_n_244;
  wire if_stage_i_n_245;
  wire if_stage_i_n_246;
  wire if_stage_i_n_247;
  wire if_stage_i_n_248;
  wire if_stage_i_n_249;
  wire if_stage_i_n_250;
  wire if_stage_i_n_251;
  wire if_stage_i_n_253;
  wire if_stage_i_n_318;
  wire if_stage_i_n_319;
  wire if_stage_i_n_320;
  wire if_stage_i_n_321;
  wire if_stage_i_n_322;
  wire if_stage_i_n_323;
  wire if_stage_i_n_324;
  wire if_stage_i_n_325;
  wire if_stage_i_n_326;
  wire if_stage_i_n_327;
  wire if_stage_i_n_392;
  wire if_stage_i_n_4;
  wire if_stage_i_n_40;
  wire if_stage_i_n_41;
  wire if_stage_i_n_42;
  wire if_stage_i_n_44;
  wire if_stage_i_n_45;
  wire if_stage_i_n_458;
  wire if_stage_i_n_459;
  wire if_stage_i_n_46;
  wire if_stage_i_n_460;
  wire if_stage_i_n_461;
  wire if_stage_i_n_462;
  wire if_stage_i_n_463;
  wire if_stage_i_n_464;
  wire if_stage_i_n_465;
  wire if_stage_i_n_466;
  wire if_stage_i_n_467;
  wire if_stage_i_n_468;
  wire if_stage_i_n_469;
  wire if_stage_i_n_47;
  wire if_stage_i_n_470;
  wire if_stage_i_n_471;
  wire if_stage_i_n_472;
  wire if_stage_i_n_473;
  wire if_stage_i_n_474;
  wire if_stage_i_n_475;
  wire if_stage_i_n_476;
  wire if_stage_i_n_477;
  wire if_stage_i_n_478;
  wire if_stage_i_n_479;
  wire if_stage_i_n_48;
  wire if_stage_i_n_480;
  wire if_stage_i_n_481;
  wire if_stage_i_n_482;
  wire if_stage_i_n_483;
  wire if_stage_i_n_484;
  wire if_stage_i_n_485;
  wire if_stage_i_n_486;
  wire if_stage_i_n_487;
  wire if_stage_i_n_488;
  wire if_stage_i_n_489;
  wire if_stage_i_n_49;
  wire if_stage_i_n_490;
  wire if_stage_i_n_492;
  wire if_stage_i_n_493;
  wire if_stage_i_n_496;
  wire if_stage_i_n_498;
  wire if_stage_i_n_50;
  wire if_stage_i_n_500;
  wire if_stage_i_n_501;
  wire if_stage_i_n_502;
  wire if_stage_i_n_504;
  wire if_stage_i_n_505;
  wire if_stage_i_n_506;
  wire if_stage_i_n_507;
  wire if_stage_i_n_508;
  wire if_stage_i_n_509;
  wire if_stage_i_n_51;
  wire if_stage_i_n_510;
  wire if_stage_i_n_511;
  wire if_stage_i_n_512;
  wire if_stage_i_n_513;
  wire if_stage_i_n_514;
  wire if_stage_i_n_515;
  wire if_stage_i_n_516;
  wire if_stage_i_n_517;
  wire if_stage_i_n_518;
  wire if_stage_i_n_519;
  wire if_stage_i_n_522;
  wire if_stage_i_n_523;
  wire if_stage_i_n_524;
  wire if_stage_i_n_525;
  wire if_stage_i_n_527;
  wire if_stage_i_n_528;
  wire if_stage_i_n_530;
  wire if_stage_i_n_531;
  wire if_stage_i_n_533;
  wire if_stage_i_n_534;
  wire if_stage_i_n_535;
  wire if_stage_i_n_536;
  wire if_stage_i_n_537;
  wire if_stage_i_n_538;
  wire if_stage_i_n_539;
  wire if_stage_i_n_540;
  wire if_stage_i_n_541;
  wire if_stage_i_n_545;
  wire if_stage_i_n_546;
  wire if_stage_i_n_547;
  wire if_stage_i_n_548;
  wire if_stage_i_n_549;
  wire if_stage_i_n_550;
  wire if_stage_i_n_551;
  wire if_stage_i_n_552;
  wire if_stage_i_n_553;
  wire if_stage_i_n_554;
  wire if_stage_i_n_555;
  wire if_stage_i_n_556;
  wire if_stage_i_n_557;
  wire if_stage_i_n_558;
  wire if_stage_i_n_559;
  wire if_stage_i_n_560;
  wire if_stage_i_n_561;
  wire if_stage_i_n_562;
  wire if_stage_i_n_563;
  wire if_stage_i_n_564;
  wire if_stage_i_n_565;
  wire if_stage_i_n_566;
  wire if_stage_i_n_567;
  wire if_stage_i_n_568;
  wire if_stage_i_n_569;
  wire if_stage_i_n_570;
  wire if_stage_i_n_571;
  wire if_stage_i_n_572;
  wire if_stage_i_n_573;
  wire if_stage_i_n_574;
  wire if_stage_i_n_575;
  wire if_stage_i_n_65;
  wire if_stage_i_n_66;
  wire if_stage_i_n_67;
  wire if_stage_i_n_68;
  wire if_stage_i_n_98;
  wire if_stage_i_n_99;
  wire [29:0]instr_axi_araddr;
  wire instr_axi_arready;
  wire [31:0]instr_axi_rdata;
  wire instr_is_compressed_int;
  wire instr_multicycle_done_q;
  wire [24:15]instr_rdata_id;
  wire \instr_rdata_id_o_reg[13] ;
  wire instr_req_int;
  wire instr_valid_id;
  wire irq_external_i;
  wire [14:0]irq_fast_i;
  wire irq_nm_i;
  wire irq_pending;
  wire irq_software_i;
  wire irq_timer_i;
  wire load_store_unit_i_n_4;
  wire load_store_unit_i_n_40;
  wire load_store_unit_i_n_42;
  wire load_store_unit_i_n_43;
  wire load_store_unit_i_n_45;
  wire [2:0]ls_fsm_cs;
  wire \ls_fsm_cs_reg[0] ;
  wire \ls_fsm_cs_reg[1] ;
  wire lsu_addr_incr_req;
  wire [31:0]lsu_addr_last;
  wire lsu_load_err;
  wire lsu_store_err;
  wire [3:2]mcause_q;
  wire [63:0]\mhpmcounter_d[0]_38 ;
  wire [63:0]\mhpmcounter_d[2]_37 ;
  wire [63:0]\mhpmcounter_q_reg[0]_35 ;
  wire \mhpmcounter_q_reg[2][62] ;
  wire [63:0]\mhpmcounter_q_reg[2]_36 ;
  wire mie_d4_out;
  wire [30:2]mscratch_q;
  wire mstack_cause_d;
  wire [5:0]mstack_cause_q;
  wire [31:1]mstack_epc_q;
  wire mstatus_d2_out;
  wire \mstatus_d[mie] ;
  wire \mstatus_d[mpie] ;
  wire [1:0]\mstatus_d[mpp] ;
  wire [30:2]mtval_q;
  wire mult_en_ex;
  wire [32:32]multdiv_alu_operand_a;
  wire [32:1]multdiv_alu_operand_b;
  wire [31:0]multdiv_operand_a_ex;
  wire [31:0]multdiv_operand_b_ex;
  wire [30:0]multdiv_result;
  wire multdiv_valid;
  wire offset_in_init_q;
  wire [0:0]out;
  wire p_0_in;
  wire p_14_in;
  wire p_16_in;
  wire p_18_in;
  wire p_1_in;
  wire p_22_in;
  wire p_2_in;
  wire [30:3]p_5_in;
  wire [17:7]p_6_in;
  wire [31:1]pc_id;
  wire [31:1]pc_if;
  wire [2:2]pc_mux_id;
  wire pc_set;
  wire \prefetch_buffer_i/p_0_in2_in ;
  wire \prefetch_buffer_i/stored_addr_en07_out ;
  wire [1:0]priv_mode_id;
  wire \rdata_outstanding_q_reg[0] ;
  wire [31:0]regfile_wdata;
  wire [31:0]regfile_wdata_lsu;
  wire [31:1]\registers_i/we_a_dec ;
  wire valid_req_q_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    core_busy_d
       (.I0(load_store_unit_i_n_43),
        .I1(ls_fsm_cs[2]),
        .I2(ctrl_busy),
        .I3(\rdata_outstanding_q_reg[0] ),
        .I4(\prefetch_buffer_i/p_0_in2_in ),
        .I5(Q),
        .O(core_busy_d__0));
  FDCE core_busy_q_reg
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(cs_registers_i_n_74),
        .D(core_busy_d__0),
        .Q(core_busy_q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_cs_registers cs_registers_i
       (.D(\mstatus_d[mpp] ),
        .E(id_stage_i_n_331),
        .O({cs_registers_i_n_382,cs_registers_i_n_383,cs_registers_i_n_384,cs_registers_i_n_385}),
        .Q(\dcsr_q_reg[cause] ),
        .axi_aclk(axi_aclk),
        .axi_aresetn(axi_aresetn),
        .axi_aresetn_0(id_stage_i_n_115),
        .axi_aresetn_1(if_stage_i_n_0),
        .clk(clk),
        .core_busy_q(core_busy_q),
        .core_busy_q_reg(cs_registers_i_n_81),
        .core_sleep_o(core_sleep_o),
        .csr_mstatus_mie(csr_mstatus_mie),
        .csr_mstatus_tw(csr_mstatus_tw),
        .csr_restore_mret_id(csr_restore_mret_id),
        .csr_save_cause(csr_save_cause),
        .\ctrl_fsm_cs_reg[0] (id_stage_i_n_9),
        .\ctrl_fsm_cs_reg[0]_0 (if_stage_i_n_531),
        .\ctrl_fsm_cs_reg[0]_1 (if_stage_i_n_105),
        .\ctrl_fsm_cs_reg[0]_2 (if_stage_i_n_522),
        .\ctrl_fsm_cs_reg[0]_3 (if_stage_i_n_530),
        .\ctrl_fsm_cs_reg[0]_4 ({id_stage_i_n_294,id_stage_i_n_295,id_stage_i_n_296,id_stage_i_n_297,id_stage_i_n_298,id_stage_i_n_299,id_stage_i_n_300,id_stage_i_n_301,id_stage_i_n_302,id_stage_i_n_303,id_stage_i_n_304,id_stage_i_n_305,id_stage_i_n_306,id_stage_i_n_307,id_stage_i_n_308,id_stage_i_n_309,id_stage_i_n_310,id_stage_i_n_311,id_stage_i_n_312,id_stage_i_n_313,id_stage_i_n_314,id_stage_i_n_315,id_stage_i_n_316,id_stage_i_n_317,id_stage_i_n_318,id_stage_i_n_319,if_stage_i_n_515,id_stage_i_n_320,id_stage_i_n_321,id_stage_i_n_322,if_stage_i_n_516,if_stage_i_n_517}),
        .\ctrl_fsm_cs_reg[1] (exc_cause[5]),
        .\ctrl_fsm_cs_reg[1]_0 (id_stage_i_n_255),
        .\ctrl_fsm_cs_reg[1]_1 (\dcsr_d[cause] ),
        .dcsr_d6_out(dcsr_d6_out),
        .debug_ebreakm(debug_ebreakm),
        .debug_ebreaku(debug_ebreaku),
        .debug_mode(debug_mode),
        .debug_req_i(debug_req_i),
        .debug_single_step(debug_single_step),
        .\dscratch0_q_reg[0]_0 (cs_registers_i_n_84),
        .\dscratch0_q_reg[11]_0 (cs_registers_i_n_72),
        .\dscratch0_q_reg[16]_0 (cs_registers_i_n_242),
        .\dscratch0_q_reg[19]_0 (cs_registers_i_n_243),
        .\dscratch0_q_reg[1]_0 (cs_registers_i_n_239),
        .\dscratch0_q_reg[1]_1 (cs_registers_i_n_250),
        .\dscratch0_q_reg[22]_0 (cs_registers_i_n_244),
        .\dscratch0_q_reg[23]_0 (cs_registers_i_n_245),
        .\dscratch0_q_reg[25]_0 (cs_registers_i_n_246),
        .\dscratch0_q_reg[27]_0 (cs_registers_i_n_247),
        .\dscratch0_q_reg[28]_0 (cs_registers_i_n_248),
        .\dscratch0_q_reg[2]_0 (cs_registers_i_n_252),
        .\dscratch0_q_reg[30]_0 ({dscratch0_q[30:14],dscratch0_q[12:7],dscratch0_q[5],dscratch0_q[3],dscratch0_q[0]}),
        .\dscratch0_q_reg[30]_1 ({mscratch_q[30:7],mscratch_q[5],mscratch_q[3:2]}),
        .\dscratch0_q_reg[30]_2 ({mtval_q[30:29],mtval_q[26],mtval_q[24],mtval_q[20],mtval_q[18],mtval_q[15:12],mtval_q[10:7],mtval_q[5],mtval_q[3:2]}),
        .\dscratch0_q_reg[30]_3 ({dscratch1_q[30:29],dscratch1_q[26],dscratch1_q[24],dscratch1_q[20],dscratch1_q[18],dscratch1_q[15:14],dscratch1_q[12],dscratch1_q[10:7],dscratch1_q[5],dscratch1_q[3],dscratch1_q[0]}),
        .\dscratch0_q_reg[31]_0 (csr_mtvec),
        .\dscratch0_q_reg[31]_1 (cs_registers_i_n_238),
        .\dscratch0_q_reg[4]_0 (cs_registers_i_n_237),
        .\dscratch0_q_reg[5]_0 (cs_registers_i_n_253),
        .\dscratch0_q_reg[6]_0 (cs_registers_i_n_240),
        .\dscratch0_q_reg[6]_1 (cs_registers_i_n_380),
        .\dscratch0_q_reg[9]_0 (cs_registers_i_n_24),
        .exc_cause(exc_cause[4]),
        .exc_req_q_reg(cs_registers_i_n_76),
        .illegal_insn_q(\controller_i/illegal_insn_q ),
        .illegal_insn_q_reg(cs_registers_i_n_77),
        .instr_new_id_o_reg(mie_d4_out),
        .instr_new_id_o_reg_0(if_stage_i_n_458),
        .instr_new_id_o_reg_1(if_stage_i_n_514),
        .instr_new_id_o_reg_2(if_stage_i_n_527),
        .instr_new_id_o_reg_3(if_stage_i_n_528),
        .instr_new_id_o_reg_4(if_stage_i_n_524),
        .\instr_rdata_id_o_reg[13] (if_stage_i_n_487),
        .\instr_rdata_id_o_reg[13]_0 (if_stage_i_n_325),
        .\instr_rdata_id_o_reg[13]_1 (if_stage_i_n_512),
        .\instr_rdata_id_o_reg[13]_10 (if_stage_i_n_502),
        .\instr_rdata_id_o_reg[13]_11 (if_stage_i_n_501),
        .\instr_rdata_id_o_reg[13]_12 (if_stage_i_n_500),
        .\instr_rdata_id_o_reg[13]_13 (if_stage_i_n_498),
        .\instr_rdata_id_o_reg[13]_14 ({if_stage_i_n_459,if_stage_i_n_460,if_stage_i_n_461,if_stage_i_n_462,if_stage_i_n_463,if_stage_i_n_464,if_stage_i_n_465,if_stage_i_n_466,if_stage_i_n_467,if_stage_i_n_468,if_stage_i_n_469,if_stage_i_n_470,if_stage_i_n_471,if_stage_i_n_472,if_stage_i_n_473,if_stage_i_n_474,if_stage_i_n_475,if_stage_i_n_476,if_stage_i_n_477,if_stage_i_n_478,if_stage_i_n_479,if_stage_i_n_480,if_stage_i_n_481,if_stage_i_n_482}),
        .\instr_rdata_id_o_reg[13]_15 (if_stage_i_n_513),
        .\instr_rdata_id_o_reg[13]_16 (if_stage_i_n_496),
        .\instr_rdata_id_o_reg[13]_17 (if_stage_i_n_493),
        .\instr_rdata_id_o_reg[13]_18 (if_stage_i_n_492),
        .\instr_rdata_id_o_reg[13]_19 (if_stage_i_n_484),
        .\instr_rdata_id_o_reg[13]_2 (if_stage_i_n_511),
        .\instr_rdata_id_o_reg[13]_20 (if_stage_i_n_490),
        .\instr_rdata_id_o_reg[13]_21 (if_stage_i_n_489),
        .\instr_rdata_id_o_reg[13]_22 (if_stage_i_n_488),
        .\instr_rdata_id_o_reg[13]_23 (if_stage_i_n_392),
        .\instr_rdata_id_o_reg[13]_24 (if_stage_i_n_327),
        .\instr_rdata_id_o_reg[13]_3 (if_stage_i_n_510),
        .\instr_rdata_id_o_reg[13]_4 (if_stage_i_n_509),
        .\instr_rdata_id_o_reg[13]_5 (if_stage_i_n_508),
        .\instr_rdata_id_o_reg[13]_6 (if_stage_i_n_507),
        .\instr_rdata_id_o_reg[13]_7 (if_stage_i_n_506),
        .\instr_rdata_id_o_reg[13]_8 (if_stage_i_n_505),
        .\instr_rdata_id_o_reg[13]_9 (if_stage_i_n_504),
        .\instr_rdata_id_o_reg[21] (if_stage_i_n_250),
        .\instr_rdata_id_o_reg[21]_rep__0 (if_stage_i_n_101),
        .\instr_rdata_id_o_reg[23] (if_stage_i_n_249),
        .\instr_rdata_id_o_reg[29] (if_stage_i_n_100),
        .\instr_rdata_id_o_reg[4] (if_stage_i_n_48),
        .\instr_rdata_id_o_reg[4]_0 (if_stage_i_n_47),
        .\instr_rdata_id_o_reg[4]_1 (if_stage_i_n_49),
        .\instr_rdata_id_o_reg[4]_2 (if_stage_i_n_519),
        .\instr_rdata_id_o_reg[4]_3 (if_stage_i_n_51),
        .\instr_rdata_id_o_reg[4]_4 (if_stage_i_n_46),
        .\instr_rdata_id_o_reg[4]_5 (if_stage_i_n_50),
        .\instr_rdata_id_o_reg[4]_6 (if_stage_i_n_486),
        .\instr_rdata_id_o_reg[4]_7 (if_stage_i_n_523),
        .\instr_rdata_id_o_reg[4]_8 (if_stage_i_n_525),
        .instr_valid_id_o_reg(if_stage_i_n_320),
        .irq_external_i(irq_external_i),
        .irq_fast_i(irq_fast_i),
        .irq_nm_i(irq_nm_i),
        .irq_pending(irq_pending),
        .irq_software_i(irq_software_i),
        .irq_timer_i(irq_timer_i),
        .\mcause_q_reg[0]_0 (cs_registers_i_n_63),
        .\mcause_q_reg[0]_1 (cs_registers_i_n_64),
        .\mcause_q_reg[0]_2 (cs_registers_i_n_78),
        .\mcause_q_reg[1]_0 (cs_registers_i_n_68),
        .\mcause_q_reg[1]_1 (cs_registers_i_n_75),
        .\mcause_q_reg[1]_2 (cs_registers_i_n_79),
        .\mcause_q_reg[2]_0 (cs_registers_i_n_80),
        .\mcause_q_reg[3]_0 (cs_registers_i_n_67),
        .\mcause_q_reg[5]_0 (mstack_cause_q),
        .\mcountinhibit_q_reg[0]_0 (if_stage_i_n_326),
        .\mcountinhibit_q_reg[2]_0 (cs_registers_i_n_28),
        .\mcountinhibit_q_reg[2]_1 (if_stage_i_n_324),
        .\mcountinhibit_q_reg[2]_2 ({if_stage_i_n_103,if_stage_i_n_104}),
        .\mepc_q_reg[31]_0 (mstack_epc_q),
        .\mhpmcounter_q_reg[0][12]_0 ({cs_registers_i_n_390,cs_registers_i_n_391,cs_registers_i_n_392,cs_registers_i_n_393}),
        .\mhpmcounter_q_reg[0][16]_0 ({cs_registers_i_n_394,cs_registers_i_n_395,cs_registers_i_n_396,cs_registers_i_n_397}),
        .\mhpmcounter_q_reg[0][20]_0 ({cs_registers_i_n_398,cs_registers_i_n_399,cs_registers_i_n_400,cs_registers_i_n_401}),
        .\mhpmcounter_q_reg[0][24]_0 ({cs_registers_i_n_402,cs_registers_i_n_403,cs_registers_i_n_404,cs_registers_i_n_405}),
        .\mhpmcounter_q_reg[0][28]_0 ({cs_registers_i_n_406,cs_registers_i_n_407,cs_registers_i_n_408,cs_registers_i_n_409}),
        .\mhpmcounter_q_reg[0][32]_0 ({cs_registers_i_n_410,cs_registers_i_n_411,cs_registers_i_n_412,cs_registers_i_n_413}),
        .\mhpmcounter_q_reg[0][36]_0 ({cs_registers_i_n_414,cs_registers_i_n_415,cs_registers_i_n_416,cs_registers_i_n_417}),
        .\mhpmcounter_q_reg[0][3]_0 (cs_registers_i_n_30),
        .\mhpmcounter_q_reg[0][40]_0 ({cs_registers_i_n_418,cs_registers_i_n_419,cs_registers_i_n_420,cs_registers_i_n_421}),
        .\mhpmcounter_q_reg[0][44]_0 ({cs_registers_i_n_422,cs_registers_i_n_423,cs_registers_i_n_424,cs_registers_i_n_425}),
        .\mhpmcounter_q_reg[0][48]_0 ({cs_registers_i_n_426,cs_registers_i_n_427,cs_registers_i_n_428,cs_registers_i_n_429}),
        .\mhpmcounter_q_reg[0][52]_0 ({cs_registers_i_n_430,cs_registers_i_n_431,cs_registers_i_n_432,cs_registers_i_n_433}),
        .\mhpmcounter_q_reg[0][56]_0 ({cs_registers_i_n_434,cs_registers_i_n_435,cs_registers_i_n_436,cs_registers_i_n_437}),
        .\mhpmcounter_q_reg[0][60]_0 ({cs_registers_i_n_438,cs_registers_i_n_439,cs_registers_i_n_440,cs_registers_i_n_441}),
        .\mhpmcounter_q_reg[0][62]_0 (cs_registers_i_n_74),
        .\mhpmcounter_q_reg[0][63]_0 ({\mhpmcounter_q_reg[0]_35 [63:38],\mhpmcounter_q_reg[0]_35 [36:0]}),
        .\mhpmcounter_q_reg[0][63]_1 ({cs_registers_i_n_442,cs_registers_i_n_443,cs_registers_i_n_444}),
        .\mhpmcounter_q_reg[0][63]_2 (\mhpmcounter_d[0]_38 ),
        .\mhpmcounter_q_reg[0][8]_0 ({cs_registers_i_n_386,cs_registers_i_n_387,cs_registers_i_n_388,cs_registers_i_n_389}),
        .\mhpmcounter_q_reg[2][12]_0 ({cs_registers_i_n_453,cs_registers_i_n_454,cs_registers_i_n_455,cs_registers_i_n_456}),
        .\mhpmcounter_q_reg[2][16]_0 ({cs_registers_i_n_457,cs_registers_i_n_458,cs_registers_i_n_459,cs_registers_i_n_460}),
        .\mhpmcounter_q_reg[2][20]_0 ({cs_registers_i_n_461,cs_registers_i_n_462,cs_registers_i_n_463,cs_registers_i_n_464}),
        .\mhpmcounter_q_reg[2][24]_0 ({cs_registers_i_n_465,cs_registers_i_n_466,cs_registers_i_n_467,cs_registers_i_n_468}),
        .\mhpmcounter_q_reg[2][28]_0 ({cs_registers_i_n_469,cs_registers_i_n_470,cs_registers_i_n_471,cs_registers_i_n_472}),
        .\mhpmcounter_q_reg[2][32]_0 ({cs_registers_i_n_473,cs_registers_i_n_474,cs_registers_i_n_475,cs_registers_i_n_476}),
        .\mhpmcounter_q_reg[2][36]_0 ({cs_registers_i_n_477,cs_registers_i_n_478,cs_registers_i_n_479,cs_registers_i_n_480}),
        .\mhpmcounter_q_reg[2][40]_0 ({cs_registers_i_n_481,cs_registers_i_n_482,cs_registers_i_n_483,cs_registers_i_n_484}),
        .\mhpmcounter_q_reg[2][44]_0 ({cs_registers_i_n_485,cs_registers_i_n_486,cs_registers_i_n_487,cs_registers_i_n_488}),
        .\mhpmcounter_q_reg[2][48]_0 ({cs_registers_i_n_489,cs_registers_i_n_490,cs_registers_i_n_491,cs_registers_i_n_492}),
        .\mhpmcounter_q_reg[2][4]_0 ({cs_registers_i_n_445,cs_registers_i_n_446,cs_registers_i_n_447,cs_registers_i_n_448}),
        .\mhpmcounter_q_reg[2][52]_0 ({cs_registers_i_n_493,cs_registers_i_n_494,cs_registers_i_n_495,cs_registers_i_n_496}),
        .\mhpmcounter_q_reg[2][56]_0 ({cs_registers_i_n_497,cs_registers_i_n_498,cs_registers_i_n_499,cs_registers_i_n_500}),
        .\mhpmcounter_q_reg[2][60]_0 ({cs_registers_i_n_501,cs_registers_i_n_502,cs_registers_i_n_503,cs_registers_i_n_504}),
        .\mhpmcounter_q_reg[2][62]_0 (\mhpmcounter_q_reg[2][62] ),
        .\mhpmcounter_q_reg[2][63]_0 ({\mhpmcounter_q_reg[2]_36 [63:38],\mhpmcounter_q_reg[2]_36 [36:0]}),
        .\mhpmcounter_q_reg[2][63]_1 ({cs_registers_i_n_505,cs_registers_i_n_506,cs_registers_i_n_507}),
        .\mhpmcounter_q_reg[2][63]_2 (\mhpmcounter_d[2]_37 ),
        .\mhpmcounter_q_reg[2][8]_0 ({cs_registers_i_n_449,cs_registers_i_n_450,cs_registers_i_n_451,cs_registers_i_n_452}),
        .\mie_q_reg[irq_external]_0 (\dcsr_q_reg[stepie] ),
        .\mie_q_reg[irq_external]_1 (cs_registers_i_n_249),
        .\mie_q_reg[irq_fast][1]_0 (cs_registers_i_n_133),
        .\mie_q_reg[irq_fast][5]_0 (cs_registers_i_n_236),
        .\mscratch_q_reg[13]_0 (cs_registers_i_n_241),
        .mstack_cause_d(mstack_cause_d),
        .\mstack_cause_q_reg[0]_0 (cs_registers_i_n_29),
        .\mstack_cause_q_reg[3]_0 (mcause_q),
        .\mstack_cause_q_reg[5]_0 ({id_stage_i_n_287,id_stage_i_n_288,id_stage_i_n_289,id_stage_i_n_290,id_stage_i_n_291,id_stage_i_n_292}),
        .\mstack_epc_q_reg[31]_0 (cs_registers_i_n_82),
        .\mstack_epc_q_reg[31]_1 (cs_registers_i_n_83),
        .\mstack_epc_q_reg[31]_2 (csr_mepc),
        .\mstack_epc_q_reg[31]_3 ({id_stage_i_n_256,id_stage_i_n_257,id_stage_i_n_258,id_stage_i_n_259,id_stage_i_n_260,id_stage_i_n_261,id_stage_i_n_262,id_stage_i_n_263,id_stage_i_n_264,id_stage_i_n_265,id_stage_i_n_266,id_stage_i_n_267,id_stage_i_n_268,id_stage_i_n_269,id_stage_i_n_270,id_stage_i_n_271,id_stage_i_n_272,id_stage_i_n_273,id_stage_i_n_274,id_stage_i_n_275,id_stage_i_n_276,id_stage_i_n_277,id_stage_i_n_278,id_stage_i_n_279,id_stage_i_n_280,id_stage_i_n_281,id_stage_i_n_282,id_stage_i_n_283,id_stage_i_n_284,id_stage_i_n_285,id_stage_i_n_286}),
        .\mstack_q_reg[mpie]_0 (cs_registers_i_n_508),
        .\mstack_q_reg[mpp][0]_0 (cs_registers_i_n_33),
        .\mstack_q_reg[mpp][1]_0 (cs_registers_i_n_32),
        .\mstatus_d[mie] (\mstatus_d[mie] ),
        .\mstatus_d[mpie] (\mstatus_d[mpie] ),
        .\mstatus_q_reg[mpp][0]_0 (id_stage_i_n_252),
        .\mstatus_q_reg[mpp][1]_0 (id_stage_i_n_254),
        .\mstatus_q_reg[mprv]_0 (if_stage_i_n_534),
        .\mstatus_q_reg[tw]_0 (if_stage_i_n_533),
        .nmi_mode_q(\controller_i/nmi_mode_q ),
        .nmi_mode_q_reg(id_stage_i_n_216),
        .p_0_in(p_0_in),
        .p_14_in(p_14_in),
        .p_16_in(p_16_in),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .p_22_in(p_22_in),
        .p_2_in(p_2_in),
        .p_5_in({p_5_in[30:16],p_5_in[11],p_5_in[7],p_5_in[3]}),
        .p_6_in({p_6_in[17],p_6_in[12:11],p_6_in[7]}),
        .\pc_id_o_reg[31] ({id_stage_i_n_19,id_stage_i_n_20,id_stage_i_n_21,id_stage_i_n_22,id_stage_i_n_23,id_stage_i_n_24,id_stage_i_n_25,id_stage_i_n_26,id_stage_i_n_27,id_stage_i_n_28,id_stage_i_n_29,id_stage_i_n_30,id_stage_i_n_31,id_stage_i_n_32,id_stage_i_n_33,id_stage_i_n_34,id_stage_i_n_35,id_stage_i_n_36,id_stage_i_n_37,id_stage_i_n_38,id_stage_i_n_39,id_stage_i_n_40,id_stage_i_n_41,id_stage_i_n_42,id_stage_i_n_43,id_stage_i_n_44,id_stage_i_n_45,id_stage_i_n_46,id_stage_i_n_47,id_stage_i_n_48,id_stage_i_n_49}),
        .pc_mux_id(pc_mux_id),
        .\priv_lvl_q_reg[0]_0 (cs_registers_i_n_381),
        .\priv_lvl_q_reg[1]_0 (priv_mode_id),
        .\priv_lvl_q_reg[1]_1 (\dcsr_d[prv] ),
        .\rf_reg_tmp_reg[1][21] (cs_registers_i_n_131),
        .\rf_reg_tmp_reg[1][21]_0 (cs_registers_i_n_132),
        .\rf_reg_tmp_reg[1][7] (cs_registers_i_n_251),
        .store_err_q(\controller_i/store_err_q ),
        .\stored_addr_q_reg[31] (csr_depc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_ex_block ex_block_i
       (.A(\gen_multdiv_fast.multdiv_i/A ),
        .B(\gen_multdiv_fast.multdiv_i/B ),
        .O({alu_adder_result_ex_o[1:0],alu_adder_result_ex}),
        .Q(\gen_multdiv_fast.multdiv_i/md_state_q ),
        .S({if_stage_i_n_546,if_stage_i_n_547,if_stage_i_n_548,if_stage_i_n_549}),
        .accum0__1(\gen_multdiv_fast.multdiv_i/accum0__1 ),
        .adder_in_a(adder_in_a),
        .alu_is_equal_result(alu_is_equal_result),
        .alu_operand_a_ex(alu_operand_a_ex),
        .axi_aresetn(axi_aresetn),
        .axi_aresetn_0(cs_registers_i_n_72),
        .clk(clk),
        .\data_axi_awaddr[11] (alu_adder_result_ex_o[9:6]),
        .\data_axi_awaddr[15] (alu_adder_result_ex_o[13:10]),
        .\data_axi_awaddr[19] (alu_adder_result_ex_o[17:14]),
        .\data_axi_awaddr[23] (alu_adder_result_ex_o[21:18]),
        .\data_axi_awaddr[27] (alu_adder_result_ex_o[25:22]),
        .\data_axi_awaddr[31] (alu_adder_result_ex_o[29:26]),
        .\data_axi_awaddr[7] (alu_adder_result_ex_o[5:2]),
        .data_axi_wstrb(data_axi_wstrb[1]),
        .data_type_ex(data_type_ex),
        .div_en_ex(div_en_ex),
        .div_sign_b__0(\gen_multdiv_fast.multdiv_i/div_sign_b__0 ),
        .handle_misaligned_q(handle_misaligned_q),
        .instr_multicycle_done_q_reg(if_stage_i_n_42),
        .\instr_rdata_id_o_reg[12] (if_stage_i_n_545),
        .\instr_rdata_id_o_reg[14] (if_stage_i_n_66),
        .\instr_rdata_id_o_reg[23] (id_stage_i_n_181),
        .\instr_rdata_id_o_reg[24] (id_stage_i_n_180),
        .\mac_res_q_reg[11] ({if_stage_i_n_554,if_stage_i_n_555,if_stage_i_n_556,if_stage_i_n_557}),
        .\mac_res_q_reg[15] (ex_block_i_n_2),
        .\mac_res_q_reg[15]_0 ({if_stage_i_n_558,if_stage_i_n_559,if_stage_i_n_560,if_stage_i_n_561}),
        .\mac_res_q_reg[19] ({if_stage_i_n_562,if_stage_i_n_563,if_stage_i_n_564,if_stage_i_n_565}),
        .\mac_res_q_reg[23] ({if_stage_i_n_566,if_stage_i_n_567,if_stage_i_n_568,if_stage_i_n_569}),
        .\mac_res_q_reg[27] ({if_stage_i_n_570,if_stage_i_n_571,if_stage_i_n_572,if_stage_i_n_573}),
        .\mac_res_q_reg[31] (ex_block_i_n_71),
        .\mac_res_q_reg[7] ({if_stage_i_n_550,if_stage_i_n_551,if_stage_i_n_552,if_stage_i_n_553}),
        .mac_res_signed(\gen_multdiv_fast.multdiv_i/p_1_in0_in ),
        .mac_res_signed_0(ex_block_i_n_104),
        .\md_state_q_reg[1] (if_stage_i_n_541),
        .mult_en_ex(mult_en_ex),
        .mult_state_q(\gen_multdiv_fast.multdiv_i/mult_state_q ),
        .\mult_state_q_reg[0] (if_stage_i_n_536),
        .\mult_state_q_reg[1] (if_stage_i_n_535),
        .multdiv_alu_operand_a(multdiv_alu_operand_a),
        .multdiv_alu_operand_b(multdiv_alu_operand_b),
        .multdiv_operand_a_ex(multdiv_operand_a_ex),
        .multdiv_operand_b_ex({multdiv_operand_b_ex[31:26],multdiv_operand_b_ex[24:4],multdiv_operand_b_ex[2:0]}),
        .multdiv_result(multdiv_result),
        .multdiv_valid(multdiv_valid),
        .p_0_in2_out(\gen_multdiv_fast.multdiv_i/p_0_in2_out ),
        .\pc_id_o_reg[31] ({if_stage_i_n_537,if_stage_i_n_538,if_stage_i_n_539,if_stage_i_n_540}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_id_stage id_stage_i
       (.A(\gen_multdiv_fast.multdiv_i/A ),
        .B(\gen_multdiv_fast.multdiv_i/B ),
        .CO(if_stage_i_n_173),
        .D(fetch_addr_d),
        .E(id_stage_i_n_50),
        .O({alu_adder_result_ex_o[1:0],alu_adder_result_ex}),
        .Q(pc_id),
        .S({id_stage_i_n_211,id_stage_i_n_212,id_stage_i_n_213}),
        .axi_aresetn(axi_aresetn),
        .axi_aresetn_0(if_stage_i_n_0),
        .axi_aresetn_1(ex_block_i_n_2),
        .branch_set_q(branch_set_q),
        .branch_set_q_reg_0(if_stage_i_n_213),
        .clk(clk),
        .csr_mstatus_mie(csr_mstatus_mie),
        .csr_restore_mret_id(csr_restore_mret_id),
        .csr_save_cause(csr_save_cause),
        .ctrl_busy(ctrl_busy),
        .\ctrl_fsm_cs_reg[0] (cs_registers_i_n_80),
        .\ctrl_fsm_cs_reg[1] (id_stage_i_n_214),
        .\ctrl_fsm_cs_reg[1]_0 (if_stage_i_n_212),
        .\ctrl_fsm_cs_reg[3] (id_stage_i_n_13),
        .data_axi_wdata(data_axi_wdata),
        .\dcsr_q_reg[cause][0] (\controller_i/ctrl_fsm_cs ),
        .\dcsr_q_reg[cause][2] (\dcsr_d[cause] ),
        .\dcsr_q_reg[ebreakm] (cs_registers_i_n_64),
        .\dcsr_q_reg[prv][1] (\dcsr_d[prv] ),
        .\dcsr_q_reg[step] (if_stage_i_n_40),
        .\dcsr_q_reg[step]_0 (cs_registers_i_n_82),
        .\dcsr_q_reg[step]_1 (cs_registers_i_n_81),
        .debug_mode(debug_mode),
        .debug_mode_q_reg(id_stage_i_n_215),
        .debug_mode_q_reg_0(if_stage_i_n_217),
        .debug_req_i(debug_req_i),
        .debug_single_step(debug_single_step),
        .\depc_q_reg[18] (id_stage_i_n_293),
        .\depc_q_reg[31] ({id_stage_i_n_19,id_stage_i_n_20,id_stage_i_n_21,id_stage_i_n_22,id_stage_i_n_23,id_stage_i_n_24,id_stage_i_n_25,id_stage_i_n_26,id_stage_i_n_27,id_stage_i_n_28,id_stage_i_n_29,id_stage_i_n_30,id_stage_i_n_31,id_stage_i_n_32,id_stage_i_n_33,id_stage_i_n_34,id_stage_i_n_35,id_stage_i_n_36,id_stage_i_n_37,id_stage_i_n_38,id_stage_i_n_39,id_stage_i_n_40,id_stage_i_n_41,id_stage_i_n_42,id_stage_i_n_43,id_stage_i_n_44,id_stage_i_n_45,id_stage_i_n_46,id_stage_i_n_47,id_stage_i_n_48,id_stage_i_n_49}),
        .\depc_q_reg[31]_0 (csr_depc),
        .\depc_q_reg[8] (id_stage_i_n_18),
        .exc_req_q_reg(id_stage_i_n_219),
        .fetch_addr_n(fetch_addr_n),
        .\fetch_addr_q_reg[31] (fetch_addr_q),
        .\fetch_addr_q_reg[4] (id_stage_i_n_6),
        .fetch_enable_i(fetch_enable_i),
        .\g_fifo_regs[0].err_q_reg[0] (id_stage_i_n_51),
        .id_in_ready(id_in_ready),
        .id_wb_fsm_cs(id_wb_fsm_cs),
        .id_wb_fsm_cs_reg_0(if_stage_i_n_174),
        .id_wb_fsm_cs_reg_1(if_stage_i_n_211),
        .id_wb_fsm_cs_reg_2(if_stage_i_n_209),
        .id_wb_fsm_cs_reg_3(if_stage_i_n_41),
        .illegal_insn_q(\controller_i/illegal_insn_q ),
        .illegal_insn_q_reg(if_stage_i_n_322),
        .\instr_addr_q_reg[31] (id_stage_i_n_5),
        .\instr_addr_q_reg[31]_0 ({id_stage_i_n_184,id_stage_i_n_185,id_stage_i_n_186,id_stage_i_n_187,id_stage_i_n_188,id_stage_i_n_189,id_stage_i_n_190,id_stage_i_n_191,id_stage_i_n_192,id_stage_i_n_193,id_stage_i_n_194,id_stage_i_n_195,id_stage_i_n_196,id_stage_i_n_197,id_stage_i_n_198,id_stage_i_n_199,id_stage_i_n_200,id_stage_i_n_201,id_stage_i_n_202,id_stage_i_n_203,id_stage_i_n_204,id_stage_i_n_205,id_stage_i_n_206,id_stage_i_n_207,id_stage_i_n_208,id_stage_i_n_209,id_stage_i_n_210}),
        .\instr_addr_q_reg[31]_1 (pc_if),
        .instr_fetch_err_o_reg(if_stage_i_n_44),
        .instr_fetch_err_o_reg_0(if_stage_i_n_175),
        .instr_is_compressed_int(instr_is_compressed_int),
        .instr_multicycle_done_q(instr_multicycle_done_q),
        .instr_new_id_o_reg(if_stage_i_n_483),
        .\instr_rdata_id_o_reg[13] (if_stage_i_n_392),
        .\instr_rdata_id_o_reg[13]_0 (if_stage_i_n_488),
        .\instr_rdata_id_o_reg[13]_1 (if_stage_i_n_513),
        .\instr_rdata_id_o_reg[13]_10 (if_stage_i_n_496),
        .\instr_rdata_id_o_reg[13]_11 (if_stage_i_n_498),
        .\instr_rdata_id_o_reg[13]_12 (if_stage_i_n_501),
        .\instr_rdata_id_o_reg[13]_13 (if_stage_i_n_502),
        .\instr_rdata_id_o_reg[13]_14 (if_stage_i_n_504),
        .\instr_rdata_id_o_reg[13]_15 (if_stage_i_n_505),
        .\instr_rdata_id_o_reg[13]_16 (if_stage_i_n_506),
        .\instr_rdata_id_o_reg[13]_17 (if_stage_i_n_507),
        .\instr_rdata_id_o_reg[13]_18 (if_stage_i_n_508),
        .\instr_rdata_id_o_reg[13]_19 (if_stage_i_n_509),
        .\instr_rdata_id_o_reg[13]_2 (if_stage_i_n_518),
        .\instr_rdata_id_o_reg[13]_20 (if_stage_i_n_510),
        .\instr_rdata_id_o_reg[13]_21 (if_stage_i_n_511),
        .\instr_rdata_id_o_reg[13]_22 (if_stage_i_n_512),
        .\instr_rdata_id_o_reg[13]_23 (if_stage_i_n_327),
        .\instr_rdata_id_o_reg[13]_24 (if_stage_i_n_487),
        .\instr_rdata_id_o_reg[13]_25 (if_stage_i_n_500),
        .\instr_rdata_id_o_reg[13]_3 (if_stage_i_n_485),
        .\instr_rdata_id_o_reg[13]_4 (if_stage_i_n_325),
        .\instr_rdata_id_o_reg[13]_5 (if_stage_i_n_484),
        .\instr_rdata_id_o_reg[13]_6 (if_stage_i_n_489),
        .\instr_rdata_id_o_reg[13]_7 (if_stage_i_n_490),
        .\instr_rdata_id_o_reg[13]_8 (if_stage_i_n_492),
        .\instr_rdata_id_o_reg[13]_9 (if_stage_i_n_493),
        .\instr_rdata_id_o_reg[14] (regfile_wdata),
        .\instr_rdata_id_o_reg[15]_rep (if_stage_i_n_575),
        .\instr_rdata_id_o_reg[15]_rep__0 (if_stage_i_n_319),
        .\instr_rdata_id_o_reg[16]_rep (if_stage_i_n_574),
        .\instr_rdata_id_o_reg[16]_rep__0 (if_stage_i_n_65),
        .\instr_rdata_id_o_reg[21]_rep (if_stage_i_n_323),
        .\instr_rdata_id_o_reg[21]_rep__0 (if_stage_i_n_251),
        .\instr_rdata_id_o_reg[21]_rep__0_0 (if_stage_i_n_253),
        .\instr_rdata_id_o_reg[21]_rep__1 (if_stage_i_n_318),
        .\instr_rdata_id_o_reg[23] (if_stage_i_n_249),
        .\instr_rdata_id_o_reg[23]_0 (if_stage_i_n_45),
        .\instr_rdata_id_o_reg[24] (instr_rdata_id),
        .\instr_rdata_id_o_reg[29] (if_stage_i_n_100),
        .\instr_rdata_id_o_reg[31] (if_stage_i_n_218),
        .\instr_rdata_id_o_reg[31]_0 (if_stage_i_n_102),
        .\instr_rdata_id_o_reg[8] (if_stage_i_n_99),
        .\instr_rdata_id_o_reg[8]_0 (if_stage_i_n_98),
        .instr_req_int(instr_req_int),
        .instr_valid_id(instr_valid_id),
        .instr_valid_id_o_reg(id_stage_i_n_182),
        .instr_valid_id_o_reg_0(if_stage_i_n_216),
        .instr_valid_id_o_reg_1(if_stage_i_n_208),
        .instr_valid_id_o_reg_10(if_stage_i_n_230),
        .instr_valid_id_o_reg_11(if_stage_i_n_231),
        .instr_valid_id_o_reg_12(if_stage_i_n_232),
        .instr_valid_id_o_reg_13(if_stage_i_n_233),
        .instr_valid_id_o_reg_14(if_stage_i_n_236),
        .instr_valid_id_o_reg_15(if_stage_i_n_237),
        .instr_valid_id_o_reg_16(if_stage_i_n_238),
        .instr_valid_id_o_reg_17(if_stage_i_n_239),
        .instr_valid_id_o_reg_18(if_stage_i_n_240),
        .instr_valid_id_o_reg_19(if_stage_i_n_241),
        .instr_valid_id_o_reg_2(if_stage_i_n_210),
        .instr_valid_id_o_reg_20(if_stage_i_n_242),
        .instr_valid_id_o_reg_21(if_stage_i_n_243),
        .instr_valid_id_o_reg_22(if_stage_i_n_244),
        .instr_valid_id_o_reg_23(if_stage_i_n_245),
        .instr_valid_id_o_reg_24(if_stage_i_n_246),
        .instr_valid_id_o_reg_25(if_stage_i_n_247),
        .instr_valid_id_o_reg_26(if_stage_i_n_228),
        .instr_valid_id_o_reg_27(if_stage_i_n_248),
        .instr_valid_id_o_reg_28(if_stage_i_n_222),
        .instr_valid_id_o_reg_29(if_stage_i_n_229),
        .instr_valid_id_o_reg_3(if_stage_i_n_219),
        .instr_valid_id_o_reg_30(if_stage_i_n_221),
        .instr_valid_id_o_reg_31(if_stage_i_n_224),
        .instr_valid_id_o_reg_32(if_stage_i_n_234),
        .instr_valid_id_o_reg_33(if_stage_i_n_235),
        .instr_valid_id_o_reg_4(if_stage_i_n_320),
        .instr_valid_id_o_reg_5(if_stage_i_n_220),
        .instr_valid_id_o_reg_6(if_stage_i_n_225),
        .instr_valid_id_o_reg_7(if_stage_i_n_223),
        .instr_valid_id_o_reg_8(if_stage_i_n_226),
        .instr_valid_id_o_reg_9(if_stage_i_n_227),
        .irq_nm_i(irq_nm_i),
        .irq_pending(irq_pending),
        .lsu_load_err(lsu_load_err),
        .lsu_store_err(lsu_store_err),
        .\mac_res_q_reg[11] (alu_adder_result_ex_o[9:6]),
        .\mac_res_q_reg[15] (alu_adder_result_ex_o[13:10]),
        .\mac_res_q_reg[19] (alu_adder_result_ex_o[17:14]),
        .\mac_res_q_reg[23] (alu_adder_result_ex_o[21:18]),
        .\mac_res_q_reg[27] (alu_adder_result_ex_o[25:22]),
        .\mac_res_q_reg[30] (alu_adder_result_ex_o[29:26]),
        .\mac_res_q_reg[7] (alu_adder_result_ex_o[5:2]),
        .mac_res_signed(id_stage_i_n_180),
        .mac_res_signed_0(id_stage_i_n_181),
        .\mcause_q_reg[2] (id_stage_i_n_216),
        .\mcause_q_reg[5] (id_stage_i_n_10),
        .\mcause_q_reg[5]_0 (exc_cause[5]),
        .\mcause_q_reg[5]_1 ({id_stage_i_n_287,id_stage_i_n_288,id_stage_i_n_289,id_stage_i_n_290,id_stage_i_n_291,id_stage_i_n_292}),
        .\mepc_q_reg[18] (id_stage_i_n_14),
        .\mepc_q_reg[31] ({id_stage_i_n_256,id_stage_i_n_257,id_stage_i_n_258,id_stage_i_n_259,id_stage_i_n_260,id_stage_i_n_261,id_stage_i_n_262,id_stage_i_n_263,id_stage_i_n_264,id_stage_i_n_265,id_stage_i_n_266,id_stage_i_n_267,id_stage_i_n_268,id_stage_i_n_269,id_stage_i_n_270,id_stage_i_n_271,id_stage_i_n_272,id_stage_i_n_273,id_stage_i_n_274,id_stage_i_n_275,id_stage_i_n_276,id_stage_i_n_277,id_stage_i_n_278,id_stage_i_n_279,id_stage_i_n_280,id_stage_i_n_281,id_stage_i_n_282,id_stage_i_n_283,id_stage_i_n_284,id_stage_i_n_285,id_stage_i_n_286}),
        .\mepc_q_reg[31]_0 (id_stage_i_n_332),
        .\mepc_q_reg[31]_1 (csr_mepc),
        .\mie_q_reg[irq_external] (cs_registers_i_n_67),
        .\mie_q_reg[irq_fast][14] (cs_registers_i_n_79),
        .\mie_q_reg[irq_fast][14]_0 (cs_registers_i_n_78),
        .mstack_cause_d(mstack_cause_d),
        .\mstack_cause_q_reg[5] (mstack_cause_q),
        .\mstack_epc_q_reg[31] (mstack_epc_q),
        .\mstack_q_reg[mpie] (cs_registers_i_n_508),
        .\mstack_q_reg[mpp][0] (id_stage_i_n_252),
        .\mstack_q_reg[mpp][0]_0 (cs_registers_i_n_33),
        .\mstack_q_reg[mpp][1] (id_stage_i_n_254),
        .\mstack_q_reg[mpp][1]_0 (cs_registers_i_n_32),
        .mstatus_d2_out(mstatus_d2_out),
        .\mstatus_d[mie] (\mstatus_d[mie] ),
        .\mstatus_d[mpie] (\mstatus_d[mpie] ),
        .\mstatus_q_reg[mpp][0] (id_stage_i_n_331),
        .\mstatus_q_reg[mpp][0]_0 (id_stage_i_n_334),
        .\mstatus_q_reg[mpp][1] (id_stage_i_n_333),
        .\mtval_q_reg[18] (id_stage_i_n_218),
        .\mtval_q_reg[18]_0 (id_stage_i_n_323),
        .\mtval_q_reg[31] ({id_stage_i_n_294,id_stage_i_n_295,id_stage_i_n_296,id_stage_i_n_297,id_stage_i_n_298,id_stage_i_n_299,id_stage_i_n_300,id_stage_i_n_301,id_stage_i_n_302,id_stage_i_n_303,id_stage_i_n_304,id_stage_i_n_305,id_stage_i_n_306,id_stage_i_n_307,id_stage_i_n_308,id_stage_i_n_309,id_stage_i_n_310,id_stage_i_n_311,id_stage_i_n_312,id_stage_i_n_313,id_stage_i_n_314,id_stage_i_n_315,id_stage_i_n_316,id_stage_i_n_317,id_stage_i_n_318,id_stage_i_n_319,id_stage_i_n_320,id_stage_i_n_321,id_stage_i_n_322}),
        .\mtvec_q_reg[31] (id_stage_i_n_9),
        .\mtvec_q_reg[31]_0 (pc_mux_id),
        .\mtvec_q_reg[31]_1 (id_stage_i_n_255),
        .\mtvec_q_reg[31]_2 (csr_mtvec),
        .mult_state_q(\gen_multdiv_fast.multdiv_i/mult_state_q ),
        .multdiv_operand_a_ex(multdiv_operand_a_ex),
        .multdiv_operand_b_ex({multdiv_operand_b_ex[31:26],multdiv_operand_b_ex[24:4],multdiv_operand_b_ex[2:0]}),
        .nmi_mode_q(\controller_i/nmi_mode_q ),
        .nmi_mode_q_reg(exc_cause[4]),
        .offset_in_init_q(offset_in_init_q),
        .offset_in_init_q_reg(if_stage_i_n_4),
        .p_0_in(p_0_in),
        .p_14_in(p_14_in),
        .p_16_in(p_16_in),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .p_22_in(p_22_in),
        .p_2_in(p_2_in),
        .p_6_in({p_6_in[12:11],p_6_in[7]}),
        .\pc_id_o_reg[3] (if_stage_i_n_321),
        .pc_set(pc_set),
        .\priv_lvl_q_reg[1] (cs_registers_i_n_83),
        .\priv_lvl_q_reg[1]_0 (cs_registers_i_n_63),
        .\priv_lvl_q_reg[1]_1 (priv_mode_id),
        .\rf_reg_tmp_reg[26][3] (id_stage_i_n_115),
        .\rf_reg_tmp_reg[27][25] (id_stage_i_n_116),
        .\rf_reg_tmp_reg[28][29] (id_stage_i_n_117),
        .store_err_q(\controller_i/store_err_q ),
        .store_err_q_reg(cs_registers_i_n_75),
        .stored_addr_en07_out(\prefetch_buffer_i/stored_addr_en07_out ),
        .we_a_dec({\registers_i/we_a_dec [31:8],\registers_i/we_a_dec [6:3],\registers_i/we_a_dec [1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_if_stage if_stage_i
       (.CO(if_stage_i_n_173),
        .D(\mstatus_d[mpp] ),
        .E(id_stage_i_n_50),
        .\FSM_sequential_CS_reg[1] (\FSM_sequential_CS_reg[1] ),
        .\FSM_sequential_CS_reg[1]_0 (\FSM_sequential_CS_reg[1]_0 ),
        .\FSM_sequential_CS_reg[2] (\FSM_sequential_CS_reg[2]_0 ),
        .O({alu_adder_result_ex_o[1:0],alu_adder_result_ex}),
        .Q(pc_if),
        .S({id_stage_i_n_211,id_stage_i_n_212,id_stage_i_n_213}),
        .accum0__1(\gen_multdiv_fast.multdiv_i/accum0__1 ),
        .adder_in_a(adder_in_a),
        .\addr_last_q_reg[11] (if_stage_i_n_67),
        .\addr_last_q_reg[11]_0 ({if_stage_i_n_554,if_stage_i_n_555,if_stage_i_n_556,if_stage_i_n_557}),
        .\addr_last_q_reg[15] ({if_stage_i_n_558,if_stage_i_n_559,if_stage_i_n_560,if_stage_i_n_561}),
        .\addr_last_q_reg[19] (if_stage_i_n_68),
        .\addr_last_q_reg[19]_0 ({if_stage_i_n_562,if_stage_i_n_563,if_stage_i_n_564,if_stage_i_n_565}),
        .\addr_last_q_reg[23] (if_stage_i_n_323),
        .\addr_last_q_reg[23]_0 ({if_stage_i_n_566,if_stage_i_n_567,if_stage_i_n_568,if_stage_i_n_569}),
        .\addr_last_q_reg[27] ({if_stage_i_n_570,if_stage_i_n_571,if_stage_i_n_572,if_stage_i_n_573}),
        .\addr_last_q_reg[31] ({if_stage_i_n_537,if_stage_i_n_538,if_stage_i_n_539,if_stage_i_n_540}),
        .\addr_last_q_reg[31]_0 (lsu_addr_last),
        .\addr_last_q_reg[3] (if_stage_i_n_42),
        .\addr_last_q_reg[3]_0 (if_stage_i_n_318),
        .\addr_last_q_reg[3]_1 ({if_stage_i_n_546,if_stage_i_n_547,if_stage_i_n_548,if_stage_i_n_549}),
        .\addr_last_q_reg[7] ({if_stage_i_n_550,if_stage_i_n_551,if_stage_i_n_552,if_stage_i_n_553}),
        .alu_is_equal_result(alu_is_equal_result),
        .axi_aresetn(axi_aresetn),
        .axi_aresetn_0(\mhpmcounter_q_reg[2][62] ),
        .axi_aresetn_1(cs_registers_i_n_24),
        .axi_aresetn_2(ex_block_i_n_2),
        .axi_aresetn_3(id_stage_i_n_117),
        .axi_aresetn_4(id_stage_i_n_116),
        .branch_set_q(branch_set_q),
        .branch_set_q_reg(if_stage_i_n_211),
        .clk(clk),
        .core_instr_bus_r_opc(core_instr_bus_r_opc),
        .core_instr_bus_r_valid(core_instr_bus_r_valid),
        .csr_mstatus_mie(csr_mstatus_mie),
        .csr_mstatus_tw(csr_mstatus_tw),
        .csr_restore_mret_id(csr_restore_mret_id),
        .\ctrl_fsm_cs_reg[0] (if_stage_i_n_218),
        .\ctrl_fsm_cs_reg[0]_0 (if_stage_i_n_251),
        .\ctrl_fsm_cs_reg[0]_1 (id_stage_i_n_18),
        .\ctrl_fsm_cs_reg[0]_2 (id_stage_i_n_293),
        .\ctrl_fsm_cs_reg[0]_3 (id_stage_i_n_323),
        .\ctrl_fsm_cs_reg[1] (if_stage_i_n_40),
        .\ctrl_fsm_cs_reg[1]_0 (if_stage_i_n_217),
        .\ctrl_fsm_cs_reg[1]_1 (\controller_i/ctrl_fsm_cs ),
        .\ctrl_fsm_cs_reg[1]_2 (id_stage_i_n_14),
        .\ctrl_fsm_cs_reg[2] (id_stage_i_n_51),
        .\ctrl_fsm_cs_reg[2]_0 (id_stage_i_n_218),
        .\ctrl_fsm_cs_reg[2]_1 (id_stage_i_n_332),
        .\ctrl_fsm_cs_reg[3] (if_stage_i_n_41),
        .\ctrl_fsm_cs_reg[3]_0 (id_stage_i_n_219),
        .data_axi_wstrb({data_axi_wstrb[3:2],data_axi_wstrb[0]}),
        .data_req_ex(data_req_ex),
        .data_sign_ext_ex(data_sign_ext_ex),
        .data_type_ex(data_type_ex),
        .data_we_q_reg(data_we_q_reg),
        .dcsr_d6_out(dcsr_d6_out),
        .\dcsr_q_reg[cause][2] (\dcsr_q_reg[cause] ),
        .\dcsr_q_reg[prv][0] (if_stage_i_n_105),
        .\dcsr_q_reg[prv][0]_0 (cs_registers_i_n_381),
        .\dcsr_q_reg[step] (id_stage_i_n_214),
        .\dcsr_q_reg[stepie] (\dcsr_q_reg[stepie] ),
        .debug_ebreakm(debug_ebreakm),
        .debug_ebreaku(debug_ebreaku),
        .debug_mode(debug_mode),
        .debug_mode_q_reg(id_stage_i_n_13),
        .debug_mode_q_reg_0(id_stage_i_n_10),
        .debug_mode_q_reg_1(cs_registers_i_n_68),
        .debug_req_i(debug_req_i),
        .debug_single_step(debug_single_step),
        .\depc_q_reg[13] (cs_registers_i_n_241),
        .\depc_q_reg[30] ({csr_depc[30:29],csr_depc[26],csr_depc[24],csr_depc[20],csr_depc[18],csr_depc[15:14],csr_depc[12],csr_depc[10:7],csr_depc[5],csr_depc[3]}),
        .\depc_q_reg[31] (if_stage_i_n_522),
        .\depc_q_reg[31]_0 (if_stage_i_n_523),
        .\depc_q_reg[6] (if_stage_i_n_518),
        .\depc_q_reg[6]_0 (cs_registers_i_n_240),
        .\depc_q_reg[7] (cs_registers_i_n_251),
        .\depc_q_reg[8] (if_stage_i_n_219),
        .\depc_q_reg[8]_0 (if_stage_i_n_485),
        .div_en_ex(div_en_ex),
        .div_sign_b__0(\gen_multdiv_fast.multdiv_i/div_sign_b__0 ),
        .\dscratch0_q_reg[0] (if_stage_i_n_327),
        .\dscratch0_q_reg[10] (if_stage_i_n_493),
        .\dscratch0_q_reg[14] (if_stage_i_n_496),
        .\dscratch0_q_reg[16] (if_stage_i_n_498),
        .\dscratch0_q_reg[18] (\dscratch0_q_reg[18] ),
        .\dscratch0_q_reg[18]_0 (\dscratch0_q_reg[18]_0 ),
        .\dscratch0_q_reg[18]_1 (if_stage_i_n_319),
        .\dscratch0_q_reg[18]_2 (if_stage_i_n_500),
        .\dscratch0_q_reg[19] (if_stage_i_n_501),
        .\dscratch0_q_reg[1] (if_stage_i_n_65),
        .\dscratch0_q_reg[1]_0 (if_stage_i_n_392),
        .\dscratch0_q_reg[1]_1 (cs_registers_i_n_250),
        .\dscratch0_q_reg[20] (if_stage_i_n_502),
        .\dscratch0_q_reg[22] (if_stage_i_n_504),
        .\dscratch0_q_reg[23] (if_stage_i_n_505),
        .\dscratch0_q_reg[24] (if_stage_i_n_506),
        .\dscratch0_q_reg[25] (if_stage_i_n_507),
        .\dscratch0_q_reg[26] (if_stage_i_n_508),
        .\dscratch0_q_reg[27] (if_stage_i_n_509),
        .\dscratch0_q_reg[28] (if_stage_i_n_510),
        .\dscratch0_q_reg[29] (if_stage_i_n_511),
        .\dscratch0_q_reg[2] (if_stage_i_n_325),
        .\dscratch0_q_reg[30] (alu_operand_a_ex),
        .\dscratch0_q_reg[30]_0 (if_stage_i_n_512),
        .\dscratch0_q_reg[30]_1 ({dscratch0_q[30:14],dscratch0_q[12:7],dscratch0_q[5],dscratch0_q[3],dscratch0_q[0]}),
        .\dscratch0_q_reg[31] (if_stage_i_n_48),
        .\dscratch0_q_reg[31]_0 (pc_id),
        .\dscratch0_q_reg[31]_1 (if_stage_i_n_513),
        .\dscratch0_q_reg[31]_2 (if_stage_i_n_524),
        .\dscratch0_q_reg[31]_3 (cs_registers_i_n_238),
        .\dscratch0_q_reg[3] (if_stage_i_n_487),
        .\dscratch0_q_reg[4] (if_stage_i_n_488),
        .\dscratch0_q_reg[4]_0 (cs_registers_i_n_237),
        .\dscratch0_q_reg[5] (if_stage_i_n_489),
        .\dscratch0_q_reg[6] (if_stage_i_n_490),
        .\dscratch0_q_reg[8] (if_stage_i_n_484),
        .\dscratch0_q_reg[9] (if_stage_i_n_492),
        .\dscratch1_q_reg[1] (cs_registers_i_n_239),
        .\dscratch1_q_reg[2] (cs_registers_i_n_252),
        .\dscratch1_q_reg[30] ({dscratch1_q[30:29],dscratch1_q[26],dscratch1_q[24],dscratch1_q[20],dscratch1_q[18],dscratch1_q[15:14],dscratch1_q[12],dscratch1_q[10:7],dscratch1_q[5],dscratch1_q[3],dscratch1_q[0]}),
        .\dscratch1_q_reg[31] (if_stage_i_n_49),
        .\dscratch1_q_reg[31]_0 (if_stage_i_n_525),
        .exc_req_q_reg(if_stage_i_n_44),
        .exc_req_q_reg_0(if_stage_i_n_45),
        .exc_req_q_reg_1(if_stage_i_n_100),
        .exc_req_q_reg_2(if_stage_i_n_101),
        .exc_req_q_reg_3(if_stage_i_n_249),
        .exc_req_q_reg_4(if_stage_i_n_250),
        .exc_req_q_reg_5(if_stage_i_n_253),
        .fetch_addr_n(fetch_addr_n),
        .\fetch_addr_q_reg[31] (fetch_addr_d),
        .handle_misaligned_q(handle_misaligned_q),
        .handle_misaligned_q_reg(if_stage_i_n_167),
        .id_in_ready(id_in_ready),
        .id_wb_fsm_cs(id_wb_fsm_cs),
        .id_wb_fsm_cs_reg(if_stage_i_n_174),
        .illegal_insn_q(\controller_i/illegal_insn_q ),
        .illegal_insn_q_reg(if_stage_i_n_102),
        .illegal_insn_q_reg_0(if_stage_i_n_216),
        .\instr_addr_q_reg[31] ({id_stage_i_n_184,id_stage_i_n_185,id_stage_i_n_186,id_stage_i_n_187,id_stage_i_n_188,id_stage_i_n_189,id_stage_i_n_190,id_stage_i_n_191,id_stage_i_n_192,id_stage_i_n_193,id_stage_i_n_194,id_stage_i_n_195,id_stage_i_n_196,id_stage_i_n_197,id_stage_i_n_198,id_stage_i_n_199,id_stage_i_n_200,id_stage_i_n_201,id_stage_i_n_202,id_stage_i_n_203,id_stage_i_n_204,id_stage_i_n_205,id_stage_i_n_206,id_stage_i_n_207,id_stage_i_n_208,id_stage_i_n_209,id_stage_i_n_210}),
        .instr_axi_araddr(instr_axi_araddr),
        .instr_axi_arready(instr_axi_arready),
        .instr_axi_rdata(instr_axi_rdata),
        .instr_is_compressed_int(instr_is_compressed_int),
        .instr_multicycle_done_q(instr_multicycle_done_q),
        .instr_multicycle_done_q_reg(if_stage_i_n_175),
        .\instr_rdata_id_o_reg[13]_0 (\instr_rdata_id_o_reg[13] ),
        .\instr_rdata_id_o_reg[15]_rep__0_0 (if_stage_i_n_4),
        .\instr_rdata_id_o_reg[23]_0 (id_stage_i_n_181),
        .\instr_rdata_id_o_reg[24]_0 (id_stage_i_n_180),
        .\instr_rdata_id_o_reg[27]_0 (if_stage_i_n_0),
        .instr_req_int(instr_req_int),
        .instr_valid_id(instr_valid_id),
        .instr_valid_id_o_reg_0(if_stage_i_n_208),
        .instr_valid_id_o_reg_1(if_stage_i_n_209),
        .instr_valid_id_o_reg_2(id_stage_i_n_182),
        .irq_external_i(irq_external_i),
        .irq_fast_i(irq_fast_i),
        .irq_software_i(irq_software_i),
        .irq_timer_i(irq_timer_i),
        .load_err_q_reg(id_stage_i_n_215),
        .\ls_fsm_cs_reg[0] (\ls_fsm_cs_reg[0] ),
        .\ls_fsm_cs_reg[0]_0 (load_store_unit_i_n_45),
        .\ls_fsm_cs_reg[1] (load_store_unit_i_n_42),
        .\ls_fsm_cs_reg[2] (load_store_unit_i_n_4),
        .lsu_addr_incr_req(lsu_addr_incr_req),
        .lsu_err_q_reg(load_store_unit_i_n_40),
        .lsu_load_err(lsu_load_err),
        .\mac_res_q_reg[27] (alu_adder_result_ex_o[25:2]),
        .\mac_res_q_reg[30] (alu_adder_result_ex_o[29:26]),
        .\mac_res_q_reg[31] (\gen_multdiv_fast.multdiv_i/p_1_in0_in ),
        .\mac_res_q_reg[32] (if_stage_i_n_66),
        .\mac_res_q_reg[33] (if_stage_i_n_541),
        .\mac_res_q_reg[33]_0 (ex_block_i_n_104),
        .mac_res_signed({instr_rdata_id,\data_type_q_reg[1] }),
        .mac_res_signed_0(if_stage_i_n_545),
        .mac_res_signed_1(if_stage_i_n_574),
        .mac_res_signed_2(if_stage_i_n_575),
        .mac_res_signed_3(ex_block_i_n_71),
        .\mcause_q_reg[3] (if_stage_i_n_322),
        .\mcause_q_reg[3]_0 (mcause_q),
        .\mcause_q_reg[5] (if_stage_i_n_531),
        .\mcountinhibit_q_reg[0] (if_stage_i_n_46),
        .\mcountinhibit_q_reg[0]_0 (if_stage_i_n_326),
        .\mcountinhibit_q_reg[0]_1 (cs_registers_i_n_30),
        .\mcountinhibit_q_reg[2] (if_stage_i_n_324),
        .\mcountinhibit_q_reg[2]_0 (cs_registers_i_n_28),
        .\md_state_q_reg[2] (\gen_multdiv_fast.multdiv_i/md_state_q ),
        .\mepc_q_reg[1] (id_stage_i_n_6),
        .\mepc_q_reg[30] ({csr_mepc[30:29],csr_mepc[26],csr_mepc[24],csr_mepc[20],csr_mepc[18],csr_mepc[15:12],csr_mepc[10:7],csr_mepc[5],csr_mepc[3:2]}),
        .\mepc_q_reg[31] (if_stage_i_n_51),
        .\mepc_q_reg[31]_0 (if_stage_i_n_527),
        .\mhpmcounter_q_reg[0][0] (if_stage_i_n_458),
        .\mhpmcounter_q_reg[0][0]_0 ({cs_registers_i_n_382,cs_registers_i_n_383,cs_registers_i_n_384,cs_registers_i_n_385}),
        .\mhpmcounter_q_reg[0][12] ({cs_registers_i_n_390,cs_registers_i_n_391,cs_registers_i_n_392,cs_registers_i_n_393}),
        .\mhpmcounter_q_reg[0][16] ({cs_registers_i_n_394,cs_registers_i_n_395,cs_registers_i_n_396,cs_registers_i_n_397}),
        .\mhpmcounter_q_reg[0][20] ({cs_registers_i_n_398,cs_registers_i_n_399,cs_registers_i_n_400,cs_registers_i_n_401}),
        .\mhpmcounter_q_reg[0][24] ({cs_registers_i_n_402,cs_registers_i_n_403,cs_registers_i_n_404,cs_registers_i_n_405}),
        .\mhpmcounter_q_reg[0][28] ({cs_registers_i_n_406,cs_registers_i_n_407,cs_registers_i_n_408,cs_registers_i_n_409}),
        .\mhpmcounter_q_reg[0][32] (if_stage_i_n_514),
        .\mhpmcounter_q_reg[0][32]_0 ({cs_registers_i_n_410,cs_registers_i_n_411,cs_registers_i_n_412,cs_registers_i_n_413}),
        .\mhpmcounter_q_reg[0][36] ({cs_registers_i_n_414,cs_registers_i_n_415,cs_registers_i_n_416,cs_registers_i_n_417}),
        .\mhpmcounter_q_reg[0][40] ({cs_registers_i_n_418,cs_registers_i_n_419,cs_registers_i_n_420,cs_registers_i_n_421}),
        .\mhpmcounter_q_reg[0][44] ({cs_registers_i_n_422,cs_registers_i_n_423,cs_registers_i_n_424,cs_registers_i_n_425}),
        .\mhpmcounter_q_reg[0][48] ({cs_registers_i_n_426,cs_registers_i_n_427,cs_registers_i_n_428,cs_registers_i_n_429}),
        .\mhpmcounter_q_reg[0][52] ({cs_registers_i_n_430,cs_registers_i_n_431,cs_registers_i_n_432,cs_registers_i_n_433}),
        .\mhpmcounter_q_reg[0][56] ({cs_registers_i_n_434,cs_registers_i_n_435,cs_registers_i_n_436,cs_registers_i_n_437}),
        .\mhpmcounter_q_reg[0][60] ({cs_registers_i_n_438,cs_registers_i_n_439,cs_registers_i_n_440,cs_registers_i_n_441}),
        .\mhpmcounter_q_reg[0][63] (\mhpmcounter_d[0]_38 ),
        .\mhpmcounter_q_reg[0][63]_0 ({\mhpmcounter_q_reg[0]_35 [63:38],\mhpmcounter_q_reg[0]_35 [36:0]}),
        .\mhpmcounter_q_reg[0][63]_1 ({cs_registers_i_n_442,cs_registers_i_n_443,cs_registers_i_n_444}),
        .\mhpmcounter_q_reg[0][8] ({cs_registers_i_n_386,cs_registers_i_n_387,cs_registers_i_n_388,cs_registers_i_n_389}),
        .\mhpmcounter_q_reg[2][0] ({cs_registers_i_n_445,cs_registers_i_n_446,cs_registers_i_n_447,cs_registers_i_n_448}),
        .\mhpmcounter_q_reg[2][12] ({cs_registers_i_n_453,cs_registers_i_n_454,cs_registers_i_n_455,cs_registers_i_n_456}),
        .\mhpmcounter_q_reg[2][16] ({cs_registers_i_n_457,cs_registers_i_n_458,cs_registers_i_n_459,cs_registers_i_n_460}),
        .\mhpmcounter_q_reg[2][20] ({cs_registers_i_n_461,cs_registers_i_n_462,cs_registers_i_n_463,cs_registers_i_n_464}),
        .\mhpmcounter_q_reg[2][24] ({cs_registers_i_n_465,cs_registers_i_n_466,cs_registers_i_n_467,cs_registers_i_n_468}),
        .\mhpmcounter_q_reg[2][28] ({cs_registers_i_n_469,cs_registers_i_n_470,cs_registers_i_n_471,cs_registers_i_n_472}),
        .\mhpmcounter_q_reg[2][32] ({if_stage_i_n_103,if_stage_i_n_104}),
        .\mhpmcounter_q_reg[2][32]_0 ({cs_registers_i_n_473,cs_registers_i_n_474,cs_registers_i_n_475,cs_registers_i_n_476}),
        .\mhpmcounter_q_reg[2][36] ({cs_registers_i_n_477,cs_registers_i_n_478,cs_registers_i_n_479,cs_registers_i_n_480}),
        .\mhpmcounter_q_reg[2][37] (cs_registers_i_n_253),
        .\mhpmcounter_q_reg[2][40] ({cs_registers_i_n_481,cs_registers_i_n_482,cs_registers_i_n_483,cs_registers_i_n_484}),
        .\mhpmcounter_q_reg[2][44] ({cs_registers_i_n_485,cs_registers_i_n_486,cs_registers_i_n_487,cs_registers_i_n_488}),
        .\mhpmcounter_q_reg[2][48] ({cs_registers_i_n_489,cs_registers_i_n_490,cs_registers_i_n_491,cs_registers_i_n_492}),
        .\mhpmcounter_q_reg[2][52] ({cs_registers_i_n_493,cs_registers_i_n_494,cs_registers_i_n_495,cs_registers_i_n_496}),
        .\mhpmcounter_q_reg[2][56] ({cs_registers_i_n_497,cs_registers_i_n_498,cs_registers_i_n_499,cs_registers_i_n_500}),
        .\mhpmcounter_q_reg[2][60] ({cs_registers_i_n_501,cs_registers_i_n_502,cs_registers_i_n_503,cs_registers_i_n_504}),
        .\mhpmcounter_q_reg[2][63] (if_stage_i_n_47),
        .\mhpmcounter_q_reg[2][63]_0 (\mhpmcounter_d[2]_37 ),
        .\mhpmcounter_q_reg[2][63]_1 ({\mhpmcounter_q_reg[2]_36 [63:38],\mhpmcounter_q_reg[2]_36 [36:0]}),
        .\mhpmcounter_q_reg[2][63]_2 ({cs_registers_i_n_505,cs_registers_i_n_506,cs_registers_i_n_507}),
        .\mhpmcounter_q_reg[2][8] ({cs_registers_i_n_449,cs_registers_i_n_450,cs_registers_i_n_451,cs_registers_i_n_452}),
        .\mie_q_reg[irq_fast][5] (cs_registers_i_n_132),
        .\mie_q_reg[irq_software] (if_stage_i_n_486),
        .\mie_q_reg[irq_software]_0 (mie_d4_out),
        .\mscratch_q_reg[0] (cs_registers_i_n_84),
        .\mscratch_q_reg[21] (cs_registers_i_n_131),
        .\mscratch_q_reg[30] ({mscratch_q[30:7],mscratch_q[5],mscratch_q[3:2]}),
        .\mscratch_q_reg[31] (if_stage_i_n_50),
        .\mscratch_q_reg[31]_0 (if_stage_i_n_528),
        .mstack_cause_d(mstack_cause_d),
        .mstatus_d2_out(mstatus_d2_out),
        .\mstatus_q_reg[mprv] (if_stage_i_n_534),
        .\mstatus_q_reg[tw] (if_stage_i_n_533),
        .\mtval_q_reg[10] (if_stage_i_n_227),
        .\mtval_q_reg[11] (if_stage_i_n_228),
        .\mtval_q_reg[11]_0 (cs_registers_i_n_249),
        .\mtval_q_reg[12] (if_stage_i_n_229),
        .\mtval_q_reg[13] (if_stage_i_n_230),
        .\mtval_q_reg[14] (if_stage_i_n_231),
        .\mtval_q_reg[15] (if_stage_i_n_232),
        .\mtval_q_reg[16] (if_stage_i_n_233),
        .\mtval_q_reg[16]_0 (cs_registers_i_n_242),
        .\mtval_q_reg[17] (if_stage_i_n_234),
        .\mtval_q_reg[17]_0 (cs_registers_i_n_133),
        .\mtval_q_reg[18] (if_stage_i_n_235),
        .\mtval_q_reg[19] (if_stage_i_n_236),
        .\mtval_q_reg[19]_0 (cs_registers_i_n_243),
        .\mtval_q_reg[20] (if_stage_i_n_237),
        .\mtval_q_reg[21] (if_stage_i_n_238),
        .\mtval_q_reg[21]_0 (cs_registers_i_n_236),
        .\mtval_q_reg[22] (if_stage_i_n_239),
        .\mtval_q_reg[22]_0 (cs_registers_i_n_244),
        .\mtval_q_reg[23] (if_stage_i_n_240),
        .\mtval_q_reg[23]_0 (cs_registers_i_n_245),
        .\mtval_q_reg[24] (if_stage_i_n_241),
        .\mtval_q_reg[25] (if_stage_i_n_242),
        .\mtval_q_reg[25]_0 (cs_registers_i_n_246),
        .\mtval_q_reg[26] (if_stage_i_n_243),
        .\mtval_q_reg[27] (if_stage_i_n_244),
        .\mtval_q_reg[27]_0 (cs_registers_i_n_247),
        .\mtval_q_reg[28] (if_stage_i_n_245),
        .\mtval_q_reg[28]_0 (cs_registers_i_n_248),
        .\mtval_q_reg[29] (if_stage_i_n_246),
        .\mtval_q_reg[2] (if_stage_i_n_220),
        .\mtval_q_reg[30] (if_stage_i_n_247),
        .\mtval_q_reg[30]_0 ({mtval_q[30:29],mtval_q[26],mtval_q[24],mtval_q[20],mtval_q[18],mtval_q[15:12],mtval_q[10:7],mtval_q[5],mtval_q[3:2]}),
        .\mtval_q_reg[31] (if_stage_i_n_248),
        .\mtval_q_reg[31]_0 (if_stage_i_n_519),
        .\mtval_q_reg[31]_1 (if_stage_i_n_530),
        .\mtval_q_reg[3] (if_stage_i_n_221),
        .\mtval_q_reg[3]_0 (if_stage_i_n_320),
        .\mtval_q_reg[3]_1 (if_stage_i_n_321),
        .\mtval_q_reg[4] (if_stage_i_n_222),
        .\mtval_q_reg[5] ({if_stage_i_n_515,if_stage_i_n_516,if_stage_i_n_517}),
        .\mtval_q_reg[6] (if_stage_i_n_223),
        .\mtval_q_reg[6]_0 (cs_registers_i_n_380),
        .\mtval_q_reg[7] (if_stage_i_n_224),
        .\mtval_q_reg[8] (if_stage_i_n_225),
        .\mtval_q_reg[9] (if_stage_i_n_226),
        .\mtvec_q_reg[31] (if_stage_i_n_210),
        .\mtvec_q_reg[31]_0 (if_stage_i_n_212),
        .\mtvec_q_reg[31]_1 (if_stage_i_n_213),
        .\mtvec_q_reg[31]_2 ({if_stage_i_n_459,if_stage_i_n_460,if_stage_i_n_461,if_stage_i_n_462,if_stage_i_n_463,if_stage_i_n_464,if_stage_i_n_465,if_stage_i_n_466,if_stage_i_n_467,if_stage_i_n_468,if_stage_i_n_469,if_stage_i_n_470,if_stage_i_n_471,if_stage_i_n_472,if_stage_i_n_473,if_stage_i_n_474,if_stage_i_n_475,if_stage_i_n_476,if_stage_i_n_477,if_stage_i_n_478,if_stage_i_n_479,if_stage_i_n_480,if_stage_i_n_481,if_stage_i_n_482}),
        .\mtvec_q_reg[31]_3 ({csr_mtvec[31:22],csr_mtvec[20:18],csr_mtvec[16:8]}),
        .\mtvec_q_reg[8] (if_stage_i_n_483),
        .mult_en_ex(mult_en_ex),
        .mult_state_q(\gen_multdiv_fast.multdiv_i/mult_state_q ),
        .\mult_state_q_reg[0] (if_stage_i_n_535),
        .\mult_state_q_reg[1] (if_stage_i_n_536),
        .multdiv_alu_operand_a(multdiv_alu_operand_a),
        .multdiv_alu_operand_b(multdiv_alu_operand_b),
        .multdiv_operand_a_ex(multdiv_operand_a_ex),
        .multdiv_operand_b_ex({multdiv_operand_b_ex[31:26],multdiv_operand_b_ex[24:4],multdiv_operand_b_ex[2:0]}),
        .multdiv_result(multdiv_result),
        .multdiv_valid(multdiv_valid),
        .offset_in_init_q(offset_in_init_q),
        .offset_in_init_q_reg_0(id_stage_i_n_5),
        .p_0_in(p_0_in),
        .p_0_in2_out(\gen_multdiv_fast.multdiv_i/p_0_in2_out ),
        .p_14_in(p_14_in),
        .p_16_in(p_16_in),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .p_22_in(p_22_in),
        .p_2_in(p_2_in),
        .p_5_in({p_5_in[30:16],p_5_in[11],p_5_in[7],p_5_in[3]}),
        .p_6_in({p_6_in[17],p_6_in[12:11],p_6_in[7]}),
        .pc_set(pc_set),
        .\priv_lvl_q_reg[0] (id_stage_i_n_334),
        .\priv_lvl_q_reg[1] (cs_registers_i_n_77),
        .\priv_lvl_q_reg[1]_0 (cs_registers_i_n_76),
        .\priv_lvl_q_reg[1]_1 (id_stage_i_n_333),
        .\priv_lvl_q_reg[1]_2 (priv_mode_id),
        .\rdata_outstanding_q_reg[0] (\rdata_outstanding_q_reg[0] ),
        .\rdata_outstanding_q_reg[1] ({\prefetch_buffer_i/p_0_in2_in ,Q}),
        .regfile_wdata_lsu(regfile_wdata_lsu),
        .\rf_reg_tmp_reg[1][31] (regfile_wdata),
        .\rf_reg_tmp_reg[2][31] (if_stage_i_n_98),
        .\rf_reg_tmp_reg[7][31] (if_stage_i_n_99),
        .stored_addr_en07_out(\prefetch_buffer_i/stored_addr_en07_out ),
        .\stored_addr_q_reg[31] (fetch_addr_q),
        .valid_req_q_reg(valid_req_q_reg),
        .we_a_dec({\registers_i/we_a_dec [31:8],\registers_i/we_a_dec [6:3],\registers_i/we_a_dec [1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_load_store_unit load_store_unit_i
       (.D({alu_adder_result_ex_o,alu_adder_result_ex}),
        .\FSM_sequential_CS_reg[0] (\FSM_sequential_CS_reg[0] ),
        .\FSM_sequential_CS_reg[2] (\FSM_sequential_CS_reg[2] ),
        .Q(lsu_addr_last),
        .\addr_last_q_reg[7]_0 (load_store_unit_i_n_4),
        .\addr_last_q_reg[7]_1 (load_store_unit_i_n_45),
        .axi_aresetn(\mhpmcounter_q_reg[2][62] ),
        .axi_aresetn_0(cs_registers_i_n_29),
        .axi_aresetn_1(if_stage_i_n_0),
        .clk(clk),
        .core_busy_q_reg(load_store_unit_i_n_43),
        .core_data_bus_r_opc(core_data_bus_r_opc),
        .core_data_bus_r_valid(core_data_bus_r_valid),
        .data_axi_arready(data_axi_arready),
        .data_axi_awready(data_axi_awready),
        .data_axi_rdata(data_axi_rdata),
        .data_axi_wready(data_axi_wready),
        .data_req_ex(data_req_ex),
        .data_sign_ext_ex(data_sign_ext_ex),
        .handle_misaligned_q(handle_misaligned_q),
        .handle_misaligned_q_reg_0(handle_misaligned_q_reg),
        .instr_multicycle_done_q_reg(load_store_unit_i_n_42),
        .instr_new_id_o_reg(if_stage_i_n_67),
        .\instr_rdata_id_o_reg[0] (if_stage_i_n_167),
        .\instr_rdata_id_o_reg[0]_0 (data_type_ex),
        .\instr_rdata_id_o_reg[14] (if_stage_i_n_68),
        .\instr_rdata_id_o_reg[5] (data_we_q_reg),
        .load_err_q_reg(ls_fsm_cs[2]),
        .load_err_q_reg_0(ls_fsm_cs[1]),
        .\ls_fsm_cs_reg[0]_0 (\ls_fsm_cs_reg[0] ),
        .\ls_fsm_cs_reg[1]_0 (\ls_fsm_cs_reg[1] ),
        .lsu_addr_incr_req(lsu_addr_incr_req),
        .lsu_load_err(lsu_load_err),
        .lsu_store_err(lsu_store_err),
        .\mtvec_q_reg[31] (load_store_unit_i_n_40),
        .out(out),
        .\rdata_q_reg[8]_0 (ls_fsm_cs[0]),
        .regfile_wdata_lsu(regfile_wdata_lsu));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_core_axi_wallpaper
   (instr_axi_arvalid,
    data_axi_arvalid,
    core_sleep_o,
    instr_axi_araddr,
    alu_adder_result_ex_o,
    data_axi_wstrb,
    data_axi_wdata,
    instr_axi_rready,
    instr_axi_bready,
    instr_axi_wvalid,
    instr_axi_awvalid,
    data_axi_awvalid,
    data_axi_wvalid,
    data_axi_rready,
    data_axi_bready,
    instr_axi_rdata,
    instr_axi_awready,
    instr_axi_wready,
    instr_axi_arready,
    debug_req_i,
    data_axi_arready,
    data_axi_wready,
    irq_external_i,
    irq_nm_i,
    irq_fast_i,
    irq_software_i,
    axi_aclk,
    data_axi_rvalid,
    instr_axi_rvalid,
    instr_axi_bvalid,
    axi_aresetn,
    fetch_enable_i,
    data_axi_rdata,
    data_axi_bvalid,
    irq_timer_i,
    instr_axi_bresp,
    instr_axi_rresp,
    data_axi_awready,
    data_axi_bresp,
    data_axi_rresp);
  output instr_axi_arvalid;
  output data_axi_arvalid;
  output core_sleep_o;
  output [29:0]instr_axi_araddr;
  output [29:0]alu_adder_result_ex_o;
  output [3:0]data_axi_wstrb;
  output [31:0]data_axi_wdata;
  output instr_axi_rready;
  output instr_axi_bready;
  output instr_axi_wvalid;
  output instr_axi_awvalid;
  output data_axi_awvalid;
  output data_axi_wvalid;
  output data_axi_rready;
  output data_axi_bready;
  input [31:0]instr_axi_rdata;
  input instr_axi_awready;
  input instr_axi_wready;
  input instr_axi_arready;
  input debug_req_i;
  input data_axi_arready;
  input data_axi_wready;
  input irq_external_i;
  input irq_nm_i;
  input [14:0]irq_fast_i;
  input irq_software_i;
  input axi_aclk;
  input data_axi_rvalid;
  input instr_axi_rvalid;
  input instr_axi_bvalid;
  input axi_aresetn;
  input fetch_enable_i;
  input [31:0]data_axi_rdata;
  input data_axi_bvalid;
  input irq_timer_i;
  input [0:0]instr_axi_bresp;
  input [0:0]instr_axi_rresp;
  input data_axi_awready;
  input [0:0]data_axi_bresp;
  input [0:0]data_axi_rresp;

  wire [29:0]alu_adder_result_ex_o;
  wire axi_aclk;
  wire axi_aresetn;
  wire core_data_bus_r_opc;
  wire core_data_bus_r_valid;
  wire core_instr_bus_r_opc;
  wire core_instr_bus_r_valid;
  wire core_sleep_o;
  wire data_axi_arready;
  wire data_axi_arvalid;
  wire data_axi_awready;
  wire data_axi_awvalid;
  wire data_axi_bready;
  wire [0:0]data_axi_bresp;
  wire data_axi_bvalid;
  wire [31:0]data_axi_rdata;
  wire data_axi_rready;
  wire [0:0]data_axi_rresp;
  wire data_axi_rvalid;
  wire [31:0]data_axi_wdata;
  wire data_axi_wready;
  wire [3:0]data_axi_wstrb;
  wire data_axi_wvalid;
  wire data_lint_2_axi_n_0;
  wire data_lint_2_axi_n_2;
  wire data_lint_2_axi_n_3;
  wire data_lint_2_axi_n_6;
  wire debug_req_i;
  wire fetch_enable_i;
  wire inst_ibex_core_n_0;
  wire inst_ibex_core_n_1;
  wire inst_ibex_core_n_108;
  wire inst_ibex_core_n_109;
  wire inst_ibex_core_n_110;
  wire inst_ibex_core_n_5;
  wire inst_ibex_core_n_6;
  wire inst_ibex_core_n_7;
  wire inst_ibex_core_n_8;
  wire [29:0]instr_axi_araddr;
  wire instr_axi_arready;
  wire instr_axi_arvalid;
  wire instr_axi_awready;
  wire instr_axi_awvalid;
  wire instr_axi_bready;
  wire [0:0]instr_axi_bresp;
  wire instr_axi_bvalid;
  wire [31:0]instr_axi_rdata;
  wire instr_axi_rready;
  wire [0:0]instr_axi_rresp;
  wire instr_axi_rvalid;
  wire instr_axi_wready;
  wire instr_axi_wvalid;
  wire instr_lint_2_axi_n_0;
  wire instr_lint_2_axi_n_1;
  wire instr_lint_2_axi_n_3;
  wire [13:12]instr_rdata_id;
  wire irq_external_i;
  wire [14:0]irq_fast_i;
  wire irq_nm_i;
  wire irq_software_i;
  wire irq_timer_i;
  wire [2:0]\load_store_unit_i/ls_fsm_cs ;
  wire \mie_q[irq_software]_i_11_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lint_2_axi data_lint_2_axi
       (.\FSM_sequential_CS_reg[1]_0 (inst_ibex_core_n_108),
        .\addr_last_q_reg[0] (data_lint_2_axi_n_3),
        .axi_aclk(axi_aclk),
        .axi_aresetn(inst_ibex_core_n_0),
        .core_data_bus_r_opc(core_data_bus_r_opc),
        .core_data_bus_r_valid(core_data_bus_r_valid),
        .data_axi_arready(data_axi_arready),
        .data_axi_arvalid(data_axi_arvalid),
        .data_axi_awready(data_axi_awready),
        .data_axi_awvalid(data_axi_awvalid),
        .data_axi_bready(data_axi_bready),
        .data_axi_bresp(data_axi_bresp),
        .data_axi_bvalid(data_axi_bvalid),
        .data_axi_rready(data_axi_rready),
        .data_axi_rresp(data_axi_rresp),
        .data_axi_rvalid(data_axi_rvalid),
        .data_axi_wready(data_axi_wready),
        .data_axi_wvalid(data_axi_wvalid),
        .handle_misaligned_q_reg(data_lint_2_axi_n_2),
        .\instr_rdata_id_o_reg[5] (inst_ibex_core_n_1),
        .load_err_q_reg(data_lint_2_axi_n_6),
        .ls_fsm_cs(\load_store_unit_i/ls_fsm_cs ),
        .\ls_fsm_cs_reg[2] (inst_ibex_core_n_8),
        .out(data_lint_2_axi_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_core inst_ibex_core
       (.\FSM_sequential_CS_reg[0] (data_lint_2_axi_n_2),
        .\FSM_sequential_CS_reg[1] (instr_lint_2_axi_n_0),
        .\FSM_sequential_CS_reg[1]_0 (instr_lint_2_axi_n_1),
        .\FSM_sequential_CS_reg[2] (inst_ibex_core_n_8),
        .\FSM_sequential_CS_reg[2]_0 (instr_lint_2_axi_n_3),
        .Q(inst_ibex_core_n_6),
        .alu_adder_result_ex_o(alu_adder_result_ex_o),
        .axi_aclk(axi_aclk),
        .axi_aresetn(axi_aresetn),
        .core_data_bus_r_opc(core_data_bus_r_opc),
        .core_data_bus_r_valid(core_data_bus_r_valid),
        .core_instr_bus_r_opc(core_instr_bus_r_opc),
        .core_instr_bus_r_valid(core_instr_bus_r_valid),
        .core_sleep_o(core_sleep_o),
        .data_axi_arready(data_axi_arready),
        .data_axi_awready(data_axi_awready),
        .data_axi_rdata(data_axi_rdata),
        .data_axi_wdata(data_axi_wdata),
        .data_axi_wready(data_axi_wready),
        .data_axi_wstrb(data_axi_wstrb),
        .\data_type_q_reg[1] (instr_rdata_id),
        .data_we_q_reg(inst_ibex_core_n_1),
        .debug_req_i(debug_req_i),
        .\dscratch0_q_reg[18] (inst_ibex_core_n_109),
        .\dscratch0_q_reg[18]_0 (inst_ibex_core_n_110),
        .fetch_enable_i(fetch_enable_i),
        .handle_misaligned_q_reg(inst_ibex_core_n_108),
        .instr_axi_araddr(instr_axi_araddr),
        .instr_axi_arready(instr_axi_arready),
        .instr_axi_rdata(instr_axi_rdata),
        .\instr_rdata_id_o_reg[13] (\mie_q[irq_software]_i_11_n_0 ),
        .irq_external_i(irq_external_i),
        .irq_fast_i(irq_fast_i),
        .irq_nm_i(irq_nm_i),
        .irq_software_i(irq_software_i),
        .irq_timer_i(irq_timer_i),
        .ls_fsm_cs(\load_store_unit_i/ls_fsm_cs ),
        .\ls_fsm_cs_reg[0] (data_lint_2_axi_n_6),
        .\ls_fsm_cs_reg[1] (data_lint_2_axi_n_3),
        .\mhpmcounter_q_reg[2][62] (inst_ibex_core_n_0),
        .out(data_lint_2_axi_n_0),
        .\rdata_outstanding_q_reg[0] (inst_ibex_core_n_5),
        .valid_req_q_reg(inst_ibex_core_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lint_2_axi_0 instr_lint_2_axi
       (.Q(inst_ibex_core_n_6),
        .axi_aclk(axi_aclk),
        .axi_aresetn(inst_ibex_core_n_0),
        .core_instr_bus_r_opc(core_instr_bus_r_opc),
        .core_instr_bus_r_valid(core_instr_bus_r_valid),
        .\g_fifo_regs[2].err_q_reg[2] (instr_lint_2_axi_n_3),
        .instr_axi_arready(instr_axi_arready),
        .instr_axi_arvalid(instr_axi_arvalid),
        .instr_axi_awready(instr_axi_awready),
        .instr_axi_awvalid(instr_axi_awvalid),
        .instr_axi_bready(instr_axi_bready),
        .instr_axi_bresp(instr_axi_bresp),
        .instr_axi_bvalid(instr_axi_bvalid),
        .instr_axi_rready(instr_axi_rready),
        .instr_axi_rresp(instr_axi_rresp),
        .instr_axi_rvalid(instr_axi_rvalid),
        .instr_axi_wready(instr_axi_wready),
        .instr_axi_wvalid(instr_axi_wvalid),
        .\valid_q_reg[1] (inst_ibex_core_n_7),
        .valid_req_q_reg(instr_lint_2_axi_n_0),
        .valid_req_q_reg_0(instr_lint_2_axi_n_1),
        .valid_req_q_reg_1(inst_ibex_core_n_5));
  LUT4 #(
    .INIT(16'h2F7F)) 
    \mie_q[irq_software]_i_11 
       (.I0(instr_rdata_id[13]),
        .I1(inst_ibex_core_n_110),
        .I2(inst_ibex_core_n_109),
        .I3(instr_rdata_id[12]),
        .O(\mie_q[irq_software]_i_11_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_cs_registers
   (csr_mstatus_mie,
    clk,
    p_6_in,
    p_5_in,
    \dscratch0_q_reg[9]_0 ,
    debug_single_step,
    debug_ebreaku,
    debug_ebreakm,
    \mcountinhibit_q_reg[2]_0 ,
    \mstack_cause_q_reg[0]_0 ,
    \mhpmcounter_q_reg[0][3]_0 ,
    \mie_q_reg[irq_external]_0 ,
    \mstack_q_reg[mpp][1]_0 ,
    \mstack_q_reg[mpp][0]_0 ,
    csr_mstatus_tw,
    Q,
    \dscratch0_q_reg[30]_0 ,
    \mcause_q_reg[0]_0 ,
    \mcause_q_reg[0]_1 ,
    \priv_lvl_q_reg[1]_0 ,
    \mcause_q_reg[3]_0 ,
    \mcause_q_reg[1]_0 ,
    exc_cause,
    irq_pending,
    core_sleep_o,
    \dscratch0_q_reg[11]_0 ,
    \mhpmcounter_q_reg[2][62]_0 ,
    \mhpmcounter_q_reg[0][62]_0 ,
    \mcause_q_reg[1]_1 ,
    exc_req_q_reg,
    illegal_insn_q_reg,
    \mcause_q_reg[0]_2 ,
    \mcause_q_reg[1]_2 ,
    \mcause_q_reg[2]_0 ,
    core_busy_q_reg,
    \mstack_epc_q_reg[31]_0 ,
    \mstack_epc_q_reg[31]_1 ,
    \dscratch0_q_reg[0]_0 ,
    \dscratch0_q_reg[30]_1 ,
    \mstack_cause_q_reg[3]_0 ,
    \dscratch0_q_reg[30]_2 ,
    \rf_reg_tmp_reg[1][21] ,
    \rf_reg_tmp_reg[1][21]_0 ,
    \mie_q_reg[irq_fast][1]_0 ,
    \dscratch0_q_reg[30]_3 ,
    \dscratch0_q_reg[31]_0 ,
    \stored_addr_q_reg[31] ,
    \mstack_epc_q_reg[31]_2 ,
    \mie_q_reg[irq_fast][5]_0 ,
    \dscratch0_q_reg[4]_0 ,
    \dscratch0_q_reg[31]_1 ,
    \dscratch0_q_reg[1]_0 ,
    \dscratch0_q_reg[6]_0 ,
    \mscratch_q_reg[13]_0 ,
    \dscratch0_q_reg[16]_0 ,
    \dscratch0_q_reg[19]_0 ,
    \dscratch0_q_reg[22]_0 ,
    \dscratch0_q_reg[23]_0 ,
    \dscratch0_q_reg[25]_0 ,
    \dscratch0_q_reg[27]_0 ,
    \dscratch0_q_reg[28]_0 ,
    \mie_q_reg[irq_external]_1 ,
    \dscratch0_q_reg[1]_1 ,
    \rf_reg_tmp_reg[1][7] ,
    \dscratch0_q_reg[2]_0 ,
    \dscratch0_q_reg[5]_0 ,
    \mhpmcounter_q_reg[2][63]_0 ,
    \mhpmcounter_q_reg[0][63]_0 ,
    \dscratch0_q_reg[6]_1 ,
    \priv_lvl_q_reg[0]_0 ,
    O,
    \mhpmcounter_q_reg[0][8]_0 ,
    \mhpmcounter_q_reg[0][12]_0 ,
    \mhpmcounter_q_reg[0][16]_0 ,
    \mhpmcounter_q_reg[0][20]_0 ,
    \mhpmcounter_q_reg[0][24]_0 ,
    \mhpmcounter_q_reg[0][28]_0 ,
    \mhpmcounter_q_reg[0][32]_0 ,
    \mhpmcounter_q_reg[0][36]_0 ,
    \mhpmcounter_q_reg[0][40]_0 ,
    \mhpmcounter_q_reg[0][44]_0 ,
    \mhpmcounter_q_reg[0][48]_0 ,
    \mhpmcounter_q_reg[0][52]_0 ,
    \mhpmcounter_q_reg[0][56]_0 ,
    \mhpmcounter_q_reg[0][60]_0 ,
    \mhpmcounter_q_reg[0][63]_1 ,
    \mhpmcounter_q_reg[2][4]_0 ,
    \mhpmcounter_q_reg[2][8]_0 ,
    \mhpmcounter_q_reg[2][12]_0 ,
    \mhpmcounter_q_reg[2][16]_0 ,
    \mhpmcounter_q_reg[2][20]_0 ,
    \mhpmcounter_q_reg[2][24]_0 ,
    \mhpmcounter_q_reg[2][28]_0 ,
    \mhpmcounter_q_reg[2][32]_0 ,
    \mhpmcounter_q_reg[2][36]_0 ,
    \mhpmcounter_q_reg[2][40]_0 ,
    \mhpmcounter_q_reg[2][44]_0 ,
    \mhpmcounter_q_reg[2][48]_0 ,
    \mhpmcounter_q_reg[2][52]_0 ,
    \mhpmcounter_q_reg[2][56]_0 ,
    \mhpmcounter_q_reg[2][60]_0 ,
    \mhpmcounter_q_reg[2][63]_1 ,
    \mstack_q_reg[mpie]_0 ,
    \mepc_q_reg[31]_0 ,
    \mcause_q_reg[5]_0 ,
    E,
    \mstatus_d[mie] ,
    axi_aresetn_0,
    \mstatus_d[mpie] ,
    instr_new_id_o_reg,
    \instr_rdata_id_o_reg[13] ,
    p_1_in,
    p_14_in,
    dcsr_d6_out,
    \instr_rdata_id_o_reg[13]_0 ,
    p_16_in,
    axi_aresetn_1,
    p_22_in,
    \mcountinhibit_q_reg[2]_1 ,
    \mcountinhibit_q_reg[0]_0 ,
    p_18_in,
    \mstatus_q_reg[mpp][1]_0 ,
    \mstatus_q_reg[mpp][0]_0 ,
    \mstatus_q_reg[mprv]_0 ,
    \mstatus_q_reg[tw]_0 ,
    \instr_rdata_id_o_reg[4] ,
    \instr_rdata_id_o_reg[4]_0 ,
    instr_valid_id_o_reg,
    \instr_rdata_id_o_reg[23] ,
    illegal_insn_q,
    irq_external_i,
    nmi_mode_q_reg,
    \ctrl_fsm_cs_reg[0] ,
    debug_mode,
    irq_fast_i,
    irq_software_i,
    \ctrl_fsm_cs_reg[1] ,
    irq_nm_i,
    nmi_mode_q,
    debug_req_i,
    core_busy_q,
    axi_aclk,
    axi_aresetn,
    \instr_rdata_id_o_reg[21] ,
    store_err_q,
    \instr_rdata_id_o_reg[21]_rep__0 ,
    \instr_rdata_id_o_reg[29] ,
    instr_new_id_o_reg_0,
    instr_new_id_o_reg_1,
    \instr_rdata_id_o_reg[4]_1 ,
    \instr_rdata_id_o_reg[4]_2 ,
    \instr_rdata_id_o_reg[4]_3 ,
    \instr_rdata_id_o_reg[4]_4 ,
    \instr_rdata_id_o_reg[4]_5 ,
    \instr_rdata_id_o_reg[4]_6 ,
    \instr_rdata_id_o_reg[4]_7 ,
    csr_save_cause,
    csr_restore_mret_id,
    pc_mux_id,
    irq_timer_i,
    mstack_cause_d,
    D,
    \instr_rdata_id_o_reg[13]_1 ,
    \instr_rdata_id_o_reg[13]_2 ,
    \instr_rdata_id_o_reg[13]_3 ,
    \instr_rdata_id_o_reg[13]_4 ,
    \instr_rdata_id_o_reg[13]_5 ,
    \instr_rdata_id_o_reg[13]_6 ,
    \instr_rdata_id_o_reg[13]_7 ,
    \instr_rdata_id_o_reg[13]_8 ,
    \instr_rdata_id_o_reg[13]_9 ,
    p_0_in,
    \instr_rdata_id_o_reg[13]_10 ,
    \instr_rdata_id_o_reg[13]_11 ,
    \instr_rdata_id_o_reg[13]_12 ,
    p_2_in,
    \instr_rdata_id_o_reg[13]_13 ,
    \ctrl_fsm_cs_reg[1]_0 ,
    \instr_rdata_id_o_reg[13]_14 ,
    instr_new_id_o_reg_2,
    \mstack_epc_q_reg[31]_3 ,
    \ctrl_fsm_cs_reg[0]_0 ,
    \mstack_cause_q_reg[5]_0 ,
    \ctrl_fsm_cs_reg[0]_1 ,
    \priv_lvl_q_reg[1]_1 ,
    \ctrl_fsm_cs_reg[0]_2 ,
    \pc_id_o_reg[31] ,
    instr_new_id_o_reg_3,
    \instr_rdata_id_o_reg[13]_15 ,
    \instr_rdata_id_o_reg[13]_16 ,
    \instr_rdata_id_o_reg[13]_17 ,
    \instr_rdata_id_o_reg[13]_18 ,
    \instr_rdata_id_o_reg[13]_19 ,
    \instr_rdata_id_o_reg[13]_20 ,
    \instr_rdata_id_o_reg[13]_21 ,
    \instr_rdata_id_o_reg[13]_22 ,
    \instr_rdata_id_o_reg[13]_23 ,
    \instr_rdata_id_o_reg[13]_24 ,
    \ctrl_fsm_cs_reg[0]_3 ,
    \ctrl_fsm_cs_reg[0]_4 ,
    \ctrl_fsm_cs_reg[1]_1 ,
    instr_new_id_o_reg_4,
    \instr_rdata_id_o_reg[4]_8 ,
    \mhpmcounter_q_reg[0][63]_2 ,
    \mcountinhibit_q_reg[2]_2 ,
    \mhpmcounter_q_reg[2][63]_2 );
  output csr_mstatus_mie;
  output clk;
  output [3:0]p_6_in;
  output [17:0]p_5_in;
  output \dscratch0_q_reg[9]_0 ;
  output debug_single_step;
  output debug_ebreaku;
  output debug_ebreakm;
  output \mcountinhibit_q_reg[2]_0 ;
  output \mstack_cause_q_reg[0]_0 ;
  output \mhpmcounter_q_reg[0][3]_0 ;
  output \mie_q_reg[irq_external]_0 ;
  output \mstack_q_reg[mpp][1]_0 ;
  output \mstack_q_reg[mpp][0]_0 ;
  output csr_mstatus_tw;
  output [1:0]Q;
  output [25:0]\dscratch0_q_reg[30]_0 ;
  output \mcause_q_reg[0]_0 ;
  output \mcause_q_reg[0]_1 ;
  output [1:0]\priv_lvl_q_reg[1]_0 ;
  output \mcause_q_reg[3]_0 ;
  output \mcause_q_reg[1]_0 ;
  output [0:0]exc_cause;
  output irq_pending;
  output core_sleep_o;
  output \dscratch0_q_reg[11]_0 ;
  output \mhpmcounter_q_reg[2][62]_0 ;
  output \mhpmcounter_q_reg[0][62]_0 ;
  output \mcause_q_reg[1]_1 ;
  output exc_req_q_reg;
  output illegal_insn_q_reg;
  output \mcause_q_reg[0]_2 ;
  output \mcause_q_reg[1]_2 ;
  output \mcause_q_reg[2]_0 ;
  output core_busy_q_reg;
  output \mstack_epc_q_reg[31]_0 ;
  output \mstack_epc_q_reg[31]_1 ;
  output \dscratch0_q_reg[0]_0 ;
  output [26:0]\dscratch0_q_reg[30]_1 ;
  output [1:0]\mstack_cause_q_reg[3]_0 ;
  output [16:0]\dscratch0_q_reg[30]_2 ;
  output \rf_reg_tmp_reg[1][21] ;
  output \rf_reg_tmp_reg[1][21]_0 ;
  output \mie_q_reg[irq_fast][1]_0 ;
  output [15:0]\dscratch0_q_reg[30]_3 ;
  output [23:0]\dscratch0_q_reg[31]_0 ;
  output [30:0]\stored_addr_q_reg[31] ;
  output [30:0]\mstack_epc_q_reg[31]_2 ;
  output \mie_q_reg[irq_fast][5]_0 ;
  output \dscratch0_q_reg[4]_0 ;
  output \dscratch0_q_reg[31]_1 ;
  output \dscratch0_q_reg[1]_0 ;
  output \dscratch0_q_reg[6]_0 ;
  output \mscratch_q_reg[13]_0 ;
  output \dscratch0_q_reg[16]_0 ;
  output \dscratch0_q_reg[19]_0 ;
  output \dscratch0_q_reg[22]_0 ;
  output \dscratch0_q_reg[23]_0 ;
  output \dscratch0_q_reg[25]_0 ;
  output \dscratch0_q_reg[27]_0 ;
  output \dscratch0_q_reg[28]_0 ;
  output \mie_q_reg[irq_external]_1 ;
  output \dscratch0_q_reg[1]_1 ;
  output \rf_reg_tmp_reg[1][7] ;
  output \dscratch0_q_reg[2]_0 ;
  output \dscratch0_q_reg[5]_0 ;
  output [62:0]\mhpmcounter_q_reg[2][63]_0 ;
  output [62:0]\mhpmcounter_q_reg[0][63]_0 ;
  output \dscratch0_q_reg[6]_1 ;
  output [0:0]\priv_lvl_q_reg[0]_0 ;
  output [3:0]O;
  output [3:0]\mhpmcounter_q_reg[0][8]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][12]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][16]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][20]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][24]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][28]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][32]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][36]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][40]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][44]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][48]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][52]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][56]_0 ;
  output [3:0]\mhpmcounter_q_reg[0][60]_0 ;
  output [2:0]\mhpmcounter_q_reg[0][63]_1 ;
  output [3:0]\mhpmcounter_q_reg[2][4]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][8]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][12]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][16]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][20]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][24]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][28]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][32]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][36]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][40]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][44]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][48]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][52]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][56]_0 ;
  output [3:0]\mhpmcounter_q_reg[2][60]_0 ;
  output [2:0]\mhpmcounter_q_reg[2][63]_1 ;
  output \mstack_q_reg[mpie]_0 ;
  output [30:0]\mepc_q_reg[31]_0 ;
  output [5:0]\mcause_q_reg[5]_0 ;
  input [0:0]E;
  input \mstatus_d[mie] ;
  input axi_aresetn_0;
  input \mstatus_d[mpie] ;
  input [0:0]instr_new_id_o_reg;
  input \instr_rdata_id_o_reg[13] ;
  input p_1_in;
  input p_14_in;
  input dcsr_d6_out;
  input \instr_rdata_id_o_reg[13]_0 ;
  input p_16_in;
  input axi_aresetn_1;
  input p_22_in;
  input \mcountinhibit_q_reg[2]_1 ;
  input \mcountinhibit_q_reg[0]_0 ;
  input p_18_in;
  input \mstatus_q_reg[mpp][1]_0 ;
  input \mstatus_q_reg[mpp][0]_0 ;
  input \mstatus_q_reg[mprv]_0 ;
  input \mstatus_q_reg[tw]_0 ;
  input \instr_rdata_id_o_reg[4] ;
  input \instr_rdata_id_o_reg[4]_0 ;
  input instr_valid_id_o_reg;
  input \instr_rdata_id_o_reg[23] ;
  input illegal_insn_q;
  input irq_external_i;
  input nmi_mode_q_reg;
  input \ctrl_fsm_cs_reg[0] ;
  input debug_mode;
  input [14:0]irq_fast_i;
  input irq_software_i;
  input [0:0]\ctrl_fsm_cs_reg[1] ;
  input irq_nm_i;
  input nmi_mode_q;
  input debug_req_i;
  input core_busy_q;
  input axi_aclk;
  input axi_aresetn;
  input \instr_rdata_id_o_reg[21] ;
  input store_err_q;
  input \instr_rdata_id_o_reg[21]_rep__0 ;
  input \instr_rdata_id_o_reg[29] ;
  input instr_new_id_o_reg_0;
  input instr_new_id_o_reg_1;
  input \instr_rdata_id_o_reg[4]_1 ;
  input \instr_rdata_id_o_reg[4]_2 ;
  input \instr_rdata_id_o_reg[4]_3 ;
  input \instr_rdata_id_o_reg[4]_4 ;
  input \instr_rdata_id_o_reg[4]_5 ;
  input \instr_rdata_id_o_reg[4]_6 ;
  input \instr_rdata_id_o_reg[4]_7 ;
  input csr_save_cause;
  input csr_restore_mret_id;
  input [0:0]pc_mux_id;
  input irq_timer_i;
  input mstack_cause_d;
  input [1:0]D;
  input \instr_rdata_id_o_reg[13]_1 ;
  input \instr_rdata_id_o_reg[13]_2 ;
  input \instr_rdata_id_o_reg[13]_3 ;
  input \instr_rdata_id_o_reg[13]_4 ;
  input \instr_rdata_id_o_reg[13]_5 ;
  input \instr_rdata_id_o_reg[13]_6 ;
  input \instr_rdata_id_o_reg[13]_7 ;
  input \instr_rdata_id_o_reg[13]_8 ;
  input \instr_rdata_id_o_reg[13]_9 ;
  input p_0_in;
  input \instr_rdata_id_o_reg[13]_10 ;
  input \instr_rdata_id_o_reg[13]_11 ;
  input \instr_rdata_id_o_reg[13]_12 ;
  input p_2_in;
  input \instr_rdata_id_o_reg[13]_13 ;
  input [0:0]\ctrl_fsm_cs_reg[1]_0 ;
  input [23:0]\instr_rdata_id_o_reg[13]_14 ;
  input [0:0]instr_new_id_o_reg_2;
  input [30:0]\mstack_epc_q_reg[31]_3 ;
  input [0:0]\ctrl_fsm_cs_reg[0]_0 ;
  input [5:0]\mstack_cause_q_reg[5]_0 ;
  input [0:0]\ctrl_fsm_cs_reg[0]_1 ;
  input [1:0]\priv_lvl_q_reg[1]_1 ;
  input [0:0]\ctrl_fsm_cs_reg[0]_2 ;
  input [30:0]\pc_id_o_reg[31] ;
  input [0:0]instr_new_id_o_reg_3;
  input \instr_rdata_id_o_reg[13]_15 ;
  input \instr_rdata_id_o_reg[13]_16 ;
  input \instr_rdata_id_o_reg[13]_17 ;
  input \instr_rdata_id_o_reg[13]_18 ;
  input \instr_rdata_id_o_reg[13]_19 ;
  input \instr_rdata_id_o_reg[13]_20 ;
  input \instr_rdata_id_o_reg[13]_21 ;
  input \instr_rdata_id_o_reg[13]_22 ;
  input \instr_rdata_id_o_reg[13]_23 ;
  input \instr_rdata_id_o_reg[13]_24 ;
  input [0:0]\ctrl_fsm_cs_reg[0]_3 ;
  input [31:0]\ctrl_fsm_cs_reg[0]_4 ;
  input [2:0]\ctrl_fsm_cs_reg[1]_1 ;
  input [0:0]instr_new_id_o_reg_4;
  input [0:0]\instr_rdata_id_o_reg[4]_8 ;
  input [63:0]\mhpmcounter_q_reg[0][63]_2 ;
  input [1:0]\mcountinhibit_q_reg[2]_2 ;
  input [63:0]\mhpmcounter_q_reg[2][63]_2 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [1:0]Q;
  wire axi_aclk;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire axi_aresetn_1;
  wire clk;
  wire core_busy_q;
  wire core_busy_q_reg;
  wire core_sleep_o;
  wire core_sleep_o_INST_0_i_10_n_0;
  wire core_sleep_o_INST_0_i_11_n_0;
  wire core_sleep_o_INST_0_i_12_n_0;
  wire core_sleep_o_INST_0_i_14_n_0;
  wire core_sleep_o_INST_0_i_15_n_0;
  wire core_sleep_o_INST_0_i_2_n_0;
  wire core_sleep_o_INST_0_i_3_n_0;
  wire core_sleep_o_INST_0_i_4_n_0;
  wire core_sleep_o_INST_0_i_5_n_0;
  wire core_sleep_o_INST_0_i_6_n_0;
  wire core_sleep_o_INST_0_i_7_n_0;
  wire core_sleep_o_INST_0_i_8_n_0;
  wire core_sleep_o_INST_0_i_9_n_0;
  wire csr_meip;
  wire csr_mstatus_mie;
  wire csr_mstatus_tw;
  wire csr_restore_mret_id;
  wire csr_save_cause;
  wire \ctrl_fsm_cs_reg[0] ;
  wire [0:0]\ctrl_fsm_cs_reg[0]_0 ;
  wire [0:0]\ctrl_fsm_cs_reg[0]_1 ;
  wire [0:0]\ctrl_fsm_cs_reg[0]_2 ;
  wire [0:0]\ctrl_fsm_cs_reg[0]_3 ;
  wire [31:0]\ctrl_fsm_cs_reg[0]_4 ;
  wire [0:0]\ctrl_fsm_cs_reg[1] ;
  wire [0:0]\ctrl_fsm_cs_reg[1]_0 ;
  wire [2:0]\ctrl_fsm_cs_reg[1]_1 ;
  wire dcsr_d6_out;
  wire [0:0]\dcsr_q_reg[cause]__0 ;
  wire \dcsr_q_reg[ebreaks]__0 ;
  wire \dcsr_q_reg[prv_n_0_][1] ;
  wire debug_ebreakm;
  wire debug_ebreaku;
  wire debug_mode;
  wire debug_req_i;
  wire debug_single_step;
  wire [31:1]dscratch0_q;
  wire \dscratch0_q_reg[0]_0 ;
  wire \dscratch0_q_reg[11]_0 ;
  wire \dscratch0_q_reg[16]_0 ;
  wire \dscratch0_q_reg[19]_0 ;
  wire \dscratch0_q_reg[1]_0 ;
  wire \dscratch0_q_reg[1]_1 ;
  wire \dscratch0_q_reg[22]_0 ;
  wire \dscratch0_q_reg[23]_0 ;
  wire \dscratch0_q_reg[25]_0 ;
  wire \dscratch0_q_reg[27]_0 ;
  wire \dscratch0_q_reg[28]_0 ;
  wire \dscratch0_q_reg[2]_0 ;
  wire [25:0]\dscratch0_q_reg[30]_0 ;
  wire [26:0]\dscratch0_q_reg[30]_1 ;
  wire [16:0]\dscratch0_q_reg[30]_2 ;
  wire [15:0]\dscratch0_q_reg[30]_3 ;
  wire [23:0]\dscratch0_q_reg[31]_0 ;
  wire \dscratch0_q_reg[31]_1 ;
  wire \dscratch0_q_reg[4]_0 ;
  wire \dscratch0_q_reg[5]_0 ;
  wire \dscratch0_q_reg[6]_0 ;
  wire \dscratch0_q_reg[6]_1 ;
  wire \dscratch0_q_reg[9]_0 ;
  wire [31:1]dscratch1_q;
  wire [0:0]exc_cause;
  wire exc_req_q_reg;
  wire illegal_insn_q;
  wire illegal_insn_q_reg;
  wire [0:0]instr_new_id_o_reg;
  wire instr_new_id_o_reg_0;
  wire instr_new_id_o_reg_1;
  wire [0:0]instr_new_id_o_reg_2;
  wire [0:0]instr_new_id_o_reg_3;
  wire [0:0]instr_new_id_o_reg_4;
  wire \instr_rdata_id_o_reg[13] ;
  wire \instr_rdata_id_o_reg[13]_0 ;
  wire \instr_rdata_id_o_reg[13]_1 ;
  wire \instr_rdata_id_o_reg[13]_10 ;
  wire \instr_rdata_id_o_reg[13]_11 ;
  wire \instr_rdata_id_o_reg[13]_12 ;
  wire \instr_rdata_id_o_reg[13]_13 ;
  wire [23:0]\instr_rdata_id_o_reg[13]_14 ;
  wire \instr_rdata_id_o_reg[13]_15 ;
  wire \instr_rdata_id_o_reg[13]_16 ;
  wire \instr_rdata_id_o_reg[13]_17 ;
  wire \instr_rdata_id_o_reg[13]_18 ;
  wire \instr_rdata_id_o_reg[13]_19 ;
  wire \instr_rdata_id_o_reg[13]_2 ;
  wire \instr_rdata_id_o_reg[13]_20 ;
  wire \instr_rdata_id_o_reg[13]_21 ;
  wire \instr_rdata_id_o_reg[13]_22 ;
  wire \instr_rdata_id_o_reg[13]_23 ;
  wire \instr_rdata_id_o_reg[13]_24 ;
  wire \instr_rdata_id_o_reg[13]_3 ;
  wire \instr_rdata_id_o_reg[13]_4 ;
  wire \instr_rdata_id_o_reg[13]_5 ;
  wire \instr_rdata_id_o_reg[13]_6 ;
  wire \instr_rdata_id_o_reg[13]_7 ;
  wire \instr_rdata_id_o_reg[13]_8 ;
  wire \instr_rdata_id_o_reg[13]_9 ;
  wire \instr_rdata_id_o_reg[21] ;
  wire \instr_rdata_id_o_reg[21]_rep__0 ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[29] ;
  wire \instr_rdata_id_o_reg[4] ;
  wire \instr_rdata_id_o_reg[4]_0 ;
  wire \instr_rdata_id_o_reg[4]_1 ;
  wire \instr_rdata_id_o_reg[4]_2 ;
  wire \instr_rdata_id_o_reg[4]_3 ;
  wire \instr_rdata_id_o_reg[4]_4 ;
  wire \instr_rdata_id_o_reg[4]_5 ;
  wire \instr_rdata_id_o_reg[4]_6 ;
  wire \instr_rdata_id_o_reg[4]_7 ;
  wire [0:0]\instr_rdata_id_o_reg[4]_8 ;
  wire instr_valid_id_o_reg;
  wire irq_external_i;
  wire [14:0]irq_fast_i;
  wire irq_nm_i;
  wire irq_pending;
  wire irq_software_i;
  wire irq_timer_i;
  wire [5:0]mcause_q;
  wire \mcause_q[0]_i_6_n_0 ;
  wire \mcause_q[0]_i_7_n_0 ;
  wire \mcause_q[0]_i_8_n_0 ;
  wire \mcause_q[0]_i_9_n_0 ;
  wire \mcause_q[1]_i_8_n_0 ;
  wire \mcause_q[1]_i_9_n_0 ;
  wire \mcause_q[2]_i_5_n_0 ;
  wire \mcause_q[4]_i_3_n_0 ;
  wire \mcause_q[4]_i_4_n_0 ;
  wire \mcause_q[4]_i_5_n_0 ;
  wire \mcause_q[4]_i_6_n_0 ;
  wire \mcause_q[4]_i_7_n_0 ;
  wire \mcause_q[4]_i_8_n_0 ;
  wire \mcause_q[4]_i_9_n_0 ;
  wire \mcause_q_reg[0]_0 ;
  wire \mcause_q_reg[0]_1 ;
  wire \mcause_q_reg[0]_2 ;
  wire \mcause_q_reg[1]_0 ;
  wire \mcause_q_reg[1]_1 ;
  wire \mcause_q_reg[1]_2 ;
  wire \mcause_q_reg[2]_0 ;
  wire \mcause_q_reg[3]_0 ;
  wire [5:0]\mcause_q_reg[5]_0 ;
  wire \mcountinhibit_q_reg[0]_0 ;
  wire \mcountinhibit_q_reg[2]_0 ;
  wire \mcountinhibit_q_reg[2]_1 ;
  wire [1:0]\mcountinhibit_q_reg[2]_2 ;
  wire [30:0]\mepc_q_reg[31]_0 ;
  wire \mhpmcounter_q[0][31]_i_1_n_0 ;
  wire \mhpmcounter_q[0][63]_i_1_n_0 ;
  wire [3:0]\mhpmcounter_q_reg[0][12]_0 ;
  wire \mhpmcounter_q_reg[0][12]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][12]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][12]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][12]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][16]_0 ;
  wire \mhpmcounter_q_reg[0][16]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][16]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][16]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][16]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][20]_0 ;
  wire \mhpmcounter_q_reg[0][20]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][20]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][20]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][20]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][24]_0 ;
  wire \mhpmcounter_q_reg[0][24]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][24]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][24]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][24]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][28]_0 ;
  wire \mhpmcounter_q_reg[0][28]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][28]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][28]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][28]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][32]_0 ;
  wire \mhpmcounter_q_reg[0][32]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][32]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][32]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][32]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][36]_0 ;
  wire \mhpmcounter_q_reg[0][36]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][36]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][36]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][36]_i_2_n_3 ;
  wire \mhpmcounter_q_reg[0][3]_0 ;
  wire [3:0]\mhpmcounter_q_reg[0][40]_0 ;
  wire \mhpmcounter_q_reg[0][40]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][40]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][40]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][40]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][44]_0 ;
  wire \mhpmcounter_q_reg[0][44]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][44]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][44]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][44]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][48]_0 ;
  wire \mhpmcounter_q_reg[0][48]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][48]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][48]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][48]_i_2_n_3 ;
  wire \mhpmcounter_q_reg[0][4]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][4]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][4]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][4]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][52]_0 ;
  wire \mhpmcounter_q_reg[0][52]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][52]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][52]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][52]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][56]_0 ;
  wire \mhpmcounter_q_reg[0][56]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][56]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][56]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][56]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][60]_0 ;
  wire \mhpmcounter_q_reg[0][60]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][60]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][60]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][60]_i_2_n_3 ;
  wire \mhpmcounter_q_reg[0][62]_0 ;
  wire [62:0]\mhpmcounter_q_reg[0][63]_0 ;
  wire [2:0]\mhpmcounter_q_reg[0][63]_1 ;
  wire [63:0]\mhpmcounter_q_reg[0][63]_2 ;
  wire \mhpmcounter_q_reg[0][63]_i_4_n_2 ;
  wire \mhpmcounter_q_reg[0][63]_i_4_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[0][8]_0 ;
  wire \mhpmcounter_q_reg[0][8]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[0][8]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[0][8]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[0][8]_i_2_n_3 ;
  wire [37:37]\mhpmcounter_q_reg[0]_35 ;
  wire [3:0]\mhpmcounter_q_reg[2][12]_0 ;
  wire \mhpmcounter_q_reg[2][12]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][12]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][12]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][12]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][16]_0 ;
  wire \mhpmcounter_q_reg[2][16]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][16]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][16]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][16]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][20]_0 ;
  wire \mhpmcounter_q_reg[2][20]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][20]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][20]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][20]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][24]_0 ;
  wire \mhpmcounter_q_reg[2][24]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][24]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][24]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][24]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][28]_0 ;
  wire \mhpmcounter_q_reg[2][28]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][28]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][28]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][28]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][32]_0 ;
  wire \mhpmcounter_q_reg[2][32]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][32]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][32]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][32]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][36]_0 ;
  wire \mhpmcounter_q_reg[2][36]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][36]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][36]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][36]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][40]_0 ;
  wire \mhpmcounter_q_reg[2][40]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][40]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][40]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][40]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][44]_0 ;
  wire \mhpmcounter_q_reg[2][44]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][44]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][44]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][44]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][48]_0 ;
  wire \mhpmcounter_q_reg[2][48]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][48]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][48]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][48]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][4]_0 ;
  wire \mhpmcounter_q_reg[2][4]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][4]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][4]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][4]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][52]_0 ;
  wire \mhpmcounter_q_reg[2][52]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][52]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][52]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][52]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][56]_0 ;
  wire \mhpmcounter_q_reg[2][56]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][56]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][56]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][56]_i_2_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][60]_0 ;
  wire \mhpmcounter_q_reg[2][60]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][60]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][60]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][60]_i_2_n_3 ;
  wire \mhpmcounter_q_reg[2][62]_0 ;
  wire [62:0]\mhpmcounter_q_reg[2][63]_0 ;
  wire [2:0]\mhpmcounter_q_reg[2][63]_1 ;
  wire [63:0]\mhpmcounter_q_reg[2][63]_2 ;
  wire \mhpmcounter_q_reg[2][63]_i_4_n_2 ;
  wire \mhpmcounter_q_reg[2][63]_i_4_n_3 ;
  wire [3:0]\mhpmcounter_q_reg[2][8]_0 ;
  wire \mhpmcounter_q_reg[2][8]_i_2_n_0 ;
  wire \mhpmcounter_q_reg[2][8]_i_2_n_1 ;
  wire \mhpmcounter_q_reg[2][8]_i_2_n_2 ;
  wire \mhpmcounter_q_reg[2][8]_i_2_n_3 ;
  wire [37:37]\mhpmcounter_q_reg[2]_36 ;
  wire \mie_q[irq_external]_i_10_n_0 ;
  wire \mie_q[irq_fast][1]_i_6_n_0 ;
  wire \mie_q[irq_fast][5]_i_7_n_0 ;
  wire \mie_q_reg[irq_external]_0 ;
  wire \mie_q_reg[irq_external]_1 ;
  wire \mie_q_reg[irq_fast][1]_0 ;
  wire \mie_q_reg[irq_fast][5]_0 ;
  wire [31:0]mscratch_q;
  wire \mscratch_q_reg[13]_0 ;
  wire mstack_cause_d;
  wire \mstack_cause_q_reg[0]_0 ;
  wire [1:0]\mstack_cause_q_reg[3]_0 ;
  wire [5:0]\mstack_cause_q_reg[5]_0 ;
  wire \mstack_epc_q_reg[31]_0 ;
  wire \mstack_epc_q_reg[31]_1 ;
  wire [30:0]\mstack_epc_q_reg[31]_2 ;
  wire [30:0]\mstack_epc_q_reg[31]_3 ;
  wire \mstack_q[mpie]_i_1_n_0 ;
  wire \mstack_q_reg[mpie]_0 ;
  wire \mstack_q_reg[mpp][0]_0 ;
  wire \mstack_q_reg[mpp][1]_0 ;
  wire \mstatus_d[mie] ;
  wire \mstatus_d[mpie] ;
  wire \mstatus_q_reg[mpp][0]_0 ;
  wire \mstatus_q_reg[mpp][1]_0 ;
  wire \mstatus_q_reg[mprv]_0 ;
  wire \mstatus_q_reg[tw]_0 ;
  wire [31:0]mtval_q;
  wire nmi_mode_q;
  wire nmi_mode_q_reg;
  wire p_0_in;
  wire p_14_in;
  wire p_16_in;
  wire p_18_in;
  wire p_1_in;
  wire p_22_in;
  wire p_2_in;
  wire [17:0]p_5_in;
  wire [3:0]p_6_in;
  wire [30:0]\pc_id_o_reg[31] ;
  wire [0:0]pc_mux_id;
  wire \priv_lvl_q[0]_i_1_n_0 ;
  wire \priv_lvl_q[1]_i_1_n_0 ;
  wire [0:0]\priv_lvl_q_reg[0]_0 ;
  wire [1:0]\priv_lvl_q_reg[1]_0 ;
  wire [1:0]\priv_lvl_q_reg[1]_1 ;
  wire \rf_reg_tmp[31][13]_i_16_n_0 ;
  wire \rf_reg_tmp[31][16]_i_17_n_0 ;
  wire \rf_reg_tmp[31][19]_i_19_n_0 ;
  wire \rf_reg_tmp[31][1]_i_18_n_0 ;
  wire \rf_reg_tmp[31][22]_i_18_n_0 ;
  wire \rf_reg_tmp[31][23]_i_19_n_0 ;
  wire \rf_reg_tmp[31][25]_i_18_n_0 ;
  wire \rf_reg_tmp[31][27]_i_18_n_0 ;
  wire \rf_reg_tmp[31][28]_i_21_n_0 ;
  wire \rf_reg_tmp[31][31]_i_27_n_0 ;
  wire \rf_reg_tmp[31][31]_i_28_n_0 ;
  wire \rf_reg_tmp[31][31]_i_38_n_0 ;
  wire \rf_reg_tmp[31][4]_i_13_n_0 ;
  wire \rf_reg_tmp[31][4]_i_14_n_0 ;
  wire \rf_reg_tmp[31][4]_i_16_n_0 ;
  wire \rf_reg_tmp[31][6]_i_17_n_0 ;
  wire \rf_reg_tmp[31][7]_i_19_n_0 ;
  wire \rf_reg_tmp_reg[1][21] ;
  wire \rf_reg_tmp_reg[1][21]_0 ;
  wire \rf_reg_tmp_reg[1][7] ;
  wire store_err_q;
  wire [30:0]\stored_addr_q_reg[31] ;
  wire [3:2]\NLW_mhpmcounter_q_reg[0][63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_mhpmcounter_q_reg[0][63]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_mhpmcounter_q_reg[2][63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_mhpmcounter_q_reg[2][63]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    core_busy_d_i_3
       (.I0(debug_req_i),
        .I1(debug_single_step),
        .I2(debug_mode),
        .I3(irq_pending),
        .I4(irq_nm_i),
        .O(core_busy_q_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    core_sleep_o_INST_0
       (.I0(debug_req_i),
        .I1(irq_pending),
        .I2(core_busy_q),
        .I3(irq_nm_i),
        .O(core_sleep_o));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    core_sleep_o_INST_0_i_1
       (.I0(core_sleep_o_INST_0_i_2_n_0),
        .I1(irq_fast_i[13]),
        .I2(p_5_in[16]),
        .I3(irq_fast_i[8]),
        .I4(p_5_in[11]),
        .I5(core_sleep_o_INST_0_i_3_n_0),
        .O(irq_pending));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_10
       (.I0(p_5_in[10]),
        .I1(irq_fast_i[7]),
        .O(core_sleep_o_INST_0_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_11
       (.I0(p_5_in[12]),
        .I1(irq_fast_i[9]),
        .O(core_sleep_o_INST_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_12
       (.I0(p_5_in[7]),
        .I1(irq_fast_i[4]),
        .O(core_sleep_o_INST_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    core_sleep_o_INST_0_i_13
       (.I0(p_5_in[2]),
        .I1(irq_external_i),
        .O(csr_meip));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_14
       (.I0(p_5_in[6]),
        .I1(irq_fast_i[3]),
        .O(core_sleep_o_INST_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_15
       (.I0(p_5_in[15]),
        .I1(irq_fast_i[12]),
        .O(core_sleep_o_INST_0_i_15_n_0));
  LUT6 #(
    .INIT(64'hF888FFFFFFFFFFFF)) 
    core_sleep_o_INST_0_i_2
       (.I0(p_5_in[17]),
        .I1(irq_fast_i[14]),
        .I2(p_5_in[4]),
        .I3(irq_fast_i[1]),
        .I4(core_sleep_o_INST_0_i_4_n_0),
        .I5(core_sleep_o_INST_0_i_5_n_0),
        .O(core_sleep_o_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    core_sleep_o_INST_0_i_3
       (.I0(core_sleep_o_INST_0_i_6_n_0),
        .I1(core_sleep_o_INST_0_i_7_n_0),
        .I2(core_sleep_o_INST_0_i_8_n_0),
        .I3(core_sleep_o_INST_0_i_9_n_0),
        .I4(core_sleep_o_INST_0_i_10_n_0),
        .I5(core_sleep_o_INST_0_i_11_n_0),
        .O(core_sleep_o_INST_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_4
       (.I0(p_5_in[5]),
        .I1(irq_fast_i[2]),
        .O(core_sleep_o_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_5
       (.I0(p_5_in[14]),
        .I1(irq_fast_i[11]),
        .O(core_sleep_o_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFD5FFD5FFD5)) 
    core_sleep_o_INST_0_i_6
       (.I0(core_sleep_o_INST_0_i_12_n_0),
        .I1(p_5_in[0]),
        .I2(irq_software_i),
        .I3(csr_meip),
        .I4(p_5_in[8]),
        .I5(irq_fast_i[5]),
        .O(core_sleep_o_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF8FFF8FFF8FFF)) 
    core_sleep_o_INST_0_i_7
       (.I0(p_5_in[3]),
        .I1(irq_fast_i[0]),
        .I2(core_sleep_o_INST_0_i_14_n_0),
        .I3(core_sleep_o_INST_0_i_15_n_0),
        .I4(p_5_in[1]),
        .I5(irq_timer_i),
        .O(core_sleep_o_INST_0_i_7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_8
       (.I0(p_5_in[9]),
        .I1(irq_fast_i[6]),
        .O(core_sleep_o_INST_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    core_sleep_o_INST_0_i_9
       (.I0(p_5_in[13]),
        .I1(irq_fast_i[10]),
        .O(core_sleep_o_INST_0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    data_sign_ext_q_i_2
       (.I0(axi_aresetn),
        .O(\mstack_cause_q_reg[0]_0 ));
  FDCE \dcsr_q_reg[cause][0] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_1 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[1]_1 [0]),
        .Q(\dcsr_q_reg[cause]__0 ));
  FDCE \dcsr_q_reg[cause][1] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_1 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[1]_1 [1]),
        .Q(Q[0]));
  FDCE \dcsr_q_reg[cause][2] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_1 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[1]_1 [2]),
        .Q(Q[1]));
  FDCE \dcsr_q_reg[ebreakm] 
       (.C(clk),
        .CE(dcsr_d6_out),
        .CLR(axi_aresetn_1),
        .D(p_22_in),
        .Q(debug_ebreakm));
  FDCE \dcsr_q_reg[ebreaks] 
       (.C(clk),
        .CE(dcsr_d6_out),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(p_18_in),
        .Q(\dcsr_q_reg[ebreaks]__0 ));
  FDCE \dcsr_q_reg[ebreaku] 
       (.C(clk),
        .CE(dcsr_d6_out),
        .CLR(axi_aresetn_1),
        .D(p_16_in),
        .Q(debug_ebreaku));
  FDPE \dcsr_q_reg[prv][0] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_1 ),
        .D(\priv_lvl_q_reg[1]_1 [0]),
        .PRE(axi_aresetn_1),
        .Q(\priv_lvl_q_reg[0]_0 ));
  FDPE \dcsr_q_reg[prv][1] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_1 ),
        .D(\priv_lvl_q_reg[1]_1 [1]),
        .PRE(axi_aresetn_1),
        .Q(\dcsr_q_reg[prv_n_0_][1] ));
  FDCE \dcsr_q_reg[step] 
       (.C(clk),
        .CE(dcsr_d6_out),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[13]_0 ),
        .Q(debug_single_step));
  FDCE \dcsr_q_reg[stepie] 
       (.C(clk),
        .CE(dcsr_d6_out),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_14_in),
        .Q(\mie_q_reg[irq_external]_0 ));
  FDCE \depc_q_reg[10] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\pc_id_o_reg[31] [9]),
        .Q(\stored_addr_q_reg[31] [9]));
  FDCE \depc_q_reg[11] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [10]),
        .Q(\stored_addr_q_reg[31] [10]));
  FDCE \depc_q_reg[12] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(axi_aresetn_1),
        .D(\pc_id_o_reg[31] [11]),
        .Q(\stored_addr_q_reg[31] [11]));
  FDCE \depc_q_reg[13] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\pc_id_o_reg[31] [12]),
        .Q(\stored_addr_q_reg[31] [12]));
  FDCE \depc_q_reg[14] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\pc_id_o_reg[31] [13]),
        .Q(\stored_addr_q_reg[31] [13]));
  FDCE \depc_q_reg[15] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\pc_id_o_reg[31] [14]),
        .Q(\stored_addr_q_reg[31] [14]));
  FDCE \depc_q_reg[16] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [15]),
        .Q(\stored_addr_q_reg[31] [15]));
  FDCE \depc_q_reg[17] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [16]),
        .Q(\stored_addr_q_reg[31] [16]));
  FDCE \depc_q_reg[18] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [17]),
        .Q(\stored_addr_q_reg[31] [17]));
  FDCE \depc_q_reg[19] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [18]),
        .Q(\stored_addr_q_reg[31] [18]));
  FDCE \depc_q_reg[1] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\pc_id_o_reg[31] [0]),
        .Q(\stored_addr_q_reg[31] [0]));
  FDCE \depc_q_reg[20] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [19]),
        .Q(\stored_addr_q_reg[31] [19]));
  FDCE \depc_q_reg[21] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [20]),
        .Q(\stored_addr_q_reg[31] [20]));
  FDCE \depc_q_reg[22] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [21]),
        .Q(\stored_addr_q_reg[31] [21]));
  FDCE \depc_q_reg[23] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [22]),
        .Q(\stored_addr_q_reg[31] [22]));
  FDCE \depc_q_reg[24] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [23]),
        .Q(\stored_addr_q_reg[31] [23]));
  FDCE \depc_q_reg[25] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [24]),
        .Q(\stored_addr_q_reg[31] [24]));
  FDCE \depc_q_reg[26] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [25]),
        .Q(\stored_addr_q_reg[31] [25]));
  FDCE \depc_q_reg[27] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [26]),
        .Q(\stored_addr_q_reg[31] [26]));
  FDCE \depc_q_reg[28] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [27]),
        .Q(\stored_addr_q_reg[31] [27]));
  FDCE \depc_q_reg[29] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [28]),
        .Q(\stored_addr_q_reg[31] [28]));
  FDCE \depc_q_reg[2] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(axi_aresetn_1),
        .D(\pc_id_o_reg[31] [1]),
        .Q(\stored_addr_q_reg[31] [1]));
  FDCE \depc_q_reg[30] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\pc_id_o_reg[31] [29]),
        .Q(\stored_addr_q_reg[31] [29]));
  FDCE \depc_q_reg[31] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [30]),
        .Q(\stored_addr_q_reg[31] [30]));
  FDCE \depc_q_reg[3] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(axi_aresetn_0),
        .D(\pc_id_o_reg[31] [2]),
        .Q(\stored_addr_q_reg[31] [2]));
  FDCE \depc_q_reg[4] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\pc_id_o_reg[31] [3]),
        .Q(\stored_addr_q_reg[31] [3]));
  FDCE \depc_q_reg[5] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\pc_id_o_reg[31] [4]),
        .Q(\stored_addr_q_reg[31] [4]));
  FDCE \depc_q_reg[6] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\pc_id_o_reg[31] [5]),
        .Q(\stored_addr_q_reg[31] [5]));
  FDCE \depc_q_reg[7] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [6]),
        .Q(\stored_addr_q_reg[31] [6]));
  FDCE \depc_q_reg[8] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\pc_id_o_reg[31] [7]),
        .Q(\stored_addr_q_reg[31] [7]));
  FDCE \depc_q_reg[9] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_2 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\pc_id_o_reg[31] [8]),
        .Q(\stored_addr_q_reg[31] [8]));
  FDCE \dscratch0_q_reg[0] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_24 ),
        .Q(\dscratch0_q_reg[30]_0 [0]));
  FDCE \dscratch0_q_reg[10] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_17 ),
        .Q(\dscratch0_q_reg[30]_0 [6]));
  FDCE \dscratch0_q_reg[11] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(p_14_in),
        .Q(\dscratch0_q_reg[30]_0 [7]));
  FDCE \dscratch0_q_reg[12] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(p_16_in),
        .Q(\dscratch0_q_reg[30]_0 [8]));
  FDCE \dscratch0_q_reg[13] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(p_18_in),
        .Q(dscratch0_q[13]));
  FDCE \dscratch0_q_reg[14] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_16 ),
        .Q(\dscratch0_q_reg[30]_0 [9]));
  FDCE \dscratch0_q_reg[15] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(axi_aresetn_1),
        .D(p_22_in),
        .Q(\dscratch0_q_reg[30]_0 [10]));
  FDCE \dscratch0_q_reg[16] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_13 ),
        .Q(\dscratch0_q_reg[30]_0 [11]));
  FDCE \dscratch0_q_reg[17] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(p_2_in),
        .Q(\dscratch0_q_reg[30]_0 [12]));
  FDCE \dscratch0_q_reg[18] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_12 ),
        .Q(\dscratch0_q_reg[30]_0 [13]));
  FDCE \dscratch0_q_reg[19] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_11 ),
        .Q(\dscratch0_q_reg[30]_0 [14]));
  FDCE \dscratch0_q_reg[1] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(axi_aresetn_1),
        .D(\instr_rdata_id_o_reg[13]_23 ),
        .Q(dscratch0_q[1]));
  FDCE \dscratch0_q_reg[20] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_10 ),
        .Q(\dscratch0_q_reg[30]_0 [15]));
  FDCE \dscratch0_q_reg[21] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_0_in),
        .Q(\dscratch0_q_reg[30]_0 [16]));
  FDCE \dscratch0_q_reg[22] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_9 ),
        .Q(\dscratch0_q_reg[30]_0 [17]));
  FDCE \dscratch0_q_reg[23] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_8 ),
        .Q(\dscratch0_q_reg[30]_0 [18]));
  FDCE \dscratch0_q_reg[24] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_7 ),
        .Q(\dscratch0_q_reg[30]_0 [19]));
  FDCE \dscratch0_q_reg[25] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_6 ),
        .Q(\dscratch0_q_reg[30]_0 [20]));
  FDCE \dscratch0_q_reg[26] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_5 ),
        .Q(\dscratch0_q_reg[30]_0 [21]));
  FDCE \dscratch0_q_reg[27] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_4 ),
        .Q(\dscratch0_q_reg[30]_0 [22]));
  FDCE \dscratch0_q_reg[28] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_3 ),
        .Q(\dscratch0_q_reg[30]_0 [23]));
  FDCE \dscratch0_q_reg[29] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_2 ),
        .Q(\dscratch0_q_reg[30]_0 [24]));
  FDCE \dscratch0_q_reg[2] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(axi_aresetn_1),
        .D(\instr_rdata_id_o_reg[13]_0 ),
        .Q(dscratch0_q[2]));
  FDCE \dscratch0_q_reg[30] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_1 ),
        .Q(\dscratch0_q_reg[30]_0 [25]));
  FDCE \dscratch0_q_reg[31] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_15 ),
        .Q(dscratch0_q[31]));
  FDCE \dscratch0_q_reg[3] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13] ),
        .Q(\dscratch0_q_reg[30]_0 [1]));
  FDCE \dscratch0_q_reg[4] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_22 ),
        .Q(dscratch0_q[4]));
  FDCE \dscratch0_q_reg[5] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_21 ),
        .Q(\dscratch0_q_reg[30]_0 [2]));
  FDCE \dscratch0_q_reg[6] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_20 ),
        .Q(dscratch0_q[6]));
  FDCE \dscratch0_q_reg[7] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(p_1_in),
        .Q(\dscratch0_q_reg[30]_0 [3]));
  FDCE \dscratch0_q_reg[8] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_19 ),
        .Q(\dscratch0_q_reg[30]_0 [4]));
  FDCE \dscratch0_q_reg[9] 
       (.C(clk),
        .CE(instr_new_id_o_reg_4),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_18 ),
        .Q(\dscratch0_q_reg[30]_0 [5]));
  FDCE \dscratch1_q_reg[0] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_24 ),
        .Q(\dscratch0_q_reg[30]_3 [0]));
  FDCE \dscratch1_q_reg[10] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_17 ),
        .Q(\dscratch0_q_reg[30]_3 [6]));
  FDCE \dscratch1_q_reg[11] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(p_14_in),
        .Q(dscratch1_q[11]));
  FDCE \dscratch1_q_reg[12] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(p_16_in),
        .Q(\dscratch0_q_reg[30]_3 [7]));
  FDCE \dscratch1_q_reg[13] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(p_18_in),
        .Q(dscratch1_q[13]));
  FDCE \dscratch1_q_reg[14] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_16 ),
        .Q(\dscratch0_q_reg[30]_3 [8]));
  FDCE \dscratch1_q_reg[15] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_22_in),
        .Q(\dscratch0_q_reg[30]_3 [9]));
  FDCE \dscratch1_q_reg[16] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_13 ),
        .Q(dscratch1_q[16]));
  FDCE \dscratch1_q_reg[17] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(p_2_in),
        .Q(dscratch1_q[17]));
  FDCE \dscratch1_q_reg[18] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_12 ),
        .Q(\dscratch0_q_reg[30]_3 [10]));
  FDCE \dscratch1_q_reg[19] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_11 ),
        .Q(dscratch1_q[19]));
  FDCE \dscratch1_q_reg[1] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_23 ),
        .Q(dscratch1_q[1]));
  FDCE \dscratch1_q_reg[20] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_10 ),
        .Q(\dscratch0_q_reg[30]_3 [11]));
  FDCE \dscratch1_q_reg[21] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(p_0_in),
        .Q(dscratch1_q[21]));
  FDCE \dscratch1_q_reg[22] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_9 ),
        .Q(dscratch1_q[22]));
  FDCE \dscratch1_q_reg[23] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_8 ),
        .Q(dscratch1_q[23]));
  FDCE \dscratch1_q_reg[24] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_7 ),
        .Q(\dscratch0_q_reg[30]_3 [12]));
  FDCE \dscratch1_q_reg[25] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_6 ),
        .Q(dscratch1_q[25]));
  FDCE \dscratch1_q_reg[26] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_5 ),
        .Q(\dscratch0_q_reg[30]_3 [13]));
  FDCE \dscratch1_q_reg[27] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_4 ),
        .Q(dscratch1_q[27]));
  FDCE \dscratch1_q_reg[28] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_3 ),
        .Q(dscratch1_q[28]));
  FDCE \dscratch1_q_reg[29] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_2 ),
        .Q(\dscratch0_q_reg[30]_3 [14]));
  FDCE \dscratch1_q_reg[2] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(axi_aresetn_1),
        .D(\instr_rdata_id_o_reg[13]_0 ),
        .Q(dscratch1_q[2]));
  FDCE \dscratch1_q_reg[30] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_1 ),
        .Q(\dscratch0_q_reg[30]_3 [15]));
  FDCE \dscratch1_q_reg[31] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_15 ),
        .Q(dscratch1_q[31]));
  FDCE \dscratch1_q_reg[3] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13] ),
        .Q(\dscratch0_q_reg[30]_3 [1]));
  FDCE \dscratch1_q_reg[4] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_22 ),
        .Q(dscratch1_q[4]));
  FDCE \dscratch1_q_reg[5] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_21 ),
        .Q(\dscratch0_q_reg[30]_3 [2]));
  FDCE \dscratch1_q_reg[6] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_20 ),
        .Q(dscratch1_q[6]));
  FDCE \dscratch1_q_reg[7] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(p_1_in),
        .Q(\dscratch0_q_reg[30]_3 [3]));
  FDCE \dscratch1_q_reg[8] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_19 ),
        .Q(\dscratch0_q_reg[30]_3 [4]));
  FDCE \dscratch1_q_reg[9] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[4]_8 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_18 ),
        .Q(\dscratch0_q_reg[30]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    exc_req_q_i_15
       (.I0(\priv_lvl_q_reg[1]_0 [1]),
        .I1(\priv_lvl_q_reg[1]_0 [0]),
        .O(exc_req_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    illegal_insn_q_i_4
       (.I0(\priv_lvl_q_reg[1]_0 [1]),
        .I1(\priv_lvl_q_reg[1]_0 [0]),
        .I2(csr_mstatus_tw),
        .I3(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I4(\instr_rdata_id_o_reg[29] ),
        .O(illegal_insn_q_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \instr_rdata_id_o[26]_i_2 
       (.I0(axi_aresetn),
        .O(\dscratch0_q_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h5555555504545454)) 
    \mcause_q[0]_i_3 
       (.I0(instr_valid_id_o_reg),
        .I1(\mcause_q_reg[0]_1 ),
        .I2(\instr_rdata_id_o_reg[23] ),
        .I3(\priv_lvl_q_reg[1]_0 [1]),
        .I4(\priv_lvl_q_reg[1]_0 [0]),
        .I5(illegal_insn_q),
        .O(\mcause_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8080808080AAAAAA)) 
    \mcause_q[0]_i_4 
       (.I0(\mcause_q[1]_i_8_n_0 ),
        .I1(p_5_in[17]),
        .I2(irq_fast_i[14]),
        .I3(irq_fast_i[13]),
        .I4(p_5_in[16]),
        .I5(\mcause_q[0]_i_6_n_0 ),
        .O(\mcause_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80800A00)) 
    \mcause_q[0]_i_5 
       (.I0(\instr_rdata_id_o_reg[21] ),
        .I1(debug_ebreakm),
        .I2(\priv_lvl_q_reg[1]_0 [0]),
        .I3(debug_ebreaku),
        .I4(\priv_lvl_q_reg[1]_0 [1]),
        .I5(debug_mode),
        .O(\mcause_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h88888FFF00000000)) 
    \mcause_q[0]_i_6 
       (.I0(p_5_in[14]),
        .I1(irq_fast_i[11]),
        .I2(irq_fast_i[10]),
        .I3(p_5_in[13]),
        .I4(\mcause_q[0]_i_7_n_0 ),
        .I5(core_sleep_o_INST_0_i_15_n_0),
        .O(\mcause_q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88F8F8F800000000)) 
    \mcause_q[0]_i_7 
       (.I0(p_5_in[11]),
        .I1(irq_fast_i[8]),
        .I2(\mcause_q[0]_i_8_n_0 ),
        .I3(irq_fast_i[7]),
        .I4(p_5_in[10]),
        .I5(core_sleep_o_INST_0_i_11_n_0),
        .O(\mcause_q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h77707070FFFFFFFF)) 
    \mcause_q[0]_i_8 
       (.I0(p_5_in[8]),
        .I1(irq_fast_i[5]),
        .I2(\mcause_q[0]_i_9_n_0 ),
        .I3(irq_fast_i[4]),
        .I4(p_5_in[7]),
        .I5(core_sleep_o_INST_0_i_8_n_0),
        .O(\mcause_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000F777F777F777)) 
    \mcause_q[0]_i_9 
       (.I0(p_5_in[4]),
        .I1(irq_fast_i[1]),
        .I2(p_5_in[5]),
        .I3(irq_fast_i[2]),
        .I4(irq_fast_i[3]),
        .I5(p_5_in[6]),
        .O(\mcause_q[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    \mcause_q[1]_i_5 
       (.I0(\mcause_q_reg[1]_0 ),
        .I1(\instr_rdata_id_o_reg[21] ),
        .I2(store_err_q),
        .I3(exc_req_q_reg),
        .I4(\instr_rdata_id_o_reg[23] ),
        .I5(illegal_insn_q),
        .O(\mcause_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0888000008888888)) 
    \mcause_q[1]_i_6 
       (.I0(\mcause_q[1]_i_8_n_0 ),
        .I1(\mcause_q[1]_i_9_n_0 ),
        .I2(irq_fast_i[14]),
        .I3(p_5_in[17]),
        .I4(\mcause_q[4]_i_6_n_0 ),
        .I5(\mcause_q[4]_i_5_n_0 ),
        .O(\mcause_q_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h11455545)) 
    \mcause_q[1]_i_7 
       (.I0(debug_mode),
        .I1(\priv_lvl_q_reg[1]_0 [1]),
        .I2(debug_ebreaku),
        .I3(\priv_lvl_q_reg[1]_0 [0]),
        .I4(debug_ebreakm),
        .O(\mcause_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \mcause_q[1]_i_8 
       (.I0(\mcause_q[4]_i_3_n_0 ),
        .I1(\mcause_q[4]_i_4_n_0 ),
        .I2(nmi_mode_q),
        .I3(irq_nm_i),
        .O(\mcause_q[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDD555DDDD)) 
    \mcause_q[1]_i_9 
       (.I0(\mcause_q[4]_i_3_n_0 ),
        .I1(\mcause_q[4]_i_9_n_0 ),
        .I2(p_5_in[8]),
        .I3(irq_fast_i[5]),
        .I4(core_sleep_o_INST_0_i_12_n_0),
        .I5(\mcause_q[4]_i_8_n_0 ),
        .O(\mcause_q[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mcause_q[2]_i_2 
       (.I0(axi_aresetn),
        .O(\mhpmcounter_q_reg[0][62]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA20AAAAAAAA)) 
    \mcause_q[2]_i_4 
       (.I0(\ctrl_fsm_cs_reg[0] ),
        .I1(\mcause_q[4]_i_7_n_0 ),
        .I2(\mcause_q[4]_i_3_n_0 ),
        .I3(\mcause_q[4]_i_6_n_0 ),
        .I4(nmi_mode_q_reg),
        .I5(\mcause_q[2]_i_5_n_0 ),
        .O(\mcause_q_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDDDFDDDFDDD)) 
    \mcause_q[2]_i_5 
       (.I0(\mcause_q[4]_i_3_n_0 ),
        .I1(\mcause_q[4]_i_4_n_0 ),
        .I2(p_5_in[2]),
        .I3(irq_external_i),
        .I4(p_5_in[0]),
        .I5(irq_software_i),
        .O(\mcause_q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000F700FFFFFFFF)) 
    \mcause_q[3]_i_5 
       (.I0(irq_external_i),
        .I1(p_5_in[2]),
        .I2(\mcause_q[4]_i_4_n_0 ),
        .I3(\mcause_q[4]_i_3_n_0 ),
        .I4(nmi_mode_q_reg),
        .I5(\ctrl_fsm_cs_reg[0] ),
        .O(\mcause_q_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hD0D0F0D0)) 
    \mcause_q[4]_i_2 
       (.I0(\mcause_q[4]_i_3_n_0 ),
        .I1(\mcause_q[4]_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[1] ),
        .I3(irq_nm_i),
        .I4(nmi_mode_q),
        .O(exc_cause));
  LUT6 #(
    .INIT(64'h0000011101110111)) 
    \mcause_q[4]_i_3 
       (.I0(\mcause_q[4]_i_5_n_0 ),
        .I1(\mcause_q[4]_i_6_n_0 ),
        .I2(p_5_in[11]),
        .I3(irq_fast_i[8]),
        .I4(p_5_in[12]),
        .I5(irq_fast_i[9]),
        .O(\mcause_q[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFFFFFFF)) 
    \mcause_q[4]_i_4 
       (.I0(\mcause_q[4]_i_7_n_0 ),
        .I1(irq_fast_i[0]),
        .I2(p_5_in[3]),
        .I3(irq_fast_i[1]),
        .I4(p_5_in[4]),
        .I5(\mcause_q[4]_i_8_n_0 ),
        .O(\mcause_q[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \mcause_q[4]_i_5 
       (.I0(irq_fast_i[11]),
        .I1(p_5_in[14]),
        .I2(irq_fast_i[10]),
        .I3(p_5_in[13]),
        .O(\mcause_q[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mcause_q[4]_i_6 
       (.I0(irq_fast_i[12]),
        .I1(p_5_in[15]),
        .I2(p_5_in[16]),
        .I3(irq_fast_i[13]),
        .I4(p_5_in[17]),
        .I5(irq_fast_i[14]),
        .O(\mcause_q[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h07770000)) 
    \mcause_q[4]_i_7 
       (.I0(p_5_in[8]),
        .I1(irq_fast_i[5]),
        .I2(p_5_in[7]),
        .I3(irq_fast_i[4]),
        .I4(\mcause_q[4]_i_9_n_0 ),
        .O(\mcause_q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \mcause_q[4]_i_8 
       (.I0(irq_fast_i[3]),
        .I1(p_5_in[6]),
        .I2(irq_fast_i[2]),
        .I3(p_5_in[5]),
        .O(\mcause_q[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \mcause_q[4]_i_9 
       (.I0(irq_fast_i[7]),
        .I1(p_5_in[10]),
        .I2(irq_fast_i[6]),
        .I3(p_5_in[9]),
        .O(\mcause_q[4]_i_9_n_0 ));
  FDCE \mcause_q_reg[0] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mstack_cause_q_reg[5]_0 [0]),
        .Q(mcause_q[0]));
  FDCE \mcause_q_reg[1] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_0 ),
        .CLR(axi_aresetn_1),
        .D(\mstack_cause_q_reg[5]_0 [1]),
        .Q(mcause_q[1]));
  FDCE \mcause_q_reg[2] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_0 ),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(\mstack_cause_q_reg[5]_0 [2]),
        .Q(\mstack_cause_q_reg[3]_0 [0]));
  FDCE \mcause_q_reg[3] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_cause_q_reg[5]_0 [3]),
        .Q(\mstack_cause_q_reg[3]_0 [1]));
  FDCE \mcause_q_reg[4] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mstack_cause_q_reg[5]_0 [4]),
        .Q(mcause_q[4]));
  FDCE \mcause_q_reg[5] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_cause_q_reg[5]_0 [5]),
        .Q(mcause_q[5]));
  FDCE \mcountinhibit_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mcountinhibit_q_reg[0]_0 ),
        .Q(\mhpmcounter_q_reg[0][3]_0 ));
  FDCE \mcountinhibit_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mcountinhibit_q_reg[2]_1 ),
        .Q(\mcountinhibit_q_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \md_state_q[1]_i_2 
       (.I0(axi_aresetn),
        .O(\dscratch0_q_reg[11]_0 ));
  FDCE \mepc_q_reg[10] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [9]),
        .Q(\mstack_epc_q_reg[31]_2 [9]));
  FDCE \mepc_q_reg[11] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [10]),
        .Q(\mstack_epc_q_reg[31]_2 [10]));
  FDCE \mepc_q_reg[12] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [11]),
        .Q(\mstack_epc_q_reg[31]_2 [11]));
  FDCE \mepc_q_reg[13] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [12]),
        .Q(\mstack_epc_q_reg[31]_2 [12]));
  FDCE \mepc_q_reg[14] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [13]),
        .Q(\mstack_epc_q_reg[31]_2 [13]));
  FDCE \mepc_q_reg[15] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [14]),
        .Q(\mstack_epc_q_reg[31]_2 [14]));
  FDCE \mepc_q_reg[16] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [15]),
        .Q(\mstack_epc_q_reg[31]_2 [15]));
  FDCE \mepc_q_reg[17] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [16]),
        .Q(\mstack_epc_q_reg[31]_2 [16]));
  FDCE \mepc_q_reg[18] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [17]),
        .Q(\mstack_epc_q_reg[31]_2 [17]));
  FDCE \mepc_q_reg[19] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [18]),
        .Q(\mstack_epc_q_reg[31]_2 [18]));
  FDCE \mepc_q_reg[1] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [0]),
        .Q(\mstack_epc_q_reg[31]_2 [0]));
  FDCE \mepc_q_reg[20] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [19]),
        .Q(\mstack_epc_q_reg[31]_2 [19]));
  FDCE \mepc_q_reg[21] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [20]),
        .Q(\mstack_epc_q_reg[31]_2 [20]));
  FDCE \mepc_q_reg[22] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [21]),
        .Q(\mstack_epc_q_reg[31]_2 [21]));
  FDCE \mepc_q_reg[23] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [22]),
        .Q(\mstack_epc_q_reg[31]_2 [22]));
  FDCE \mepc_q_reg[24] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [23]),
        .Q(\mstack_epc_q_reg[31]_2 [23]));
  FDCE \mepc_q_reg[25] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [24]),
        .Q(\mstack_epc_q_reg[31]_2 [24]));
  FDCE \mepc_q_reg[26] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [25]),
        .Q(\mstack_epc_q_reg[31]_2 [25]));
  FDCE \mepc_q_reg[27] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [26]),
        .Q(\mstack_epc_q_reg[31]_2 [26]));
  FDCE \mepc_q_reg[28] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [27]),
        .Q(\mstack_epc_q_reg[31]_2 [27]));
  FDCE \mepc_q_reg[29] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [28]),
        .Q(\mstack_epc_q_reg[31]_2 [28]));
  FDCE \mepc_q_reg[2] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_3 [1]),
        .Q(\mstack_epc_q_reg[31]_2 [1]));
  FDCE \mepc_q_reg[30] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [29]),
        .Q(\mstack_epc_q_reg[31]_2 [29]));
  FDCE \mepc_q_reg[31] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_3 [30]),
        .Q(\mstack_epc_q_reg[31]_2 [30]));
  FDCE \mepc_q_reg[3] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_3 [2]),
        .Q(\mstack_epc_q_reg[31]_2 [2]));
  FDCE \mepc_q_reg[4] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_3 [3]),
        .Q(\mstack_epc_q_reg[31]_2 [3]));
  FDCE \mepc_q_reg[5] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_3 [4]),
        .Q(\mstack_epc_q_reg[31]_2 [4]));
  FDCE \mepc_q_reg[6] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_3 [5]),
        .Q(\mstack_epc_q_reg[31]_2 [5]));
  FDCE \mepc_q_reg[7] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [6]),
        .Q(\mstack_epc_q_reg[31]_2 [6]));
  FDCE \mepc_q_reg[8] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [7]),
        .Q(\mstack_epc_q_reg[31]_2 [7]));
  FDCE \mepc_q_reg[9] 
       (.C(clk),
        .CE(instr_new_id_o_reg_2),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_3 [8]),
        .Q(\mstack_epc_q_reg[31]_2 [8]));
  LUT2 #(
    .INIT(4'h7)) 
    \mhpmcounter_q[0][31]_i_1 
       (.I0(\mhpmcounter_q_reg[0][3]_0 ),
        .I1(instr_new_id_o_reg_0),
        .O(\mhpmcounter_q[0][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mhpmcounter_q[0][63]_i_1 
       (.I0(\mhpmcounter_q_reg[0][3]_0 ),
        .I1(instr_new_id_o_reg_1),
        .O(\mhpmcounter_q[0][63]_i_1_n_0 ));
  FDCE \mhpmcounter_q_reg[0][0] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [0]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [0]));
  FDCE \mhpmcounter_q_reg[0][10] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [10]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [10]));
  FDCE \mhpmcounter_q_reg[0][11] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [11]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [11]));
  FDCE \mhpmcounter_q_reg[0][12] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [12]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [12]));
  CARRY4 \mhpmcounter_q_reg[0][12]_i_2 
       (.CI(\mhpmcounter_q_reg[0][8]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][12]_i_2_n_0 ,\mhpmcounter_q_reg[0][12]_i_2_n_1 ,\mhpmcounter_q_reg[0][12]_i_2_n_2 ,\mhpmcounter_q_reg[0][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][12]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [12:9]));
  FDCE \mhpmcounter_q_reg[0][13] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [13]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [13]));
  FDCE \mhpmcounter_q_reg[0][14] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [14]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [14]));
  FDCE \mhpmcounter_q_reg[0][15] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [15]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [15]));
  FDCE \mhpmcounter_q_reg[0][16] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [16]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [16]));
  CARRY4 \mhpmcounter_q_reg[0][16]_i_2 
       (.CI(\mhpmcounter_q_reg[0][12]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][16]_i_2_n_0 ,\mhpmcounter_q_reg[0][16]_i_2_n_1 ,\mhpmcounter_q_reg[0][16]_i_2_n_2 ,\mhpmcounter_q_reg[0][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][16]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [16:13]));
  FDCE \mhpmcounter_q_reg[0][17] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [17]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [17]));
  FDCE \mhpmcounter_q_reg[0][18] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [18]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [18]));
  FDCE \mhpmcounter_q_reg[0][19] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [19]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [19]));
  FDCE \mhpmcounter_q_reg[0][1] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [1]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [1]));
  FDCE \mhpmcounter_q_reg[0][20] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [20]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [20]));
  CARRY4 \mhpmcounter_q_reg[0][20]_i_2 
       (.CI(\mhpmcounter_q_reg[0][16]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][20]_i_2_n_0 ,\mhpmcounter_q_reg[0][20]_i_2_n_1 ,\mhpmcounter_q_reg[0][20]_i_2_n_2 ,\mhpmcounter_q_reg[0][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][20]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [20:17]));
  FDCE \mhpmcounter_q_reg[0][21] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [21]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [21]));
  FDCE \mhpmcounter_q_reg[0][22] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [22]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [22]));
  FDCE \mhpmcounter_q_reg[0][23] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [23]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [23]));
  FDCE \mhpmcounter_q_reg[0][24] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [24]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [24]));
  CARRY4 \mhpmcounter_q_reg[0][24]_i_2 
       (.CI(\mhpmcounter_q_reg[0][20]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][24]_i_2_n_0 ,\mhpmcounter_q_reg[0][24]_i_2_n_1 ,\mhpmcounter_q_reg[0][24]_i_2_n_2 ,\mhpmcounter_q_reg[0][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][24]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [24:21]));
  FDCE \mhpmcounter_q_reg[0][25] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [25]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [25]));
  FDCE \mhpmcounter_q_reg[0][26] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [26]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [26]));
  FDCE \mhpmcounter_q_reg[0][27] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [27]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [27]));
  FDCE \mhpmcounter_q_reg[0][28] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [28]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [28]));
  CARRY4 \mhpmcounter_q_reg[0][28]_i_2 
       (.CI(\mhpmcounter_q_reg[0][24]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][28]_i_2_n_0 ,\mhpmcounter_q_reg[0][28]_i_2_n_1 ,\mhpmcounter_q_reg[0][28]_i_2_n_2 ,\mhpmcounter_q_reg[0][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][28]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [28:25]));
  FDCE \mhpmcounter_q_reg[0][29] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [29]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [29]));
  FDCE \mhpmcounter_q_reg[0][2] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [2]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [2]));
  FDCE \mhpmcounter_q_reg[0][30] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [30]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [30]));
  FDCE \mhpmcounter_q_reg[0][31] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [31]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [31]));
  FDCE \mhpmcounter_q_reg[0][32] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [32]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [32]));
  CARRY4 \mhpmcounter_q_reg[0][32]_i_2 
       (.CI(\mhpmcounter_q_reg[0][28]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][32]_i_2_n_0 ,\mhpmcounter_q_reg[0][32]_i_2_n_1 ,\mhpmcounter_q_reg[0][32]_i_2_n_2 ,\mhpmcounter_q_reg[0][32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][32]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [32:29]));
  FDCE \mhpmcounter_q_reg[0][33] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [33]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [33]));
  FDCE \mhpmcounter_q_reg[0][34] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [34]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [34]));
  FDCE \mhpmcounter_q_reg[0][35] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [35]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [35]));
  FDCE \mhpmcounter_q_reg[0][36] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [36]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [36]));
  CARRY4 \mhpmcounter_q_reg[0][36]_i_2 
       (.CI(\mhpmcounter_q_reg[0][32]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][36]_i_2_n_0 ,\mhpmcounter_q_reg[0][36]_i_2_n_1 ,\mhpmcounter_q_reg[0][36]_i_2_n_2 ,\mhpmcounter_q_reg[0][36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][36]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [36:33]));
  FDCE \mhpmcounter_q_reg[0][37] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [37]),
        .Q(\mhpmcounter_q_reg[0]_35 ));
  FDCE \mhpmcounter_q_reg[0][38] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [38]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [37]));
  FDCE \mhpmcounter_q_reg[0][39] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [39]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [38]));
  FDCE \mhpmcounter_q_reg[0][3] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [3]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [3]));
  FDCE \mhpmcounter_q_reg[0][40] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [40]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [39]));
  CARRY4 \mhpmcounter_q_reg[0][40]_i_2 
       (.CI(\mhpmcounter_q_reg[0][36]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][40]_i_2_n_0 ,\mhpmcounter_q_reg[0][40]_i_2_n_1 ,\mhpmcounter_q_reg[0][40]_i_2_n_2 ,\mhpmcounter_q_reg[0][40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][40]_0 ),
        .S({\mhpmcounter_q_reg[0][63]_0 [39:37],\mhpmcounter_q_reg[0]_35 }));
  FDCE \mhpmcounter_q_reg[0][41] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [41]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [40]));
  FDCE \mhpmcounter_q_reg[0][42] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [42]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [41]));
  FDCE \mhpmcounter_q_reg[0][43] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [43]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [42]));
  FDCE \mhpmcounter_q_reg[0][44] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [44]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [43]));
  CARRY4 \mhpmcounter_q_reg[0][44]_i_2 
       (.CI(\mhpmcounter_q_reg[0][40]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][44]_i_2_n_0 ,\mhpmcounter_q_reg[0][44]_i_2_n_1 ,\mhpmcounter_q_reg[0][44]_i_2_n_2 ,\mhpmcounter_q_reg[0][44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][44]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [43:40]));
  FDCE \mhpmcounter_q_reg[0][45] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [45]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [44]));
  FDCE \mhpmcounter_q_reg[0][46] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [46]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [45]));
  FDCE \mhpmcounter_q_reg[0][47] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [47]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [46]));
  FDCE \mhpmcounter_q_reg[0][48] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [48]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [47]));
  CARRY4 \mhpmcounter_q_reg[0][48]_i_2 
       (.CI(\mhpmcounter_q_reg[0][44]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][48]_i_2_n_0 ,\mhpmcounter_q_reg[0][48]_i_2_n_1 ,\mhpmcounter_q_reg[0][48]_i_2_n_2 ,\mhpmcounter_q_reg[0][48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][48]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [47:44]));
  FDCE \mhpmcounter_q_reg[0][49] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [49]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [48]));
  FDCE \mhpmcounter_q_reg[0][4] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [4]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [4]));
  CARRY4 \mhpmcounter_q_reg[0][4]_i_2 
       (.CI(1'b0),
        .CO({\mhpmcounter_q_reg[0][4]_i_2_n_0 ,\mhpmcounter_q_reg[0][4]_i_2_n_1 ,\mhpmcounter_q_reg[0][4]_i_2_n_2 ,\mhpmcounter_q_reg[0][4]_i_2_n_3 }),
        .CYINIT(\mhpmcounter_q_reg[0][63]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(\mhpmcounter_q_reg[0][63]_0 [4:1]));
  FDCE \mhpmcounter_q_reg[0][50] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [50]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [49]));
  FDCE \mhpmcounter_q_reg[0][51] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [51]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [50]));
  FDCE \mhpmcounter_q_reg[0][52] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [52]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [51]));
  CARRY4 \mhpmcounter_q_reg[0][52]_i_2 
       (.CI(\mhpmcounter_q_reg[0][48]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][52]_i_2_n_0 ,\mhpmcounter_q_reg[0][52]_i_2_n_1 ,\mhpmcounter_q_reg[0][52]_i_2_n_2 ,\mhpmcounter_q_reg[0][52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][52]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [51:48]));
  FDCE \mhpmcounter_q_reg[0][53] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [53]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [52]));
  FDCE \mhpmcounter_q_reg[0][54] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [54]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [53]));
  FDCE \mhpmcounter_q_reg[0][55] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [55]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [54]));
  FDCE \mhpmcounter_q_reg[0][56] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [56]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [55]));
  CARRY4 \mhpmcounter_q_reg[0][56]_i_2 
       (.CI(\mhpmcounter_q_reg[0][52]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][56]_i_2_n_0 ,\mhpmcounter_q_reg[0][56]_i_2_n_1 ,\mhpmcounter_q_reg[0][56]_i_2_n_2 ,\mhpmcounter_q_reg[0][56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][56]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [55:52]));
  FDCE \mhpmcounter_q_reg[0][57] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [57]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [56]));
  FDCE \mhpmcounter_q_reg[0][58] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [58]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [57]));
  FDCE \mhpmcounter_q_reg[0][59] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [59]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [58]));
  FDCE \mhpmcounter_q_reg[0][5] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [5]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [5]));
  FDCE \mhpmcounter_q_reg[0][60] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [60]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [59]));
  CARRY4 \mhpmcounter_q_reg[0][60]_i_2 
       (.CI(\mhpmcounter_q_reg[0][56]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][60]_i_2_n_0 ,\mhpmcounter_q_reg[0][60]_i_2_n_1 ,\mhpmcounter_q_reg[0][60]_i_2_n_2 ,\mhpmcounter_q_reg[0][60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][60]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [59:56]));
  FDCE \mhpmcounter_q_reg[0][61] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [61]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [60]));
  FDCE \mhpmcounter_q_reg[0][62] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [62]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [61]));
  FDCE \mhpmcounter_q_reg[0][63] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][63]_i_1_n_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [63]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [62]));
  CARRY4 \mhpmcounter_q_reg[0][63]_i_4 
       (.CI(\mhpmcounter_q_reg[0][60]_i_2_n_0 ),
        .CO({\NLW_mhpmcounter_q_reg[0][63]_i_4_CO_UNCONNECTED [3:2],\mhpmcounter_q_reg[0][63]_i_4_n_2 ,\mhpmcounter_q_reg[0][63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mhpmcounter_q_reg[0][63]_i_4_O_UNCONNECTED [3],\mhpmcounter_q_reg[0][63]_1 }),
        .S({1'b0,\mhpmcounter_q_reg[0][63]_0 [62:60]}));
  FDCE \mhpmcounter_q_reg[0][6] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [6]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [6]));
  FDCE \mhpmcounter_q_reg[0][7] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [7]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [7]));
  FDCE \mhpmcounter_q_reg[0][8] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [8]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [8]));
  CARRY4 \mhpmcounter_q_reg[0][8]_i_2 
       (.CI(\mhpmcounter_q_reg[0][4]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[0][8]_i_2_n_0 ,\mhpmcounter_q_reg[0][8]_i_2_n_1 ,\mhpmcounter_q_reg[0][8]_i_2_n_2 ,\mhpmcounter_q_reg[0][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[0][8]_0 ),
        .S(\mhpmcounter_q_reg[0][63]_0 [8:5]));
  FDCE \mhpmcounter_q_reg[0][9] 
       (.C(clk),
        .CE(\mhpmcounter_q[0][31]_i_1_n_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[0][63]_2 [9]),
        .Q(\mhpmcounter_q_reg[0][63]_0 [9]));
  FDCE \mhpmcounter_q_reg[2][0] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [0]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [0]));
  FDCE \mhpmcounter_q_reg[2][10] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [10]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [10]));
  FDCE \mhpmcounter_q_reg[2][11] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [11]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [11]));
  FDCE \mhpmcounter_q_reg[2][12] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [12]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [12]));
  CARRY4 \mhpmcounter_q_reg[2][12]_i_2 
       (.CI(\mhpmcounter_q_reg[2][8]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][12]_i_2_n_0 ,\mhpmcounter_q_reg[2][12]_i_2_n_1 ,\mhpmcounter_q_reg[2][12]_i_2_n_2 ,\mhpmcounter_q_reg[2][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][12]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [12:9]));
  FDCE \mhpmcounter_q_reg[2][13] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [13]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [13]));
  FDCE \mhpmcounter_q_reg[2][14] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [14]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [14]));
  FDCE \mhpmcounter_q_reg[2][15] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [15]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [15]));
  FDCE \mhpmcounter_q_reg[2][16] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [16]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [16]));
  CARRY4 \mhpmcounter_q_reg[2][16]_i_2 
       (.CI(\mhpmcounter_q_reg[2][12]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][16]_i_2_n_0 ,\mhpmcounter_q_reg[2][16]_i_2_n_1 ,\mhpmcounter_q_reg[2][16]_i_2_n_2 ,\mhpmcounter_q_reg[2][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][16]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [16:13]));
  FDCE \mhpmcounter_q_reg[2][17] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [17]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [17]));
  FDCE \mhpmcounter_q_reg[2][18] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [18]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [18]));
  FDCE \mhpmcounter_q_reg[2][19] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [19]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [19]));
  FDCE \mhpmcounter_q_reg[2][1] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [1]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [1]));
  FDCE \mhpmcounter_q_reg[2][20] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [20]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [20]));
  CARRY4 \mhpmcounter_q_reg[2][20]_i_2 
       (.CI(\mhpmcounter_q_reg[2][16]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][20]_i_2_n_0 ,\mhpmcounter_q_reg[2][20]_i_2_n_1 ,\mhpmcounter_q_reg[2][20]_i_2_n_2 ,\mhpmcounter_q_reg[2][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][20]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [20:17]));
  FDCE \mhpmcounter_q_reg[2][21] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [21]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [21]));
  FDCE \mhpmcounter_q_reg[2][22] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [22]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [22]));
  FDCE \mhpmcounter_q_reg[2][23] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [23]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [23]));
  FDCE \mhpmcounter_q_reg[2][24] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [24]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [24]));
  CARRY4 \mhpmcounter_q_reg[2][24]_i_2 
       (.CI(\mhpmcounter_q_reg[2][20]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][24]_i_2_n_0 ,\mhpmcounter_q_reg[2][24]_i_2_n_1 ,\mhpmcounter_q_reg[2][24]_i_2_n_2 ,\mhpmcounter_q_reg[2][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][24]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [24:21]));
  FDCE \mhpmcounter_q_reg[2][25] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [25]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [25]));
  FDCE \mhpmcounter_q_reg[2][26] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [26]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [26]));
  FDCE \mhpmcounter_q_reg[2][27] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [27]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [27]));
  FDCE \mhpmcounter_q_reg[2][28] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [28]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [28]));
  CARRY4 \mhpmcounter_q_reg[2][28]_i_2 
       (.CI(\mhpmcounter_q_reg[2][24]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][28]_i_2_n_0 ,\mhpmcounter_q_reg[2][28]_i_2_n_1 ,\mhpmcounter_q_reg[2][28]_i_2_n_2 ,\mhpmcounter_q_reg[2][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][28]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [28:25]));
  FDCE \mhpmcounter_q_reg[2][29] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [29]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [29]));
  FDCE \mhpmcounter_q_reg[2][2] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [2]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [2]));
  FDCE \mhpmcounter_q_reg[2][30] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [30]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [30]));
  FDCE \mhpmcounter_q_reg[2][31] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [31]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [31]));
  FDCE \mhpmcounter_q_reg[2][32] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [32]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [32]));
  CARRY4 \mhpmcounter_q_reg[2][32]_i_2 
       (.CI(\mhpmcounter_q_reg[2][28]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][32]_i_2_n_0 ,\mhpmcounter_q_reg[2][32]_i_2_n_1 ,\mhpmcounter_q_reg[2][32]_i_2_n_2 ,\mhpmcounter_q_reg[2][32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][32]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [32:29]));
  FDCE \mhpmcounter_q_reg[2][33] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [33]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [33]));
  FDCE \mhpmcounter_q_reg[2][34] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [34]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [34]));
  FDCE \mhpmcounter_q_reg[2][35] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [35]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [35]));
  FDCE \mhpmcounter_q_reg[2][36] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [36]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [36]));
  CARRY4 \mhpmcounter_q_reg[2][36]_i_2 
       (.CI(\mhpmcounter_q_reg[2][32]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][36]_i_2_n_0 ,\mhpmcounter_q_reg[2][36]_i_2_n_1 ,\mhpmcounter_q_reg[2][36]_i_2_n_2 ,\mhpmcounter_q_reg[2][36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][36]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [36:33]));
  FDCE \mhpmcounter_q_reg[2][37] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [37]),
        .Q(\mhpmcounter_q_reg[2]_36 ));
  FDCE \mhpmcounter_q_reg[2][38] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [38]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [37]));
  FDCE \mhpmcounter_q_reg[2][39] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [39]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [38]));
  FDCE \mhpmcounter_q_reg[2][3] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [3]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [3]));
  FDCE \mhpmcounter_q_reg[2][40] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [40]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [39]));
  CARRY4 \mhpmcounter_q_reg[2][40]_i_2 
       (.CI(\mhpmcounter_q_reg[2][36]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][40]_i_2_n_0 ,\mhpmcounter_q_reg[2][40]_i_2_n_1 ,\mhpmcounter_q_reg[2][40]_i_2_n_2 ,\mhpmcounter_q_reg[2][40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][40]_0 ),
        .S({\mhpmcounter_q_reg[2][63]_0 [39:37],\mhpmcounter_q_reg[2]_36 }));
  FDCE \mhpmcounter_q_reg[2][41] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [41]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [40]));
  FDCE \mhpmcounter_q_reg[2][42] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [42]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [41]));
  FDCE \mhpmcounter_q_reg[2][43] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [43]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [42]));
  FDCE \mhpmcounter_q_reg[2][44] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [44]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [43]));
  CARRY4 \mhpmcounter_q_reg[2][44]_i_2 
       (.CI(\mhpmcounter_q_reg[2][40]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][44]_i_2_n_0 ,\mhpmcounter_q_reg[2][44]_i_2_n_1 ,\mhpmcounter_q_reg[2][44]_i_2_n_2 ,\mhpmcounter_q_reg[2][44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][44]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [43:40]));
  FDCE \mhpmcounter_q_reg[2][45] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [45]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [44]));
  FDCE \mhpmcounter_q_reg[2][46] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [46]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [45]));
  FDCE \mhpmcounter_q_reg[2][47] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [47]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [46]));
  FDCE \mhpmcounter_q_reg[2][48] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [48]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [47]));
  CARRY4 \mhpmcounter_q_reg[2][48]_i_2 
       (.CI(\mhpmcounter_q_reg[2][44]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][48]_i_2_n_0 ,\mhpmcounter_q_reg[2][48]_i_2_n_1 ,\mhpmcounter_q_reg[2][48]_i_2_n_2 ,\mhpmcounter_q_reg[2][48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][48]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [47:44]));
  FDCE \mhpmcounter_q_reg[2][49] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [49]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [48]));
  FDCE \mhpmcounter_q_reg[2][4] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [4]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [4]));
  CARRY4 \mhpmcounter_q_reg[2][4]_i_2 
       (.CI(1'b0),
        .CO({\mhpmcounter_q_reg[2][4]_i_2_n_0 ,\mhpmcounter_q_reg[2][4]_i_2_n_1 ,\mhpmcounter_q_reg[2][4]_i_2_n_2 ,\mhpmcounter_q_reg[2][4]_i_2_n_3 }),
        .CYINIT(\mhpmcounter_q_reg[2][63]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][4]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [4:1]));
  FDCE \mhpmcounter_q_reg[2][50] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [50]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [49]));
  FDCE \mhpmcounter_q_reg[2][51] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [51]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [50]));
  FDCE \mhpmcounter_q_reg[2][52] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [52]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [51]));
  CARRY4 \mhpmcounter_q_reg[2][52]_i_2 
       (.CI(\mhpmcounter_q_reg[2][48]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][52]_i_2_n_0 ,\mhpmcounter_q_reg[2][52]_i_2_n_1 ,\mhpmcounter_q_reg[2][52]_i_2_n_2 ,\mhpmcounter_q_reg[2][52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][52]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [51:48]));
  FDCE \mhpmcounter_q_reg[2][53] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [53]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [52]));
  FDCE \mhpmcounter_q_reg[2][54] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [54]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [53]));
  FDCE \mhpmcounter_q_reg[2][55] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [55]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [54]));
  FDCE \mhpmcounter_q_reg[2][56] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [56]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [55]));
  CARRY4 \mhpmcounter_q_reg[2][56]_i_2 
       (.CI(\mhpmcounter_q_reg[2][52]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][56]_i_2_n_0 ,\mhpmcounter_q_reg[2][56]_i_2_n_1 ,\mhpmcounter_q_reg[2][56]_i_2_n_2 ,\mhpmcounter_q_reg[2][56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][56]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [55:52]));
  FDCE \mhpmcounter_q_reg[2][57] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [57]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [56]));
  FDCE \mhpmcounter_q_reg[2][58] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [58]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [57]));
  FDCE \mhpmcounter_q_reg[2][59] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [59]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [58]));
  FDCE \mhpmcounter_q_reg[2][5] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [5]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [5]));
  FDCE \mhpmcounter_q_reg[2][60] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [60]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [59]));
  CARRY4 \mhpmcounter_q_reg[2][60]_i_2 
       (.CI(\mhpmcounter_q_reg[2][56]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][60]_i_2_n_0 ,\mhpmcounter_q_reg[2][60]_i_2_n_1 ,\mhpmcounter_q_reg[2][60]_i_2_n_2 ,\mhpmcounter_q_reg[2][60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][60]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [59:56]));
  FDCE \mhpmcounter_q_reg[2][61] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [61]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [60]));
  FDCE \mhpmcounter_q_reg[2][62] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [62]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [61]));
  FDCE \mhpmcounter_q_reg[2][63] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [1]),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [63]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [62]));
  CARRY4 \mhpmcounter_q_reg[2][63]_i_4 
       (.CI(\mhpmcounter_q_reg[2][60]_i_2_n_0 ),
        .CO({\NLW_mhpmcounter_q_reg[2][63]_i_4_CO_UNCONNECTED [3:2],\mhpmcounter_q_reg[2][63]_i_4_n_2 ,\mhpmcounter_q_reg[2][63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mhpmcounter_q_reg[2][63]_i_4_O_UNCONNECTED [3],\mhpmcounter_q_reg[2][63]_1 }),
        .S({1'b0,\mhpmcounter_q_reg[2][63]_0 [62:60]}));
  FDCE \mhpmcounter_q_reg[2][6] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [6]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [6]));
  FDCE \mhpmcounter_q_reg[2][7] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [7]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [7]));
  FDCE \mhpmcounter_q_reg[2][8] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [8]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [8]));
  CARRY4 \mhpmcounter_q_reg[2][8]_i_2 
       (.CI(\mhpmcounter_q_reg[2][4]_i_2_n_0 ),
        .CO({\mhpmcounter_q_reg[2][8]_i_2_n_0 ,\mhpmcounter_q_reg[2][8]_i_2_n_1 ,\mhpmcounter_q_reg[2][8]_i_2_n_2 ,\mhpmcounter_q_reg[2][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\mhpmcounter_q_reg[2][8]_0 ),
        .S(\mhpmcounter_q_reg[2][63]_0 [8:5]));
  FDCE \mhpmcounter_q_reg[2][9] 
       (.C(clk),
        .CE(\mcountinhibit_q_reg[2]_2 [0]),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mhpmcounter_q_reg[2][63]_2 [9]),
        .Q(\mhpmcounter_q_reg[2][63]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mie_q[irq_external]_i_10 
       (.I0(\stored_addr_q_reg[31] [10]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [10]),
        .O(\mie_q[irq_external]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \mie_q[irq_external]_i_5 
       (.I0(mtval_q[11]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[11]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\mie_q[irq_external]_i_10_n_0 ),
        .O(\mie_q_reg[irq_external]_1 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \mie_q[irq_fast][1]_i_4 
       (.I0(\mie_q[irq_fast][1]_i_6_n_0 ),
        .I1(mtval_q[17]),
        .I2(\instr_rdata_id_o_reg[4]_4 ),
        .I3(dscratch1_q[17]),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\instr_rdata_id_o_reg[4] ),
        .O(\mie_q_reg[irq_fast][1]_0 ));
  LUT6 #(
    .INIT(64'h44F4444444F4F4F4)) 
    \mie_q[irq_fast][1]_i_6 
       (.I0(\dscratch0_q_reg[31]_0 [9]),
        .I1(\instr_rdata_id_o_reg[4]_6 ),
        .I2(\instr_rdata_id_o_reg[4]_7 ),
        .I3(\stored_addr_q_reg[31] [16]),
        .I4(\instr_rdata_id_o_reg[4]_4 ),
        .I5(\mstack_epc_q_reg[31]_2 [16]),
        .O(\mie_q[irq_fast][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \mie_q[irq_fast][5]_i_4 
       (.I0(\mie_q[irq_fast][5]_i_7_n_0 ),
        .I1(mtval_q[21]),
        .I2(\instr_rdata_id_o_reg[4]_4 ),
        .I3(dscratch1_q[21]),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\instr_rdata_id_o_reg[4] ),
        .O(\mie_q_reg[irq_fast][5]_0 ));
  LUT6 #(
    .INIT(64'h44F4444444F4F4F4)) 
    \mie_q[irq_fast][5]_i_7 
       (.I0(\dscratch0_q_reg[31]_0 [13]),
        .I1(\instr_rdata_id_o_reg[4]_6 ),
        .I2(\instr_rdata_id_o_reg[4]_7 ),
        .I3(\stored_addr_q_reg[31] [20]),
        .I4(\instr_rdata_id_o_reg[4]_4 ),
        .I5(\mstack_epc_q_reg[31]_2 [20]),
        .O(\mie_q[irq_fast][5]_i_7_n_0 ));
  FDCE \mie_q_reg[irq_external] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_14_in),
        .Q(p_5_in[2]));
  FDCE \mie_q_reg[irq_fast][0] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_13 ),
        .Q(p_5_in[3]));
  FDCE \mie_q_reg[irq_fast][10] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_5 ),
        .Q(p_5_in[13]));
  FDCE \mie_q_reg[irq_fast][11] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_4 ),
        .Q(p_5_in[14]));
  FDCE \mie_q_reg[irq_fast][12] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_3 ),
        .Q(p_5_in[15]));
  FDCE \mie_q_reg[irq_fast][13] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_2 ),
        .Q(p_5_in[16]));
  FDCE \mie_q_reg[irq_fast][14] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_1 ),
        .Q(p_5_in[17]));
  FDCE \mie_q_reg[irq_fast][1] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_2_in),
        .Q(p_5_in[4]));
  FDCE \mie_q_reg[irq_fast][2] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_12 ),
        .Q(p_5_in[5]));
  FDCE \mie_q_reg[irq_fast][3] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_11 ),
        .Q(p_5_in[6]));
  FDCE \mie_q_reg[irq_fast][4] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_10 ),
        .Q(p_5_in[7]));
  FDCE \mie_q_reg[irq_fast][5] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_0_in),
        .Q(p_5_in[8]));
  FDCE \mie_q_reg[irq_fast][6] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_9 ),
        .Q(p_5_in[9]));
  FDCE \mie_q_reg[irq_fast][7] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_8 ),
        .Q(p_5_in[10]));
  FDCE \mie_q_reg[irq_fast][8] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_7 ),
        .Q(p_5_in[11]));
  FDCE \mie_q_reg[irq_fast][9] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_6 ),
        .Q(p_5_in[12]));
  FDCE \mie_q_reg[irq_software] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13] ),
        .Q(p_5_in[0]));
  FDCE \mie_q_reg[irq_timer] 
       (.C(clk),
        .CE(instr_new_id_o_reg),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_1_in),
        .Q(p_5_in[1]));
  FDCE \mscratch_q_reg[0] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_24 ),
        .Q(mscratch_q[0]));
  FDCE \mscratch_q_reg[10] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_17 ),
        .Q(\dscratch0_q_reg[30]_1 [6]));
  FDCE \mscratch_q_reg[11] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_1),
        .D(p_14_in),
        .Q(\dscratch0_q_reg[30]_1 [7]));
  FDCE \mscratch_q_reg[12] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_1),
        .D(p_16_in),
        .Q(\dscratch0_q_reg[30]_1 [8]));
  FDCE \mscratch_q_reg[13] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_18_in),
        .Q(\dscratch0_q_reg[30]_1 [9]));
  FDCE \mscratch_q_reg[14] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_16 ),
        .Q(\dscratch0_q_reg[30]_1 [10]));
  FDCE \mscratch_q_reg[15] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_22_in),
        .Q(\dscratch0_q_reg[30]_1 [11]));
  FDCE \mscratch_q_reg[16] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_13 ),
        .Q(\dscratch0_q_reg[30]_1 [12]));
  FDCE \mscratch_q_reg[17] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(p_2_in),
        .Q(\dscratch0_q_reg[30]_1 [13]));
  FDCE \mscratch_q_reg[18] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_12 ),
        .Q(\dscratch0_q_reg[30]_1 [14]));
  FDCE \mscratch_q_reg[19] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_11 ),
        .Q(\dscratch0_q_reg[30]_1 [15]));
  FDCE \mscratch_q_reg[1] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_1),
        .D(\instr_rdata_id_o_reg[13]_23 ),
        .Q(mscratch_q[1]));
  FDCE \mscratch_q_reg[20] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_10 ),
        .Q(\dscratch0_q_reg[30]_1 [16]));
  FDCE \mscratch_q_reg[21] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_1),
        .D(p_0_in),
        .Q(\dscratch0_q_reg[30]_1 [17]));
  FDCE \mscratch_q_reg[22] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_9 ),
        .Q(\dscratch0_q_reg[30]_1 [18]));
  FDCE \mscratch_q_reg[23] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_8 ),
        .Q(\dscratch0_q_reg[30]_1 [19]));
  FDCE \mscratch_q_reg[24] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_7 ),
        .Q(\dscratch0_q_reg[30]_1 [20]));
  FDCE \mscratch_q_reg[25] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_6 ),
        .Q(\dscratch0_q_reg[30]_1 [21]));
  FDCE \mscratch_q_reg[26] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_5 ),
        .Q(\dscratch0_q_reg[30]_1 [22]));
  FDCE \mscratch_q_reg[27] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_4 ),
        .Q(\dscratch0_q_reg[30]_1 [23]));
  FDCE \mscratch_q_reg[28] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_3 ),
        .Q(\dscratch0_q_reg[30]_1 [24]));
  FDCE \mscratch_q_reg[29] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_2 ),
        .Q(\dscratch0_q_reg[30]_1 [25]));
  FDCE \mscratch_q_reg[2] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_0 ),
        .Q(\dscratch0_q_reg[30]_1 [0]));
  FDCE \mscratch_q_reg[30] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_1 ),
        .Q(\dscratch0_q_reg[30]_1 [26]));
  FDCE \mscratch_q_reg[31] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_15 ),
        .Q(mscratch_q[31]));
  FDCE \mscratch_q_reg[3] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[13] ),
        .Q(\dscratch0_q_reg[30]_1 [1]));
  FDCE \mscratch_q_reg[4] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_22 ),
        .Q(mscratch_q[4]));
  FDCE \mscratch_q_reg[5] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[13]_21 ),
        .Q(\dscratch0_q_reg[30]_1 [2]));
  FDCE \mscratch_q_reg[6] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[13]_20 ),
        .Q(mscratch_q[6]));
  FDCE \mscratch_q_reg[7] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(axi_aresetn_0),
        .D(p_1_in),
        .Q(\dscratch0_q_reg[30]_1 [3]));
  FDCE \mscratch_q_reg[8] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\instr_rdata_id_o_reg[13]_19 ),
        .Q(\dscratch0_q_reg[30]_1 [4]));
  FDCE \mscratch_q_reg[9] 
       (.C(clk),
        .CE(instr_new_id_o_reg_3),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_18 ),
        .Q(\dscratch0_q_reg[30]_1 [5]));
  FDCE \mstack_cause_q_reg[0] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(mcause_q[0]),
        .Q(\mcause_q_reg[5]_0 [0]));
  FDCE \mstack_cause_q_reg[1] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_1),
        .D(mcause_q[1]),
        .Q(\mcause_q_reg[5]_0 [1]));
  FDCE \mstack_cause_q_reg[2] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[0][62]_0 ),
        .D(\mstack_cause_q_reg[3]_0 [0]),
        .Q(\mcause_q_reg[5]_0 [2]));
  FDCE \mstack_cause_q_reg[3] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_cause_q_reg[3]_0 [1]),
        .Q(\mcause_q_reg[5]_0 [3]));
  FDCE \mstack_cause_q_reg[4] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(mcause_q[4]),
        .Q(\mcause_q_reg[5]_0 [4]));
  FDCE \mstack_cause_q_reg[5] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(mcause_q[5]),
        .Q(\mcause_q_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mstack_epc_q[31]_i_3 
       (.I0(debug_single_step),
        .I1(debug_req_i),
        .O(\mstack_epc_q_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000A404)) 
    \mstack_epc_q[31]_i_5 
       (.I0(\priv_lvl_q_reg[1]_0 [1]),
        .I1(debug_ebreaku),
        .I2(\priv_lvl_q_reg[1]_0 [0]),
        .I3(debug_ebreakm),
        .I4(debug_mode),
        .O(\mstack_epc_q_reg[31]_1 ));
  FDCE \mstack_epc_q_reg[10] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [9]),
        .Q(\mepc_q_reg[31]_0 [9]));
  FDCE \mstack_epc_q_reg[11] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [10]),
        .Q(\mepc_q_reg[31]_0 [10]));
  FDCE \mstack_epc_q_reg[12] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [11]),
        .Q(\mepc_q_reg[31]_0 [11]));
  FDCE \mstack_epc_q_reg[13] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [12]),
        .Q(\mepc_q_reg[31]_0 [12]));
  FDCE \mstack_epc_q_reg[14] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [13]),
        .Q(\mepc_q_reg[31]_0 [13]));
  FDCE \mstack_epc_q_reg[15] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [14]),
        .Q(\mepc_q_reg[31]_0 [14]));
  FDCE \mstack_epc_q_reg[16] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [15]),
        .Q(\mepc_q_reg[31]_0 [15]));
  FDCE \mstack_epc_q_reg[17] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [16]),
        .Q(\mepc_q_reg[31]_0 [16]));
  FDCE \mstack_epc_q_reg[18] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [17]),
        .Q(\mepc_q_reg[31]_0 [17]));
  FDCE \mstack_epc_q_reg[19] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [18]),
        .Q(\mepc_q_reg[31]_0 [18]));
  FDCE \mstack_epc_q_reg[1] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [0]),
        .Q(\mepc_q_reg[31]_0 [0]));
  FDCE \mstack_epc_q_reg[20] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [19]),
        .Q(\mepc_q_reg[31]_0 [19]));
  FDCE \mstack_epc_q_reg[21] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [20]),
        .Q(\mepc_q_reg[31]_0 [20]));
  FDCE \mstack_epc_q_reg[22] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [21]),
        .Q(\mepc_q_reg[31]_0 [21]));
  FDCE \mstack_epc_q_reg[23] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [22]),
        .Q(\mepc_q_reg[31]_0 [22]));
  FDCE \mstack_epc_q_reg[24] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [23]),
        .Q(\mepc_q_reg[31]_0 [23]));
  FDCE \mstack_epc_q_reg[25] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [24]),
        .Q(\mepc_q_reg[31]_0 [24]));
  FDCE \mstack_epc_q_reg[26] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [25]),
        .Q(\mepc_q_reg[31]_0 [25]));
  FDCE \mstack_epc_q_reg[27] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [26]),
        .Q(\mepc_q_reg[31]_0 [26]));
  FDCE \mstack_epc_q_reg[28] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [27]),
        .Q(\mepc_q_reg[31]_0 [27]));
  FDCE \mstack_epc_q_reg[29] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [28]),
        .Q(\mepc_q_reg[31]_0 [28]));
  FDCE \mstack_epc_q_reg[2] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_2 [1]),
        .Q(\mepc_q_reg[31]_0 [1]));
  FDCE \mstack_epc_q_reg[30] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [29]),
        .Q(\mepc_q_reg[31]_0 [29]));
  FDCE \mstack_epc_q_reg[31] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_2 [30]),
        .Q(\mepc_q_reg[31]_0 [30]));
  FDCE \mstack_epc_q_reg[3] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_2 [2]),
        .Q(\mepc_q_reg[31]_0 [2]));
  FDCE \mstack_epc_q_reg[4] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_2 [3]),
        .Q(\mepc_q_reg[31]_0 [3]));
  FDCE \mstack_epc_q_reg[5] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_2 [4]),
        .Q(\mepc_q_reg[31]_0 [4]));
  FDCE \mstack_epc_q_reg[6] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(axi_aresetn_0),
        .D(\mstack_epc_q_reg[31]_2 [5]),
        .Q(\mepc_q_reg[31]_0 [5]));
  FDCE \mstack_epc_q_reg[7] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [6]),
        .Q(\mepc_q_reg[31]_0 [6]));
  FDCE \mstack_epc_q_reg[8] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [7]),
        .Q(\mepc_q_reg[31]_0 [7]));
  FDCE \mstack_epc_q_reg[9] 
       (.C(clk),
        .CE(mstack_cause_d),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstack_epc_q_reg[31]_2 [8]),
        .Q(\mepc_q_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hEFEC)) 
    \mstack_q[mpie]_i_1 
       (.I0(p_6_in[0]),
        .I1(csr_restore_mret_id),
        .I2(mstack_cause_d),
        .I3(\mstack_q_reg[mpie]_0 ),
        .O(\mstack_q[mpie]_i_1_n_0 ));
  FDPE \mstack_q_reg[mpie] 
       (.C(clk),
        .CE(1'b1),
        .D(\mstack_q[mpie]_i_1_n_0 ),
        .PRE(axi_aresetn_0),
        .Q(\mstack_q_reg[mpie]_0 ));
  FDCE \mstack_q_reg[mpp][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn_1),
        .D(\mstatus_q_reg[mpp][0]_0 ),
        .Q(\mstack_q_reg[mpp][0]_0 ));
  FDCE \mstack_q_reg[mpp][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn_1),
        .D(\mstatus_q_reg[mpp][1]_0 ),
        .Q(\mstack_q_reg[mpp][1]_0 ));
  FDCE \mstatus_q_reg[mie] 
       (.C(clk),
        .CE(E),
        .CLR(axi_aresetn_0),
        .D(\mstatus_d[mie] ),
        .Q(csr_mstatus_mie));
  FDPE \mstatus_q_reg[mpie] 
       (.C(clk),
        .CE(E),
        .D(\mstatus_d[mpie] ),
        .PRE(axi_aresetn_0),
        .Q(p_6_in[0]));
  FDCE \mstatus_q_reg[mpp][0] 
       (.C(clk),
        .CE(E),
        .CLR(axi_aresetn_1),
        .D(D[0]),
        .Q(p_6_in[1]));
  FDCE \mstatus_q_reg[mpp][1] 
       (.C(clk),
        .CE(E),
        .CLR(axi_aresetn_1),
        .D(D[1]),
        .Q(p_6_in[2]));
  FDCE \mstatus_q_reg[mprv] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\mstatus_q_reg[mprv]_0 ),
        .Q(p_6_in[3]));
  FDCE \mstatus_q_reg[tw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn_1),
        .D(\mstatus_q_reg[tw]_0 ),
        .Q(csr_mstatus_tw));
  FDCE \mtval_q_reg[0] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [0]),
        .Q(mtval_q[0]));
  FDCE \mtval_q_reg[10] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [10]),
        .Q(\dscratch0_q_reg[30]_2 [6]));
  FDCE \mtval_q_reg[11] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [11]),
        .Q(mtval_q[11]));
  FDCE \mtval_q_reg[12] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [12]),
        .Q(\dscratch0_q_reg[30]_2 [7]));
  FDCE \mtval_q_reg[13] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [13]),
        .Q(\dscratch0_q_reg[30]_2 [8]));
  FDCE \mtval_q_reg[14] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [14]),
        .Q(\dscratch0_q_reg[30]_2 [9]));
  FDCE \mtval_q_reg[15] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [15]),
        .Q(\dscratch0_q_reg[30]_2 [10]));
  FDCE \mtval_q_reg[16] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [16]),
        .Q(mtval_q[16]));
  FDCE \mtval_q_reg[17] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [17]),
        .Q(mtval_q[17]));
  FDCE \mtval_q_reg[18] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [18]),
        .Q(\dscratch0_q_reg[30]_2 [11]));
  FDCE \mtval_q_reg[19] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [19]),
        .Q(mtval_q[19]));
  FDCE \mtval_q_reg[1] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [1]),
        .Q(mtval_q[1]));
  FDCE \mtval_q_reg[20] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [20]),
        .Q(\dscratch0_q_reg[30]_2 [12]));
  FDCE \mtval_q_reg[21] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [21]),
        .Q(mtval_q[21]));
  FDCE \mtval_q_reg[22] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [22]),
        .Q(mtval_q[22]));
  FDCE \mtval_q_reg[23] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [23]),
        .Q(mtval_q[23]));
  FDCE \mtval_q_reg[24] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [24]),
        .Q(\dscratch0_q_reg[30]_2 [13]));
  FDCE \mtval_q_reg[25] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [25]),
        .Q(mtval_q[25]));
  FDCE \mtval_q_reg[26] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [26]),
        .Q(\dscratch0_q_reg[30]_2 [14]));
  FDCE \mtval_q_reg[27] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [27]),
        .Q(mtval_q[27]));
  FDCE \mtval_q_reg[28] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [28]),
        .Q(mtval_q[28]));
  FDCE \mtval_q_reg[29] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [29]),
        .Q(\dscratch0_q_reg[30]_2 [15]));
  FDCE \mtval_q_reg[2] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(axi_aresetn_0),
        .D(\ctrl_fsm_cs_reg[0]_4 [2]),
        .Q(\dscratch0_q_reg[30]_2 [0]));
  FDCE \mtval_q_reg[30] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [30]),
        .Q(\dscratch0_q_reg[30]_2 [16]));
  FDCE \mtval_q_reg[31] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [31]),
        .Q(mtval_q[31]));
  FDCE \mtval_q_reg[3] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [3]),
        .Q(\dscratch0_q_reg[30]_2 [1]));
  FDCE \mtval_q_reg[4] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [4]),
        .Q(mtval_q[4]));
  FDCE \mtval_q_reg[5] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(axi_aresetn_0),
        .D(\ctrl_fsm_cs_reg[0]_4 [5]),
        .Q(\dscratch0_q_reg[30]_2 [2]));
  FDCE \mtval_q_reg[6] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(axi_aresetn_0),
        .D(\ctrl_fsm_cs_reg[0]_4 [6]),
        .Q(mtval_q[6]));
  FDCE \mtval_q_reg[7] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [7]),
        .Q(\dscratch0_q_reg[30]_2 [3]));
  FDCE \mtval_q_reg[8] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\mstack_cause_q_reg[0]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [8]),
        .Q(\dscratch0_q_reg[30]_2 [4]));
  FDCE \mtval_q_reg[9] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0]_3 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\ctrl_fsm_cs_reg[0]_4 [9]),
        .Q(\dscratch0_q_reg[30]_2 [5]));
  FDCE \mtvec_q_reg[10] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [2]),
        .Q(\dscratch0_q_reg[31]_0 [2]));
  FDCE \mtvec_q_reg[11] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [3]),
        .Q(\dscratch0_q_reg[31]_0 [3]));
  FDCE \mtvec_q_reg[12] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [4]),
        .Q(\dscratch0_q_reg[31]_0 [4]));
  FDCE \mtvec_q_reg[13] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [5]),
        .Q(\dscratch0_q_reg[31]_0 [5]));
  FDCE \mtvec_q_reg[14] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [6]),
        .Q(\dscratch0_q_reg[31]_0 [6]));
  FDCE \mtvec_q_reg[15] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [7]),
        .Q(\dscratch0_q_reg[31]_0 [7]));
  FDCE \mtvec_q_reg[16] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [8]),
        .Q(\dscratch0_q_reg[31]_0 [8]));
  FDCE \mtvec_q_reg[17] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [9]),
        .Q(\dscratch0_q_reg[31]_0 [9]));
  FDCE \mtvec_q_reg[18] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [10]),
        .Q(\dscratch0_q_reg[31]_0 [10]));
  FDCE \mtvec_q_reg[19] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [11]),
        .Q(\dscratch0_q_reg[31]_0 [11]));
  FDCE \mtvec_q_reg[20] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [12]),
        .Q(\dscratch0_q_reg[31]_0 [12]));
  FDCE \mtvec_q_reg[21] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [13]),
        .Q(\dscratch0_q_reg[31]_0 [13]));
  FDCE \mtvec_q_reg[22] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [14]),
        .Q(\dscratch0_q_reg[31]_0 [14]));
  FDCE \mtvec_q_reg[23] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [15]),
        .Q(\dscratch0_q_reg[31]_0 [15]));
  FDCE \mtvec_q_reg[24] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [16]),
        .Q(\dscratch0_q_reg[31]_0 [16]));
  FDCE \mtvec_q_reg[25] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [17]),
        .Q(\dscratch0_q_reg[31]_0 [17]));
  FDCE \mtvec_q_reg[26] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [18]),
        .Q(\dscratch0_q_reg[31]_0 [18]));
  FDCE \mtvec_q_reg[27] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [19]),
        .Q(\dscratch0_q_reg[31]_0 [19]));
  FDCE \mtvec_q_reg[28] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [20]),
        .Q(\dscratch0_q_reg[31]_0 [20]));
  FDCE \mtvec_q_reg[29] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [21]),
        .Q(\dscratch0_q_reg[31]_0 [21]));
  FDCE \mtvec_q_reg[30] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\mhpmcounter_q_reg[2][62]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [22]),
        .Q(\dscratch0_q_reg[31]_0 [22]));
  FDCE \mtvec_q_reg[31] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[13]_14 [23]),
        .Q(\dscratch0_q_reg[31]_0 [23]));
  FDCE \mtvec_q_reg[8] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[11]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [0]),
        .Q(\dscratch0_q_reg[31]_0 [0]));
  FDCE \mtvec_q_reg[9] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[1]_0 ),
        .CLR(\dscratch0_q_reg[9]_0 ),
        .D(\instr_rdata_id_o_reg[13]_14 [1]),
        .Q(\dscratch0_q_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE2C0E2)) 
    \priv_lvl_q[0]_i_1 
       (.I0(\priv_lvl_q_reg[1]_0 [0]),
        .I1(pc_mux_id),
        .I2(\priv_lvl_q_reg[0]_0 ),
        .I3(csr_restore_mret_id),
        .I4(p_6_in[1]),
        .I5(csr_save_cause),
        .O(\priv_lvl_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFECECECEFEC)) 
    \priv_lvl_q[1]_i_1 
       (.I0(p_6_in[2]),
        .I1(csr_save_cause),
        .I2(csr_restore_mret_id),
        .I3(\priv_lvl_q_reg[1]_0 [1]),
        .I4(pc_mux_id),
        .I5(\dcsr_q_reg[prv_n_0_][1] ),
        .O(\priv_lvl_q[1]_i_1_n_0 ));
  FDPE \priv_lvl_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\priv_lvl_q[0]_i_1_n_0 ),
        .PRE(axi_aresetn_1),
        .Q(\priv_lvl_q_reg[1]_0 [0]));
  FDPE \priv_lvl_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\priv_lvl_q[1]_i_1_n_0 ),
        .PRE(axi_aresetn_1),
        .Q(\priv_lvl_q_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hCCE200E200000000)) 
    \rf_reg_tmp[31][0]_i_7 
       (.I0(mscratch_q[0]),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(mcause_q[0]),
        .I3(\instr_rdata_id_o_reg[4]_1 ),
        .I4(mtval_q[0]),
        .I5(\instr_rdata_id_o_reg[4]_2 ),
        .O(\dscratch0_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \rf_reg_tmp[31][13]_i_16 
       (.I0(\dcsr_q_reg[ebreaks]__0 ),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(dscratch0_q[13]),
        .I3(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rf_reg_tmp[31][13]_i_6 
       (.I0(\stored_addr_q_reg[31] [12]),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(dscratch1_q[13]),
        .I3(\instr_rdata_id_o_reg[4]_4 ),
        .I4(\instr_rdata_id_o_reg[4]_1 ),
        .I5(\rf_reg_tmp[31][13]_i_16_n_0 ),
        .O(\mscratch_q_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][16]_i_13 
       (.I0(mtval_q[16]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[16]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][16]_i_17_n_0 ),
        .O(\dscratch0_q_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][16]_i_17 
       (.I0(\stored_addr_q_reg[31] [15]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [15]),
        .O(\rf_reg_tmp[31][16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][19]_i_14 
       (.I0(mtval_q[19]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[19]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][19]_i_19_n_0 ),
        .O(\dscratch0_q_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][19]_i_19 
       (.I0(\stored_addr_q_reg[31] [18]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [18]),
        .O(\rf_reg_tmp[31][19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][1]_i_15 
       (.I0(dscratch0_q[1]),
        .I1(mcause_q[1]),
        .I2(\instr_rdata_id_o_reg[4] ),
        .I3(\dcsr_q_reg[prv_n_0_][1] ),
        .I4(\instr_rdata_id_o_reg[4]_4 ),
        .I5(mscratch_q[1]),
        .O(\dscratch0_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFAFAFA0CFC0CFC0)) 
    \rf_reg_tmp[31][1]_i_16 
       (.I0(dscratch1_q[1]),
        .I1(mtval_q[1]),
        .I2(\instr_rdata_id_o_reg[4] ),
        .I3(\rf_reg_tmp[31][1]_i_18_n_0 ),
        .I4(\stored_addr_q_reg[31] [0]),
        .I5(\instr_rdata_id_o_reg[4]_4 ),
        .O(\dscratch0_q_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rf_reg_tmp[31][1]_i_18 
       (.I0(\mstack_epc_q_reg[31]_2 [0]),
        .I1(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][21]_i_16 
       (.I0(\dscratch0_q_reg[30]_1 [17]),
        .I1(\instr_rdata_id_o_reg[4]_3 ),
        .I2(csr_mstatus_tw),
        .O(\rf_reg_tmp_reg[1][21] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \rf_reg_tmp[31][21]_i_17 
       (.I0(p_5_in[8]),
        .I1(\instr_rdata_id_o_reg[4]_3 ),
        .I2(irq_fast_i[5]),
        .O(\rf_reg_tmp_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][22]_i_13 
       (.I0(mtval_q[22]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[22]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][22]_i_18_n_0 ),
        .O(\dscratch0_q_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][22]_i_18 
       (.I0(\stored_addr_q_reg[31] [21]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [21]),
        .O(\rf_reg_tmp[31][22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][23]_i_14 
       (.I0(mtval_q[23]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[23]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][23]_i_19_n_0 ),
        .O(\dscratch0_q_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][23]_i_19 
       (.I0(\stored_addr_q_reg[31] [22]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [22]),
        .O(\rf_reg_tmp[31][23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][25]_i_13 
       (.I0(mtval_q[25]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[25]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][25]_i_18_n_0 ),
        .O(\dscratch0_q_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][25]_i_18 
       (.I0(\stored_addr_q_reg[31] [24]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [24]),
        .O(\rf_reg_tmp[31][25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][27]_i_13 
       (.I0(mtval_q[27]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[27]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][27]_i_18_n_0 ),
        .O(\dscratch0_q_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][27]_i_18 
       (.I0(\stored_addr_q_reg[31] [26]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [26]),
        .O(\rf_reg_tmp[31][27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF001D00FF001DFF)) 
    \rf_reg_tmp[31][28]_i_14 
       (.I0(mtval_q[28]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(dscratch1_q[28]),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\rf_reg_tmp[31][28]_i_21_n_0 ),
        .O(\dscratch0_q_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][28]_i_21 
       (.I0(\stored_addr_q_reg[31] [27]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\mstack_epc_q_reg[31]_2 [27]),
        .O(\rf_reg_tmp[31][28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][2]_i_15 
       (.I0(dscratch1_q[2]),
        .I1(\stored_addr_q_reg[31] [1]),
        .I2(\instr_rdata_id_o_reg[4]_1 ),
        .I3(dscratch0_q[2]),
        .I4(\instr_rdata_id_o_reg[4] ),
        .I5(debug_single_step),
        .O(\dscratch0_q_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFC11)) 
    \rf_reg_tmp[31][31]_i_11 
       (.I0(\rf_reg_tmp[31][31]_i_27_n_0 ),
        .I1(\instr_rdata_id_o_reg[4]_5 ),
        .I2(\rf_reg_tmp[31][31]_i_28_n_0 ),
        .I3(\instr_rdata_id_o_reg[4]_1 ),
        .O(\dscratch0_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h5500FF005533FF0F)) 
    \rf_reg_tmp[31][31]_i_27 
       (.I0(dscratch0_q[31]),
        .I1(mcause_q[5]),
        .I2(mscratch_q[31]),
        .I3(\instr_rdata_id_o_reg[4]_4 ),
        .I4(\instr_rdata_id_o_reg[4] ),
        .I5(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFA0CFC0CFC0)) 
    \rf_reg_tmp[31][31]_i_28 
       (.I0(dscratch1_q[31]),
        .I1(mtval_q[31]),
        .I2(\instr_rdata_id_o_reg[4] ),
        .I3(\rf_reg_tmp[31][31]_i_38_n_0 ),
        .I4(\stored_addr_q_reg[31] [30]),
        .I5(\instr_rdata_id_o_reg[4]_4 ),
        .O(\rf_reg_tmp[31][31]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rf_reg_tmp[31][31]_i_38 
       (.I0(\mstack_epc_q_reg[31]_2 [30]),
        .I1(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h5500FF005533FF0F)) 
    \rf_reg_tmp[31][4]_i_13 
       (.I0(dscratch0_q[4]),
        .I1(mcause_q[4]),
        .I2(mscratch_q[4]),
        .I3(\instr_rdata_id_o_reg[4]_4 ),
        .I4(\instr_rdata_id_o_reg[4] ),
        .I5(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFA0CFC0CFC0)) 
    \rf_reg_tmp[31][4]_i_14 
       (.I0(dscratch1_q[4]),
        .I1(mtval_q[4]),
        .I2(\instr_rdata_id_o_reg[4] ),
        .I3(\rf_reg_tmp[31][4]_i_16_n_0 ),
        .I4(\stored_addr_q_reg[31] [3]),
        .I5(\instr_rdata_id_o_reg[4]_4 ),
        .O(\rf_reg_tmp[31][4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rf_reg_tmp[31][4]_i_16 
       (.I0(\mstack_epc_q_reg[31]_2 [3]),
        .I1(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h03EE)) 
    \rf_reg_tmp[31][4]_i_5 
       (.I0(\rf_reg_tmp[31][4]_i_13_n_0 ),
        .I1(\instr_rdata_id_o_reg[4]_5 ),
        .I2(\rf_reg_tmp[31][4]_i_14_n_0 ),
        .I3(\instr_rdata_id_o_reg[4]_1 ),
        .O(\dscratch0_q_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \rf_reg_tmp[31][5]_i_15 
       (.I0(\mhpmcounter_q_reg[2]_36 ),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(\mhpmcounter_q_reg[0]_35 ),
        .I3(\instr_rdata_id_o_reg[4]_1 ),
        .O(\dscratch0_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rf_reg_tmp[31][6]_i_15 
       (.I0(\stored_addr_q_reg[31] [5]),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(dscratch1_q[6]),
        .I3(\instr_rdata_id_o_reg[4]_4 ),
        .I4(\instr_rdata_id_o_reg[4]_1 ),
        .I5(\rf_reg_tmp[31][6]_i_17_n_0 ),
        .O(\dscratch0_q_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rf_reg_tmp[31][6]_i_16 
       (.I0(mtval_q[6]),
        .I1(\mstack_epc_q_reg[31]_2 [5]),
        .I2(\instr_rdata_id_o_reg[4]_1 ),
        .I3(mscratch_q[6]),
        .I4(\instr_rdata_id_o_reg[4] ),
        .O(\dscratch0_q_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \rf_reg_tmp[31][6]_i_17 
       (.I0(\dcsr_q_reg[cause]__0 ),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(dscratch0_q[6]),
        .I3(\instr_rdata_id_o_reg[4]_0 ),
        .O(\rf_reg_tmp[31][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF005530FF00553F)) 
    \rf_reg_tmp[31][7]_i_16 
       (.I0(\rf_reg_tmp[31][7]_i_19_n_0 ),
        .I1(\stored_addr_q_reg[31] [6]),
        .I2(\instr_rdata_id_o_reg[4]_4 ),
        .I3(\instr_rdata_id_o_reg[4] ),
        .I4(\instr_rdata_id_o_reg[4]_5 ),
        .I5(\mstack_epc_q_reg[31]_2 [6]),
        .O(\rf_reg_tmp_reg[1][7] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][7]_i_19 
       (.I0(\dscratch0_q_reg[30]_3 [3]),
        .I1(\instr_rdata_id_o_reg[4]_4 ),
        .I2(\dscratch0_q_reg[30]_2 [3]),
        .O(\rf_reg_tmp[31][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \valid_q[2]_i_2 
       (.I0(debug_req_i),
        .I1(irq_pending),
        .I2(core_busy_q),
        .I3(irq_nm_i),
        .I4(axi_aclk),
        .O(clk));
  LUT1 #(
    .INIT(2'h1)) 
    \valid_q[2]_i_3 
       (.I0(axi_aresetn),
        .O(\mhpmcounter_q_reg[2][62]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_ex_block
   (mult_state_q,
    \mac_res_q_reg[15] ,
    O,
    adder_in_a,
    \data_axi_awaddr[7] ,
    \data_axi_awaddr[11] ,
    \data_axi_awaddr[15] ,
    \data_axi_awaddr[19] ,
    \data_axi_awaddr[23] ,
    \data_axi_awaddr[27] ,
    \data_axi_awaddr[31] ,
    Q,
    alu_is_equal_result,
    data_axi_wstrb,
    \mac_res_q_reg[31] ,
    multdiv_result,
    mac_res_signed,
    mac_res_signed_0,
    multdiv_valid,
    multdiv_alu_operand_b,
    multdiv_alu_operand_a,
    \mult_state_q_reg[0] ,
    clk,
    \mult_state_q_reg[1] ,
    B,
    A,
    instr_multicycle_done_q_reg,
    S,
    \mac_res_q_reg[7] ,
    \mac_res_q_reg[11] ,
    \mac_res_q_reg[15]_0 ,
    \mac_res_q_reg[19] ,
    \mac_res_q_reg[23] ,
    \mac_res_q_reg[27] ,
    \pc_id_o_reg[31] ,
    axi_aresetn,
    data_type_ex,
    handle_misaligned_q,
    div_en_ex,
    alu_operand_a_ex,
    mult_en_ex,
    \instr_rdata_id_o_reg[12] ,
    accum0__1,
    \instr_rdata_id_o_reg[24] ,
    div_sign_b__0,
    \instr_rdata_id_o_reg[23] ,
    multdiv_operand_b_ex,
    \instr_rdata_id_o_reg[14] ,
    p_0_in2_out,
    multdiv_operand_a_ex,
    axi_aresetn_0,
    \md_state_q_reg[1] );
  output [1:0]mult_state_q;
  output \mac_res_q_reg[15] ;
  output [3:0]O;
  output [30:0]adder_in_a;
  output [3:0]\data_axi_awaddr[7] ;
  output [3:0]\data_axi_awaddr[11] ;
  output [3:0]\data_axi_awaddr[15] ;
  output [3:0]\data_axi_awaddr[19] ;
  output [3:0]\data_axi_awaddr[23] ;
  output [3:0]\data_axi_awaddr[27] ;
  output [3:0]\data_axi_awaddr[31] ;
  output [2:0]Q;
  output alu_is_equal_result;
  output [0:0]data_axi_wstrb;
  output \mac_res_q_reg[31] ;
  output [30:0]multdiv_result;
  output [0:0]mac_res_signed;
  output mac_res_signed_0;
  output multdiv_valid;
  output [31:0]multdiv_alu_operand_b;
  output [0:0]multdiv_alu_operand_a;
  input \mult_state_q_reg[0] ;
  input clk;
  input \mult_state_q_reg[1] ;
  input [15:0]B;
  input [15:0]A;
  input instr_multicycle_done_q_reg;
  input [3:0]S;
  input [3:0]\mac_res_q_reg[7] ;
  input [3:0]\mac_res_q_reg[11] ;
  input [3:0]\mac_res_q_reg[15]_0 ;
  input [3:0]\mac_res_q_reg[19] ;
  input [3:0]\mac_res_q_reg[23] ;
  input [3:0]\mac_res_q_reg[27] ;
  input [3:0]\pc_id_o_reg[31] ;
  input axi_aresetn;
  input [1:0]data_type_ex;
  input handle_misaligned_q;
  input div_en_ex;
  input [30:0]alu_operand_a_ex;
  input mult_en_ex;
  input \instr_rdata_id_o_reg[12] ;
  input accum0__1;
  input \instr_rdata_id_o_reg[24] ;
  input div_sign_b__0;
  input \instr_rdata_id_o_reg[23] ;
  input [29:0]multdiv_operand_b_ex;
  input \instr_rdata_id_o_reg[14] ;
  input p_0_in2_out;
  input [31:0]multdiv_operand_a_ex;
  input axi_aresetn_0;
  input \md_state_q_reg[1] ;

  wire [15:0]A;
  wire [15:0]B;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire accum0__1;
  wire [30:0]adder_in_a;
  wire alu_i_n_33;
  wire alu_i_n_34;
  wire alu_i_n_35;
  wire alu_i_n_36;
  wire alu_i_n_37;
  wire alu_i_n_38;
  wire alu_i_n_39;
  wire alu_i_n_40;
  wire alu_i_n_41;
  wire alu_i_n_42;
  wire alu_i_n_43;
  wire alu_i_n_44;
  wire alu_i_n_45;
  wire alu_i_n_46;
  wire alu_i_n_47;
  wire alu_i_n_48;
  wire alu_i_n_49;
  wire alu_i_n_50;
  wire alu_i_n_51;
  wire alu_i_n_52;
  wire alu_i_n_53;
  wire alu_i_n_54;
  wire alu_i_n_55;
  wire alu_i_n_56;
  wire alu_i_n_57;
  wire alu_i_n_58;
  wire alu_i_n_59;
  wire alu_i_n_60;
  wire alu_i_n_61;
  wire alu_i_n_62;
  wire alu_i_n_63;
  wire alu_i_n_64;
  wire alu_i_n_65;
  wire alu_i_n_66;
  wire alu_i_n_67;
  wire alu_i_n_68;
  wire alu_i_n_69;
  wire alu_i_n_70;
  wire alu_i_n_71;
  wire alu_i_n_72;
  wire alu_i_n_73;
  wire alu_i_n_74;
  wire alu_i_n_75;
  wire alu_i_n_76;
  wire alu_i_n_77;
  wire alu_i_n_78;
  wire alu_i_n_79;
  wire alu_i_n_80;
  wire alu_i_n_81;
  wire alu_i_n_82;
  wire alu_i_n_83;
  wire alu_i_n_84;
  wire alu_i_n_85;
  wire alu_i_n_86;
  wire alu_i_n_87;
  wire alu_i_n_88;
  wire alu_i_n_89;
  wire alu_i_n_90;
  wire alu_i_n_91;
  wire alu_i_n_92;
  wire alu_i_n_93;
  wire alu_i_n_94;
  wire alu_i_n_95;
  wire alu_i_n_96;
  wire alu_is_equal_result;
  wire [30:0]alu_operand_a_ex;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire clk;
  wire [3:0]\data_axi_awaddr[11] ;
  wire [3:0]\data_axi_awaddr[15] ;
  wire [3:0]\data_axi_awaddr[19] ;
  wire [3:0]\data_axi_awaddr[23] ;
  wire [3:0]\data_axi_awaddr[27] ;
  wire [3:0]\data_axi_awaddr[31] ;
  wire [3:0]\data_axi_awaddr[7] ;
  wire [0:0]data_axi_wstrb;
  wire [1:0]data_type_ex;
  wire div_en_ex;
  wire div_sign_b__0;
  wire handle_misaligned_q;
  wire instr_multicycle_done_q_reg;
  wire \instr_rdata_id_o_reg[12] ;
  wire \instr_rdata_id_o_reg[14] ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[24] ;
  wire [3:0]\mac_res_q_reg[11] ;
  wire \mac_res_q_reg[15] ;
  wire [3:0]\mac_res_q_reg[15]_0 ;
  wire [3:0]\mac_res_q_reg[19] ;
  wire [3:0]\mac_res_q_reg[23] ;
  wire [3:0]\mac_res_q_reg[27] ;
  wire \mac_res_q_reg[31] ;
  wire [3:0]\mac_res_q_reg[7] ;
  wire [0:0]mac_res_signed;
  wire mac_res_signed_0;
  wire \md_state_q_reg[1] ;
  wire mult_en_ex;
  wire [1:0]mult_state_q;
  wire \mult_state_q_reg[0] ;
  wire \mult_state_q_reg[1] ;
  wire [0:0]multdiv_alu_operand_a;
  wire [31:0]multdiv_alu_operand_b;
  wire [31:0]multdiv_operand_a_ex;
  wire [29:0]multdiv_operand_b_ex;
  wire [30:0]multdiv_result;
  wire multdiv_valid;
  wire p_0_in2_out;
  wire [3:0]\pc_id_o_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_alu alu_i
       (.D({alu_i_n_33,alu_i_n_34,alu_i_n_35,alu_i_n_36,alu_i_n_37,alu_i_n_38,alu_i_n_39,alu_i_n_40,alu_i_n_41,alu_i_n_42,alu_i_n_43,alu_i_n_44,alu_i_n_45,alu_i_n_46,alu_i_n_47,alu_i_n_48,alu_i_n_49,alu_i_n_50,alu_i_n_51,alu_i_n_52,alu_i_n_53,alu_i_n_54,alu_i_n_55,alu_i_n_56,alu_i_n_57,alu_i_n_58,alu_i_n_59,alu_i_n_60,alu_i_n_61,alu_i_n_62,alu_i_n_63,alu_i_n_64}),
        .O(O),
        .S(S),
        .adder_in_a(adder_in_a),
        .\data_axi_awaddr[11] (\data_axi_awaddr[11] ),
        .\data_axi_awaddr[15] (\data_axi_awaddr[15] ),
        .\data_axi_awaddr[19] (\data_axi_awaddr[19] ),
        .\data_axi_awaddr[23] (\data_axi_awaddr[23] ),
        .\data_axi_awaddr[27] (\data_axi_awaddr[27] ),
        .\data_axi_awaddr[31] (\data_axi_awaddr[31] ),
        .\data_axi_awaddr[7] (\data_axi_awaddr[7] ),
        .data_axi_wstrb(data_axi_wstrb),
        .data_type_ex(data_type_ex),
        .div_sign_b__0(div_sign_b__0),
        .handle_misaligned_q(handle_misaligned_q),
        .instr_multicycle_done_q_reg(instr_multicycle_done_q_reg),
        .\instr_rdata_id_o_reg[23] (\instr_rdata_id_o_reg[23] ),
        .\instr_rdata_id_o_reg[24] (\instr_rdata_id_o_reg[24] ),
        .\mac_res_q_reg[11] (\mac_res_q_reg[11] ),
        .\mac_res_q_reg[15] (\mac_res_q_reg[15]_0 ),
        .\mac_res_q_reg[19] (\mac_res_q_reg[19] ),
        .\mac_res_q_reg[23] (\mac_res_q_reg[23] ),
        .\mac_res_q_reg[27] (\mac_res_q_reg[27] ),
        .\mac_res_q_reg[7] (\mac_res_q_reg[7] ),
        .\md_state_q_reg[1] (alu_is_equal_result),
        .multdiv_operand_a_ex(multdiv_operand_a_ex),
        .multdiv_operand_b_ex(multdiv_operand_b_ex),
        .\op_numerator_q_reg[31] ({alu_i_n_65,alu_i_n_66,alu_i_n_67,alu_i_n_68,alu_i_n_69,alu_i_n_70,alu_i_n_71,alu_i_n_72,alu_i_n_73,alu_i_n_74,alu_i_n_75,alu_i_n_76,alu_i_n_77,alu_i_n_78,alu_i_n_79,alu_i_n_80,alu_i_n_81,alu_i_n_82,alu_i_n_83,alu_i_n_84,alu_i_n_85,alu_i_n_86,alu_i_n_87,alu_i_n_88,alu_i_n_89,alu_i_n_90,alu_i_n_91,alu_i_n_92,alu_i_n_93,alu_i_n_94,alu_i_n_95,alu_i_n_96}),
        .p_0_in2_out(p_0_in2_out),
        .\pc_id_o_reg[31] (\pc_id_o_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_multdiv_fast \gen_multdiv_fast.multdiv_i 
       (.A(A),
        .B(B),
        .D({alu_i_n_33,alu_i_n_34,alu_i_n_35,alu_i_n_36,alu_i_n_37,alu_i_n_38,alu_i_n_39,alu_i_n_40,alu_i_n_41,alu_i_n_42,alu_i_n_43,alu_i_n_44,alu_i_n_45,alu_i_n_46,alu_i_n_47,alu_i_n_48,alu_i_n_49,alu_i_n_50,alu_i_n_51,alu_i_n_52,alu_i_n_53,alu_i_n_54,alu_i_n_55,alu_i_n_56,alu_i_n_57,alu_i_n_58,alu_i_n_59,alu_i_n_60,alu_i_n_61,alu_i_n_62,alu_i_n_63,alu_i_n_64}),
        .O(O),
        .Q(Q),
        .accum0__1(accum0__1),
        .adder_in_a(adder_in_a),
        .alu_operand_a_ex(alu_operand_a_ex),
        .axi_aresetn(axi_aresetn),
        .axi_aresetn_0(axi_aresetn_0),
        .clk(clk),
        .div_en_ex(div_en_ex),
        .div_sign_b__0(div_sign_b__0),
        .\instr_rdata_id_o_reg[12] (\instr_rdata_id_o_reg[12] ),
        .\instr_rdata_id_o_reg[14] (\instr_rdata_id_o_reg[14] ),
        .\instr_rdata_id_o_reg[19] ({alu_i_n_65,alu_i_n_66,alu_i_n_67,alu_i_n_68,alu_i_n_69,alu_i_n_70,alu_i_n_71,alu_i_n_72,alu_i_n_73,alu_i_n_74,alu_i_n_75,alu_i_n_76,alu_i_n_77,alu_i_n_78,alu_i_n_79,alu_i_n_80,alu_i_n_81,alu_i_n_82,alu_i_n_83,alu_i_n_84,alu_i_n_85,alu_i_n_86,alu_i_n_87,alu_i_n_88,alu_i_n_89,alu_i_n_90,alu_i_n_91,alu_i_n_92,alu_i_n_93,alu_i_n_94,alu_i_n_95,alu_i_n_96}),
        .\instr_rdata_id_o_reg[23] (\instr_rdata_id_o_reg[23] ),
        .\instr_rdata_id_o_reg[24] (\instr_rdata_id_o_reg[24] ),
        .\mac_res_q_reg[11]_0 (\data_axi_awaddr[11] ),
        .\mac_res_q_reg[15]_0 (\mac_res_q_reg[15] ),
        .\mac_res_q_reg[15]_1 (\data_axi_awaddr[15] ),
        .\mac_res_q_reg[19]_0 (alu_is_equal_result),
        .\mac_res_q_reg[19]_1 (\data_axi_awaddr[19] ),
        .\mac_res_q_reg[23]_0 (\data_axi_awaddr[23] ),
        .\mac_res_q_reg[27]_0 (\data_axi_awaddr[27] ),
        .\mac_res_q_reg[30]_0 (\data_axi_awaddr[31] ),
        .\mac_res_q_reg[31]_0 (\mac_res_q_reg[31] ),
        .\mac_res_q_reg[7]_0 (\data_axi_awaddr[7] ),
        .mac_res_signed_0(mult_state_q[1]),
        .mac_res_signed_1(mult_state_q[0]),
        .mac_res_signed_2(mac_res_signed),
        .mac_res_signed_3(mac_res_signed_0),
        .\md_state_q_reg[1]_0 (\md_state_q_reg[1] ),
        .mult_en_ex(mult_en_ex),
        .\mult_state_q_reg[0]_0 (\mult_state_q_reg[0] ),
        .\mult_state_q_reg[1]_0 (\mult_state_q_reg[1] ),
        .multdiv_alu_operand_a(multdiv_alu_operand_a),
        .multdiv_alu_operand_b(multdiv_alu_operand_b),
        .multdiv_operand_a_ex(multdiv_operand_a_ex),
        .multdiv_operand_b_ex(multdiv_operand_b_ex),
        .multdiv_result(multdiv_result),
        .multdiv_valid(multdiv_valid),
        .p_0_in2_out(p_0_in2_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_fetch_fifo
   (offset_in_init_q_reg,
    \instr_rdata_id_o_reg[15]_rep__0 ,
    \instr_rdata_c_id_o_reg[0] ,
    \instr_rdata_c_id_o_reg[12] ,
    \instr_rdata_c_id_o_reg[15] ,
    \instr_rdata_c_id_o_reg[14] ,
    \pc_id_o_reg[31] ,
    E,
    valid_req_q_reg,
    \rdata_outstanding_q_reg[0] ,
    \instr_rdata_c_id_o_reg[13] ,
    \instr_rdata_c_id_o_reg[11] ,
    \instr_rdata_c_id_o_reg[10] ,
    \instr_rdata_c_id_o_reg[5] ,
    \instr_rdata_c_id_o_reg[6] ,
    \addr_last_q_reg[3] ,
    \md_state_q_reg[0] ,
    \md_state_q_reg[0]_0 ,
    exc_req_q_reg,
    \mtvec_q_reg[31] ,
    alu_operand_b_ex,
    \addr_last_q_reg[19] ,
    if_id_pipe_reg_we,
    D,
    \instr_rdata_id_o_reg[31] ,
    \instr_rdata_c_id_o_reg[7] ,
    instr_is_compressed_int,
    \instr_rdata_c_id_o_reg[3] ,
    \instr_rdata_c_id_o_reg[2] ,
    illegal_c_insn_id_o0,
    \instr_rdata_c_id_o_reg[8] ,
    \instr_rdata_c_id_o_reg[4] ,
    \instr_rdata_c_id_o_reg[9] ,
    fetch_err,
    fetch_rdata,
    \stored_addr_q_reg[2] ,
    stored_addr_en07_out,
    \instr_rdata_id_o_reg[21]_rep ,
    \instr_rdata_id_o_reg[21]_rep__0 ,
    \instr_rdata_id_o_reg[21]_rep__1 ,
    \instr_rdata_id_o_reg[16]_rep ,
    \instr_rdata_id_o_reg[16]_rep__0 ,
    CO,
    instr_valid_id_o_reg,
    instr_valid_id_o_reg_0,
    \mtvec_q_reg[31]_0 ,
    id_wb_fsm_cs_reg,
    \mtvec_q_reg[31]_1 ,
    \mtvec_q_reg[31]_2 ,
    id_wb_fsm_cs_reg_0,
    id_wb_fsm_cs_reg_1,
    \md_state_q_reg[0]_1 ,
    exc_req_q_reg_0,
    id_wb_fsm_cs_reg_2,
    exc_req_q_reg_1,
    exc_req_q_reg_2,
    exc_req_q_reg_3,
    illegal_insn_q_reg,
    \mcause_q_reg[3] ,
    \addr_last_q_reg[11] ,
    \addr_last_q_reg[31] ,
    \addr_last_q_reg[3]_0 ,
    \addr_last_q_reg[7] ,
    \addr_last_q_reg[11]_0 ,
    \addr_last_q_reg[15] ,
    \addr_last_q_reg[19]_0 ,
    \addr_last_q_reg[23] ,
    \addr_last_q_reg[27] ,
    clk,
    core_instr_bus_r_opc,
    offset_in_init_q,
    offset_in_init_q_reg_0,
    instr_req_int,
    Q,
    \FSM_sequential_CS_reg[2] ,
    instr_axi_rdata,
    valid_req_q,
    \rdata_outstanding_q_reg[1] ,
    instr_axi_arready,
    \instr_rdata_id_o_reg[29] ,
    \instr_rdata_id_o_reg[31]_0 ,
    \instr_rdata_id_o_reg[21]_rep__0_0 ,
    \instr_rdata_id_o_reg[31]_1 ,
    lsu_err_q_reg,
    multdiv_operand_b_ex,
    \ctrl_fsm_cs_reg[2] ,
    pc_set,
    id_in_ready,
    \FSM_sequential_CS_reg[1] ,
    core_instr_bus_r_valid,
    S,
    \mepc_q_reg[1] ,
    instr_valid_id_o_reg_1,
    \ctrl_fsm_cs_reg[1] ,
    \dcsr_q_reg[step] ,
    \instr_rdata_id_o_reg[6] ,
    branch_decision,
    id_wb_fsm_cs,
    \ls_fsm_cs_reg[0] ,
    id_wb_fsm_cs_reg_3,
    instr_new_id,
    branch_set_q,
    \instr_rdata_id_o_reg[0] ,
    instr_multicycle_done_q,
    instr_fetch_err,
    \instr_rdata_id_o_reg[4] ,
    \instr_rdata_id_o_reg[4]_0 ,
    \instr_rdata_id_o_reg[27] ,
    \instr_rdata_id_o_reg[14] ,
    debug_mode_q_reg,
    \instr_rdata_id_o_reg[14]_0 ,
    \ctrl_fsm_cs_reg[3] ,
    csr_access,
    csr_op,
    \instr_rdata_id_o_reg[23] ,
    \instr_rdata_id_o_reg[6]_0 ,
    \instr_rdata_id_o_reg[21]_rep__0_1 ,
    \instr_rdata_id_o_reg[13] ,
    illegal_insn_q,
    \instr_rdata_id_o_reg[21]_rep_0 ,
    \instr_rdata_id_o_reg[23]_0 ,
    \instr_rdata_id_o_reg[14]_1 ,
    instr_new_id_o_reg,
    \instr_rdata_id_o_reg[3] ,
    instr_new_id_o_reg_0,
    \ls_fsm_cs_reg[2] ,
    lsu_addr_incr_req,
    alu_operand_a_ex,
    multdiv_alu_operand_a,
    \instr_rdata_id_o_reg[31]_2 ,
    multdiv_alu_operand_b,
    alu_operator_ex,
    adder_in_a,
    axi_aresetn,
    \ctrl_fsm_cs_reg[0] ,
    \instr_addr_q_reg[31]_0 );
  output offset_in_init_q_reg;
  output \instr_rdata_id_o_reg[15]_rep__0 ;
  output \instr_rdata_c_id_o_reg[0] ;
  output \instr_rdata_c_id_o_reg[12] ;
  output \instr_rdata_c_id_o_reg[15] ;
  output \instr_rdata_c_id_o_reg[14] ;
  output [30:0]\pc_id_o_reg[31] ;
  output [0:0]E;
  output valid_req_q_reg;
  output \rdata_outstanding_q_reg[0] ;
  output \instr_rdata_c_id_o_reg[13] ;
  output \instr_rdata_c_id_o_reg[11] ;
  output \instr_rdata_c_id_o_reg[10] ;
  output \instr_rdata_c_id_o_reg[5] ;
  output \instr_rdata_c_id_o_reg[6] ;
  output \addr_last_q_reg[3] ;
  output \md_state_q_reg[0] ;
  output \md_state_q_reg[0]_0 ;
  output exc_req_q_reg;
  output \mtvec_q_reg[31] ;
  output [18:0]alu_operand_b_ex;
  output \addr_last_q_reg[19] ;
  output if_id_pipe_reg_we;
  output [1:0]D;
  output [29:0]\instr_rdata_id_o_reg[31] ;
  output \instr_rdata_c_id_o_reg[7] ;
  output instr_is_compressed_int;
  output \instr_rdata_c_id_o_reg[3] ;
  output \instr_rdata_c_id_o_reg[2] ;
  output illegal_c_insn_id_o0;
  output \instr_rdata_c_id_o_reg[8] ;
  output \instr_rdata_c_id_o_reg[4] ;
  output \instr_rdata_c_id_o_reg[9] ;
  output fetch_err;
  output [0:0]fetch_rdata;
  output [0:0]\stored_addr_q_reg[2] ;
  output stored_addr_en07_out;
  output \instr_rdata_id_o_reg[21]_rep ;
  output \instr_rdata_id_o_reg[21]_rep__0 ;
  output \instr_rdata_id_o_reg[21]_rep__1 ;
  output \instr_rdata_id_o_reg[16]_rep ;
  output \instr_rdata_id_o_reg[16]_rep__0 ;
  output [0:0]CO;
  output instr_valid_id_o_reg;
  output instr_valid_id_o_reg_0;
  output \mtvec_q_reg[31]_0 ;
  output id_wb_fsm_cs_reg;
  output \mtvec_q_reg[31]_1 ;
  output \mtvec_q_reg[31]_2 ;
  output id_wb_fsm_cs_reg_0;
  output id_wb_fsm_cs_reg_1;
  output \md_state_q_reg[0]_1 ;
  output exc_req_q_reg_0;
  output id_wb_fsm_cs_reg_2;
  output exc_req_q_reg_1;
  output exc_req_q_reg_2;
  output exc_req_q_reg_3;
  output illegal_insn_q_reg;
  output \mcause_q_reg[3] ;
  output \addr_last_q_reg[11] ;
  output [3:0]\addr_last_q_reg[31] ;
  output [3:0]\addr_last_q_reg[3]_0 ;
  output [3:0]\addr_last_q_reg[7] ;
  output [3:0]\addr_last_q_reg[11]_0 ;
  output [3:0]\addr_last_q_reg[15] ;
  output [3:0]\addr_last_q_reg[19]_0 ;
  output [3:0]\addr_last_q_reg[23] ;
  output [3:0]\addr_last_q_reg[27] ;
  input clk;
  input core_instr_bus_r_opc;
  input offset_in_init_q;
  input offset_in_init_q_reg_0;
  input instr_req_int;
  input [0:0]Q;
  input \FSM_sequential_CS_reg[2] ;
  input [31:0]instr_axi_rdata;
  input valid_req_q;
  input [1:0]\rdata_outstanding_q_reg[1] ;
  input instr_axi_arready;
  input \instr_rdata_id_o_reg[29] ;
  input [25:0]\instr_rdata_id_o_reg[31]_0 ;
  input \instr_rdata_id_o_reg[21]_rep__0_0 ;
  input \instr_rdata_id_o_reg[31]_1 ;
  input lsu_err_q_reg;
  input [17:0]multdiv_operand_b_ex;
  input \ctrl_fsm_cs_reg[2] ;
  input pc_set;
  input id_in_ready;
  input \FSM_sequential_CS_reg[1] ;
  input core_instr_bus_r_valid;
  input [2:0]S;
  input \mepc_q_reg[1] ;
  input instr_valid_id_o_reg_1;
  input [1:0]\ctrl_fsm_cs_reg[1] ;
  input \dcsr_q_reg[step] ;
  input \instr_rdata_id_o_reg[6] ;
  input branch_decision;
  input id_wb_fsm_cs;
  input \ls_fsm_cs_reg[0] ;
  input id_wb_fsm_cs_reg_3;
  input instr_new_id;
  input branch_set_q;
  input \instr_rdata_id_o_reg[0] ;
  input instr_multicycle_done_q;
  input instr_fetch_err;
  input \instr_rdata_id_o_reg[4] ;
  input \instr_rdata_id_o_reg[4]_0 ;
  input \instr_rdata_id_o_reg[27] ;
  input \instr_rdata_id_o_reg[14] ;
  input debug_mode_q_reg;
  input \instr_rdata_id_o_reg[14]_0 ;
  input \ctrl_fsm_cs_reg[3] ;
  input csr_access;
  input [0:0]csr_op;
  input \instr_rdata_id_o_reg[23] ;
  input \instr_rdata_id_o_reg[6]_0 ;
  input \instr_rdata_id_o_reg[21]_rep__0_1 ;
  input \instr_rdata_id_o_reg[13] ;
  input illegal_insn_q;
  input \instr_rdata_id_o_reg[21]_rep_0 ;
  input \instr_rdata_id_o_reg[23]_0 ;
  input \instr_rdata_id_o_reg[14]_1 ;
  input instr_new_id_o_reg;
  input \instr_rdata_id_o_reg[3] ;
  input instr_new_id_o_reg_0;
  input \ls_fsm_cs_reg[2] ;
  input lsu_addr_incr_req;
  input [0:0]alu_operand_a_ex;
  input [0:0]multdiv_alu_operand_a;
  input [12:0]\instr_rdata_id_o_reg[31]_2 ;
  input [31:0]multdiv_alu_operand_b;
  input [3:0]alu_operator_ex;
  input [30:0]adder_in_a;
  input axi_aresetn;
  input [0:0]\ctrl_fsm_cs_reg[0] ;
  input [26:0]\instr_addr_q_reg[31]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_CS_reg[1] ;
  wire \FSM_sequential_CS_reg[2] ;
  wire [0:0]Q;
  wire [2:0]S;
  wire [30:0]adder_in_a;
  wire adder_result_ext_o_carry__3_i_21_n_0;
  wire adder_result_ext_o_carry__6_i_13_n_0;
  wire adder_result_ext_o_carry__6_i_32_n_0;
  wire adder_result_ext_o_carry__6_i_33_n_0;
  wire adder_result_ext_o_carry__6_i_34_n_0;
  wire adder_result_ext_o_carry__6_i_52_n_0;
  wire \addr_last_q_reg[11] ;
  wire [3:0]\addr_last_q_reg[11]_0 ;
  wire [3:0]\addr_last_q_reg[15] ;
  wire \addr_last_q_reg[19] ;
  wire [3:0]\addr_last_q_reg[19]_0 ;
  wire [3:0]\addr_last_q_reg[23] ;
  wire [3:0]\addr_last_q_reg[27] ;
  wire [3:0]\addr_last_q_reg[31] ;
  wire \addr_last_q_reg[3] ;
  wire [3:0]\addr_last_q_reg[3]_0 ;
  wire [3:0]\addr_last_q_reg[7] ;
  wire [0:0]alu_operand_a_ex;
  wire [18:0]alu_operand_b_ex;
  wire [3:0]alu_operator_ex;
  wire axi_aresetn;
  wire branch_decision;
  wire branch_set_q;
  wire clk;
  wire core_instr_bus_r_opc;
  wire core_instr_bus_r_valid;
  wire csr_access;
  wire [0:0]csr_op;
  wire [0:0]\ctrl_fsm_cs_reg[0] ;
  wire [1:0]\ctrl_fsm_cs_reg[1] ;
  wire \ctrl_fsm_cs_reg[2] ;
  wire \ctrl_fsm_cs_reg[3] ;
  wire \dcsr_q_reg[step] ;
  wire debug_mode_q_reg;
  wire \div_counter_q[4]_i_3_n_0 ;
  wire \div_counter_q[4]_i_8_n_0 ;
  wire entry_en_0;
  wire entry_en_1;
  wire entry_en_2;
  wire err_d_0;
  wire err_d_1;
  wire exc_req_q_i_16_n_0;
  wire exc_req_q_i_17_n_0;
  wire exc_req_q_i_35_n_0;
  wire exc_req_q_i_36_n_0;
  wire exc_req_q_i_44_n_0;
  wire exc_req_q_reg;
  wire exc_req_q_reg_0;
  wire exc_req_q_reg_1;
  wire exc_req_q_reg_2;
  wire exc_req_q_reg_3;
  wire fetch_err;
  wire [0:0]fetch_rdata;
  wire \g_fifo_regs[0].err_q_reg_n_0_[0] ;
  wire [31:0]\g_fifo_regs[0].rdata_q_reg[0]_1 ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][0] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][10] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][11] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][12] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][13] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][14] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][15] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][16] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][17] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][18] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][19] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][1] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][20] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][21] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][22] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][23] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][24] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][25] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][26] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][27] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][28] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][29] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][2] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][30] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][31] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][3] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][4] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][5] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][6] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][7] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][8] ;
  wire \g_fifo_regs[1].rdata_q_reg_n_0_[1][9] ;
  wire [31:0]\g_fifo_regs[2].rdata_q_reg[2]_0 ;
  wire id_in_ready;
  wire id_wb_fsm_cs;
  wire id_wb_fsm_cs_reg;
  wire id_wb_fsm_cs_reg_0;
  wire id_wb_fsm_cs_reg_1;
  wire id_wb_fsm_cs_reg_2;
  wire id_wb_fsm_cs_reg_3;
  wire if_id_pipe_reg_we;
  wire illegal_c_insn_id_o0;
  wire illegal_c_insn_id_o_i_2_n_0;
  wire illegal_c_insn_id_o_i_3_n_0;
  wire illegal_c_insn_id_o_i_4_n_0;
  wire illegal_c_insn_id_o_i_5_n_0;
  wire illegal_c_insn_id_o_i_6_n_0;
  wire illegal_c_insn_id_o_i_7_n_0;
  wire illegal_c_insn_id_o_i_8_n_0;
  wire illegal_c_insn_id_o_i_9_n_0;
  wire illegal_insn_q;
  wire illegal_insn_q_reg;
  wire \instr_addr_q[4]_i_2_n_0 ;
  wire \instr_addr_q[4]_i_3_n_0 ;
  wire \instr_addr_q[4]_i_7_n_0 ;
  wire [26:0]\instr_addr_q_reg[31]_0 ;
  wire \instr_addr_q_reg[4]_i_1_n_1 ;
  wire \instr_addr_q_reg[4]_i_1_n_2 ;
  wire \instr_addr_q_reg[4]_i_1_n_3 ;
  wire \instr_addr_q_reg[4]_i_1_n_4 ;
  wire \instr_addr_q_reg[4]_i_1_n_5 ;
  wire \instr_addr_q_reg[4]_i_1_n_6 ;
  wire \instr_addr_q_reg[4]_i_1_n_7 ;
  wire \instr_axi_araddr[31]_INST_0_i_17_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_18_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_19_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_29_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_30_n_0 ;
  wire \instr_axi_araddr[31]_INST_0_i_31_n_0 ;
  wire instr_axi_arready;
  wire [31:0]instr_axi_rdata;
  wire instr_fetch_err;
  wire instr_fetch_err_o_i_2_n_0;
  wire instr_fetch_err_o_i_3_n_0;
  wire instr_is_compressed_int;
  wire instr_multicycle_done_q;
  wire instr_new_id;
  wire instr_new_id_o_reg;
  wire instr_new_id_o_reg_0;
  wire \instr_rdata_c_id_o_reg[0] ;
  wire \instr_rdata_c_id_o_reg[10] ;
  wire \instr_rdata_c_id_o_reg[11] ;
  wire \instr_rdata_c_id_o_reg[12] ;
  wire \instr_rdata_c_id_o_reg[13] ;
  wire \instr_rdata_c_id_o_reg[14] ;
  wire \instr_rdata_c_id_o_reg[15] ;
  wire \instr_rdata_c_id_o_reg[2] ;
  wire \instr_rdata_c_id_o_reg[3] ;
  wire \instr_rdata_c_id_o_reg[4] ;
  wire \instr_rdata_c_id_o_reg[5] ;
  wire \instr_rdata_c_id_o_reg[6] ;
  wire \instr_rdata_c_id_o_reg[7] ;
  wire \instr_rdata_c_id_o_reg[8] ;
  wire \instr_rdata_c_id_o_reg[9] ;
  wire \instr_rdata_id_o[10]_i_2_n_0 ;
  wire \instr_rdata_id_o[10]_i_3_n_0 ;
  wire \instr_rdata_id_o[10]_i_4_n_0 ;
  wire \instr_rdata_id_o[11]_i_2_n_0 ;
  wire \instr_rdata_id_o[12]_i_2_n_0 ;
  wire \instr_rdata_id_o[12]_i_3_n_0 ;
  wire \instr_rdata_id_o[12]_i_4_n_0 ;
  wire \instr_rdata_id_o[12]_i_5_n_0 ;
  wire \instr_rdata_id_o[12]_i_6_n_0 ;
  wire \instr_rdata_id_o[13]_i_2_n_0 ;
  wire \instr_rdata_id_o[13]_i_3_n_0 ;
  wire \instr_rdata_id_o[14]_i_2_n_0 ;
  wire \instr_rdata_id_o[14]_i_3_n_0 ;
  wire \instr_rdata_id_o[14]_i_4_n_0 ;
  wire \instr_rdata_id_o[14]_i_5_n_0 ;
  wire \instr_rdata_id_o[14]_i_6_n_0 ;
  wire \instr_rdata_id_o[15]_i_2_n_0 ;
  wire \instr_rdata_id_o[15]_i_3_n_0 ;
  wire \instr_rdata_id_o[15]_i_4_n_0 ;
  wire \instr_rdata_id_o[16]_i_2_n_0 ;
  wire \instr_rdata_id_o[16]_i_3_n_0 ;
  wire \instr_rdata_id_o[16]_i_4_n_0 ;
  wire \instr_rdata_id_o[16]_i_5_n_0 ;
  wire \instr_rdata_id_o[16]_i_6_n_0 ;
  wire \instr_rdata_id_o[16]_i_7_n_0 ;
  wire \instr_rdata_id_o[17]_i_2_n_0 ;
  wire \instr_rdata_id_o[17]_i_3_n_0 ;
  wire \instr_rdata_id_o[17]_i_4_n_0 ;
  wire \instr_rdata_id_o[17]_i_5_n_0 ;
  wire \instr_rdata_id_o[18]_i_3_n_0 ;
  wire \instr_rdata_id_o[18]_i_4_n_0 ;
  wire \instr_rdata_id_o[18]_i_5_n_0 ;
  wire \instr_rdata_id_o[18]_i_6_n_0 ;
  wire \instr_rdata_id_o[18]_i_7_n_0 ;
  wire \instr_rdata_id_o[19]_i_3_n_0 ;
  wire \instr_rdata_id_o[19]_i_4_n_0 ;
  wire \instr_rdata_id_o[19]_i_5_n_0 ;
  wire \instr_rdata_id_o[19]_i_6_n_0 ;
  wire \instr_rdata_id_o[20]_i_2_n_0 ;
  wire \instr_rdata_id_o[20]_i_3_n_0 ;
  wire \instr_rdata_id_o[20]_i_4_n_0 ;
  wire \instr_rdata_id_o[20]_i_5_n_0 ;
  wire \instr_rdata_id_o[20]_i_6_n_0 ;
  wire \instr_rdata_id_o[20]_i_7_n_0 ;
  wire \instr_rdata_id_o[21]_i_2_n_0 ;
  wire \instr_rdata_id_o[21]_i_3_n_0 ;
  wire \instr_rdata_id_o[21]_i_4_n_0 ;
  wire \instr_rdata_id_o[21]_i_5_n_0 ;
  wire \instr_rdata_id_o[22]_i_2_n_0 ;
  wire \instr_rdata_id_o[22]_i_3_n_0 ;
  wire \instr_rdata_id_o[22]_i_4_n_0 ;
  wire \instr_rdata_id_o[22]_i_5_n_0 ;
  wire \instr_rdata_id_o[23]_i_2_n_0 ;
  wire \instr_rdata_id_o[23]_i_3_n_0 ;
  wire \instr_rdata_id_o[23]_i_4_n_0 ;
  wire \instr_rdata_id_o[23]_i_5_n_0 ;
  wire \instr_rdata_id_o[23]_i_6_n_0 ;
  wire \instr_rdata_id_o[24]_i_2_n_0 ;
  wire \instr_rdata_id_o[24]_i_3_n_0 ;
  wire \instr_rdata_id_o[24]_i_4_n_0 ;
  wire \instr_rdata_id_o[25]_i_2_n_0 ;
  wire \instr_rdata_id_o[25]_i_3_n_0 ;
  wire \instr_rdata_id_o[25]_i_4_n_0 ;
  wire \instr_rdata_id_o[25]_i_5_n_0 ;
  wire \instr_rdata_id_o[26]_i_3_n_0 ;
  wire \instr_rdata_id_o[26]_i_4_n_0 ;
  wire \instr_rdata_id_o[26]_i_5_n_0 ;
  wire \instr_rdata_id_o[26]_i_6_n_0 ;
  wire \instr_rdata_id_o[26]_i_7_n_0 ;
  wire \instr_rdata_id_o[26]_i_8_n_0 ;
  wire \instr_rdata_id_o[27]_i_2_n_0 ;
  wire \instr_rdata_id_o[27]_i_3_n_0 ;
  wire \instr_rdata_id_o[27]_i_4_n_0 ;
  wire \instr_rdata_id_o[27]_i_5_n_0 ;
  wire \instr_rdata_id_o[27]_i_6_n_0 ;
  wire \instr_rdata_id_o[27]_i_7_n_0 ;
  wire \instr_rdata_id_o[27]_i_8_n_0 ;
  wire \instr_rdata_id_o[28]_i_2_n_0 ;
  wire \instr_rdata_id_o[28]_i_3_n_0 ;
  wire \instr_rdata_id_o[28]_i_4_n_0 ;
  wire \instr_rdata_id_o[28]_i_5_n_0 ;
  wire \instr_rdata_id_o[28]_i_6_n_0 ;
  wire \instr_rdata_id_o[29]_i_2_n_0 ;
  wire \instr_rdata_id_o[29]_i_3_n_0 ;
  wire \instr_rdata_id_o[29]_i_4_n_0 ;
  wire \instr_rdata_id_o[29]_i_5_n_0 ;
  wire \instr_rdata_id_o[29]_i_6_n_0 ;
  wire \instr_rdata_id_o[2]_i_2_n_0 ;
  wire \instr_rdata_id_o[2]_i_3_n_0 ;
  wire \instr_rdata_id_o[2]_i_4_n_0 ;
  wire \instr_rdata_id_o[30]_i_2_n_0 ;
  wire \instr_rdata_id_o[30]_i_3_n_0 ;
  wire \instr_rdata_id_o[30]_i_4_n_0 ;
  wire \instr_rdata_id_o[31]_i_2_n_0 ;
  wire \instr_rdata_id_o[31]_i_3_n_0 ;
  wire \instr_rdata_id_o[31]_i_4_n_0 ;
  wire \instr_rdata_id_o[31]_i_5_n_0 ;
  wire \instr_rdata_id_o[31]_i_6_n_0 ;
  wire \instr_rdata_id_o[4]_i_2_n_0 ;
  wire \instr_rdata_id_o[4]_i_3_n_0 ;
  wire \instr_rdata_id_o[5]_i_2_n_0 ;
  wire \instr_rdata_id_o[6]_i_2_n_0 ;
  wire \instr_rdata_id_o[7]_i_2_n_0 ;
  wire \instr_rdata_id_o[7]_i_3_n_0 ;
  wire \instr_rdata_id_o[7]_i_4_n_0 ;
  wire \instr_rdata_id_o[8]_i_2_n_0 ;
  wire \instr_rdata_id_o[8]_i_3_n_0 ;
  wire \instr_rdata_id_o[9]_i_2_n_0 ;
  wire \instr_rdata_id_o[9]_i_3_n_0 ;
  wire \instr_rdata_id_o[9]_i_4_n_0 ;
  wire \instr_rdata_id_o_reg[0] ;
  wire \instr_rdata_id_o_reg[13] ;
  wire \instr_rdata_id_o_reg[14] ;
  wire \instr_rdata_id_o_reg[14]_0 ;
  wire \instr_rdata_id_o_reg[14]_1 ;
  wire \instr_rdata_id_o_reg[15]_rep__0 ;
  wire \instr_rdata_id_o_reg[16]_rep ;
  wire \instr_rdata_id_o_reg[16]_rep__0 ;
  wire \instr_rdata_id_o_reg[18]_i_2_n_0 ;
  wire \instr_rdata_id_o_reg[19]_i_2_n_0 ;
  wire \instr_rdata_id_o_reg[21]_rep ;
  wire \instr_rdata_id_o_reg[21]_rep_0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0_0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0_1 ;
  wire \instr_rdata_id_o_reg[21]_rep__1 ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[23]_0 ;
  wire \instr_rdata_id_o_reg[27] ;
  wire \instr_rdata_id_o_reg[29] ;
  wire [29:0]\instr_rdata_id_o_reg[31] ;
  wire [25:0]\instr_rdata_id_o_reg[31]_0 ;
  wire \instr_rdata_id_o_reg[31]_1 ;
  wire [12:0]\instr_rdata_id_o_reg[31]_2 ;
  wire \instr_rdata_id_o_reg[3] ;
  wire \instr_rdata_id_o_reg[4] ;
  wire \instr_rdata_id_o_reg[4]_0 ;
  wire \instr_rdata_id_o_reg[6] ;
  wire \instr_rdata_id_o_reg[6]_0 ;
  wire instr_req_int;
  wire instr_valid_id_o_reg;
  wire instr_valid_id_o_reg_0;
  wire instr_valid_id_o_reg_1;
  wire \ls_fsm_cs_reg[0] ;
  wire \ls_fsm_cs_reg[2] ;
  wire lsu_addr_incr_req;
  wire lsu_err_q_reg;
  wire \mcause_q_reg[3] ;
  wire \md_state_q_reg[0] ;
  wire \md_state_q_reg[0]_0 ;
  wire \md_state_q_reg[0]_1 ;
  wire \mepc_q_reg[1] ;
  wire \mtvec_q_reg[31] ;
  wire \mtvec_q_reg[31]_0 ;
  wire \mtvec_q_reg[31]_1 ;
  wire \mtvec_q_reg[31]_2 ;
  wire [0:0]multdiv_alu_operand_a;
  wire [31:0]multdiv_alu_operand_b;
  wire [17:0]multdiv_operand_b_ex;
  wire offset_in_init_q;
  wire offset_in_init_q_reg;
  wire offset_in_init_q_reg_0;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_1_in;
  wire p_1_in13_in;
  wire [30:0]\pc_id_o_reg[31] ;
  wire pc_set;
  wire [31:0]\rdata_d[0]_3 ;
  wire [31:0]\rdata_d[1]_2 ;
  wire \rdata_outstanding_q_reg[0] ;
  wire [1:0]\rdata_outstanding_q_reg[1] ;
  wire stored_addr_en07_out;
  wire [0:0]\stored_addr_q_reg[2] ;
  wire [2:0]valid_d;
  wire \valid_q[1]_i_2_n_0 ;
  wire \valid_q[2]_i_10_n_0 ;
  wire \valid_q[2]_i_5_n_0 ;
  wire \valid_q[2]_i_6_n_0 ;
  wire \valid_q[2]_i_7_n_0 ;
  wire \valid_q[2]_i_9_n_0 ;
  wire \valid_q_reg_n_0_[0] ;
  wire valid_req_q;
  wire valid_req_q_reg;

  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__0_i_5
       (.I0(adder_in_a[7]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [7]),
        .I4(multdiv_alu_operand_b[7]),
        .O(\addr_last_q_reg[7] [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__0_i_6
       (.I0(adder_in_a[6]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [6]),
        .I4(multdiv_alu_operand_b[6]),
        .O(\addr_last_q_reg[7] [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__0_i_7
       (.I0(adder_in_a[5]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [5]),
        .I4(multdiv_alu_operand_b[5]),
        .O(\addr_last_q_reg[7] [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__0_i_8
       (.I0(adder_in_a[4]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [4]),
        .I4(multdiv_alu_operand_b[4]),
        .O(\addr_last_q_reg[7] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    adder_result_ext_o_carry__1_i_21
       (.I0(instr_new_id_o_reg),
        .I1(\instr_rdata_id_o_reg[3] ),
        .O(\addr_last_q_reg[11] ));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__1_i_5
       (.I0(adder_in_a[11]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [11]),
        .I4(multdiv_alu_operand_b[11]),
        .O(\addr_last_q_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__1_i_6
       (.I0(adder_in_a[10]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [10]),
        .I4(multdiv_alu_operand_b[10]),
        .O(\addr_last_q_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__1_i_7
       (.I0(adder_in_a[9]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [9]),
        .I4(multdiv_alu_operand_b[9]),
        .O(\addr_last_q_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__1_i_8
       (.I0(adder_in_a[8]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [8]),
        .I4(multdiv_alu_operand_b[8]),
        .O(\addr_last_q_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__2_i_13
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[3]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [9]),
        .O(alu_operand_b_ex[3]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__2_i_15
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[2]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [8]),
        .O(alu_operand_b_ex[2]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__2_i_17
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[1]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [7]),
        .O(alu_operand_b_ex[1]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__2_i_19
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[0]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [6]),
        .O(alu_operand_b_ex[0]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__2_i_5
       (.I0(adder_in_a[15]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[3]),
        .I4(multdiv_alu_operand_b[15]),
        .O(\addr_last_q_reg[15] [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__2_i_6
       (.I0(adder_in_a[14]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[2]),
        .I4(multdiv_alu_operand_b[14]),
        .O(\addr_last_q_reg[15] [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__2_i_7
       (.I0(adder_in_a[13]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[1]),
        .I4(multdiv_alu_operand_b[13]),
        .O(\addr_last_q_reg[15] [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__2_i_8
       (.I0(adder_in_a[12]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[0]),
        .I4(multdiv_alu_operand_b[12]),
        .O(\addr_last_q_reg[15] [0]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__3_i_13
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[7]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [13]),
        .O(alu_operand_b_ex[7]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__3_i_15
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[6]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [12]),
        .O(alu_operand_b_ex[6]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__3_i_17
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[5]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [11]),
        .O(alu_operand_b_ex[5]));
  LUT6 #(
    .INIT(64'hFF00FAFAFF002222)) 
    adder_result_ext_o_carry__3_i_19
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .I3(multdiv_operand_b_ex[4]),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[31]_0 [10]),
        .O(alu_operand_b_ex[4]));
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry__3_i_21
       (.I0(\instr_rdata_id_o_reg[14]_1 ),
        .I1(\addr_last_q_reg[11] ),
        .O(adder_result_ext_o_carry__3_i_21_n_0));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__3_i_5
       (.I0(adder_in_a[19]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[7]),
        .I4(multdiv_alu_operand_b[19]),
        .O(\addr_last_q_reg[19]_0 [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__3_i_6
       (.I0(adder_in_a[18]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[6]),
        .I4(multdiv_alu_operand_b[18]),
        .O(\addr_last_q_reg[19]_0 [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__3_i_7
       (.I0(adder_in_a[17]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[5]),
        .I4(multdiv_alu_operand_b[17]),
        .O(\addr_last_q_reg[19]_0 [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__3_i_8
       (.I0(adder_in_a[16]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[4]),
        .I4(multdiv_alu_operand_b[16]),
        .O(\addr_last_q_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__4_i_13
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [17]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[11]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[11]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__4_i_15
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [16]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[10]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[10]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__4_i_17
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[21]_rep_0 ),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[9]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[9]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__4_i_19
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [14]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[8]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[8]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__4_i_5
       (.I0(adder_in_a[23]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[11]),
        .I4(multdiv_alu_operand_b[23]),
        .O(\addr_last_q_reg[23] [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__4_i_6
       (.I0(adder_in_a[22]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[10]),
        .I4(multdiv_alu_operand_b[22]),
        .O(\addr_last_q_reg[23] [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__4_i_7
       (.I0(adder_in_a[21]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[9]),
        .I4(multdiv_alu_operand_b[21]),
        .O(\addr_last_q_reg[23] [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__4_i_8
       (.I0(adder_in_a[20]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[8]),
        .I4(multdiv_alu_operand_b[20]),
        .O(\addr_last_q_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__5_i_13
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [21]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[14]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[15]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__5_i_15
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [20]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[13]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[14]));
  LUT6 #(
    .INIT(64'h0000FF8AFF8AFF8A)) 
    adder_result_ext_o_carry__5_i_17
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [19]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(\addr_last_q_reg[19] ),
        .I5(\instr_rdata_id_o_reg[23]_0 ),
        .O(alu_operand_b_ex[13]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__5_i_19
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [18]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[12]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[12]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__5_i_5
       (.I0(adder_in_a[27]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[15]),
        .I4(multdiv_alu_operand_b[27]),
        .O(\addr_last_q_reg[27] [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__5_i_6
       (.I0(adder_in_a[26]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[14]),
        .I4(multdiv_alu_operand_b[26]),
        .O(\addr_last_q_reg[27] [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__5_i_7
       (.I0(adder_in_a[25]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[13]),
        .I4(multdiv_alu_operand_b[25]),
        .O(\addr_last_q_reg[27] [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__5_i_8
       (.I0(adder_in_a[24]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[12]),
        .I4(multdiv_alu_operand_b[24]),
        .O(\addr_last_q_reg[27] [0]));
  LUT4 #(
    .INIT(16'hABAA)) 
    adder_result_ext_o_carry__6_i_13
       (.I0(alu_operator_ex[3]),
        .I1(alu_operator_ex[1]),
        .I2(alu_operator_ex[2]),
        .I3(alu_operator_ex[0]),
        .O(adder_result_ext_o_carry__6_i_13_n_0));
  LUT6 #(
    .INIT(64'hEAEE0000EAEEEAEE)) 
    adder_result_ext_o_carry__6_i_16
       (.I0(adder_result_ext_o_carry__6_i_32_n_0),
        .I1(adder_result_ext_o_carry__6_i_33_n_0),
        .I2(\instr_rdata_id_o_reg[31]_0 [24]),
        .I3(adder_result_ext_o_carry__6_i_34_n_0),
        .I4(multdiv_operand_b_ex[17]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[18]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__6_i_18
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [23]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[16]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[17]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    adder_result_ext_o_carry__6_i_20
       (.I0(adder_result_ext_o_carry__6_i_33_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [22]),
        .I2(adder_result_ext_o_carry__6_i_34_n_0),
        .I3(adder_result_ext_o_carry__6_i_32_n_0),
        .I4(multdiv_operand_b_ex[15]),
        .I5(\addr_last_q_reg[19] ),
        .O(alu_operand_b_ex[16]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    adder_result_ext_o_carry__6_i_28
       (.I0(adder_result_ext_o_carry__6_i_52_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [1]),
        .I2(\instr_rdata_id_o_reg[31]_0 [2]),
        .I3(\instr_rdata_id_o_reg[31]_0 [4]),
        .I4(lsu_addr_incr_req),
        .I5(\instr_rdata_id_o_reg[31]_0 [0]),
        .O(\addr_last_q_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    adder_result_ext_o_carry__6_i_32
       (.I0(\addr_last_q_reg[19] ),
        .I1(\instr_rdata_id_o_reg[31]_0 [25]),
        .I2(adder_result_ext_o_carry__3_i_21_n_0),
        .O(adder_result_ext_o_carry__6_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    adder_result_ext_o_carry__6_i_33
       (.I0(\instr_rdata_id_o_reg[3] ),
        .I1(adder_result_ext_o_carry__6_i_34_n_0),
        .I2(\instr_rdata_id_o_reg[31]_0 [25]),
        .O(adder_result_ext_o_carry__6_i_33_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry__6_i_34
       (.I0(instr_new_id_o_reg_0),
        .I1(\ls_fsm_cs_reg[2] ),
        .O(adder_result_ext_o_carry__6_i_34_n_0));
  LUT6 #(
    .INIT(64'h3A35353ACAC5C5CA)) 
    adder_result_ext_o_carry__6_i_4
       (.I0(alu_operand_a_ex),
        .I1(multdiv_alu_operand_a),
        .I2(\md_state_q_reg[0] ),
        .I3(adder_result_ext_o_carry__6_i_13_n_0),
        .I4(\instr_rdata_id_o_reg[31]_2 [12]),
        .I5(multdiv_alu_operand_b[31]),
        .O(\addr_last_q_reg[31] [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__6_i_5
       (.I0(adder_in_a[30]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[18]),
        .I4(multdiv_alu_operand_b[30]),
        .O(\addr_last_q_reg[31] [2]));
  LUT4 #(
    .INIT(16'h3B38)) 
    adder_result_ext_o_carry__6_i_52
       (.I0(instr_new_id),
        .I1(\instr_rdata_id_o_reg[31]_0 [5]),
        .I2(\instr_rdata_id_o_reg[31]_0 [3]),
        .I3(\instr_rdata_id_o_reg[31]_0 [8]),
        .O(adder_result_ext_o_carry__6_i_52_n_0));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__6_i_6
       (.I0(adder_in_a[29]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[17]),
        .I4(multdiv_alu_operand_b[29]),
        .O(\addr_last_q_reg[31] [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry__6_i_7
       (.I0(adder_in_a[28]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(alu_operand_b_ex[16]),
        .I4(multdiv_alu_operand_b[28]),
        .O(\addr_last_q_reg[31] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    adder_result_ext_o_carry_i_1
       (.I0(adder_result_ext_o_carry__6_i_13_n_0),
        .I1(\md_state_q_reg[0] ),
        .O(\addr_last_q_reg[3] ));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry_i_6
       (.I0(adder_in_a[3]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [3]),
        .I4(multdiv_alu_operand_b[3]),
        .O(\addr_last_q_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry_i_7
       (.I0(adder_in_a[2]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [2]),
        .I4(multdiv_alu_operand_b[2]),
        .O(\addr_last_q_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry_i_8
       (.I0(adder_in_a[1]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [1]),
        .I4(multdiv_alu_operand_b[1]),
        .O(\addr_last_q_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h6556A99A)) 
    adder_result_ext_o_carry_i_9
       (.I0(adder_in_a[0]),
        .I1(\md_state_q_reg[0] ),
        .I2(adder_result_ext_o_carry__6_i_13_n_0),
        .I3(\instr_rdata_id_o_reg[31]_2 [0]),
        .I4(multdiv_alu_operand_b[0]),
        .O(\addr_last_q_reg[3]_0 [0]));
  LUT4 #(
    .INIT(16'h0008)) 
    debug_mode_q_i_6
       (.I0(\instr_rdata_id_o_reg[31]_0 [19]),
        .I1(\instr_rdata_id_o_reg[31]_0 [24]),
        .I2(\instr_rdata_id_o_reg[31]_0 [16]),
        .I3(\instr_rdata_id_o_reg[31]_0 [17]),
        .O(illegal_insn_q_reg));
  LUT5 #(
    .INIT(32'h00AA0008)) 
    \div_counter_q[4]_i_1 
       (.I0(\div_counter_q[4]_i_3_n_0 ),
        .I1(\instr_rdata_id_o_reg[0] ),
        .I2(instr_multicycle_done_q),
        .I3(instr_fetch_err),
        .I4(instr_new_id),
        .O(\md_state_q_reg[0] ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \div_counter_q[4]_i_3 
       (.I0(\instr_rdata_id_o_reg[4]_0 ),
        .I1(\md_state_q_reg[0]_1 ),
        .I2(\md_state_q_reg[0]_0 ),
        .I3(\instr_rdata_id_o_reg[31]_0 [4]),
        .I4(\instr_rdata_id_o_reg[31]_0 [3]),
        .I5(\div_counter_q[4]_i_8_n_0 ),
        .O(\div_counter_q[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \div_counter_q[4]_i_6 
       (.I0(\instr_rdata_id_o_reg[31]_0 [19]),
        .I1(\instr_rdata_id_o_reg[31]_0 [20]),
        .I2(\instr_rdata_id_o_reg[31]_0 [22]),
        .I3(\instr_rdata_id_o_reg[31]_0 [21]),
        .O(\md_state_q_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \div_counter_q[4]_i_7 
       (.I0(\instr_rdata_id_o_reg[31]_0 [25]),
        .I1(\instr_rdata_id_o_reg[31]_0 [23]),
        .I2(\instr_rdata_id_o_reg[31]_0 [24]),
        .I3(\instr_rdata_id_o_reg[31]_0 [8]),
        .O(\md_state_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \div_counter_q[4]_i_8 
       (.I0(\instr_rdata_id_o_reg[31]_0 [0]),
        .I1(\instr_rdata_id_o_reg[31]_0 [5]),
        .I2(\instr_rdata_id_o_reg[31]_0 [1]),
        .I3(\instr_rdata_id_o_reg[31]_0 [2]),
        .O(\div_counter_q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    exc_req_q_i_13
       (.I0(exc_req_q_reg_1),
        .I1(\instr_rdata_id_o_reg[31]_0 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0_1 ),
        .I3(\instr_rdata_id_o_reg[31]_0 [14]),
        .I4(exc_req_q_i_35_n_0),
        .I5(exc_req_q_i_36_n_0),
        .O(exc_req_q_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    exc_req_q_i_16
       (.I0(\instr_rdata_id_o_reg[29] ),
        .I1(\instr_rdata_id_o_reg[31]_0 [19]),
        .I2(\instr_rdata_id_o_reg[31]_0 [8]),
        .I3(\instr_rdata_id_o_reg[31]_0 [7]),
        .I4(\instr_rdata_id_o_reg[31]_0 [6]),
        .O(exc_req_q_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    exc_req_q_i_17
       (.I0(instr_valid_id_o_reg_1),
        .I1(\instr_rdata_id_o_reg[31]_0 [24]),
        .I2(\instr_rdata_id_o_reg[31]_0 [14]),
        .I3(\instr_rdata_id_o_reg[31]_0 [18]),
        .O(exc_req_q_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    exc_req_q_i_19
       (.I0(\instr_rdata_id_o_reg[31]_0 [17]),
        .I1(\instr_rdata_id_o_reg[31]_0 [18]),
        .O(exc_req_q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    exc_req_q_i_34
       (.I0(\instr_rdata_id_o_reg[31]_0 [17]),
        .I1(\instr_rdata_id_o_reg[31]_0 [18]),
        .I2(instr_valid_id_o_reg_1),
        .I3(\instr_rdata_id_o_reg[31]_0 [22]),
        .I4(exc_req_q_i_44_n_0),
        .O(exc_req_q_reg_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    exc_req_q_i_35
       (.I0(\instr_rdata_id_o_reg[31]_0 [8]),
        .I1(\instr_rdata_id_o_reg[31]_0 [25]),
        .I2(\instr_rdata_id_o_reg[31]_0 [6]),
        .I3(\instr_rdata_id_o_reg[31]_0 [7]),
        .O(exc_req_q_i_35_n_0));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    exc_req_q_i_36
       (.I0(exc_req_q_reg_2),
        .I1(\instr_rdata_id_o_reg[31]_0 [24]),
        .I2(\instr_rdata_id_o_reg[31]_0 [16]),
        .I3(\instr_rdata_id_o_reg[31]_0 [4]),
        .I4(\instr_rdata_id_o_reg[31]_0 [0]),
        .O(exc_req_q_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    exc_req_q_i_44
       (.I0(\instr_rdata_id_o_reg[31]_0 [19]),
        .I1(\instr_rdata_id_o_reg[31]_0 [21]),
        .I2(\instr_rdata_id_o_reg[31]_0 [20]),
        .O(exc_req_q_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    exc_req_q_i_45
       (.I0(\instr_rdata_id_o_reg[31]_0 [3]),
        .I1(\instr_rdata_id_o_reg[31]_0 [2]),
        .I2(\instr_rdata_id_o_reg[31]_0 [1]),
        .I3(\instr_rdata_id_o_reg[31]_0 [5]),
        .O(exc_req_q_reg_2));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    exc_req_q_i_6
       (.I0(exc_req_q_i_16_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [17]),
        .I2(\instr_rdata_id_o_reg[31]_0 [16]),
        .I3(\instr_rdata_id_o_reg[31]_0 [15]),
        .I4(exc_req_q_i_17_n_0),
        .I5(\instr_rdata_id_o_reg[6]_0 ),
        .O(exc_req_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \fetch_addr_q[31]_i_1 
       (.I0(valid_req_q),
        .I1(p_0_in),
        .I2(instr_req_int),
        .I3(\rdata_outstanding_q_reg[1] [1]),
        .I4(offset_in_init_q_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].err_q[0]_i_1 
       (.I0(p_1_in13_in),
        .I1(p_0_in),
        .I2(core_instr_bus_r_opc),
        .O(err_d_0));
  FDRE \g_fifo_regs[0].err_q_reg[0] 
       (.C(clk),
        .CE(entry_en_0),
        .D(err_d_0),
        .Q(\g_fifo_regs[0].err_q_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][0]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][0] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[0]),
        .O(\rdata_d[0]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][10]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][10] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[10]),
        .O(\rdata_d[0]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][11]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][11] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[11]),
        .O(\rdata_d[0]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][12]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][12] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[12]),
        .O(\rdata_d[0]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][13]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][13] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[13]),
        .O(\rdata_d[0]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][14]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][14] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[14]),
        .O(\rdata_d[0]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][15]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][15] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[15]),
        .O(\rdata_d[0]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][16]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][16] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[16]),
        .O(\rdata_d[0]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][17]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][17] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[17]),
        .O(\rdata_d[0]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][18]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][18] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[18]),
        .O(\rdata_d[0]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][19]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][19] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[19]),
        .O(\rdata_d[0]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][1]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][1] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[1]),
        .O(\rdata_d[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][20]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][20] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[20]),
        .O(\rdata_d[0]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][21]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][21] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[21]),
        .O(\rdata_d[0]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][22]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][22] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[22]),
        .O(\rdata_d[0]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][23]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][23] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[23]),
        .O(\rdata_d[0]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][24]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][24] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[24]),
        .O(\rdata_d[0]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][25]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][25] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[25]),
        .O(\rdata_d[0]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][26]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][26] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[26]),
        .O(\rdata_d[0]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][27]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][27] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[27]),
        .O(\rdata_d[0]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][28]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][28] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[28]),
        .O(\rdata_d[0]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][29]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][29] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[29]),
        .O(\rdata_d[0]_3 [29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][2]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][2] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[2]),
        .O(\rdata_d[0]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][30]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][30] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[30]),
        .O(\rdata_d[0]_3 [30]));
  LUT5 #(
    .INIT(32'h8888CB88)) 
    \g_fifo_regs[0].rdata_q[0][31]_i_1 
       (.I0(p_0_in),
        .I1(\valid_q[2]_i_5_n_0 ),
        .I2(\valid_q_reg_n_0_[0] ),
        .I3(\FSM_sequential_CS_reg[2] ),
        .I4(Q),
        .O(entry_en_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][31]_i_2 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][31] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[31]),
        .O(\rdata_d[0]_3 [31]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][3]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][3] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[3]),
        .O(\rdata_d[0]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][4]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][4] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[4]),
        .O(\rdata_d[0]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][5]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][5] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[5]),
        .O(\rdata_d[0]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][6]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][6] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[6]),
        .O(\rdata_d[0]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][7]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][7] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[7]),
        .O(\rdata_d[0]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][8]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][8] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[8]),
        .O(\rdata_d[0]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[0].rdata_q[0][9]_i_1 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][9] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[9]),
        .O(\rdata_d[0]_3 [9]));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][0] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [0]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][10] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [10]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][11] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [11]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][12] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [12]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][13] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [13]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][14] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [14]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][15] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [15]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][16] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [16]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][17] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [17]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][18] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [18]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][19] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [19]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][1] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [1]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][20] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [20]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][21] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [21]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][22] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [22]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][23] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [23]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][24] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [24]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][25] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [25]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][26] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [26]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][27] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [27]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][28] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [28]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][29] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [29]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][2] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [2]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][30] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [30]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][31] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [31]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][3] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [3]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][4] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [4]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][5] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [5]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][6] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [6]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][7] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [7]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][8] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [8]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \g_fifo_regs[0].rdata_q_reg[0][9] 
       (.C(clk),
        .CE(entry_en_0),
        .D(\rdata_d[0]_3 [9]),
        .Q(\g_fifo_regs[0].rdata_q_reg[0]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].err_q[1]_i_1 
       (.I0(p_1_in),
        .I1(p_0_in0_in),
        .I2(core_instr_bus_r_opc),
        .O(err_d_1));
  FDRE \g_fifo_regs[1].err_q_reg[1] 
       (.C(clk),
        .CE(entry_en_1),
        .D(err_d_1),
        .Q(p_1_in13_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][0]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [0]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[0]),
        .O(\rdata_d[1]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][10]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [10]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[10]),
        .O(\rdata_d[1]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][11]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [11]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[11]),
        .O(\rdata_d[1]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][12]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [12]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[12]),
        .O(\rdata_d[1]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][13]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [13]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[13]),
        .O(\rdata_d[1]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][14]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [14]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[14]),
        .O(\rdata_d[1]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][15]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [15]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[15]),
        .O(\rdata_d[1]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][16]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [16]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[16]),
        .O(\rdata_d[1]_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][17]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [17]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[17]),
        .O(\rdata_d[1]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][18]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [18]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[18]),
        .O(\rdata_d[1]_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][19]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [19]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[19]),
        .O(\rdata_d[1]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][1]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [1]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[1]),
        .O(\rdata_d[1]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][20]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [20]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[20]),
        .O(\rdata_d[1]_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][21]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [21]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[21]),
        .O(\rdata_d[1]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][22]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [22]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[22]),
        .O(\rdata_d[1]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][23]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [23]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[23]),
        .O(\rdata_d[1]_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][24]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [24]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[24]),
        .O(\rdata_d[1]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][25]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [25]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[25]),
        .O(\rdata_d[1]_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][26]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [26]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[26]),
        .O(\rdata_d[1]_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][27]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [27]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[27]),
        .O(\rdata_d[1]_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][28]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [28]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[28]),
        .O(\rdata_d[1]_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][29]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [29]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[29]),
        .O(\rdata_d[1]_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][2]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [2]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[2]),
        .O(\rdata_d[1]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][30]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [30]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[30]),
        .O(\rdata_d[1]_2 [30]));
  LUT6 #(
    .INIT(64'h8C888C888B888888)) 
    \g_fifo_regs[1].rdata_q[1][31]_i_1 
       (.I0(p_0_in0_in),
        .I1(\valid_q[2]_i_5_n_0 ),
        .I2(Q),
        .I3(\FSM_sequential_CS_reg[2] ),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(p_0_in),
        .O(entry_en_1));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][31]_i_2 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [31]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[31]),
        .O(\rdata_d[1]_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][3]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [3]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[3]),
        .O(\rdata_d[1]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][4]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [4]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[4]),
        .O(\rdata_d[1]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][5]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [5]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[5]),
        .O(\rdata_d[1]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][6]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [6]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[6]),
        .O(\rdata_d[1]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][7]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [7]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[7]),
        .O(\rdata_d[1]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][8]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [8]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[8]),
        .O(\rdata_d[1]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_fifo_regs[1].rdata_q[1][9]_i_1 
       (.I0(\g_fifo_regs[2].rdata_q_reg[2]_0 [9]),
        .I1(p_0_in0_in),
        .I2(instr_axi_rdata[9]),
        .O(\rdata_d[1]_2 [9]));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][0] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [0]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][10] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [10]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][11] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [11]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][12] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [12]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][13] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [13]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][14] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [14]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][15] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [15]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][16] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [16]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][17] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [17]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][18] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [18]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][19] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [19]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][1] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [1]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][20] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [20]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][21] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [21]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][22] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [22]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][23] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [23]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][24] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [24]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][25] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [25]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][26] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [26]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][27] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [27]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][28] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [28]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][29] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [29]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][2] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [2]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][30] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [30]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][31] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [31]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][3] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [3]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][4] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [4]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][5] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [5]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][6] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [6]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][7] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [7]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][8] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [8]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \g_fifo_regs[1].rdata_q_reg[1][9] 
       (.C(clk),
        .CE(entry_en_1),
        .D(\rdata_d[1]_2 [9]),
        .Q(\g_fifo_regs[1].rdata_q_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \g_fifo_regs[2].err_q_reg[2] 
       (.C(clk),
        .CE(entry_en_2),
        .D(core_instr_bus_r_opc),
        .Q(p_1_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \g_fifo_regs[2].rdata_q[2][31]_i_1 
       (.I0(Q),
        .I1(\FSM_sequential_CS_reg[2] ),
        .I2(p_0_in),
        .I3(p_0_in0_in),
        .O(entry_en_2));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][0] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[0]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][10] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[10]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [10]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][11] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[11]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [11]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][12] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[12]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [12]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][13] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[13]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [13]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][14] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[14]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [14]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][15] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[15]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [15]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][16] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[16]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [16]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][17] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[17]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [17]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][18] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[18]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [18]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][19] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[19]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [19]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][1] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[1]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][20] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[20]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [20]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][21] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[21]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [21]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][22] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[22]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [22]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][23] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[23]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [23]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][24] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[24]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [24]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][25] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[25]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [25]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][26] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[26]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [26]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][27] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[27]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [27]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][28] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[28]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [28]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][29] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[29]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [29]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][2] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[2]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][30] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[30]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [30]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][31] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[31]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [31]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][3] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[3]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [3]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][4] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[4]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [4]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][5] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[5]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [5]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][6] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[6]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [6]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][7] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[7]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [7]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][8] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[8]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [8]),
        .R(1'b0));
  FDRE \g_fifo_regs[2].rdata_q_reg[2][9] 
       (.C(clk),
        .CE(entry_en_2),
        .D(instr_axi_rdata[9]),
        .Q(\g_fifo_regs[2].rdata_q_reg[2]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    id_wb_fsm_cs_i_10
       (.I0(id_wb_fsm_cs_reg_2),
        .I1(\md_state_q_reg[0]_0 ),
        .I2(\instr_rdata_id_o_reg[31]_0 [19]),
        .I3(\instr_rdata_id_o_reg[31]_0 [20]),
        .I4(\instr_rdata_id_o_reg[31]_0 [22]),
        .I5(\instr_rdata_id_o_reg[31]_0 [21]),
        .O(id_wb_fsm_cs_reg_1));
  LUT6 #(
    .INIT(64'hEFCCEFCCEFCCFFCC)) 
    id_wb_fsm_cs_i_5
       (.I0(id_wb_fsm_cs_reg_0),
        .I1(\instr_rdata_id_o_reg[4] ),
        .I2(id_wb_fsm_cs_reg_1),
        .I3(\instr_rdata_id_o_reg[4]_0 ),
        .I4(\instr_rdata_id_o_reg[27] ),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(id_wb_fsm_cs_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    id_wb_fsm_cs_i_9
       (.I0(\instr_rdata_id_o_reg[31]_0 [1]),
        .I1(\instr_rdata_id_o_reg[31]_0 [5]),
        .I2(\instr_rdata_id_o_reg[31]_0 [3]),
        .I3(\instr_rdata_id_o_reg[31]_0 [4]),
        .O(id_wb_fsm_cs_reg_0));
  LUT6 #(
    .INIT(64'hF0AAF0AE00AA00AE)) 
    illegal_c_insn_id_o_i_1
       (.I0(illegal_c_insn_id_o_i_2_n_0),
        .I1(illegal_c_insn_id_o_i_3_n_0),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[0] ),
        .I4(illegal_c_insn_id_o_i_4_n_0),
        .I5(illegal_c_insn_id_o_i_5_n_0),
        .O(illegal_c_insn_id_o0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000CC74)) 
    illegal_c_insn_id_o_i_2
       (.I0(illegal_c_insn_id_o_i_6_n_0),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_c_id_o_reg[13] ),
        .O(illegal_c_insn_id_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4446)) 
    illegal_c_insn_id_o_i_3
       (.I0(\instr_rdata_c_id_o_reg[15] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .I3(\instr_rdata_id_o[9]_i_3_n_0 ),
        .O(illegal_c_insn_id_o_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    illegal_c_insn_id_o_i_4
       (.I0(\instr_rdata_c_id_o_reg[8] ),
        .I1(\instr_rdata_c_id_o_reg[7] ),
        .I2(\instr_rdata_c_id_o_reg[9] ),
        .I3(\instr_rdata_c_id_o_reg[11] ),
        .I4(\instr_rdata_c_id_o_reg[10] ),
        .O(illegal_c_insn_id_o_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFB000B000B000B0)) 
    illegal_c_insn_id_o_i_5
       (.I0(\instr_rdata_c_id_o_reg[10] ),
        .I1(\instr_rdata_c_id_o_reg[11] ),
        .I2(illegal_c_insn_id_o_i_7_n_0),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(illegal_c_insn_id_o_i_8_n_0),
        .I5(illegal_c_insn_id_o_i_9_n_0),
        .O(illegal_c_insn_id_o_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    illegal_c_insn_id_o_i_6
       (.I0(illegal_c_insn_id_o_i_4_n_0),
        .I1(\instr_rdata_c_id_o_reg[5] ),
        .I2(\instr_rdata_c_id_o_reg[6] ),
        .I3(\instr_rdata_c_id_o_reg[12] ),
        .O(illegal_c_insn_id_o_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    illegal_c_insn_id_o_i_7
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_id_o[10]_i_4_n_0 ),
        .O(illegal_c_insn_id_o_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    illegal_c_insn_id_o_i_8
       (.I0(\instr_rdata_c_id_o_reg[14] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .O(illegal_c_insn_id_o_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    illegal_c_insn_id_o_i_9
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_id_o[9]_i_3_n_0 ),
        .O(illegal_c_insn_id_o_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFCFFFEF)) 
    \instr_addr_q[31]_i_3 
       (.I0(\valid_q[2]_i_7_n_0 ),
        .I1(pc_set),
        .I2(id_in_ready),
        .I3(offset_in_init_q),
        .I4(\valid_q[2]_i_9_n_0 ),
        .I5(\valid_q[2]_i_10_n_0 ),
        .O(\instr_rdata_id_o_reg[15]_rep__0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \instr_addr_q[4]_i_2 
       (.I0(offset_in_init_q_reg_0),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_addr_q[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \instr_addr_q[4]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(offset_in_init_q_reg_0),
        .O(\instr_addr_q[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h440FBB0F)) 
    \instr_addr_q[4]_i_7 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .I2(\mepc_q_reg[1] ),
        .I3(offset_in_init_q_reg_0),
        .I4(\pc_id_o_reg[31] [0]),
        .O(\instr_addr_q[4]_i_7_n_0 ));
  FDRE \instr_addr_q_reg[10] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [5]),
        .Q(\pc_id_o_reg[31] [9]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[11] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [6]),
        .Q(\pc_id_o_reg[31] [10]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[12] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [7]),
        .Q(\pc_id_o_reg[31] [11]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[13] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [8]),
        .Q(\pc_id_o_reg[31] [12]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[14] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [9]),
        .Q(\pc_id_o_reg[31] [13]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[15] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [10]),
        .Q(\pc_id_o_reg[31] [14]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[16] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [11]),
        .Q(\pc_id_o_reg[31] [15]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[17] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [12]),
        .Q(\pc_id_o_reg[31] [16]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[18] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [13]),
        .Q(\pc_id_o_reg[31] [17]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[19] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [14]),
        .Q(\pc_id_o_reg[31] [18]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[1] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[4]_i_1_n_7 ),
        .Q(\pc_id_o_reg[31] [0]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[20] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [15]),
        .Q(\pc_id_o_reg[31] [19]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[21] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [16]),
        .Q(\pc_id_o_reg[31] [20]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[22] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [17]),
        .Q(\pc_id_o_reg[31] [21]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[23] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [18]),
        .Q(\pc_id_o_reg[31] [22]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[24] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [19]),
        .Q(\pc_id_o_reg[31] [23]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[25] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [20]),
        .Q(\pc_id_o_reg[31] [24]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[26] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [21]),
        .Q(\pc_id_o_reg[31] [25]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[27] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [22]),
        .Q(\pc_id_o_reg[31] [26]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[28] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [23]),
        .Q(\pc_id_o_reg[31] [27]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[29] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [24]),
        .Q(\pc_id_o_reg[31] [28]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[2] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[4]_i_1_n_6 ),
        .Q(\pc_id_o_reg[31] [1]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[30] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [25]),
        .Q(\pc_id_o_reg[31] [29]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[31] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [26]),
        .Q(\pc_id_o_reg[31] [30]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[3] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[4]_i_1_n_5 ),
        .Q(\pc_id_o_reg[31] [2]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[4] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[4]_i_1_n_4 ),
        .Q(\pc_id_o_reg[31] [3]),
        .R(1'b0));
  CARRY4 \instr_addr_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({CO,\instr_addr_q_reg[4]_i_1_n_1 ,\instr_addr_q_reg[4]_i_1_n_2 ,\instr_addr_q_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\instr_addr_q[4]_i_2_n_0 ,\instr_addr_q[4]_i_3_n_0 }),
        .O({\instr_addr_q_reg[4]_i_1_n_4 ,\instr_addr_q_reg[4]_i_1_n_5 ,\instr_addr_q_reg[4]_i_1_n_6 ,\instr_addr_q_reg[4]_i_1_n_7 }),
        .S({S,\instr_addr_q[4]_i_7_n_0 }));
  FDRE \instr_addr_q_reg[5] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [0]),
        .Q(\pc_id_o_reg[31] [4]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[6] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [1]),
        .Q(\pc_id_o_reg[31] [5]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[7] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [2]),
        .Q(\pc_id_o_reg[31] [6]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[8] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [3]),
        .Q(\pc_id_o_reg[31] [7]),
        .R(1'b0));
  FDRE \instr_addr_q_reg[9] 
       (.C(clk),
        .CE(\ctrl_fsm_cs_reg[0] ),
        .D(\instr_addr_q_reg[31]_0 [4]),
        .Q(\pc_id_o_reg[31] [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \instr_axi_araddr[31]_INST_0_i_17 
       (.I0(\instr_rdata_id_o_reg[4]_0 ),
        .I1(\instr_rdata_id_o_reg[31]_0 [4]),
        .I2(\instr_rdata_id_o_reg[31]_0 [3]),
        .I3(\instr_rdata_id_o_reg[31]_0 [5]),
        .I4(\instr_rdata_id_o_reg[31]_0 [1]),
        .O(\instr_axi_araddr[31]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \instr_axi_araddr[31]_INST_0_i_18 
       (.I0(instr_fetch_err),
        .I1(instr_valid_id_o_reg_1),
        .I2(\instr_rdata_id_o_reg[23] ),
        .O(\instr_axi_araddr[31]_INST_0_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \instr_axi_araddr[31]_INST_0_i_19 
       (.I0(exc_req_q_reg),
        .I1(\instr_rdata_id_o_reg[21]_rep__0_0 ),
        .I2(\mtvec_q_reg[31] ),
        .I3(\instr_rdata_id_o_reg[31]_1 ),
        .I4(lsu_err_q_reg),
        .O(\instr_axi_araddr[31]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2020202020000000)) 
    \instr_axi_araddr[31]_INST_0_i_22 
       (.I0(\mtvec_q_reg[31]_0 ),
        .I1(\ctrl_fsm_cs_reg[1] [1]),
        .I2(instr_valid_id_o_reg_1),
        .I3(\instr_axi_araddr[31]_INST_0_i_17_n_0 ),
        .I4(instr_new_id),
        .I5(branch_set_q),
        .O(\mtvec_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0000800000008AAA)) 
    \instr_axi_araddr[31]_INST_0_i_27 
       (.I0(csr_access),
        .I1(\instr_axi_araddr[31]_INST_0_i_29_n_0 ),
        .I2(csr_op),
        .I3(\instr_rdata_id_o_reg[31]_0 [6]),
        .I4(\instr_axi_araddr[31]_INST_0_i_30_n_0 ),
        .I5(\instr_axi_araddr[31]_INST_0_i_31_n_0 ),
        .O(\mtvec_q_reg[31] ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \instr_axi_araddr[31]_INST_0_i_29 
       (.I0(illegal_insn_q_reg),
        .I1(\instr_rdata_id_o_reg[31]_0 [25]),
        .I2(\instr_rdata_id_o_reg[31]_0 [20]),
        .I3(\instr_rdata_id_o_reg[31]_0 [21]),
        .I4(\instr_rdata_id_o_reg[31]_0 [18]),
        .O(\instr_axi_araddr[31]_INST_0_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \instr_axi_araddr[31]_INST_0_i_30 
       (.I0(\instr_rdata_id_o_reg[13] ),
        .I1(\instr_rdata_id_o_reg[31]_0 [22]),
        .I2(instr_valid_id_o_reg_1),
        .I3(\instr_rdata_id_o_reg[31]_0 [23]),
        .O(\instr_axi_araddr[31]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \instr_axi_araddr[31]_INST_0_i_31 
       (.I0(exc_req_q_i_44_n_0),
        .I1(\instr_rdata_id_o_reg[31]_0 [24]),
        .I2(\instr_rdata_id_o_reg[31]_0 [25]),
        .I3(\instr_rdata_id_o_reg[21]_rep__0_1 ),
        .I4(\instr_rdata_id_o_reg[31]_0 [14]),
        .I5(exc_req_q_reg_3),
        .O(\instr_axi_araddr[31]_INST_0_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF15FF)) 
    \instr_axi_araddr[31]_INST_0_i_5 
       (.I0(branch_set_q),
        .I1(instr_new_id),
        .I2(\instr_axi_araddr[31]_INST_0_i_17_n_0 ),
        .I3(instr_valid_id_o_reg_1),
        .I4(\ctrl_fsm_cs_reg[1] [1]),
        .O(\mtvec_q_reg[31]_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0045)) 
    \instr_axi_araddr[31]_INST_0_i_6 
       (.I0(debug_mode_q_reg),
        .I1(\instr_rdata_id_o_reg[14]_0 ),
        .I2(instr_valid_id_o_reg_1),
        .I3(\instr_axi_araddr[31]_INST_0_i_18_n_0 ),
        .I4(\ctrl_fsm_cs_reg[3] ),
        .I5(\instr_axi_araddr[31]_INST_0_i_19_n_0 ),
        .O(\mtvec_q_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h55454545)) 
    instr_axi_arvalid_INST_0_i_1
       (.I0(valid_req_q),
        .I1(\rdata_outstanding_q_reg[1] [1]),
        .I2(instr_req_int),
        .I3(offset_in_init_q_reg_0),
        .I4(p_0_in),
        .O(\rdata_outstanding_q_reg[0] ));
  LUT6 #(
    .INIT(64'hEEEEEEE0EEE0EEE0)) 
    instr_fetch_err_o_i_1
       (.I0(instr_fetch_err_o_i_2_n_0),
        .I1(\g_fifo_regs[0].err_q_reg_n_0_[0] ),
        .I2(\valid_q_reg_n_0_[0] ),
        .I3(core_instr_bus_r_opc),
        .I4(p_0_in),
        .I5(\pc_id_o_reg[31] [0]),
        .O(fetch_err));
  LUT6 #(
    .INIT(64'h0777777707770000)) 
    instr_fetch_err_o_i_2
       (.I0(\valid_q[2]_i_9_n_0 ),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_fetch_err_o_i_3_n_0),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(p_0_in),
        .I5(core_instr_bus_r_opc),
        .O(instr_fetch_err_o_i_2_n_0));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    instr_fetch_err_o_i_3
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [17]),
        .I1(instr_axi_rdata[17]),
        .I2(p_1_in13_in),
        .I3(instr_axi_rdata[16]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(\g_fifo_regs[0].rdata_q_reg[0]_1 [16]),
        .O(instr_fetch_err_o_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    instr_is_compressed_id_o_i_1
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .O(instr_is_compressed_int));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    instr_new_id_o_i_1
       (.I0(\instr_rdata_id_o_reg[15]_rep__0 ),
        .O(if_id_pipe_reg_we));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[0]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [16]),
        .I1(instr_axi_rdata[16]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [0]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[0]),
        .O(\instr_rdata_c_id_o_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[10]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [26]),
        .I1(instr_axi_rdata[26]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [10]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[10]),
        .O(\instr_rdata_c_id_o_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[11]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [27]),
        .I1(instr_axi_rdata[27]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [11]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[11]),
        .O(\instr_rdata_c_id_o_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[12]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [28]),
        .I1(instr_axi_rdata[28]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [12]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[12]),
        .O(\instr_rdata_c_id_o_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[13]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [29]),
        .I1(instr_axi_rdata[29]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [13]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[13]),
        .O(\instr_rdata_c_id_o_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[14]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [30]),
        .I1(instr_axi_rdata[30]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [14]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[14]),
        .O(\instr_rdata_c_id_o_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[15]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [31]),
        .I1(instr_axi_rdata[31]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [15]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[15]),
        .O(\instr_rdata_c_id_o_reg[15] ));
  LUT6 #(
    .INIT(64'hFFE2CCE233E200E2)) 
    \instr_rdata_c_id_o[1]_i_1 
       (.I0(instr_axi_rdata[1]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(\g_fifo_regs[0].rdata_q_reg[0]_1 [1]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(instr_axi_rdata[17]),
        .I5(\g_fifo_regs[0].rdata_q_reg[0]_1 [17]),
        .O(fetch_rdata));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[2]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [18]),
        .I1(instr_axi_rdata[18]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [2]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[2]),
        .O(\instr_rdata_c_id_o_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[3]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [19]),
        .I1(instr_axi_rdata[19]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [3]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[3]),
        .O(\instr_rdata_c_id_o_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[4]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [20]),
        .I1(instr_axi_rdata[20]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [4]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[4]),
        .O(\instr_rdata_c_id_o_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[5]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [21]),
        .I1(instr_axi_rdata[21]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [5]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[5]),
        .O(\instr_rdata_c_id_o_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[6]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [22]),
        .I1(instr_axi_rdata[22]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [6]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[6]),
        .O(\instr_rdata_c_id_o_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[7]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [23]),
        .I1(instr_axi_rdata[23]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [7]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[7]),
        .O(\instr_rdata_c_id_o_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[8]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [24]),
        .I1(instr_axi_rdata[24]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [8]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[8]),
        .O(\instr_rdata_c_id_o_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instr_rdata_c_id_o[9]_i_1 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [25]),
        .I1(instr_axi_rdata[25]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [9]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[9]),
        .O(\instr_rdata_c_id_o_reg[9] ));
  LUT6 #(
    .INIT(64'hAEAAEEEAAEAAEEAA)) 
    \instr_rdata_id_o[10]_i_1 
       (.I0(\instr_rdata_id_o[10]_i_2_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[10] ),
        .I4(\instr_rdata_id_o[10]_i_3_n_0 ),
        .I5(\instr_rdata_id_o[10]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [8]));
  LUT6 #(
    .INIT(64'h0000FFEF00000F00)) 
    \instr_rdata_id_o[10]_i_2 
       (.I0(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[0] ),
        .I5(\instr_rdata_c_id_o_reg[10] ),
        .O(\instr_rdata_id_o[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[10]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[13] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[10]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[15] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FB007300)) 
    \instr_rdata_id_o[11]_i_1 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_c_id_o_reg[11] ),
        .I4(\instr_rdata_id_o[11]_i_2_n_0 ),
        .I5(\instr_rdata_id_o[20]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \instr_rdata_id_o[11]_i_2 
       (.I0(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I1(\instr_rdata_id_o[10]_i_3_n_0 ),
        .O(\instr_rdata_id_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4544FFFF45444544)) 
    \instr_rdata_id_o[12]_i_1 
       (.I0(\instr_rdata_id_o[12]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[12]_i_3_n_0 ),
        .I2(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[2] ),
        .I4(\instr_rdata_id_o[29]_i_2_n_0 ),
        .I5(\instr_rdata_id_o[12]_i_5_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [10]));
  LUT6 #(
    .INIT(64'h1FFF5F5F1F0F5F5F)) 
    \instr_rdata_id_o[12]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[12]_i_6_n_0 ),
        .O(\instr_rdata_id_o[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \instr_rdata_id_o[12]_i_3 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \instr_rdata_id_o[12]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[8] ),
        .I1(\instr_rdata_c_id_o_reg[7] ),
        .I2(\instr_rdata_c_id_o_reg[9] ),
        .I3(\instr_rdata_c_id_o_reg[11] ),
        .I4(\instr_rdata_c_id_o_reg[10] ),
        .O(\instr_rdata_id_o[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \instr_rdata_id_o[12]_i_5 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0888FFFF)) 
    \instr_rdata_id_o[12]_i_6 
       (.I0(\instr_rdata_c_id_o_reg[11] ),
        .I1(\instr_rdata_c_id_o_reg[10] ),
        .I2(\instr_rdata_c_id_o_reg[5] ),
        .I3(\instr_rdata_c_id_o_reg[6] ),
        .I4(\instr_rdata_id_o[10]_i_4_n_0 ),
        .O(\instr_rdata_id_o[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55750000)) 
    \instr_rdata_id_o[13]_i_1 
       (.I0(\instr_rdata_id_o[13]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[14]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[3] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_id_o[14]_i_5_n_0 ),
        .I5(\instr_rdata_id_o[13]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [11]));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \instr_rdata_id_o[13]_i_2 
       (.I0(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[10] ),
        .I4(\instr_rdata_c_id_o_reg[6] ),
        .I5(\instr_rdata_c_id_o_reg[11] ),
        .O(\instr_rdata_id_o[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF0FCF0FC080C0)) 
    \instr_rdata_id_o[13]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_c_id_o_reg[13] ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBFBBAAAAAAAA)) 
    \instr_rdata_id_o[14]_i_1 
       (.I0(\instr_rdata_id_o[14]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[14]_i_3_n_0 ),
        .I2(\instr_rdata_id_o[14]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[4] ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_id_o[14]_i_5_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [12]));
  LUT6 #(
    .INIT(64'h0A0A20000A0A0000)) 
    \instr_rdata_id_o[14]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_c_id_o_reg[12] ),
        .O(\instr_rdata_id_o[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h57575757575757F7)) 
    \instr_rdata_id_o[14]_i_3 
       (.I0(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I3(\instr_rdata_id_o[14]_i_6_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[5] ),
        .I5(\instr_rdata_c_id_o_reg[6] ),
        .O(\instr_rdata_id_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \instr_rdata_id_o[14]_i_4 
       (.I0(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_c_id_o_reg[13] ),
        .O(\instr_rdata_id_o[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \instr_rdata_id_o[14]_i_5 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \instr_rdata_id_o[14]_i_6 
       (.I0(\instr_rdata_c_id_o_reg[11] ),
        .I1(\instr_rdata_c_id_o_reg[10] ),
        .O(\instr_rdata_id_o[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88A2888288A288A2)) 
    \instr_rdata_id_o[15]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[7] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_c_id_o_reg[12] ),
        .I5(\instr_rdata_id_o[9]_i_3_n_0 ),
        .O(\instr_rdata_id_o[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[15]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[7] ),
        .I1(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I2(\instr_rdata_id_o[15]_i_4_n_0 ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F400F0F4F400000)) 
    \instr_rdata_id_o[15]_i_4 
       (.I0(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[5] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[12] ),
        .I4(\instr_rdata_c_id_o_reg[13] ),
        .I5(\instr_rdata_c_id_o_reg[7] ),
        .O(\instr_rdata_id_o[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEEEEFAFEFEFE)) 
    \instr_rdata_id_o[16]_i_1 
       (.I0(\instr_rdata_id_o[16]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[16]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[8] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[29]_i_2_n_0 ),
        .I5(\instr_rdata_id_o[16]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [14]));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \instr_rdata_id_o[16]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[16]_i_5_n_0 ),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I3(\instr_rdata_id_o[16]_i_6_n_0 ),
        .I4(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[8] ),
        .O(\instr_rdata_id_o[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \instr_rdata_id_o[16]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \instr_rdata_id_o[16]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[0] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[16]_i_5 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][0] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[0]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[16]_i_7_n_0 ),
        .O(\instr_rdata_id_o[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0F00000AAAA)) 
    \instr_rdata_id_o[16]_i_6 
       (.I0(\instr_rdata_c_id_o_reg[8] ),
        .I1(\instr_rdata_c_id_o_reg[6] ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .I3(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_c_id_o_reg[13] ),
        .O(\instr_rdata_id_o[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[16]_i_7 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [16]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[16]),
        .O(\instr_rdata_id_o[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAEEEEEEFAFEFEFE)) 
    \instr_rdata_id_o[16]_rep__0_i_1 
       (.I0(\instr_rdata_id_o[16]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[16]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[8] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[29]_i_2_n_0 ),
        .I5(\instr_rdata_id_o[16]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[16]_rep__0 ));
  LUT6 #(
    .INIT(64'hEAEEEEEEFAFEFEFE)) 
    \instr_rdata_id_o[16]_rep_i_1 
       (.I0(\instr_rdata_id_o[16]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[16]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[8] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[29]_i_2_n_0 ),
        .I5(\instr_rdata_id_o[16]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[16]_rep ));
  LUT6 #(
    .INIT(64'h40F040F04FFF40F0)) 
    \instr_rdata_id_o[17]_i_1 
       (.I0(\instr_rdata_id_o[17]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[17]_i_3_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[9] ),
        .I5(\instr_rdata_id_o[17]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [15]));
  LUT6 #(
    .INIT(64'h50555F55C0F5FFF5)) 
    \instr_rdata_id_o[17]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[9] ),
        .I1(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_c_id_o_reg[12] ),
        .I5(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF1D1DFFFF)) 
    \instr_rdata_id_o[17]_i_3 
       (.I0(instr_axi_rdata[1]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(\g_fifo_regs[0].rdata_q_reg[0]_1 [1]),
        .I3(\rdata_d[0]_3 [1]),
        .I4(\instr_rdata_id_o[17]_i_5_n_0 ),
        .I5(\pc_id_o_reg[31] [0]),
        .O(\instr_rdata_id_o[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h000FF2F0)) 
    \instr_rdata_id_o[17]_i_4 
       (.I0(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[17]_i_5 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [17]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[17]),
        .O(\instr_rdata_id_o[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \instr_rdata_id_o[18]_i_1 
       (.I0(\instr_rdata_id_o_reg[18]_i_2_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .I2(\instr_rdata_id_o[18]_i_3_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_id_o[19]_i_3_n_0 ),
        .I5(\instr_rdata_id_o[18]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \instr_rdata_id_o[18]_i_3 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \instr_rdata_id_o[18]_i_4 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[10] ),
        .O(\instr_rdata_id_o[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[18]_i_5 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][2] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[2]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[18]_i_7_n_0 ),
        .O(\instr_rdata_id_o[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEAA0EFAFEAA0E)) 
    \instr_rdata_id_o[18]_i_6 
       (.I0(\instr_rdata_c_id_o_reg[15] ),
        .I1(\instr_rdata_c_id_o_reg[10] ),
        .I2(\instr_rdata_c_id_o_reg[13] ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_c_id_o_reg[12] ),
        .I5(\instr_rdata_id_o[12]_i_4_n_0 ),
        .O(\instr_rdata_id_o[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[18]_i_7 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [18]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[18]),
        .O(\instr_rdata_id_o[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A3A0A0)) 
    \instr_rdata_id_o[19]_i_1 
       (.I0(\instr_rdata_id_o_reg[19]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[19]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[11] ),
        .I5(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \instr_rdata_id_o[19]_i_3 
       (.I0(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .O(\instr_rdata_id_o[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[19]_i_4 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][3] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[3]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[19]_i_6_n_0 ),
        .O(\instr_rdata_id_o[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA002200AAF0)) 
    \instr_rdata_id_o[19]_i_5 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[11] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[19]_i_6 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [19]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[19]),
        .O(\instr_rdata_id_o[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFEAEAEA)) 
    \instr_rdata_id_o[20]_i_1 
       (.I0(\instr_rdata_id_o[20]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[20]_i_3_n_0 ),
        .I2(\instr_rdata_id_o[20]_i_4_n_0 ),
        .I3(\instr_rdata_id_o[20]_i_5_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[2] ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o_reg[31] [18]));
  LUT6 #(
    .INIT(64'hAAA888A800000000)) 
    \instr_rdata_id_o[20]_i_2 
       (.I0(\instr_rdata_id_o[20]_i_6_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_id_o[20]_i_7_n_0 ),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\rdata_d[0]_3 [4]),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \instr_rdata_id_o[20]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I3(\instr_rdata_id_o[9]_i_3_n_0 ),
        .O(\instr_rdata_id_o[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[20]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(illegal_c_insn_id_o_i_4_n_0),
        .O(\instr_rdata_id_o[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \instr_rdata_id_o[20]_i_5 
       (.I0(\instr_rdata_c_id_o_reg[15] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAABAFEFEAABABABA)) 
    \instr_rdata_id_o[20]_i_6 
       (.I0(\instr_rdata_id_o[23]_i_3_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[13] ),
        .I2(\instr_rdata_c_id_o_reg[2] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_c_id_o_reg[12] ),
        .O(\instr_rdata_id_o[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[20]_i_7 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [20]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[20]),
        .O(\instr_rdata_id_o[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \instr_rdata_id_o[21]_i_1 
       (.I0(\instr_rdata_id_o[21]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[21]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o_reg[31] [19]));
  LUT6 #(
    .INIT(64'h0808AA020888AA02)) 
    \instr_rdata_id_o[21]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[3] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_c_id_o_reg[0] ),
        .I5(\instr_rdata_c_id_o_reg[13] ),
        .O(\instr_rdata_id_o[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[21]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_id_o[14]_i_4_n_0 ),
        .O(\instr_rdata_id_o[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[21]_i_4 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][5] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[5]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[21]_i_5_n_0 ),
        .O(\instr_rdata_id_o[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[21]_i_5 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [21]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[21]),
        .O(\instr_rdata_id_o[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \instr_rdata_id_o[21]_rep__0_i_1 
       (.I0(\instr_rdata_id_o[21]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[21]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o_reg[21]_rep__0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \instr_rdata_id_o[21]_rep__1_i_1 
       (.I0(\instr_rdata_id_o[21]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[21]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o_reg[21]_rep__1 ));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \instr_rdata_id_o[21]_rep_i_1 
       (.I0(\instr_rdata_id_o[21]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[21]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o_reg[21]_rep ));
  LUT6 #(
    .INIT(64'h7F707F7F7F707070)) 
    \instr_rdata_id_o[22]_i_1 
       (.I0(\instr_rdata_id_o[22]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[22]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_c_id_o_reg[6] ),
        .I4(\instr_rdata_id_o[22]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[4] ),
        .O(\instr_rdata_id_o_reg[31] [20]));
  LUT6 #(
    .INIT(64'hABABABFBFBFBABFB)) 
    \instr_rdata_id_o[22]_i_2 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_id_o[22]_i_5_n_0 ),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(instr_axi_rdata[6]),
        .I4(p_0_in),
        .I5(\g_fifo_regs[1].rdata_q_reg_n_0_[1][6] ),
        .O(\instr_rdata_id_o[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF77373F3F3737)) 
    \instr_rdata_id_o[22]_i_3 
       (.I0(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[4] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[22]_i_4 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[22]_i_5 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [22]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[22]),
        .O(\instr_rdata_id_o[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    \instr_rdata_id_o[23]_i_1 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[23]_i_2_n_0 ),
        .I2(\instr_rdata_id_o[23]_i_3_n_0 ),
        .I3(\instr_rdata_id_o[23]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[23]_i_5_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \instr_rdata_id_o[23]_i_2 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_id_o[23]_i_6_n_0 ),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(instr_axi_rdata[7]),
        .I4(p_0_in),
        .I5(\g_fifo_regs[1].rdata_q_reg_n_0_[1][7] ),
        .O(\instr_rdata_id_o[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555555555D555555)) 
    \instr_rdata_id_o[23]_i_3 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_c_id_o_reg[13] ),
        .I5(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F1F04000000)) 
    \instr_rdata_id_o[23]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[13] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[10] ),
        .I4(\instr_rdata_c_id_o_reg[11] ),
        .I5(\instr_rdata_c_id_o_reg[5] ),
        .O(\instr_rdata_id_o[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFACCCCC)) 
    \instr_rdata_id_o[23]_i_5 
       (.I0(\instr_rdata_c_id_o_reg[10] ),
        .I1(\instr_rdata_c_id_o_reg[5] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[23]_i_6 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [23]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[23]),
        .O(\instr_rdata_id_o[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAAAFEAABA)) 
    \instr_rdata_id_o[24]_i_1 
       (.I0(\instr_rdata_id_o[24]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[6] ),
        .I3(\instr_rdata_c_id_o_reg[0] ),
        .I4(\instr_rdata_c_id_o_reg[11] ),
        .I5(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o_reg[31] [22]));
  LUT6 #(
    .INIT(64'h00000000FFF8F8F8)) 
    \instr_rdata_id_o[24]_i_2 
       (.I0(\instr_rdata_id_o[10]_i_3_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[11] ),
        .I2(\instr_rdata_id_o[23]_i_3_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[6] ),
        .I4(\instr_rdata_id_o[5]_i_2_n_0 ),
        .I5(\instr_rdata_id_o[24]_i_3_n_0 ),
        .O(\instr_rdata_id_o[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h5555757F)) 
    \instr_rdata_id_o[24]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\rdata_d[0]_3 [8]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\instr_rdata_id_o[24]_i_4_n_0 ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[24]_i_4 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [24]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[24]),
        .O(\instr_rdata_id_o[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF8080C0C0808)) 
    \instr_rdata_id_o[25]_i_1 
       (.I0(\instr_rdata_c_id_o_reg[14] ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[25]_i_2_n_0 ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[25]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[25]_i_2 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][9] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[9]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[25]_i_4_n_0 ),
        .O(\instr_rdata_id_o[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \instr_rdata_id_o[25]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[15] ),
        .I1(\instr_rdata_c_id_o_reg[13] ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .I3(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I4(\instr_rdata_id_o[25]_i_5_n_0 ),
        .I5(\instr_rdata_id_o[29]_i_6_n_0 ),
        .O(\instr_rdata_id_o[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[25]_i_4 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [25]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[25]),
        .O(\instr_rdata_id_o[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hAA808888)) 
    \instr_rdata_id_o[25]_i_5 
       (.I0(\instr_rdata_c_id_o_reg[2] ),
        .I1(\instr_rdata_c_id_o_reg[13] ),
        .I2(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAFF)) 
    \instr_rdata_id_o[26]_i_1 
       (.I0(\instr_rdata_id_o[26]_i_3_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_c_id_o_reg[5] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_id_o[26]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[26]_i_5_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFBFBFBFBFBFBFBF)) 
    \instr_rdata_id_o[26]_i_3 
       (.I0(\instr_rdata_id_o[31]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_c_id_o_reg[7] ),
        .I4(\instr_rdata_id_o[10]_i_3_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00450045000000CF)) 
    \instr_rdata_id_o[26]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[7] ),
        .I1(\instr_rdata_id_o[27]_i_6_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[5] ),
        .I3(\instr_rdata_id_o[27]_i_5_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_id_o[10]_i_3_n_0 ),
        .O(\instr_rdata_id_o[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11055555)) 
    \instr_rdata_id_o[26]_i_5 
       (.I0(\instr_rdata_id_o[26]_i_6_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[5] ),
        .I2(\instr_rdata_c_id_o_reg[7] ),
        .I3(\instr_rdata_id_o[29]_i_2_n_0 ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[26]_i_7_n_0 ),
        .O(\instr_rdata_id_o[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABABABAAAAAAA)) 
    \instr_rdata_id_o[26]_i_6 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[7] ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_c_id_o_reg[2] ),
        .O(\instr_rdata_id_o[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \instr_rdata_id_o[26]_i_7 
       (.I0(instr_is_compressed_int),
        .I1(\instr_rdata_id_o[26]_i_8_n_0 ),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(instr_axi_rdata[10]),
        .I4(p_0_in),
        .I5(\g_fifo_regs[1].rdata_q_reg_n_0_[1][10] ),
        .O(\instr_rdata_id_o[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[26]_i_8 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [26]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[26]),
        .O(\instr_rdata_id_o[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEAEAEAE)) 
    \instr_rdata_id_o[27]_i_1 
       (.I0(\instr_rdata_id_o[27]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[27]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_c_id_o_reg[6] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_id_o[27]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFBFBFBFBFBFBFBF)) 
    \instr_rdata_id_o[27]_i_2 
       (.I0(\instr_rdata_id_o[31]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_id_o[10]_i_3_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[6] ),
        .O(\instr_rdata_id_o[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFAEEFEEEFE)) 
    \instr_rdata_id_o[27]_i_3 
       (.I0(\instr_rdata_id_o[27]_i_5_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[3] ),
        .I3(\instr_rdata_id_o[27]_i_6_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[6] ),
        .I5(\instr_rdata_id_o[10]_i_3_n_0 ),
        .O(\instr_rdata_id_o[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000303FAAAAAAAA)) 
    \instr_rdata_id_o[27]_i_4 
       (.I0(\instr_rdata_id_o[27]_i_7_n_0 ),
        .I1(\rdata_d[0]_3 [11]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\instr_rdata_id_o[27]_i_8_n_0 ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \instr_rdata_id_o[27]_i_5 
       (.I0(\instr_rdata_c_id_o_reg[13] ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_id_o[21]_i_3_n_0 ),
        .O(\instr_rdata_id_o[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \instr_rdata_id_o[27]_i_6 
       (.I0(\instr_rdata_c_id_o_reg[13] ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_id_o[12]_i_4_n_0 ),
        .O(\instr_rdata_id_o[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hCDF3FDFF)) 
    \instr_rdata_id_o[27]_i_7 
       (.I0(\instr_rdata_c_id_o_reg[3] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_c_id_o_reg[8] ),
        .O(\instr_rdata_id_o[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[27]_i_8 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [27]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[27]),
        .O(\instr_rdata_id_o[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCC008800CCF08800)) 
    \instr_rdata_id_o[28]_i_1 
       (.I0(\instr_rdata_id_o[28]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[28]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[9] ),
        .I3(\instr_rdata_c_id_o_reg[0] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[29]_i_2_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[28]_i_2 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][12] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[12]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[28]_i_4_n_0 ),
        .O(\instr_rdata_id_o[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FCDD)) 
    \instr_rdata_id_o[28]_i_3 
       (.I0(\instr_rdata_id_o[28]_i_5_n_0 ),
        .I1(\instr_rdata_id_o[21]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .I3(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I4(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[28]_i_6_n_0 ),
        .O(\instr_rdata_id_o[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[28]_i_4 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [28]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[28]),
        .O(\instr_rdata_id_o[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0535F535F535F535)) 
    \instr_rdata_id_o[28]_i_5 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_c_id_o_reg[9] ),
        .I2(\instr_rdata_c_id_o_reg[13] ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[4] ),
        .O(\instr_rdata_id_o[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \instr_rdata_id_o[28]_i_6 
       (.I0(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_2_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_id_o[10]_i_3_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[9] ),
        .O(\instr_rdata_id_o[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F00002020000)) 
    \instr_rdata_id_o[29]_i_1 
       (.I0(\instr_rdata_c_id_o_reg[10] ),
        .I1(\instr_rdata_id_o[29]_i_2_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[29]_i_3_n_0 ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[29]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \instr_rdata_id_o[29]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[14] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[29]_i_3 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][13] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[13]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[29]_i_5_n_0 ),
        .O(\instr_rdata_id_o[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBAFAAFAFBAAAA)) 
    \instr_rdata_id_o[29]_i_4 
       (.I0(\instr_rdata_id_o[29]_i_6_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_c_id_o_reg[12] ),
        .I5(\instr_rdata_c_id_o_reg[10] ),
        .O(\instr_rdata_id_o[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[29]_i_5 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [29]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[29]),
        .O(\instr_rdata_id_o[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \instr_rdata_id_o[29]_i_6 
       (.I0(\instr_rdata_id_o[31]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F0F0FFF0F0F0)) 
    \instr_rdata_id_o[2]_i_1 
       (.I0(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[2]_i_3_n_0 ),
        .I2(\instr_rdata_id_o[2]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[2] ),
        .I4(\instr_rdata_c_id_o_reg[0] ),
        .I5(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[2]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[15] ),
        .I1(\instr_rdata_id_o[10]_i_3_n_0 ),
        .O(\instr_rdata_id_o[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \instr_rdata_id_o[2]_i_3 
       (.I0(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[14] ),
        .I2(\instr_rdata_c_id_o_reg[13] ),
        .O(\instr_rdata_id_o[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \instr_rdata_id_o[2]_i_4 
       (.I0(\instr_rdata_id_o[20]_i_3_n_0 ),
        .I1(illegal_c_insn_id_o_i_4_n_0),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .O(\instr_rdata_id_o[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \instr_rdata_id_o[30]_i_1 
       (.I0(\instr_rdata_c_id_o_reg[0] ),
        .I1(\instr_rdata_id_o[30]_i_2_n_0 ),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\rdata_d[0]_3 [14]),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_id_o[30]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[30]_i_2 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [30]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[30]),
        .O(\instr_rdata_id_o[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFAFEFFAEAAAEAA)) 
    \instr_rdata_id_o[30]_i_3 
       (.I0(\instr_rdata_id_o[30]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[8] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_c_id_o_reg[12] ),
        .O(\instr_rdata_id_o[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F10F0F000000000)) 
    \instr_rdata_id_o[30]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[5] ),
        .I1(\instr_rdata_c_id_o_reg[6] ),
        .I2(\instr_rdata_c_id_o_reg[10] ),
        .I3(\instr_rdata_c_id_o_reg[12] ),
        .I4(\instr_rdata_c_id_o_reg[11] ),
        .I5(\instr_rdata_id_o[31]_i_5_n_0 ),
        .O(\instr_rdata_id_o[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0F0C0A0C0)) 
    \instr_rdata_id_o[31]_i_1 
       (.I0(\instr_rdata_id_o[31]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[31]_i_3_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[12] ),
        .I5(\instr_rdata_id_o[31]_i_5_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \instr_rdata_id_o[31]_i_2 
       (.I0(\instr_rdata_id_o[2]_i_2_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[11] ),
        .I2(\instr_rdata_c_id_o_reg[12] ),
        .I3(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[10] ),
        .O(\instr_rdata_id_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instr_rdata_id_o[31]_i_3 
       (.I0(\g_fifo_regs[1].rdata_q_reg_n_0_[1][15] ),
        .I1(p_0_in),
        .I2(instr_axi_rdata[15]),
        .I3(\pc_id_o_reg[31] [0]),
        .I4(\instr_rdata_id_o[31]_i_6_n_0 ),
        .O(\instr_rdata_id_o[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \instr_rdata_id_o[31]_i_4 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [17]),
        .I1(instr_axi_rdata[17]),
        .I2(\pc_id_o_reg[31] [0]),
        .I3(\g_fifo_regs[0].rdata_q_reg[0]_1 [1]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(instr_axi_rdata[1]),
        .O(\instr_rdata_id_o[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \instr_rdata_id_o[31]_i_5 
       (.I0(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[13] ),
        .O(\instr_rdata_id_o[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \instr_rdata_id_o[31]_i_6 
       (.I0(\g_fifo_regs[0].rdata_q_reg[0]_1 [31]),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(instr_axi_rdata[31]),
        .O(\instr_rdata_id_o[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hC088)) 
    \instr_rdata_id_o[3]_i_1 
       (.I0(\instr_rdata_c_id_o_reg[3] ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .I2(\instr_rdata_id_o[10]_i_3_n_0 ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [1]));
  LUT6 #(
    .INIT(64'h0000000000CEFFFF)) 
    \instr_rdata_id_o[4]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I2(illegal_c_insn_id_o_i_4_n_0),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h35FF3500)) 
    \instr_rdata_id_o[4]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[13] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[4] ),
        .O(\instr_rdata_id_o[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h5FCF50C0)) 
    \instr_rdata_id_o[5]_i_1 
       (.I0(\instr_rdata_id_o[5]_i_2_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[5] ),
        .I2(\instr_rdata_c_id_o_reg[0] ),
        .I3(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o_reg[31] [3]));
  LUT6 #(
    .INIT(64'h00000077F000FFFF)) 
    \instr_rdata_id_o[5]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[11] ),
        .I1(\instr_rdata_c_id_o_reg[10] ),
        .I2(\instr_rdata_id_o[12]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[14] ),
        .I4(\instr_rdata_c_id_o_reg[13] ),
        .I5(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFF0F000004444)) 
    \instr_rdata_id_o[6]_i_1 
       (.I0(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I1(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[6] ),
        .I3(\instr_rdata_id_o[6]_i_2_n_0 ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \instr_rdata_id_o[6]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[13] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .O(\instr_rdata_id_o[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hDDCCCCFC)) 
    \instr_rdata_id_o[7]_i_1 
       (.I0(\instr_rdata_id_o[7]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[7]_i_3_n_0 ),
        .I2(\instr_rdata_id_o[7]_i_4_n_0 ),
        .I3(\instr_rdata_c_id_o_reg[0] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h5C5F00F3)) 
    \instr_rdata_id_o[7]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[12] ),
        .I1(\instr_rdata_c_id_o_reg[13] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[7] ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .O(\instr_rdata_id_o[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h303000B8)) 
    \instr_rdata_id_o[7]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[2] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[7] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hA8A00800)) 
    \instr_rdata_id_o[7]_i_4 
       (.I0(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[12] ),
        .I2(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I3(illegal_c_insn_id_o_i_4_n_0),
        .I4(\instr_rdata_c_id_o_reg[7] ),
        .O(\instr_rdata_id_o[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0300BBBB00008888)) 
    \instr_rdata_id_o[8]_i_2 
       (.I0(\instr_rdata_c_id_o_reg[3] ),
        .I1(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[15] ),
        .I5(\instr_rdata_c_id_o_reg[8] ),
        .O(\instr_rdata_id_o[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0BFFFFF80800000)) 
    \instr_rdata_id_o[8]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[3] ),
        .I1(\instr_rdata_c_id_o_reg[15] ),
        .I2(\instr_rdata_c_id_o_reg[14] ),
        .I3(\instr_rdata_c_id_o_reg[13] ),
        .I4(\instr_rdata_id_o[31]_i_4_n_0 ),
        .I5(\instr_rdata_c_id_o_reg[8] ),
        .O(\instr_rdata_id_o[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAAA)) 
    \instr_rdata_id_o[9]_i_1 
       (.I0(\instr_rdata_id_o[9]_i_2_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[0] ),
        .I2(\instr_rdata_id_o[10]_i_4_n_0 ),
        .I3(\instr_rdata_id_o[9]_i_3_n_0 ),
        .I4(\instr_rdata_c_id_o_reg[9] ),
        .I5(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAAA80800000000)) 
    \instr_rdata_id_o[9]_i_2 
       (.I0(\instr_rdata_id_o[9]_i_4_n_0 ),
        .I1(\instr_rdata_c_id_o_reg[4] ),
        .I2(\instr_rdata_c_id_o_reg[15] ),
        .I3(\instr_rdata_c_id_o_reg[6] ),
        .I4(\instr_rdata_c_id_o_reg[0] ),
        .I5(\instr_rdata_id_o[31]_i_4_n_0 ),
        .O(\instr_rdata_id_o[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \instr_rdata_id_o[9]_i_3 
       (.I0(\instr_rdata_c_id_o_reg[6] ),
        .I1(\instr_rdata_c_id_o_reg[5] ),
        .I2(\instr_rdata_c_id_o_reg[2] ),
        .I3(\instr_rdata_c_id_o_reg[4] ),
        .I4(\instr_rdata_c_id_o_reg[3] ),
        .O(\instr_rdata_id_o[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACC0C0CFFFFFFFF)) 
    \instr_rdata_id_o[9]_i_4 
       (.I0(\instr_rdata_c_id_o_reg[4] ),
        .I1(\instr_rdata_c_id_o_reg[9] ),
        .I2(\instr_rdata_c_id_o_reg[13] ),
        .I3(\instr_rdata_c_id_o_reg[15] ),
        .I4(\instr_rdata_c_id_o_reg[14] ),
        .I5(\instr_rdata_c_id_o_reg[0] ),
        .O(\instr_rdata_id_o[9]_i_4_n_0 ));
  MUXF7 \instr_rdata_id_o_reg[15]_i_1 
       (.I0(\instr_rdata_id_o[15]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[15]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [13]),
        .S(\instr_rdata_c_id_o_reg[0] ));
  MUXF7 \instr_rdata_id_o_reg[18]_i_2 
       (.I0(\instr_rdata_id_o[18]_i_5_n_0 ),
        .I1(\instr_rdata_id_o[18]_i_6_n_0 ),
        .O(\instr_rdata_id_o_reg[18]_i_2_n_0 ),
        .S(\instr_rdata_id_o[31]_i_4_n_0 ));
  MUXF7 \instr_rdata_id_o_reg[19]_i_2 
       (.I0(\instr_rdata_id_o[19]_i_4_n_0 ),
        .I1(\instr_rdata_id_o[19]_i_5_n_0 ),
        .O(\instr_rdata_id_o_reg[19]_i_2_n_0 ),
        .S(\instr_rdata_id_o[31]_i_4_n_0 ));
  MUXF7 \instr_rdata_id_o_reg[4]_i_1 
       (.I0(\instr_rdata_id_o[4]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[4]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [2]),
        .S(\instr_rdata_c_id_o_reg[0] ));
  MUXF7 \instr_rdata_id_o_reg[8]_i_1 
       (.I0(\instr_rdata_id_o[8]_i_2_n_0 ),
        .I1(\instr_rdata_id_o[8]_i_3_n_0 ),
        .O(\instr_rdata_id_o_reg[31] [6]),
        .S(\instr_rdata_c_id_o_reg[0] ));
  LUT6 #(
    .INIT(64'h0000FF0F7757FF5F)) 
    instr_valid_id_o_i_7
       (.I0(\instr_rdata_id_o_reg[6] ),
        .I1(branch_decision),
        .I2(id_wb_fsm_cs),
        .I3(\ls_fsm_cs_reg[0] ),
        .I4(id_wb_fsm_cs_reg_3),
        .I5(id_wb_fsm_cs_reg),
        .O(instr_valid_id_o_reg_0));
  LUT6 #(
    .INIT(64'h00FF0C0000FFECFF)) 
    instr_valid_id_o_i_8
       (.I0(instr_valid_id_o_reg_0),
        .I1(instr_valid_id_o_reg_1),
        .I2(\mtvec_q_reg[31]_0 ),
        .I3(\ctrl_fsm_cs_reg[1] [0]),
        .I4(\ctrl_fsm_cs_reg[1] [1]),
        .I5(\dcsr_q_reg[step] ),
        .O(instr_valid_id_o_reg));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \mcause_q[3]_i_4 
       (.I0(illegal_insn_q),
        .I1(instr_fetch_err),
        .I2(instr_valid_id_o_reg_1),
        .O(\mcause_q_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    offset_in_init_q_i_1
       (.I0(offset_in_init_q),
        .I1(offset_in_init_q_reg_0),
        .I2(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I3(instr_req_int),
        .O(offset_in_init_q_reg));
  LUT5 #(
    .INIT(32'h8F88AFAA)) 
    \rdata_outstanding_q[0]_i_1 
       (.I0(\rdata_outstanding_q_reg[1] [0]),
        .I1(\rdata_outstanding_q_reg[1] [1]),
        .I2(\rdata_outstanding_q_reg[0] ),
        .I3(\FSM_sequential_CS_reg[1] ),
        .I4(core_instr_bus_r_valid),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \rdata_outstanding_q[1]_i_1 
       (.I0(\FSM_sequential_CS_reg[1] ),
        .I1(\rdata_outstanding_q_reg[0] ),
        .I2(\rdata_outstanding_q_reg[1] [0]),
        .I3(\rdata_outstanding_q_reg[1] [1]),
        .I4(\FSM_sequential_CS_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00002A00)) 
    \rdata_outstanding_q[1]_i_3 
       (.I0(instr_axi_arready),
        .I1(p_0_in),
        .I2(offset_in_init_q_reg_0),
        .I3(instr_req_int),
        .I4(\rdata_outstanding_q_reg[1] [1]),
        .I5(valid_req_q),
        .O(valid_req_q_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \rf_reg_tmp[31][31]_i_26 
       (.I0(\instr_rdata_id_o_reg[31]_0 [4]),
        .I1(\instr_rdata_id_o_reg[31]_0 [3]),
        .I2(\instr_rdata_id_o_reg[31]_0 [2]),
        .I3(\instr_rdata_id_o_reg[31]_0 [1]),
        .I4(\instr_rdata_id_o_reg[31]_0 [5]),
        .I5(\instr_rdata_id_o_reg[31]_0 [0]),
        .O(id_wb_fsm_cs_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    \stored_addr_q[31]_i_1 
       (.I0(stored_addr_en07_out),
        .I1(\FSM_sequential_CS_reg[1] ),
        .O(\stored_addr_q_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000444)) 
    \stored_addr_q[31]_i_2 
       (.I0(\rdata_outstanding_q_reg[1] [1]),
        .I1(instr_req_int),
        .I2(offset_in_init_q_reg_0),
        .I3(p_0_in),
        .I4(valid_req_q),
        .O(stored_addr_en07_out));
  LUT6 #(
    .INIT(64'hAAAA8A8808008A88)) 
    \valid_q[0]_i_1 
       (.I0(offset_in_init_q_reg_0),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(Q),
        .I3(\FSM_sequential_CS_reg[2] ),
        .I4(\valid_q[2]_i_5_n_0 ),
        .I5(p_0_in),
        .O(valid_d[0]));
  LUT6 #(
    .INIT(64'hAAAAAA080A00AA08)) 
    \valid_q[1]_i_1 
       (.I0(offset_in_init_q_reg_0),
        .I1(\valid_q_reg_n_0_[0] ),
        .I2(\valid_q[1]_i_2_n_0 ),
        .I3(p_0_in),
        .I4(\valid_q[2]_i_5_n_0 ),
        .I5(p_0_in0_in),
        .O(valid_d[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \valid_q[1]_i_2 
       (.I0(Q),
        .I1(\FSM_sequential_CS_reg[2] ),
        .O(\valid_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA0000)) 
    \valid_q[2]_i_1 
       (.I0(p_0_in0_in),
        .I1(Q),
        .I2(\FSM_sequential_CS_reg[2] ),
        .I3(p_0_in),
        .I4(offset_in_init_q_reg_0),
        .I5(\valid_q[2]_i_5_n_0 ),
        .O(valid_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \valid_q[2]_i_10 
       (.I0(\FSM_sequential_CS_reg[2] ),
        .I1(Q),
        .I2(\valid_q_reg_n_0_[0] ),
        .O(\valid_q[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400440004)) 
    \valid_q[2]_i_5 
       (.I0(\valid_q[2]_i_6_n_0 ),
        .I1(instr_req_int),
        .I2(\valid_q[2]_i_7_n_0 ),
        .I3(\ctrl_fsm_cs_reg[2] ),
        .I4(\valid_q[2]_i_9_n_0 ),
        .I5(\valid_q[2]_i_10_n_0 ),
        .O(\valid_q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1015505515155555)) 
    \valid_q[2]_i_6 
       (.I0(\pc_id_o_reg[31] [0]),
        .I1(\g_fifo_regs[0].rdata_q_reg[0]_1 [1]),
        .I2(\valid_q_reg_n_0_[0] ),
        .I3(instr_axi_rdata[1]),
        .I4(\g_fifo_regs[0].rdata_q_reg[0]_1 [0]),
        .I5(instr_axi_rdata[0]),
        .O(\valid_q[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \valid_q[2]_i_7 
       (.I0(p_0_in),
        .I1(Q),
        .I2(\FSM_sequential_CS_reg[2] ),
        .I3(\valid_q_reg_n_0_[0] ),
        .O(\valid_q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \valid_q[2]_i_9 
       (.I0(\pc_id_o_reg[31] [0]),
        .I1(\g_fifo_regs[0].rdata_q_reg[0]_1 [17]),
        .I2(instr_axi_rdata[17]),
        .I3(instr_axi_rdata[16]),
        .I4(\valid_q_reg_n_0_[0] ),
        .I5(\g_fifo_regs[0].rdata_q_reg[0]_1 [16]),
        .O(\valid_q[2]_i_9_n_0 ));
  FDCE \valid_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(valid_d[0]),
        .Q(\valid_q_reg_n_0_[0] ));
  FDCE \valid_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(valid_d[1]),
        .Q(p_0_in));
  FDCE \valid_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(valid_d[2]),
        .Q(p_0_in0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_id_stage
   (store_err_q,
    illegal_insn_q,
    id_wb_fsm_cs,
    instr_multicycle_done_q,
    branch_set_q,
    \instr_addr_q_reg[31] ,
    \fetch_addr_q_reg[4] ,
    \dcsr_q_reg[cause][0] ,
    \mtvec_q_reg[31] ,
    \mcause_q_reg[5] ,
    debug_mode,
    nmi_mode_q,
    \ctrl_fsm_cs_reg[3] ,
    \mepc_q_reg[18] ,
    \mtvec_q_reg[31]_0 ,
    csr_save_cause,
    csr_restore_mret_id,
    \depc_q_reg[8] ,
    \depc_q_reg[31] ,
    E,
    \g_fifo_regs[0].err_q_reg[0] ,
    pc_set,
    fetch_addr_n,
    instr_req_int,
    \mcause_q_reg[5]_0 ,
    D,
    \rf_reg_tmp_reg[26][3] ,
    \rf_reg_tmp_reg[27][25] ,
    \rf_reg_tmp_reg[28][29] ,
    data_axi_wdata,
    multdiv_operand_b_ex,
    mac_res_signed,
    mac_res_signed_0,
    instr_valid_id_o_reg,
    id_in_ready,
    \instr_addr_q_reg[31]_0 ,
    S,
    \ctrl_fsm_cs_reg[1] ,
    debug_mode_q_reg,
    \mcause_q_reg[2] ,
    ctrl_busy,
    \mtval_q_reg[18] ,
    exc_req_q_reg,
    multdiv_operand_a_ex,
    \mstack_q_reg[mpp][0] ,
    mstack_cause_d,
    \mstack_q_reg[mpp][1] ,
    \mtvec_q_reg[31]_1 ,
    \mepc_q_reg[31] ,
    \mcause_q_reg[5]_1 ,
    \depc_q_reg[18] ,
    \mtval_q_reg[31] ,
    \mtval_q_reg[18]_0 ,
    \dcsr_q_reg[cause][2] ,
    \dcsr_q_reg[prv][1] ,
    \mstatus_d[mie] ,
    \mstatus_d[mpie] ,
    \mstatus_q_reg[mpp][0] ,
    \mepc_q_reg[31]_0 ,
    \mstatus_q_reg[mpp][1] ,
    \mstatus_q_reg[mpp][0]_0 ,
    A,
    B,
    lsu_store_err,
    clk,
    axi_aresetn_0,
    instr_fetch_err_o_reg,
    lsu_load_err,
    id_wb_fsm_cs_reg_0,
    instr_fetch_err_o_reg_0,
    id_wb_fsm_cs_reg_1,
    instr_valid_id_o_reg_0,
    irq_nm_i,
    irq_pending,
    csr_mstatus_mie,
    instr_valid_id,
    debug_req_i,
    debug_single_step,
    \instr_rdata_id_o_reg[13] ,
    \instr_rdata_id_o_reg[13]_0 ,
    \instr_rdata_id_o_reg[13]_1 ,
    Q,
    \instr_addr_q_reg[31]_1 ,
    \instr_rdata_id_o_reg[13]_2 ,
    \instr_rdata_id_o_reg[13]_3 ,
    offset_in_init_q_reg,
    id_wb_fsm_cs_reg_2,
    instr_valid_id_o_reg_1,
    offset_in_init_q,
    \fetch_addr_q_reg[31] ,
    \depc_q_reg[31]_0 ,
    branch_set_q_reg_0,
    instr_valid_id_o_reg_2,
    \mtvec_q_reg[31]_2 ,
    \mepc_q_reg[31]_1 ,
    \mac_res_q_reg[30] ,
    \ctrl_fsm_cs_reg[1]_0 ,
    O,
    nmi_mode_q_reg,
    \mac_res_q_reg[7] ,
    \mac_res_q_reg[27] ,
    \mac_res_q_reg[23] ,
    \mac_res_q_reg[19] ,
    \mac_res_q_reg[15] ,
    \mac_res_q_reg[11] ,
    stored_addr_en07_out,
    axi_aresetn,
    CO,
    instr_is_compressed_int,
    id_wb_fsm_cs_reg_3,
    \dcsr_q_reg[step] ,
    \instr_rdata_id_o_reg[21]_rep__0 ,
    debug_mode_q_reg_0,
    \priv_lvl_q_reg[1] ,
    instr_valid_id_o_reg_3,
    instr_valid_id_o_reg_4,
    store_err_q_reg,
    \mie_q_reg[irq_fast][14] ,
    \priv_lvl_q_reg[1]_0 ,
    \mie_q_reg[irq_fast][14]_0 ,
    \instr_rdata_id_o_reg[31] ,
    \instr_rdata_id_o_reg[23] ,
    illegal_insn_q_reg,
    \dcsr_q_reg[ebreakm] ,
    \ctrl_fsm_cs_reg[0] ,
    \instr_rdata_id_o_reg[23]_0 ,
    \mie_q_reg[irq_external] ,
    \instr_rdata_id_o_reg[29] ,
    \dcsr_q_reg[step]_0 ,
    \instr_rdata_id_o_reg[31]_0 ,
    \dcsr_q_reg[step]_1 ,
    fetch_enable_i,
    \instr_rdata_id_o_reg[24] ,
    \instr_rdata_id_o_reg[15]_rep ,
    \instr_rdata_id_o_reg[16]_rep ,
    \instr_rdata_id_o_reg[15]_rep__0 ,
    \instr_rdata_id_o_reg[16]_rep__0 ,
    \instr_rdata_id_o_reg[21]_rep__1 ,
    \instr_rdata_id_o_reg[21]_rep ,
    \instr_rdata_id_o_reg[21]_rep__0_0 ,
    p_6_in,
    \mstack_q_reg[mpp][0]_0 ,
    \mstack_q_reg[mpp][1]_0 ,
    instr_new_id_o_reg,
    \instr_rdata_id_o_reg[13]_4 ,
    \mstack_epc_q_reg[31] ,
    \mstack_cause_q_reg[5] ,
    instr_valid_id_o_reg_5,
    \instr_rdata_id_o_reg[13]_5 ,
    instr_valid_id_o_reg_6,
    \instr_rdata_id_o_reg[13]_6 ,
    \instr_rdata_id_o_reg[13]_7 ,
    instr_valid_id_o_reg_7,
    \instr_rdata_id_o_reg[13]_8 ,
    instr_valid_id_o_reg_8,
    \instr_rdata_id_o_reg[13]_9 ,
    instr_valid_id_o_reg_9,
    p_18_in,
    instr_valid_id_o_reg_10,
    \instr_rdata_id_o_reg[13]_10 ,
    instr_valid_id_o_reg_11,
    p_22_in,
    instr_valid_id_o_reg_12,
    \instr_rdata_id_o_reg[13]_11 ,
    instr_valid_id_o_reg_13,
    \instr_rdata_id_o_reg[13]_12 ,
    instr_valid_id_o_reg_14,
    \instr_rdata_id_o_reg[13]_13 ,
    instr_valid_id_o_reg_15,
    p_0_in,
    instr_valid_id_o_reg_16,
    \instr_rdata_id_o_reg[13]_14 ,
    instr_valid_id_o_reg_17,
    \instr_rdata_id_o_reg[13]_15 ,
    instr_valid_id_o_reg_18,
    \instr_rdata_id_o_reg[13]_16 ,
    instr_valid_id_o_reg_19,
    \instr_rdata_id_o_reg[13]_17 ,
    instr_valid_id_o_reg_20,
    \instr_rdata_id_o_reg[13]_18 ,
    instr_valid_id_o_reg_21,
    \instr_rdata_id_o_reg[13]_19 ,
    instr_valid_id_o_reg_22,
    \instr_rdata_id_o_reg[13]_20 ,
    instr_valid_id_o_reg_23,
    \instr_rdata_id_o_reg[13]_21 ,
    instr_valid_id_o_reg_24,
    \instr_rdata_id_o_reg[13]_22 ,
    instr_valid_id_o_reg_25,
    p_14_in,
    instr_valid_id_o_reg_26,
    instr_valid_id_o_reg_27,
    instr_valid_id_o_reg_28,
    p_16_in,
    instr_valid_id_o_reg_29,
    \instr_rdata_id_o_reg[13]_23 ,
    \priv_lvl_q_reg[1]_1 ,
    \instr_rdata_id_o_reg[13]_24 ,
    instr_valid_id_o_reg_30,
    \pc_id_o_reg[3] ,
    p_1_in,
    \mstack_q_reg[mpie] ,
    instr_valid_id_o_reg_31,
    p_2_in,
    instr_valid_id_o_reg_32,
    \instr_rdata_id_o_reg[13]_25 ,
    instr_valid_id_o_reg_33,
    mstatus_d2_out,
    mult_state_q,
    we_a_dec,
    \instr_rdata_id_o_reg[14] ,
    axi_aresetn_1,
    \instr_rdata_id_o_reg[8] ,
    \instr_rdata_id_o_reg[8]_0 );
  output store_err_q;
  output illegal_insn_q;
  output id_wb_fsm_cs;
  output instr_multicycle_done_q;
  output branch_set_q;
  output \instr_addr_q_reg[31] ;
  output \fetch_addr_q_reg[4] ;
  output [1:0]\dcsr_q_reg[cause][0] ;
  output \mtvec_q_reg[31] ;
  output \mcause_q_reg[5] ;
  output debug_mode;
  output nmi_mode_q;
  output \ctrl_fsm_cs_reg[3] ;
  output \mepc_q_reg[18] ;
  output [0:0]\mtvec_q_reg[31]_0 ;
  output csr_save_cause;
  output csr_restore_mret_id;
  output \depc_q_reg[8] ;
  output [30:0]\depc_q_reg[31] ;
  output [0:0]E;
  output \g_fifo_regs[0].err_q_reg[0] ;
  output pc_set;
  output [29:0]fetch_addr_n;
  output instr_req_int;
  output [0:0]\mcause_q_reg[5]_0 ;
  output [29:0]D;
  output \rf_reg_tmp_reg[26][3] ;
  output \rf_reg_tmp_reg[27][25] ;
  output \rf_reg_tmp_reg[28][29] ;
  output [31:0]data_axi_wdata;
  output [29:0]multdiv_operand_b_ex;
  output mac_res_signed;
  output mac_res_signed_0;
  output instr_valid_id_o_reg;
  output id_in_ready;
  output [26:0]\instr_addr_q_reg[31]_0 ;
  output [2:0]S;
  output \ctrl_fsm_cs_reg[1] ;
  output debug_mode_q_reg;
  output \mcause_q_reg[2] ;
  output ctrl_busy;
  output \mtval_q_reg[18] ;
  output exc_req_q_reg;
  output [31:0]multdiv_operand_a_ex;
  output \mstack_q_reg[mpp][0] ;
  output mstack_cause_d;
  output \mstack_q_reg[mpp][1] ;
  output [0:0]\mtvec_q_reg[31]_1 ;
  output [30:0]\mepc_q_reg[31] ;
  output [5:0]\mcause_q_reg[5]_1 ;
  output \depc_q_reg[18] ;
  output [28:0]\mtval_q_reg[31] ;
  output \mtval_q_reg[18]_0 ;
  output [2:0]\dcsr_q_reg[cause][2] ;
  output [1:0]\dcsr_q_reg[prv][1] ;
  output \mstatus_d[mie] ;
  output \mstatus_d[mpie] ;
  output [0:0]\mstatus_q_reg[mpp][0] ;
  output \mepc_q_reg[31]_0 ;
  output \mstatus_q_reg[mpp][1] ;
  output \mstatus_q_reg[mpp][0]_0 ;
  output [15:0]A;
  output [15:0]B;
  input lsu_store_err;
  input clk;
  input axi_aresetn_0;
  input instr_fetch_err_o_reg;
  input lsu_load_err;
  input id_wb_fsm_cs_reg_0;
  input instr_fetch_err_o_reg_0;
  input id_wb_fsm_cs_reg_1;
  input instr_valid_id_o_reg_0;
  input irq_nm_i;
  input irq_pending;
  input csr_mstatus_mie;
  input instr_valid_id;
  input debug_req_i;
  input debug_single_step;
  input \instr_rdata_id_o_reg[13] ;
  input \instr_rdata_id_o_reg[13]_0 ;
  input \instr_rdata_id_o_reg[13]_1 ;
  input [30:0]Q;
  input [30:0]\instr_addr_q_reg[31]_1 ;
  input \instr_rdata_id_o_reg[13]_2 ;
  input \instr_rdata_id_o_reg[13]_3 ;
  input offset_in_init_q_reg;
  input id_wb_fsm_cs_reg_2;
  input instr_valid_id_o_reg_1;
  input offset_in_init_q;
  input [29:0]\fetch_addr_q_reg[31] ;
  input [30:0]\depc_q_reg[31]_0 ;
  input branch_set_q_reg_0;
  input instr_valid_id_o_reg_2;
  input [23:0]\mtvec_q_reg[31]_2 ;
  input [30:0]\mepc_q_reg[31]_1 ;
  input [3:0]\mac_res_q_reg[30] ;
  input \ctrl_fsm_cs_reg[1]_0 ;
  input [3:0]O;
  input [0:0]nmi_mode_q_reg;
  input [3:0]\mac_res_q_reg[7] ;
  input [3:0]\mac_res_q_reg[27] ;
  input [3:0]\mac_res_q_reg[23] ;
  input [3:0]\mac_res_q_reg[19] ;
  input [3:0]\mac_res_q_reg[15] ;
  input [3:0]\mac_res_q_reg[11] ;
  input stored_addr_en07_out;
  input axi_aresetn;
  input [0:0]CO;
  input instr_is_compressed_int;
  input id_wb_fsm_cs_reg_3;
  input \dcsr_q_reg[step] ;
  input \instr_rdata_id_o_reg[21]_rep__0 ;
  input debug_mode_q_reg_0;
  input \priv_lvl_q_reg[1] ;
  input instr_valid_id_o_reg_3;
  input instr_valid_id_o_reg_4;
  input store_err_q_reg;
  input \mie_q_reg[irq_fast][14] ;
  input \priv_lvl_q_reg[1]_0 ;
  input \mie_q_reg[irq_fast][14]_0 ;
  input \instr_rdata_id_o_reg[31] ;
  input \instr_rdata_id_o_reg[23] ;
  input illegal_insn_q_reg;
  input \dcsr_q_reg[ebreakm] ;
  input \ctrl_fsm_cs_reg[0] ;
  input \instr_rdata_id_o_reg[23]_0 ;
  input \mie_q_reg[irq_external] ;
  input \instr_rdata_id_o_reg[29] ;
  input \dcsr_q_reg[step]_0 ;
  input \instr_rdata_id_o_reg[31]_0 ;
  input \dcsr_q_reg[step]_1 ;
  input fetch_enable_i;
  input [9:0]\instr_rdata_id_o_reg[24] ;
  input \instr_rdata_id_o_reg[15]_rep ;
  input \instr_rdata_id_o_reg[16]_rep ;
  input \instr_rdata_id_o_reg[15]_rep__0 ;
  input \instr_rdata_id_o_reg[16]_rep__0 ;
  input \instr_rdata_id_o_reg[21]_rep__1 ;
  input \instr_rdata_id_o_reg[21]_rep ;
  input \instr_rdata_id_o_reg[21]_rep__0_0 ;
  input [2:0]p_6_in;
  input \mstack_q_reg[mpp][0]_0 ;
  input \mstack_q_reg[mpp][1]_0 ;
  input instr_new_id_o_reg;
  input \instr_rdata_id_o_reg[13]_4 ;
  input [30:0]\mstack_epc_q_reg[31] ;
  input [5:0]\mstack_cause_q_reg[5] ;
  input instr_valid_id_o_reg_5;
  input \instr_rdata_id_o_reg[13]_5 ;
  input instr_valid_id_o_reg_6;
  input \instr_rdata_id_o_reg[13]_6 ;
  input \instr_rdata_id_o_reg[13]_7 ;
  input instr_valid_id_o_reg_7;
  input \instr_rdata_id_o_reg[13]_8 ;
  input instr_valid_id_o_reg_8;
  input \instr_rdata_id_o_reg[13]_9 ;
  input instr_valid_id_o_reg_9;
  input p_18_in;
  input instr_valid_id_o_reg_10;
  input \instr_rdata_id_o_reg[13]_10 ;
  input instr_valid_id_o_reg_11;
  input p_22_in;
  input instr_valid_id_o_reg_12;
  input \instr_rdata_id_o_reg[13]_11 ;
  input instr_valid_id_o_reg_13;
  input \instr_rdata_id_o_reg[13]_12 ;
  input instr_valid_id_o_reg_14;
  input \instr_rdata_id_o_reg[13]_13 ;
  input instr_valid_id_o_reg_15;
  input p_0_in;
  input instr_valid_id_o_reg_16;
  input \instr_rdata_id_o_reg[13]_14 ;
  input instr_valid_id_o_reg_17;
  input \instr_rdata_id_o_reg[13]_15 ;
  input instr_valid_id_o_reg_18;
  input \instr_rdata_id_o_reg[13]_16 ;
  input instr_valid_id_o_reg_19;
  input \instr_rdata_id_o_reg[13]_17 ;
  input instr_valid_id_o_reg_20;
  input \instr_rdata_id_o_reg[13]_18 ;
  input instr_valid_id_o_reg_21;
  input \instr_rdata_id_o_reg[13]_19 ;
  input instr_valid_id_o_reg_22;
  input \instr_rdata_id_o_reg[13]_20 ;
  input instr_valid_id_o_reg_23;
  input \instr_rdata_id_o_reg[13]_21 ;
  input instr_valid_id_o_reg_24;
  input \instr_rdata_id_o_reg[13]_22 ;
  input instr_valid_id_o_reg_25;
  input p_14_in;
  input instr_valid_id_o_reg_26;
  input instr_valid_id_o_reg_27;
  input instr_valid_id_o_reg_28;
  input p_16_in;
  input instr_valid_id_o_reg_29;
  input \instr_rdata_id_o_reg[13]_23 ;
  input [1:0]\priv_lvl_q_reg[1]_1 ;
  input \instr_rdata_id_o_reg[13]_24 ;
  input instr_valid_id_o_reg_30;
  input \pc_id_o_reg[3] ;
  input p_1_in;
  input \mstack_q_reg[mpie] ;
  input instr_valid_id_o_reg_31;
  input p_2_in;
  input instr_valid_id_o_reg_32;
  input \instr_rdata_id_o_reg[13]_25 ;
  input instr_valid_id_o_reg_33;
  input mstatus_d2_out;
  input [1:0]mult_state_q;
  input [28:0]we_a_dec;
  input [31:0]\instr_rdata_id_o_reg[14] ;
  input axi_aresetn_1;
  input [0:0]\instr_rdata_id_o_reg[8] ;
  input [0:0]\instr_rdata_id_o_reg[8]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [30:0]Q;
  wire [2:0]S;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire axi_aresetn_1;
  wire branch_set_q;
  wire branch_set_q_reg_0;
  wire clk;
  wire csr_mstatus_mie;
  wire csr_restore_mret_id;
  wire csr_save_cause;
  wire ctrl_busy;
  wire \ctrl_fsm_cs_reg[0] ;
  wire \ctrl_fsm_cs_reg[1] ;
  wire \ctrl_fsm_cs_reg[1]_0 ;
  wire \ctrl_fsm_cs_reg[3] ;
  wire [31:0]data_axi_wdata;
  wire [1:0]\dcsr_q_reg[cause][0] ;
  wire [2:0]\dcsr_q_reg[cause][2] ;
  wire \dcsr_q_reg[ebreakm] ;
  wire [1:0]\dcsr_q_reg[prv][1] ;
  wire \dcsr_q_reg[step] ;
  wire \dcsr_q_reg[step]_0 ;
  wire \dcsr_q_reg[step]_1 ;
  wire debug_mode;
  wire debug_mode_q_reg;
  wire debug_mode_q_reg_0;
  wire debug_req_i;
  wire debug_single_step;
  wire \depc_q_reg[18] ;
  wire [30:0]\depc_q_reg[31] ;
  wire [30:0]\depc_q_reg[31]_0 ;
  wire \depc_q_reg[8] ;
  wire exc_req_q_reg;
  wire [29:0]fetch_addr_n;
  wire [29:0]\fetch_addr_q_reg[31] ;
  wire \fetch_addr_q_reg[4] ;
  wire fetch_enable_i;
  wire \g_fifo_regs[0].err_q_reg[0] ;
  wire id_in_ready;
  wire id_wb_fsm_cs;
  wire id_wb_fsm_cs_reg_0;
  wire id_wb_fsm_cs_reg_1;
  wire id_wb_fsm_cs_reg_2;
  wire id_wb_fsm_cs_reg_3;
  wire illegal_insn_q;
  wire illegal_insn_q_reg;
  wire \instr_addr_q_reg[31] ;
  wire [26:0]\instr_addr_q_reg[31]_0 ;
  wire [30:0]\instr_addr_q_reg[31]_1 ;
  wire instr_fetch_err_o_reg;
  wire instr_fetch_err_o_reg_0;
  wire instr_is_compressed_int;
  wire instr_multicycle_done_q;
  wire instr_new_id_o_reg;
  wire \instr_rdata_id_o_reg[13] ;
  wire \instr_rdata_id_o_reg[13]_0 ;
  wire \instr_rdata_id_o_reg[13]_1 ;
  wire \instr_rdata_id_o_reg[13]_10 ;
  wire \instr_rdata_id_o_reg[13]_11 ;
  wire \instr_rdata_id_o_reg[13]_12 ;
  wire \instr_rdata_id_o_reg[13]_13 ;
  wire \instr_rdata_id_o_reg[13]_14 ;
  wire \instr_rdata_id_o_reg[13]_15 ;
  wire \instr_rdata_id_o_reg[13]_16 ;
  wire \instr_rdata_id_o_reg[13]_17 ;
  wire \instr_rdata_id_o_reg[13]_18 ;
  wire \instr_rdata_id_o_reg[13]_19 ;
  wire \instr_rdata_id_o_reg[13]_2 ;
  wire \instr_rdata_id_o_reg[13]_20 ;
  wire \instr_rdata_id_o_reg[13]_21 ;
  wire \instr_rdata_id_o_reg[13]_22 ;
  wire \instr_rdata_id_o_reg[13]_23 ;
  wire \instr_rdata_id_o_reg[13]_24 ;
  wire \instr_rdata_id_o_reg[13]_25 ;
  wire \instr_rdata_id_o_reg[13]_3 ;
  wire \instr_rdata_id_o_reg[13]_4 ;
  wire \instr_rdata_id_o_reg[13]_5 ;
  wire \instr_rdata_id_o_reg[13]_6 ;
  wire \instr_rdata_id_o_reg[13]_7 ;
  wire \instr_rdata_id_o_reg[13]_8 ;
  wire \instr_rdata_id_o_reg[13]_9 ;
  wire [31:0]\instr_rdata_id_o_reg[14] ;
  wire \instr_rdata_id_o_reg[15]_rep ;
  wire \instr_rdata_id_o_reg[15]_rep__0 ;
  wire \instr_rdata_id_o_reg[16]_rep ;
  wire \instr_rdata_id_o_reg[16]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep ;
  wire \instr_rdata_id_o_reg[21]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0_0 ;
  wire \instr_rdata_id_o_reg[21]_rep__1 ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[23]_0 ;
  wire [9:0]\instr_rdata_id_o_reg[24] ;
  wire \instr_rdata_id_o_reg[29] ;
  wire \instr_rdata_id_o_reg[31] ;
  wire \instr_rdata_id_o_reg[31]_0 ;
  wire [0:0]\instr_rdata_id_o_reg[8] ;
  wire [0:0]\instr_rdata_id_o_reg[8]_0 ;
  wire instr_req_int;
  wire instr_valid_id;
  wire instr_valid_id_o_reg;
  wire instr_valid_id_o_reg_0;
  wire instr_valid_id_o_reg_1;
  wire instr_valid_id_o_reg_10;
  wire instr_valid_id_o_reg_11;
  wire instr_valid_id_o_reg_12;
  wire instr_valid_id_o_reg_13;
  wire instr_valid_id_o_reg_14;
  wire instr_valid_id_o_reg_15;
  wire instr_valid_id_o_reg_16;
  wire instr_valid_id_o_reg_17;
  wire instr_valid_id_o_reg_18;
  wire instr_valid_id_o_reg_19;
  wire instr_valid_id_o_reg_2;
  wire instr_valid_id_o_reg_20;
  wire instr_valid_id_o_reg_21;
  wire instr_valid_id_o_reg_22;
  wire instr_valid_id_o_reg_23;
  wire instr_valid_id_o_reg_24;
  wire instr_valid_id_o_reg_25;
  wire instr_valid_id_o_reg_26;
  wire instr_valid_id_o_reg_27;
  wire instr_valid_id_o_reg_28;
  wire instr_valid_id_o_reg_29;
  wire instr_valid_id_o_reg_3;
  wire instr_valid_id_o_reg_30;
  wire instr_valid_id_o_reg_31;
  wire instr_valid_id_o_reg_32;
  wire instr_valid_id_o_reg_33;
  wire instr_valid_id_o_reg_4;
  wire instr_valid_id_o_reg_5;
  wire instr_valid_id_o_reg_6;
  wire instr_valid_id_o_reg_7;
  wire instr_valid_id_o_reg_8;
  wire instr_valid_id_o_reg_9;
  wire irq_nm_i;
  wire irq_pending;
  wire lsu_load_err;
  wire lsu_store_err;
  wire [3:0]\mac_res_q_reg[11] ;
  wire [3:0]\mac_res_q_reg[15] ;
  wire [3:0]\mac_res_q_reg[19] ;
  wire [3:0]\mac_res_q_reg[23] ;
  wire [3:0]\mac_res_q_reg[27] ;
  wire [3:0]\mac_res_q_reg[30] ;
  wire [3:0]\mac_res_q_reg[7] ;
  wire mac_res_signed;
  wire mac_res_signed_0;
  wire \mcause_q_reg[2] ;
  wire \mcause_q_reg[5] ;
  wire [0:0]\mcause_q_reg[5]_0 ;
  wire [5:0]\mcause_q_reg[5]_1 ;
  wire \mepc_q_reg[18] ;
  wire [30:0]\mepc_q_reg[31] ;
  wire \mepc_q_reg[31]_0 ;
  wire [30:0]\mepc_q_reg[31]_1 ;
  wire \mie_q_reg[irq_external] ;
  wire \mie_q_reg[irq_fast][14] ;
  wire \mie_q_reg[irq_fast][14]_0 ;
  wire mstack_cause_d;
  wire [5:0]\mstack_cause_q_reg[5] ;
  wire [30:0]\mstack_epc_q_reg[31] ;
  wire \mstack_q_reg[mpie] ;
  wire \mstack_q_reg[mpp][0] ;
  wire \mstack_q_reg[mpp][0]_0 ;
  wire \mstack_q_reg[mpp][1] ;
  wire \mstack_q_reg[mpp][1]_0 ;
  wire mstatus_d2_out;
  wire \mstatus_d[mie] ;
  wire \mstatus_d[mpie] ;
  wire [0:0]\mstatus_q_reg[mpp][0] ;
  wire \mstatus_q_reg[mpp][0]_0 ;
  wire \mstatus_q_reg[mpp][1] ;
  wire \mtval_q_reg[18] ;
  wire \mtval_q_reg[18]_0 ;
  wire [28:0]\mtval_q_reg[31] ;
  wire \mtvec_q_reg[31] ;
  wire [0:0]\mtvec_q_reg[31]_0 ;
  wire [0:0]\mtvec_q_reg[31]_1 ;
  wire [23:0]\mtvec_q_reg[31]_2 ;
  wire [1:0]mult_state_q;
  wire [31:0]multdiv_operand_a_ex;
  wire [29:0]multdiv_operand_b_ex;
  wire nmi_mode_q;
  wire [0:0]nmi_mode_q_reg;
  wire offset_in_init_q;
  wire offset_in_init_q_reg;
  wire p_0_in;
  wire p_14_in;
  wire p_16_in;
  wire p_18_in;
  wire p_1_in;
  wire p_22_in;
  wire p_2_in;
  wire [2:0]p_6_in;
  wire \pc_id_o_reg[3] ;
  wire pc_set;
  wire \priv_lvl_q_reg[1] ;
  wire \priv_lvl_q_reg[1]_0 ;
  wire [1:0]\priv_lvl_q_reg[1]_1 ;
  wire \rf_reg_tmp_reg[26][3] ;
  wire \rf_reg_tmp_reg[27][25] ;
  wire \rf_reg_tmp_reg[28][29] ;
  wire store_err_q;
  wire store_err_q_reg;
  wire stored_addr_en07_out;
  wire [28:0]we_a_dec;

  FDCE branch_set_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn_0),
        .D(id_wb_fsm_cs_reg_1),
        .Q(branch_set_q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_controller controller_i
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O[3:1]),
        .Q(Q),
        .S(S),
        .axi_aresetn(axi_aresetn_0),
        .branch_set_q_reg(branch_set_q_reg_0),
        .clk(clk),
        .csr_mstatus_mie(csr_mstatus_mie),
        .ctrl_busy(ctrl_busy),
        .\ctrl_fsm_cs_reg[0]_0 (\ctrl_fsm_cs_reg[0] ),
        .\ctrl_fsm_cs_reg[1]_0 (\ctrl_fsm_cs_reg[1] ),
        .\ctrl_fsm_cs_reg[1]_1 (\ctrl_fsm_cs_reg[1]_0 ),
        .\ctrl_fsm_cs_reg[3]_0 (\ctrl_fsm_cs_reg[3] ),
        .\dcsr_q_reg[cause][0] (\dcsr_q_reg[cause][0] [1]),
        .\dcsr_q_reg[cause][2] (\dcsr_q_reg[cause][2] ),
        .\dcsr_q_reg[ebreakm] (\dcsr_q_reg[ebreakm] ),
        .\dcsr_q_reg[prv][1] (\dcsr_q_reg[prv][1] ),
        .\dcsr_q_reg[step] (\dcsr_q_reg[step] ),
        .\dcsr_q_reg[step]_0 (\dcsr_q_reg[step]_0 ),
        .\dcsr_q_reg[step]_1 (\dcsr_q_reg[step]_1 ),
        .debug_mode_q_reg_0(debug_mode_q_reg),
        .debug_mode_q_reg_1(debug_mode_q_reg_0),
        .debug_req_i(debug_req_i),
        .debug_single_step(debug_single_step),
        .\depc_q_reg[18] (\depc_q_reg[18] ),
        .\depc_q_reg[31] (\depc_q_reg[31] ),
        .\depc_q_reg[31]_0 (\depc_q_reg[31]_0 ),
        .\depc_q_reg[8] (\depc_q_reg[8] ),
        .exc_req_q_reg_0(exc_req_q_reg),
        .fetch_addr_n(fetch_addr_n),
        .\fetch_addr_q_reg[31] (\fetch_addr_q_reg[31] ),
        .\fetch_addr_q_reg[4] (\fetch_addr_q_reg[4] ),
        .fetch_enable_i(fetch_enable_i),
        .\g_fifo_regs[0].err_q_reg[0] (\g_fifo_regs[0].err_q_reg[0] ),
        .id_in_ready(id_in_ready),
        .id_wb_fsm_cs_reg(id_wb_fsm_cs_reg_2),
        .id_wb_fsm_cs_reg_0(id_wb_fsm_cs_reg_3),
        .illegal_insn_q(illegal_insn_q),
        .illegal_insn_q_reg_0(illegal_insn_q_reg),
        .\instr_addr_q_reg[31] (\instr_addr_q_reg[31] ),
        .\instr_addr_q_reg[31]_0 (\instr_addr_q_reg[31]_0 ),
        .\instr_addr_q_reg[31]_1 (\instr_addr_q_reg[31]_1 ),
        .instr_fetch_err_o_reg(instr_fetch_err_o_reg),
        .instr_is_compressed_int(instr_is_compressed_int),
        .instr_new_id_o_reg(instr_new_id_o_reg),
        .\instr_rdata_id_o_reg[13] (\instr_rdata_id_o_reg[13] ),
        .\instr_rdata_id_o_reg[13]_0 (\instr_rdata_id_o_reg[13]_0 ),
        .\instr_rdata_id_o_reg[13]_1 (\instr_rdata_id_o_reg[13]_1 ),
        .\instr_rdata_id_o_reg[13]_10 (\instr_rdata_id_o_reg[13]_10 ),
        .\instr_rdata_id_o_reg[13]_11 (\instr_rdata_id_o_reg[13]_11 ),
        .\instr_rdata_id_o_reg[13]_12 (\instr_rdata_id_o_reg[13]_12 ),
        .\instr_rdata_id_o_reg[13]_13 (\instr_rdata_id_o_reg[13]_13 ),
        .\instr_rdata_id_o_reg[13]_14 (\instr_rdata_id_o_reg[13]_14 ),
        .\instr_rdata_id_o_reg[13]_15 (\instr_rdata_id_o_reg[13]_15 ),
        .\instr_rdata_id_o_reg[13]_16 (\instr_rdata_id_o_reg[13]_16 ),
        .\instr_rdata_id_o_reg[13]_17 (\instr_rdata_id_o_reg[13]_17 ),
        .\instr_rdata_id_o_reg[13]_18 (\instr_rdata_id_o_reg[13]_18 ),
        .\instr_rdata_id_o_reg[13]_19 (\instr_rdata_id_o_reg[13]_19 ),
        .\instr_rdata_id_o_reg[13]_2 (\instr_rdata_id_o_reg[13]_2 ),
        .\instr_rdata_id_o_reg[13]_20 (\instr_rdata_id_o_reg[13]_20 ),
        .\instr_rdata_id_o_reg[13]_21 (\instr_rdata_id_o_reg[13]_21 ),
        .\instr_rdata_id_o_reg[13]_22 (\instr_rdata_id_o_reg[13]_22 ),
        .\instr_rdata_id_o_reg[13]_23 (\instr_rdata_id_o_reg[13]_23 ),
        .\instr_rdata_id_o_reg[13]_24 (\instr_rdata_id_o_reg[13]_24 ),
        .\instr_rdata_id_o_reg[13]_25 (\instr_rdata_id_o_reg[13]_25 ),
        .\instr_rdata_id_o_reg[13]_3 (\instr_rdata_id_o_reg[13]_3 ),
        .\instr_rdata_id_o_reg[13]_4 (\instr_rdata_id_o_reg[13]_4 ),
        .\instr_rdata_id_o_reg[13]_5 (\instr_rdata_id_o_reg[13]_5 ),
        .\instr_rdata_id_o_reg[13]_6 (\instr_rdata_id_o_reg[13]_6 ),
        .\instr_rdata_id_o_reg[13]_7 (\instr_rdata_id_o_reg[13]_7 ),
        .\instr_rdata_id_o_reg[13]_8 (\instr_rdata_id_o_reg[13]_8 ),
        .\instr_rdata_id_o_reg[13]_9 (\instr_rdata_id_o_reg[13]_9 ),
        .\instr_rdata_id_o_reg[21]_rep__0 (\instr_rdata_id_o_reg[21]_rep__0 ),
        .\instr_rdata_id_o_reg[23] (\instr_rdata_id_o_reg[23] ),
        .\instr_rdata_id_o_reg[23]_0 (\instr_rdata_id_o_reg[23]_0 ),
        .\instr_rdata_id_o_reg[29] (\instr_rdata_id_o_reg[29] ),
        .\instr_rdata_id_o_reg[31] (\instr_rdata_id_o_reg[31] ),
        .\instr_rdata_id_o_reg[31]_0 (\instr_rdata_id_o_reg[31]_0 ),
        .instr_req_int(instr_req_int),
        .instr_valid_id(instr_valid_id),
        .instr_valid_id_o_reg(instr_valid_id_o_reg),
        .instr_valid_id_o_reg_0(instr_valid_id_o_reg_0),
        .instr_valid_id_o_reg_1(instr_valid_id_o_reg_1),
        .instr_valid_id_o_reg_10(instr_valid_id_o_reg_10),
        .instr_valid_id_o_reg_11(instr_valid_id_o_reg_11),
        .instr_valid_id_o_reg_12(instr_valid_id_o_reg_12),
        .instr_valid_id_o_reg_13(instr_valid_id_o_reg_13),
        .instr_valid_id_o_reg_14(instr_valid_id_o_reg_14),
        .instr_valid_id_o_reg_15(instr_valid_id_o_reg_15),
        .instr_valid_id_o_reg_16(instr_valid_id_o_reg_16),
        .instr_valid_id_o_reg_17(instr_valid_id_o_reg_17),
        .instr_valid_id_o_reg_18(instr_valid_id_o_reg_18),
        .instr_valid_id_o_reg_19(instr_valid_id_o_reg_19),
        .instr_valid_id_o_reg_2(instr_valid_id_o_reg_2),
        .instr_valid_id_o_reg_20(instr_valid_id_o_reg_20),
        .instr_valid_id_o_reg_21(instr_valid_id_o_reg_21),
        .instr_valid_id_o_reg_22(instr_valid_id_o_reg_22),
        .instr_valid_id_o_reg_23(instr_valid_id_o_reg_23),
        .instr_valid_id_o_reg_24(instr_valid_id_o_reg_24),
        .instr_valid_id_o_reg_25(instr_valid_id_o_reg_25),
        .instr_valid_id_o_reg_26(instr_valid_id_o_reg_26),
        .instr_valid_id_o_reg_27(instr_valid_id_o_reg_27),
        .instr_valid_id_o_reg_28(instr_valid_id_o_reg_28),
        .instr_valid_id_o_reg_29(instr_valid_id_o_reg_29),
        .instr_valid_id_o_reg_3(instr_valid_id_o_reg_3),
        .instr_valid_id_o_reg_30(instr_valid_id_o_reg_30),
        .instr_valid_id_o_reg_31(instr_valid_id_o_reg_31),
        .instr_valid_id_o_reg_32(instr_valid_id_o_reg_32),
        .instr_valid_id_o_reg_33(instr_valid_id_o_reg_33),
        .instr_valid_id_o_reg_4(instr_valid_id_o_reg_4),
        .instr_valid_id_o_reg_5(instr_valid_id_o_reg_5),
        .instr_valid_id_o_reg_6(instr_valid_id_o_reg_6),
        .instr_valid_id_o_reg_7(instr_valid_id_o_reg_7),
        .instr_valid_id_o_reg_8(instr_valid_id_o_reg_8),
        .instr_valid_id_o_reg_9(instr_valid_id_o_reg_9),
        .irq_nm_i(irq_nm_i),
        .irq_pending(irq_pending),
        .lsu_load_err(lsu_load_err),
        .lsu_store_err(lsu_store_err),
        .\mac_res_q_reg[11] (\mac_res_q_reg[11] ),
        .\mac_res_q_reg[15] (\mac_res_q_reg[15] ),
        .\mac_res_q_reg[19] (\mac_res_q_reg[19] ),
        .\mac_res_q_reg[23] (\mac_res_q_reg[23] ),
        .\mac_res_q_reg[27] (\mac_res_q_reg[27] ),
        .\mac_res_q_reg[30] (\mac_res_q_reg[30] ),
        .\mac_res_q_reg[7] (\mac_res_q_reg[7] ),
        .\mcause_q_reg[2] (\mcause_q_reg[2] ),
        .\mcause_q_reg[5] (\mcause_q_reg[5] ),
        .\mcause_q_reg[5]_0 (\mcause_q_reg[5]_0 ),
        .\mcause_q_reg[5]_1 (\mcause_q_reg[5]_1 ),
        .\mepc_q_reg[18] (\mepc_q_reg[18] ),
        .\mepc_q_reg[31] (\mepc_q_reg[31] ),
        .\mepc_q_reg[31]_0 (\mepc_q_reg[31]_0 ),
        .\mepc_q_reg[31]_1 (\mepc_q_reg[31]_1 ),
        .\mie_q_reg[irq_external] (\mie_q_reg[irq_external] ),
        .\mie_q_reg[irq_fast][14] (\mie_q_reg[irq_fast][14] ),
        .\mie_q_reg[irq_fast][14]_0 (\mie_q_reg[irq_fast][14]_0 ),
        .\mstack_cause_q_reg[5] (\mstack_cause_q_reg[5] ),
        .\mstack_epc_q_reg[31] (\dcsr_q_reg[cause][0] [0]),
        .\mstack_epc_q_reg[31]_0 (csr_save_cause),
        .\mstack_epc_q_reg[31]_1 (mstack_cause_d),
        .\mstack_epc_q_reg[31]_2 (\mstack_epc_q_reg[31] ),
        .\mstack_q_reg[mpie] (\mstack_q_reg[mpie] ),
        .\mstack_q_reg[mpp][0] (\mstack_q_reg[mpp][0] ),
        .\mstack_q_reg[mpp][0]_0 (\mstack_q_reg[mpp][0]_0 ),
        .\mstack_q_reg[mpp][1] (csr_restore_mret_id),
        .\mstack_q_reg[mpp][1]_0 (\mstack_q_reg[mpp][1] ),
        .\mstack_q_reg[mpp][1]_1 (\mstack_q_reg[mpp][1]_0 ),
        .mstatus_d2_out(mstatus_d2_out),
        .\mstatus_d[mie] (\mstatus_d[mie] ),
        .\mstatus_d[mpie] (\mstatus_d[mpie] ),
        .\mstatus_q_reg[mpp][0] (\mstatus_q_reg[mpp][0] ),
        .\mstatus_q_reg[mpp][0]_0 (\mstatus_q_reg[mpp][0]_0 ),
        .\mstatus_q_reg[mpp][1] (\mstatus_q_reg[mpp][1] ),
        .\mtval_q_reg[18] (store_err_q),
        .\mtval_q_reg[18]_0 (\mtval_q_reg[18] ),
        .\mtval_q_reg[18]_1 (\mtval_q_reg[18]_0 ),
        .\mtval_q_reg[31] (\mtval_q_reg[31] ),
        .\mtvec_q_reg[31] (\mtvec_q_reg[31] ),
        .\mtvec_q_reg[31]_0 (\mtvec_q_reg[31]_0 ),
        .\mtvec_q_reg[31]_1 (\mtvec_q_reg[31]_1 ),
        .\mtvec_q_reg[31]_2 (\mtvec_q_reg[31]_2 ),
        .nmi_mode_q_reg_0(debug_mode),
        .nmi_mode_q_reg_1(nmi_mode_q),
        .nmi_mode_q_reg_2(nmi_mode_q_reg),
        .offset_in_init_q(offset_in_init_q),
        .offset_in_init_q_reg(offset_in_init_q_reg),
        .p_0_in(p_0_in),
        .p_14_in(p_14_in),
        .p_16_in(p_16_in),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .p_22_in(p_22_in),
        .p_2_in(p_2_in),
        .p_6_in(p_6_in),
        .\pc_id_o_reg[3] (\pc_id_o_reg[3] ),
        .pc_set(pc_set),
        .\priv_lvl_q_reg[1] (\priv_lvl_q_reg[1] ),
        .\priv_lvl_q_reg[1]_0 (\priv_lvl_q_reg[1]_0 ),
        .\priv_lvl_q_reg[1]_1 (\priv_lvl_q_reg[1]_1 ),
        .store_err_q_reg_0(store_err_q_reg),
        .stored_addr_en07_out(stored_addr_en07_out));
  FDCE id_wb_fsm_cs_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn_0),
        .D(id_wb_fsm_cs_reg_0),
        .Q(id_wb_fsm_cs));
  FDCE instr_multicycle_done_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn_0),
        .D(instr_fetch_err_o_reg_0),
        .Q(instr_multicycle_done_q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_register_file registers_i
       (.A(A),
        .B(B),
        .O(O[1:0]),
        .axi_aresetn(axi_aresetn),
        .axi_aresetn_0(axi_aresetn_1),
        .clk(clk),
        .data_axi_wdata(data_axi_wdata),
        .\instr_rdata_id_o_reg[14] (\instr_rdata_id_o_reg[14] ),
        .\instr_rdata_id_o_reg[15]_rep (\instr_rdata_id_o_reg[15]_rep ),
        .\instr_rdata_id_o_reg[15]_rep__0 (\instr_rdata_id_o_reg[15]_rep__0 ),
        .\instr_rdata_id_o_reg[16]_rep (\instr_rdata_id_o_reg[16]_rep ),
        .\instr_rdata_id_o_reg[16]_rep__0 (\instr_rdata_id_o_reg[16]_rep__0 ),
        .\instr_rdata_id_o_reg[21]_rep (\instr_rdata_id_o_reg[21]_rep ),
        .\instr_rdata_id_o_reg[21]_rep__0 (\instr_rdata_id_o_reg[21]_rep__0_0 ),
        .\instr_rdata_id_o_reg[21]_rep__1 (\instr_rdata_id_o_reg[21]_rep__1 ),
        .\instr_rdata_id_o_reg[24] (\instr_rdata_id_o_reg[24] ),
        .\instr_rdata_id_o_reg[8] (\instr_rdata_id_o_reg[8] ),
        .\instr_rdata_id_o_reg[8]_0 (\instr_rdata_id_o_reg[8]_0 ),
        .mac_res_signed(multdiv_operand_b_ex[29]),
        .mac_res_signed_0(multdiv_operand_b_ex[22]),
        .mac_res_signed_1(multdiv_operand_b_ex[14]),
        .mac_res_signed_10(multdiv_operand_b_ex[4]),
        .mac_res_signed_11(multdiv_operand_b_ex[26]),
        .mac_res_signed_12(multdiv_operand_b_ex[19]),
        .mac_res_signed_13(multdiv_operand_b_ex[11]),
        .mac_res_signed_14(multdiv_operand_b_ex[3]),
        .mac_res_signed_15(multdiv_operand_b_ex[25]),
        .mac_res_signed_16(multdiv_operand_b_ex[18]),
        .mac_res_signed_17(mac_res_signed),
        .mac_res_signed_18(multdiv_operand_b_ex[10]),
        .mac_res_signed_19(multdiv_operand_b_ex[24]),
        .mac_res_signed_2(multdiv_operand_b_ex[6]),
        .mac_res_signed_20(multdiv_operand_b_ex[17]),
        .mac_res_signed_21(multdiv_operand_b_ex[2]),
        .mac_res_signed_22(multdiv_operand_b_ex[9]),
        .mac_res_signed_23(mac_res_signed_0),
        .mac_res_signed_24(multdiv_operand_b_ex[16]),
        .mac_res_signed_25(multdiv_operand_b_ex[1]),
        .mac_res_signed_26(multdiv_operand_b_ex[8]),
        .mac_res_signed_27(multdiv_operand_b_ex[23]),
        .mac_res_signed_28(multdiv_operand_b_ex[15]),
        .mac_res_signed_29(multdiv_operand_b_ex[7]),
        .mac_res_signed_3(multdiv_operand_b_ex[28]),
        .mac_res_signed_30(multdiv_operand_b_ex[0]),
        .mac_res_signed_4(multdiv_operand_b_ex[21]),
        .mac_res_signed_5(multdiv_operand_b_ex[5]),
        .mac_res_signed_6(multdiv_operand_b_ex[13]),
        .mac_res_signed_7(multdiv_operand_b_ex[20]),
        .mac_res_signed_8(multdiv_operand_b_ex[12]),
        .mac_res_signed_9(multdiv_operand_b_ex[27]),
        .mult_state_q(mult_state_q),
        .multdiv_operand_a_ex(multdiv_operand_a_ex),
        .\rf_reg_tmp_reg[26][3]_0 (\rf_reg_tmp_reg[26][3] ),
        .\rf_reg_tmp_reg[27][25]_0 (\rf_reg_tmp_reg[27][25] ),
        .\rf_reg_tmp_reg[28][29]_0 (\rf_reg_tmp_reg[28][29] ),
        .we_a_dec(we_a_dec));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_if_stage
   (\instr_rdata_id_o_reg[27]_0 ,
    instr_is_compressed_int,
    offset_in_init_q,
    instr_valid_id,
    \instr_rdata_id_o_reg[15]_rep__0_0 ,
    Q,
    \rdata_outstanding_q_reg[1] ,
    valid_req_q_reg,
    \rdata_outstanding_q_reg[0] ,
    \ctrl_fsm_cs_reg[1] ,
    \ctrl_fsm_cs_reg[3] ,
    \addr_last_q_reg[3] ,
    div_en_ex,
    exc_req_q_reg,
    exc_req_q_reg_0,
    \mcountinhibit_q_reg[0] ,
    \mhpmcounter_q_reg[2][63] ,
    \dscratch0_q_reg[31] ,
    \dscratch1_q_reg[31] ,
    \mscratch_q_reg[31] ,
    \mepc_q_reg[31] ,
    data_we_q_reg,
    mac_res_signed,
    \dscratch0_q_reg[1] ,
    \mac_res_q_reg[32] ,
    \addr_last_q_reg[11] ,
    \addr_last_q_reg[19] ,
    we_a_dec,
    \rf_reg_tmp_reg[2][31] ,
    \rf_reg_tmp_reg[7][31] ,
    exc_req_q_reg_1,
    exc_req_q_reg_2,
    illegal_insn_q_reg,
    \mhpmcounter_q_reg[2][32] ,
    \dcsr_q_reg[prv][0] ,
    stored_addr_en07_out,
    instr_axi_araddr,
    \stored_addr_q_reg[31] ,
    handle_misaligned_q_reg,
    data_type_ex,
    data_axi_wstrb,
    CO,
    id_wb_fsm_cs_reg,
    instr_multicycle_done_q_reg,
    \rf_reg_tmp_reg[1][31] ,
    instr_valid_id_o_reg_0,
    instr_valid_id_o_reg_1,
    \mtvec_q_reg[31] ,
    branch_set_q_reg,
    \mtvec_q_reg[31]_0 ,
    \mtvec_q_reg[31]_1 ,
    data_req_ex,
    mult_en_ex,
    illegal_insn_q_reg_0,
    \ctrl_fsm_cs_reg[1]_0 ,
    \ctrl_fsm_cs_reg[0] ,
    \depc_q_reg[8] ,
    \mtval_q_reg[2] ,
    \mtval_q_reg[3] ,
    \mtval_q_reg[4] ,
    \mtval_q_reg[6] ,
    \mtval_q_reg[7] ,
    \mtval_q_reg[8] ,
    \mtval_q_reg[9] ,
    \mtval_q_reg[10] ,
    \mtval_q_reg[11] ,
    \mtval_q_reg[12] ,
    \mtval_q_reg[13] ,
    \mtval_q_reg[14] ,
    \mtval_q_reg[15] ,
    \mtval_q_reg[16] ,
    \mtval_q_reg[17] ,
    \mtval_q_reg[18] ,
    \mtval_q_reg[19] ,
    \mtval_q_reg[20] ,
    \mtval_q_reg[21] ,
    \mtval_q_reg[22] ,
    \mtval_q_reg[23] ,
    \mtval_q_reg[24] ,
    \mtval_q_reg[25] ,
    \mtval_q_reg[26] ,
    \mtval_q_reg[27] ,
    \mtval_q_reg[28] ,
    \mtval_q_reg[29] ,
    \mtval_q_reg[30] ,
    \mtval_q_reg[31] ,
    exc_req_q_reg_3,
    exc_req_q_reg_4,
    \ctrl_fsm_cs_reg[0]_0 ,
    \dscratch0_q_reg[18] ,
    exc_req_q_reg_5,
    \dscratch0_q_reg[30] ,
    \dscratch0_q_reg[31]_0 ,
    data_sign_ext_ex,
    \dscratch0_q_reg[18]_0 ,
    \addr_last_q_reg[3]_0 ,
    \dscratch0_q_reg[18]_1 ,
    \mtval_q_reg[3]_0 ,
    \mtval_q_reg[3]_1 ,
    \mcause_q_reg[3] ,
    \addr_last_q_reg[23] ,
    \mcountinhibit_q_reg[2] ,
    \dscratch0_q_reg[2] ,
    \mcountinhibit_q_reg[0]_0 ,
    \dscratch0_q_reg[0] ,
    \mhpmcounter_q_reg[2][63]_0 ,
    \dscratch0_q_reg[1]_0 ,
    p_16_in,
    \mhpmcounter_q_reg[0][63] ,
    \mhpmcounter_q_reg[0][0] ,
    \mtvec_q_reg[31]_2 ,
    \mtvec_q_reg[8] ,
    \dscratch0_q_reg[8] ,
    \depc_q_reg[8]_0 ,
    \mie_q_reg[irq_software] ,
    \dscratch0_q_reg[3] ,
    \dscratch0_q_reg[4] ,
    \dscratch0_q_reg[5] ,
    \dscratch0_q_reg[6] ,
    p_1_in,
    \dscratch0_q_reg[9] ,
    \dscratch0_q_reg[10] ,
    p_14_in,
    p_18_in,
    \dscratch0_q_reg[14] ,
    p_22_in,
    \dscratch0_q_reg[16] ,
    p_2_in,
    \dscratch0_q_reg[18]_2 ,
    \dscratch0_q_reg[19] ,
    \dscratch0_q_reg[20] ,
    p_0_in,
    \dscratch0_q_reg[22] ,
    \dscratch0_q_reg[23] ,
    \dscratch0_q_reg[24] ,
    \dscratch0_q_reg[25] ,
    \dscratch0_q_reg[26] ,
    \dscratch0_q_reg[27] ,
    \dscratch0_q_reg[28] ,
    \dscratch0_q_reg[29] ,
    \dscratch0_q_reg[30]_0 ,
    \dscratch0_q_reg[31]_1 ,
    \mhpmcounter_q_reg[0][32] ,
    \mtval_q_reg[5] ,
    \depc_q_reg[6] ,
    \mtval_q_reg[31]_0 ,
    D,
    \depc_q_reg[31] ,
    \depc_q_reg[31]_0 ,
    \dscratch0_q_reg[31]_2 ,
    \dscratch1_q_reg[31]_0 ,
    dcsr_d6_out,
    \mepc_q_reg[31]_0 ,
    \mscratch_q_reg[31]_0 ,
    \mie_q_reg[irq_software]_0 ,
    \mtval_q_reg[31]_1 ,
    \mcause_q_reg[5] ,
    mstatus_d2_out,
    \mstatus_q_reg[tw] ,
    \mstatus_q_reg[mprv] ,
    \mult_state_q_reg[0] ,
    \mult_state_q_reg[1] ,
    \addr_last_q_reg[31] ,
    \mac_res_q_reg[33] ,
    accum0__1,
    div_sign_b__0,
    p_0_in2_out,
    mac_res_signed_0,
    \addr_last_q_reg[3]_1 ,
    \addr_last_q_reg[7] ,
    \addr_last_q_reg[11]_0 ,
    \addr_last_q_reg[15] ,
    \addr_last_q_reg[19]_0 ,
    \addr_last_q_reg[23]_0 ,
    \addr_last_q_reg[27] ,
    mac_res_signed_1,
    mac_res_signed_2,
    clk,
    core_instr_bus_r_opc,
    \FSM_sequential_CS_reg[1] ,
    axi_aresetn_0,
    axi_aresetn_1,
    instr_valid_id_o_reg_2,
    offset_in_init_q_reg_0,
    instr_req_int,
    \FSM_sequential_CS_reg[2] ,
    instr_axi_rdata,
    instr_axi_arready,
    debug_single_step,
    debug_req_i,
    debug_mode,
    id_wb_fsm_cs,
    \ctrl_fsm_cs_reg[3]_0 ,
    \dscratch0_q_reg[31]_3 ,
    \mscratch_q_reg[0] ,
    \mhpmcounter_q_reg[0][63]_0 ,
    \mhpmcounter_q_reg[2][63]_1 ,
    \instr_rdata_id_o_reg[13]_0 ,
    \mtval_q_reg[30]_0 ,
    \mepc_q_reg[30] ,
    \depc_q_reg[30] ,
    lsu_addr_incr_req,
    lsu_err_q_reg,
    multdiv_operand_b_ex,
    \mcountinhibit_q_reg[2]_0 ,
    \ctrl_fsm_cs_reg[0]_1 ,
    \ctrl_fsm_cs_reg[2] ,
    pc_set,
    id_in_ready,
    \FSM_sequential_CS_reg[1]_0 ,
    core_instr_bus_r_valid,
    fetch_addr_n,
    axi_aresetn,
    O,
    handle_misaligned_q,
    S,
    \mepc_q_reg[1] ,
    instr_multicycle_done_q,
    regfile_wdata_lsu,
    \ctrl_fsm_cs_reg[1]_1 ,
    \dcsr_q_reg[step] ,
    lsu_load_err,
    branch_set_q,
    \ls_fsm_cs_reg[0] ,
    \ls_fsm_cs_reg[1] ,
    multdiv_valid,
    \priv_lvl_q_reg[1] ,
    debug_mode_q_reg,
    debug_mode_q_reg_0,
    debug_mode_q_reg_1,
    illegal_insn_q,
    \addr_last_q_reg[31]_0 ,
    csr_mstatus_tw,
    \priv_lvl_q_reg[1]_0 ,
    multdiv_operand_a_ex,
    load_err_q_reg,
    \ctrl_fsm_cs_reg[2]_0 ,
    \instr_rdata_id_o_reg[23]_0 ,
    \ls_fsm_cs_reg[0]_0 ,
    \instr_rdata_id_o_reg[24]_0 ,
    \ls_fsm_cs_reg[2] ,
    \mcountinhibit_q_reg[0]_1 ,
    \mhpmcounter_q_reg[2][0] ,
    \mhpmcounter_q_reg[2][12] ,
    \mhpmcounter_q_reg[0][0]_0 ,
    \mhpmcounter_q_reg[0][12] ,
    \mhpmcounter_q_reg[0][36] ,
    \mhpmcounter_q_reg[2][36] ,
    \ctrl_fsm_cs_reg[0]_2 ,
    \mhpmcounter_q_reg[0][40] ,
    \mhpmcounter_q_reg[0][8] ,
    \mhpmcounter_q_reg[2][40] ,
    \mhpmcounter_q_reg[2][8] ,
    \mhpmcounter_q_reg[2][32]_0 ,
    \mhpmcounter_q_reg[2][44] ,
    \mhpmcounter_q_reg[2][48] ,
    \mhpmcounter_q_reg[2][52] ,
    \mhpmcounter_q_reg[2][56] ,
    \mhpmcounter_q_reg[2][60] ,
    \mhpmcounter_q_reg[2][63]_2 ,
    \mhpmcounter_q_reg[0][44] ,
    \mhpmcounter_q_reg[0][48] ,
    \mhpmcounter_q_reg[0][52] ,
    \mhpmcounter_q_reg[0][56] ,
    \mhpmcounter_q_reg[0][60] ,
    \mhpmcounter_q_reg[0][63]_1 ,
    \mhpmcounter_q_reg[0][32]_0 ,
    \ctrl_fsm_cs_reg[0]_3 ,
    \mhpmcounter_q_reg[2][37] ,
    \depc_q_reg[6]_0 ,
    \mtval_q_reg[6]_0 ,
    \mhpmcounter_q_reg[0][16] ,
    \mhpmcounter_q_reg[2][16] ,
    \depc_q_reg[13] ,
    \mtvec_q_reg[31]_3 ,
    \mhpmcounter_q_reg[0][20] ,
    \mhpmcounter_q_reg[2][20] ,
    \mhpmcounter_q_reg[0][24] ,
    \mhpmcounter_q_reg[2][24] ,
    \mtval_q_reg[21]_0 ,
    \mhpmcounter_q_reg[0][28] ,
    \mhpmcounter_q_reg[2][28] ,
    \dscratch0_q_reg[30]_1 ,
    \ctrl_fsm_cs_reg[1]_2 ,
    \priv_lvl_q_reg[0] ,
    \priv_lvl_q_reg[1]_1 ,
    \dscratch0_q_reg[4]_0 ,
    \mtval_q_reg[17]_0 ,
    \ctrl_fsm_cs_reg[2]_1 ,
    mstack_cause_d,
    csr_restore_mret_id,
    \mscratch_q_reg[30] ,
    \dcsr_q_reg[stepie] ,
    debug_ebreaku,
    \dcsr_q_reg[prv][0]_0 ,
    irq_software_i,
    p_5_in,
    \dcsr_q_reg[cause][2] ,
    \dscratch1_q_reg[30] ,
    irq_fast_i,
    \mscratch_q_reg[21] ,
    \mie_q_reg[irq_fast][5] ,
    \depc_q_reg[7] ,
    \dscratch1_q_reg[2] ,
    \mtval_q_reg[16]_0 ,
    \mtval_q_reg[19]_0 ,
    \mtval_q_reg[22]_0 ,
    \mtval_q_reg[23]_0 ,
    \mtval_q_reg[25]_0 ,
    \mtval_q_reg[27]_0 ,
    \mtval_q_reg[28]_0 ,
    \mtval_q_reg[11]_0 ,
    \priv_lvl_q_reg[1]_2 ,
    \mcause_q_reg[3]_0 ,
    p_6_in,
    irq_external_i,
    csr_mstatus_mie,
    irq_timer_i,
    debug_ebreakm,
    \dscratch0_q_reg[1]_1 ,
    \dscratch1_q_reg[1] ,
    mult_state_q,
    \mac_res_q_reg[31] ,
    mac_res_signed_3,
    multdiv_result,
    \mac_res_q_reg[30] ,
    \mac_res_q_reg[27] ,
    alu_is_equal_result,
    multdiv_alu_operand_a,
    multdiv_alu_operand_b,
    \md_state_q_reg[2] ,
    \mac_res_q_reg[33]_0 ,
    adder_in_a,
    E,
    \instr_addr_q_reg[31] ,
    \fetch_addr_q_reg[31] ,
    axi_aresetn_2,
    axi_aresetn_3,
    axi_aresetn_4);
  output \instr_rdata_id_o_reg[27]_0 ;
  output instr_is_compressed_int;
  output offset_in_init_q;
  output instr_valid_id;
  output \instr_rdata_id_o_reg[15]_rep__0_0 ;
  output [30:0]Q;
  output [1:0]\rdata_outstanding_q_reg[1] ;
  output valid_req_q_reg;
  output \rdata_outstanding_q_reg[0] ;
  output \ctrl_fsm_cs_reg[1] ;
  output \ctrl_fsm_cs_reg[3] ;
  output \addr_last_q_reg[3] ;
  output div_en_ex;
  output exc_req_q_reg;
  output exc_req_q_reg_0;
  output \mcountinhibit_q_reg[0] ;
  output \mhpmcounter_q_reg[2][63] ;
  output \dscratch0_q_reg[31] ;
  output \dscratch1_q_reg[31] ;
  output \mscratch_q_reg[31] ;
  output \mepc_q_reg[31] ;
  output data_we_q_reg;
  output [11:0]mac_res_signed;
  output \dscratch0_q_reg[1] ;
  output \mac_res_q_reg[32] ;
  output \addr_last_q_reg[11] ;
  output \addr_last_q_reg[19] ;
  output [28:0]we_a_dec;
  output [0:0]\rf_reg_tmp_reg[2][31] ;
  output [0:0]\rf_reg_tmp_reg[7][31] ;
  output exc_req_q_reg_1;
  output exc_req_q_reg_2;
  output illegal_insn_q_reg;
  output [1:0]\mhpmcounter_q_reg[2][32] ;
  output [0:0]\dcsr_q_reg[prv][0] ;
  output stored_addr_en07_out;
  output [29:0]instr_axi_araddr;
  output [29:0]\stored_addr_q_reg[31] ;
  output handle_misaligned_q_reg;
  output [1:0]data_type_ex;
  output [2:0]data_axi_wstrb;
  output [0:0]CO;
  output id_wb_fsm_cs_reg;
  output instr_multicycle_done_q_reg;
  output [31:0]\rf_reg_tmp_reg[1][31] ;
  output instr_valid_id_o_reg_0;
  output instr_valid_id_o_reg_1;
  output \mtvec_q_reg[31] ;
  output branch_set_q_reg;
  output \mtvec_q_reg[31]_0 ;
  output \mtvec_q_reg[31]_1 ;
  output data_req_ex;
  output mult_en_ex;
  output illegal_insn_q_reg_0;
  output \ctrl_fsm_cs_reg[1]_0 ;
  output \ctrl_fsm_cs_reg[0] ;
  output \depc_q_reg[8] ;
  output \mtval_q_reg[2] ;
  output \mtval_q_reg[3] ;
  output \mtval_q_reg[4] ;
  output \mtval_q_reg[6] ;
  output \mtval_q_reg[7] ;
  output \mtval_q_reg[8] ;
  output \mtval_q_reg[9] ;
  output \mtval_q_reg[10] ;
  output \mtval_q_reg[11] ;
  output \mtval_q_reg[12] ;
  output \mtval_q_reg[13] ;
  output \mtval_q_reg[14] ;
  output \mtval_q_reg[15] ;
  output \mtval_q_reg[16] ;
  output \mtval_q_reg[17] ;
  output \mtval_q_reg[18] ;
  output \mtval_q_reg[19] ;
  output \mtval_q_reg[20] ;
  output \mtval_q_reg[21] ;
  output \mtval_q_reg[22] ;
  output \mtval_q_reg[23] ;
  output \mtval_q_reg[24] ;
  output \mtval_q_reg[25] ;
  output \mtval_q_reg[26] ;
  output \mtval_q_reg[27] ;
  output \mtval_q_reg[28] ;
  output \mtval_q_reg[29] ;
  output \mtval_q_reg[30] ;
  output \mtval_q_reg[31] ;
  output exc_req_q_reg_3;
  output exc_req_q_reg_4;
  output \ctrl_fsm_cs_reg[0]_0 ;
  output \dscratch0_q_reg[18] ;
  output exc_req_q_reg_5;
  output [30:0]\dscratch0_q_reg[30] ;
  output [30:0]\dscratch0_q_reg[31]_0 ;
  output data_sign_ext_ex;
  output \dscratch0_q_reg[18]_0 ;
  output \addr_last_q_reg[3]_0 ;
  output \dscratch0_q_reg[18]_1 ;
  output \mtval_q_reg[3]_0 ;
  output \mtval_q_reg[3]_1 ;
  output \mcause_q_reg[3] ;
  output \addr_last_q_reg[23] ;
  output \mcountinhibit_q_reg[2] ;
  output \dscratch0_q_reg[2] ;
  output \mcountinhibit_q_reg[0]_0 ;
  output \dscratch0_q_reg[0] ;
  output [63:0]\mhpmcounter_q_reg[2][63]_0 ;
  output \dscratch0_q_reg[1]_0 ;
  output p_16_in;
  output [63:0]\mhpmcounter_q_reg[0][63] ;
  output \mhpmcounter_q_reg[0][0] ;
  output [23:0]\mtvec_q_reg[31]_2 ;
  output \mtvec_q_reg[8] ;
  output \dscratch0_q_reg[8] ;
  output \depc_q_reg[8]_0 ;
  output \mie_q_reg[irq_software] ;
  output \dscratch0_q_reg[3] ;
  output \dscratch0_q_reg[4] ;
  output \dscratch0_q_reg[5] ;
  output \dscratch0_q_reg[6] ;
  output p_1_in;
  output \dscratch0_q_reg[9] ;
  output \dscratch0_q_reg[10] ;
  output p_14_in;
  output p_18_in;
  output \dscratch0_q_reg[14] ;
  output p_22_in;
  output \dscratch0_q_reg[16] ;
  output p_2_in;
  output \dscratch0_q_reg[18]_2 ;
  output \dscratch0_q_reg[19] ;
  output \dscratch0_q_reg[20] ;
  output p_0_in;
  output \dscratch0_q_reg[22] ;
  output \dscratch0_q_reg[23] ;
  output \dscratch0_q_reg[24] ;
  output \dscratch0_q_reg[25] ;
  output \dscratch0_q_reg[26] ;
  output \dscratch0_q_reg[27] ;
  output \dscratch0_q_reg[28] ;
  output \dscratch0_q_reg[29] ;
  output \dscratch0_q_reg[30]_0 ;
  output \dscratch0_q_reg[31]_1 ;
  output \mhpmcounter_q_reg[0][32] ;
  output [2:0]\mtval_q_reg[5] ;
  output \depc_q_reg[6] ;
  output \mtval_q_reg[31]_0 ;
  output [1:0]D;
  output [0:0]\depc_q_reg[31] ;
  output \depc_q_reg[31]_0 ;
  output [0:0]\dscratch0_q_reg[31]_2 ;
  output [0:0]\dscratch1_q_reg[31]_0 ;
  output dcsr_d6_out;
  output [0:0]\mepc_q_reg[31]_0 ;
  output [0:0]\mscratch_q_reg[31]_0 ;
  output [0:0]\mie_q_reg[irq_software]_0 ;
  output [0:0]\mtval_q_reg[31]_1 ;
  output [0:0]\mcause_q_reg[5] ;
  output mstatus_d2_out;
  output \mstatus_q_reg[tw] ;
  output \mstatus_q_reg[mprv] ;
  output \mult_state_q_reg[0] ;
  output \mult_state_q_reg[1] ;
  output [3:0]\addr_last_q_reg[31] ;
  output \mac_res_q_reg[33] ;
  output accum0__1;
  output div_sign_b__0;
  output p_0_in2_out;
  output mac_res_signed_0;
  output [3:0]\addr_last_q_reg[3]_1 ;
  output [3:0]\addr_last_q_reg[7] ;
  output [3:0]\addr_last_q_reg[11]_0 ;
  output [3:0]\addr_last_q_reg[15] ;
  output [3:0]\addr_last_q_reg[19]_0 ;
  output [3:0]\addr_last_q_reg[23]_0 ;
  output [3:0]\addr_last_q_reg[27] ;
  output mac_res_signed_1;
  output mac_res_signed_2;
  input clk;
  input core_instr_bus_r_opc;
  input \FSM_sequential_CS_reg[1] ;
  input axi_aresetn_0;
  input axi_aresetn_1;
  input instr_valid_id_o_reg_2;
  input offset_in_init_q_reg_0;
  input instr_req_int;
  input \FSM_sequential_CS_reg[2] ;
  input [31:0]instr_axi_rdata;
  input instr_axi_arready;
  input debug_single_step;
  input debug_req_i;
  input debug_mode;
  input id_wb_fsm_cs;
  input \ctrl_fsm_cs_reg[3]_0 ;
  input \dscratch0_q_reg[31]_3 ;
  input \mscratch_q_reg[0] ;
  input [62:0]\mhpmcounter_q_reg[0][63]_0 ;
  input [62:0]\mhpmcounter_q_reg[2][63]_1 ;
  input \instr_rdata_id_o_reg[13]_0 ;
  input [16:0]\mtval_q_reg[30]_0 ;
  input [16:0]\mepc_q_reg[30] ;
  input [14:0]\depc_q_reg[30] ;
  input lsu_addr_incr_req;
  input lsu_err_q_reg;
  input [29:0]multdiv_operand_b_ex;
  input \mcountinhibit_q_reg[2]_0 ;
  input \ctrl_fsm_cs_reg[0]_1 ;
  input \ctrl_fsm_cs_reg[2] ;
  input pc_set;
  input id_in_ready;
  input \FSM_sequential_CS_reg[1]_0 ;
  input core_instr_bus_r_valid;
  input [29:0]fetch_addr_n;
  input axi_aresetn;
  input [3:0]O;
  input handle_misaligned_q;
  input [2:0]S;
  input \mepc_q_reg[1] ;
  input instr_multicycle_done_q;
  input [31:0]regfile_wdata_lsu;
  input [1:0]\ctrl_fsm_cs_reg[1]_1 ;
  input \dcsr_q_reg[step] ;
  input lsu_load_err;
  input branch_set_q;
  input \ls_fsm_cs_reg[0] ;
  input \ls_fsm_cs_reg[1] ;
  input multdiv_valid;
  input \priv_lvl_q_reg[1] ;
  input debug_mode_q_reg;
  input debug_mode_q_reg_0;
  input debug_mode_q_reg_1;
  input illegal_insn_q;
  input [31:0]\addr_last_q_reg[31]_0 ;
  input csr_mstatus_tw;
  input \priv_lvl_q_reg[1]_0 ;
  input [31:0]multdiv_operand_a_ex;
  input load_err_q_reg;
  input \ctrl_fsm_cs_reg[2]_0 ;
  input \instr_rdata_id_o_reg[23]_0 ;
  input \ls_fsm_cs_reg[0]_0 ;
  input \instr_rdata_id_o_reg[24]_0 ;
  input \ls_fsm_cs_reg[2] ;
  input \mcountinhibit_q_reg[0]_1 ;
  input [3:0]\mhpmcounter_q_reg[2][0] ;
  input [3:0]\mhpmcounter_q_reg[2][12] ;
  input [3:0]\mhpmcounter_q_reg[0][0]_0 ;
  input [3:0]\mhpmcounter_q_reg[0][12] ;
  input [3:0]\mhpmcounter_q_reg[0][36] ;
  input [3:0]\mhpmcounter_q_reg[2][36] ;
  input \ctrl_fsm_cs_reg[0]_2 ;
  input [3:0]\mhpmcounter_q_reg[0][40] ;
  input [3:0]\mhpmcounter_q_reg[0][8] ;
  input [3:0]\mhpmcounter_q_reg[2][40] ;
  input [3:0]\mhpmcounter_q_reg[2][8] ;
  input [3:0]\mhpmcounter_q_reg[2][32]_0 ;
  input [3:0]\mhpmcounter_q_reg[2][44] ;
  input [3:0]\mhpmcounter_q_reg[2][48] ;
  input [3:0]\mhpmcounter_q_reg[2][52] ;
  input [3:0]\mhpmcounter_q_reg[2][56] ;
  input [3:0]\mhpmcounter_q_reg[2][60] ;
  input [2:0]\mhpmcounter_q_reg[2][63]_2 ;
  input [3:0]\mhpmcounter_q_reg[0][44] ;
  input [3:0]\mhpmcounter_q_reg[0][48] ;
  input [3:0]\mhpmcounter_q_reg[0][52] ;
  input [3:0]\mhpmcounter_q_reg[0][56] ;
  input [3:0]\mhpmcounter_q_reg[0][60] ;
  input [2:0]\mhpmcounter_q_reg[0][63]_1 ;
  input [3:0]\mhpmcounter_q_reg[0][32]_0 ;
  input \ctrl_fsm_cs_reg[0]_3 ;
  input \mhpmcounter_q_reg[2][37] ;
  input \depc_q_reg[6]_0 ;
  input \mtval_q_reg[6]_0 ;
  input [3:0]\mhpmcounter_q_reg[0][16] ;
  input [3:0]\mhpmcounter_q_reg[2][16] ;
  input \depc_q_reg[13] ;
  input [21:0]\mtvec_q_reg[31]_3 ;
  input [3:0]\mhpmcounter_q_reg[0][20] ;
  input [3:0]\mhpmcounter_q_reg[2][20] ;
  input [3:0]\mhpmcounter_q_reg[0][24] ;
  input [3:0]\mhpmcounter_q_reg[2][24] ;
  input \mtval_q_reg[21]_0 ;
  input [3:0]\mhpmcounter_q_reg[0][28] ;
  input [3:0]\mhpmcounter_q_reg[2][28] ;
  input [25:0]\dscratch0_q_reg[30]_1 ;
  input \ctrl_fsm_cs_reg[1]_2 ;
  input \priv_lvl_q_reg[0] ;
  input \priv_lvl_q_reg[1]_1 ;
  input \dscratch0_q_reg[4]_0 ;
  input \mtval_q_reg[17]_0 ;
  input \ctrl_fsm_cs_reg[2]_1 ;
  input mstack_cause_d;
  input csr_restore_mret_id;
  input [26:0]\mscratch_q_reg[30] ;
  input \dcsr_q_reg[stepie] ;
  input debug_ebreaku;
  input [0:0]\dcsr_q_reg[prv][0]_0 ;
  input irq_software_i;
  input [17:0]p_5_in;
  input [1:0]\dcsr_q_reg[cause][2] ;
  input [15:0]\dscratch1_q_reg[30] ;
  input [14:0]irq_fast_i;
  input \mscratch_q_reg[21] ;
  input \mie_q_reg[irq_fast][5] ;
  input \depc_q_reg[7] ;
  input \dscratch1_q_reg[2] ;
  input \mtval_q_reg[16]_0 ;
  input \mtval_q_reg[19]_0 ;
  input \mtval_q_reg[22]_0 ;
  input \mtval_q_reg[23]_0 ;
  input \mtval_q_reg[25]_0 ;
  input \mtval_q_reg[27]_0 ;
  input \mtval_q_reg[28]_0 ;
  input \mtval_q_reg[11]_0 ;
  input [1:0]\priv_lvl_q_reg[1]_2 ;
  input [1:0]\mcause_q_reg[3]_0 ;
  input [3:0]p_6_in;
  input irq_external_i;
  input csr_mstatus_mie;
  input irq_timer_i;
  input debug_ebreakm;
  input \dscratch0_q_reg[1]_1 ;
  input \dscratch1_q_reg[1] ;
  input [1:0]mult_state_q;
  input [0:0]\mac_res_q_reg[31] ;
  input mac_res_signed_3;
  input [30:0]multdiv_result;
  input [3:0]\mac_res_q_reg[30] ;
  input [23:0]\mac_res_q_reg[27] ;
  input alu_is_equal_result;
  input [0:0]multdiv_alu_operand_a;
  input [31:0]multdiv_alu_operand_b;
  input [2:0]\md_state_q_reg[2] ;
  input \mac_res_q_reg[33]_0 ;
  input [30:0]adder_in_a;
  input [0:0]E;
  input [26:0]\instr_addr_q_reg[31] ;
  input [29:0]\fetch_addr_q_reg[31] ;
  input axi_aresetn_2;
  input axi_aresetn_3;
  input axi_aresetn_4;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_CS_reg[1] ;
  wire \FSM_sequential_CS_reg[1]_0 ;
  wire \FSM_sequential_CS_reg[2] ;
  wire [3:0]O;
  wire [30:0]Q;
  wire [2:0]S;
  wire accum0__1;
  wire [30:0]adder_in_a;
  wire adder_result_ext_o_carry__0_i_21_n_0;
  wire adder_result_ext_o_carry__0_i_23_n_0;
  wire adder_result_ext_o_carry__0_i_24_n_0;
  wire adder_result_ext_o_carry__1_i_22_n_0;
  wire adder_result_ext_o_carry__1_i_23_n_0;
  wire adder_result_ext_o_carry__1_i_25_n_0;
  wire adder_result_ext_o_carry__1_i_27_n_0;
  wire adder_result_ext_o_carry__1_i_28_n_0;
  wire adder_result_ext_o_carry__1_i_29_n_0;
  wire adder_result_ext_o_carry__6_i_22_n_0;
  wire adder_result_ext_o_carry__6_i_23_n_0;
  wire adder_result_ext_o_carry__6_i_29_n_0;
  wire adder_result_ext_o_carry__6_i_35_n_0;
  wire adder_result_ext_o_carry__6_i_37_n_0;
  wire adder_result_ext_o_carry__6_i_38_n_0;
  wire adder_result_ext_o_carry__6_i_39_n_0;
  wire adder_result_ext_o_carry__6_i_40_n_0;
  wire adder_result_ext_o_carry__6_i_41_n_0;
  wire adder_result_ext_o_carry__6_i_42_n_0;
  wire adder_result_ext_o_carry__6_i_43_n_0;
  wire adder_result_ext_o_carry__6_i_44_n_0;
  wire adder_result_ext_o_carry__6_i_45_n_0;
  wire adder_result_ext_o_carry__6_i_46_n_0;
  wire adder_result_ext_o_carry__6_i_47_n_0;
  wire adder_result_ext_o_carry__6_i_48_n_0;
  wire adder_result_ext_o_carry__6_i_49_n_0;
  wire adder_result_ext_o_carry__6_i_50_n_0;
  wire adder_result_ext_o_carry__6_i_51_n_0;
  wire adder_result_ext_o_carry__6_i_53_n_0;
  wire adder_result_ext_o_carry__6_i_54_n_0;
  wire adder_result_ext_o_carry__6_i_55_n_0;
  wire adder_result_ext_o_carry__6_i_56_n_0;
  wire adder_result_ext_o_carry__6_i_57_n_0;
  wire adder_result_ext_o_carry__6_i_58_n_0;
  wire adder_result_ext_o_carry__6_i_59_n_0;
  wire adder_result_ext_o_carry__6_i_60_n_0;
  wire adder_result_ext_o_carry_i_22_n_0;
  wire adder_result_ext_o_carry_i_23_n_0;
  wire adder_result_ext_o_carry_i_24_n_0;
  wire adder_result_ext_o_carry_i_25_n_0;
  wire adder_result_ext_o_carry_i_26_n_0;
  wire adder_result_ext_o_carry_i_27_n_0;
  wire adder_result_ext_o_carry_i_28_n_0;
  wire adder_result_ext_o_carry_i_29_n_0;
  wire adder_result_ext_o_carry_i_30_n_0;
  wire \addr_last_q_reg[11] ;
  wire [3:0]\addr_last_q_reg[11]_0 ;
  wire [3:0]\addr_last_q_reg[15] ;
  wire \addr_last_q_reg[19] ;
  wire [3:0]\addr_last_q_reg[19]_0 ;
  wire \addr_last_q_reg[23] ;
  wire [3:0]\addr_last_q_reg[23]_0 ;
  wire [3:0]\addr_last_q_reg[27] ;
  wire [3:0]\addr_last_q_reg[31] ;
  wire [31:0]\addr_last_q_reg[31]_0 ;
  wire \addr_last_q_reg[3] ;
  wire \addr_last_q_reg[3]_0 ;
  wire [3:0]\addr_last_q_reg[3]_1 ;
  wire [3:0]\addr_last_q_reg[7] ;
  wire alu_is_equal_result;
  wire [31:31]alu_operand_a_ex;
  wire [31:0]alu_operand_b_ex;
  wire [3:0]alu_operator_ex;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire axi_aresetn_1;
  wire axi_aresetn_2;
  wire axi_aresetn_3;
  wire axi_aresetn_4;
  wire branch_decision;
  wire branch_set_q;
  wire branch_set_q_reg;
  wire clk;
  wire core_instr_bus_r_opc;
  wire core_instr_bus_r_valid;
  wire \cs_registers_i/mcountinhibit_we8_out ;
  wire csr_access;
  wire csr_mstatus_mie;
  wire csr_mstatus_tw;
  wire [1:1]csr_op;
  wire csr_restore_mret_id;
  wire \ctrl_fsm_cs_reg[0] ;
  wire \ctrl_fsm_cs_reg[0]_0 ;
  wire \ctrl_fsm_cs_reg[0]_1 ;
  wire \ctrl_fsm_cs_reg[0]_2 ;
  wire \ctrl_fsm_cs_reg[0]_3 ;
  wire \ctrl_fsm_cs_reg[1] ;
  wire \ctrl_fsm_cs_reg[1]_0 ;
  wire [1:0]\ctrl_fsm_cs_reg[1]_1 ;
  wire \ctrl_fsm_cs_reg[1]_2 ;
  wire \ctrl_fsm_cs_reg[2] ;
  wire \ctrl_fsm_cs_reg[2]_0 ;
  wire \ctrl_fsm_cs_reg[2]_1 ;
  wire \ctrl_fsm_cs_reg[3] ;
  wire \ctrl_fsm_cs_reg[3]_0 ;
  wire data_axi_awvalid_INST_0_i_4_n_0;
  wire data_axi_awvalid_INST_0_i_5_n_0;
  wire data_axi_awvalid_INST_0_i_6_n_0;
  wire data_axi_awvalid_INST_0_i_7_n_0;
  wire data_axi_awvalid_INST_0_i_8_n_0;
  wire [2:0]data_axi_wstrb;
  wire \data_axi_wstrb[3]_INST_0_i_3_n_0 ;
  wire \data_axi_wstrb[3]_INST_0_i_4_n_0 ;
  wire data_req_ex;
  wire data_sign_ext_ex;
  wire [1:0]data_type_ex;
  wire data_we_q_reg;
  wire dcsr_d6_out;
  wire \dcsr_q[prv][1]_i_3_n_0 ;
  wire \dcsr_q[prv][1]_i_4_n_0 ;
  wire \dcsr_q[prv][1]_i_7_n_0 ;
  wire [1:0]\dcsr_q_reg[cause][2] ;
  wire [0:0]\dcsr_q_reg[prv][0] ;
  wire [0:0]\dcsr_q_reg[prv][0]_0 ;
  wire \dcsr_q_reg[step] ;
  wire \dcsr_q_reg[stepie] ;
  wire debug_ebreakm;
  wire debug_ebreaku;
  wire debug_mode;
  wire debug_mode_q_i_7_n_0;
  wire debug_mode_q_i_8_n_0;
  wire debug_mode_q_i_9_n_0;
  wire debug_mode_q_reg;
  wire debug_mode_q_reg_0;
  wire debug_mode_q_reg_1;
  wire debug_req_i;
  wire debug_single_step;
  wire \depc_q[31]_i_3_n_0 ;
  wire \depc_q[31]_i_4_n_0 ;
  wire \depc_q[31]_i_5_n_0 ;
  wire \depc_q[31]_i_6_n_0 ;
  wire \depc_q[31]_i_7_n_0 ;
  wire \depc_q[31]_i_9_n_0 ;
  wire \depc_q_reg[13] ;
  wire [14:0]\depc_q_reg[30] ;
  wire [0:0]\depc_q_reg[31] ;
  wire \depc_q_reg[31]_0 ;
  wire \depc_q_reg[6] ;
  wire \depc_q_reg[6]_0 ;
  wire \depc_q_reg[7] ;
  wire \depc_q_reg[8] ;
  wire \depc_q_reg[8]_0 ;
  wire \div_counter_q[4]_i_10_n_0 ;
  wire \div_counter_q[4]_i_4_n_0 ;
  wire \div_counter_q[4]_i_9_n_0 ;
  wire div_en_ex;
  wire div_sign_b__0;
  wire \dscratch0_q[31]_i_2_n_0 ;
  wire \dscratch0_q[31]_i_3_n_0 ;
  wire \dscratch0_q[31]_i_4_n_0 ;
  wire \dscratch0_q[31]_i_5_n_0 ;
  wire \dscratch0_q_reg[0] ;
  wire \dscratch0_q_reg[10] ;
  wire \dscratch0_q_reg[14] ;
  wire \dscratch0_q_reg[16] ;
  wire \dscratch0_q_reg[18] ;
  wire \dscratch0_q_reg[18]_0 ;
  wire \dscratch0_q_reg[18]_1 ;
  wire \dscratch0_q_reg[18]_2 ;
  wire \dscratch0_q_reg[19] ;
  wire \dscratch0_q_reg[1] ;
  wire \dscratch0_q_reg[1]_0 ;
  wire \dscratch0_q_reg[1]_1 ;
  wire \dscratch0_q_reg[20] ;
  wire \dscratch0_q_reg[22] ;
  wire \dscratch0_q_reg[23] ;
  wire \dscratch0_q_reg[24] ;
  wire \dscratch0_q_reg[25] ;
  wire \dscratch0_q_reg[26] ;
  wire \dscratch0_q_reg[27] ;
  wire \dscratch0_q_reg[28] ;
  wire \dscratch0_q_reg[29] ;
  wire \dscratch0_q_reg[2] ;
  wire [30:0]\dscratch0_q_reg[30] ;
  wire \dscratch0_q_reg[30]_0 ;
  wire [25:0]\dscratch0_q_reg[30]_1 ;
  wire \dscratch0_q_reg[31] ;
  wire [30:0]\dscratch0_q_reg[31]_0 ;
  wire \dscratch0_q_reg[31]_1 ;
  wire [0:0]\dscratch0_q_reg[31]_2 ;
  wire \dscratch0_q_reg[31]_3 ;
  wire \dscratch0_q_reg[3] ;
  wire \dscratch0_q_reg[4] ;
  wire \dscratch0_q_reg[4]_0 ;
  wire \dscratch0_q_reg[5] ;
  wire \dscratch0_q_reg[6] ;
  wire \dscratch0_q_reg[8] ;
  wire \dscratch0_q_reg[9] ;
  wire \dscratch1_q_reg[1] ;
  wire \dscratch1_q_reg[2] ;
  wire [15:0]\dscratch1_q_reg[30] ;
  wire \dscratch1_q_reg[31] ;
  wire [0:0]\dscratch1_q_reg[31]_0 ;
  wire \ex_block_i/alu_i/is_greater_equal__0 ;
  wire [32:32]\ex_block_i/alu_i/shift_op_a_32__3 ;
  wire [31:23]\ex_block_i/alu_i/shift_op_a__31 ;
  wire [30:1]\ex_block_i/data4 ;
  wire \ex_block_i/multdiv_en ;
  wire exc_req_q_i_10_n_0;
  wire exc_req_q_i_11_n_0;
  wire exc_req_q_i_12_n_0;
  wire exc_req_q_i_18_n_0;
  wire exc_req_q_i_20_n_0;
  wire exc_req_q_i_21_n_0;
  wire exc_req_q_i_22_n_0;
  wire exc_req_q_i_23_n_0;
  wire exc_req_q_i_24_n_0;
  wire exc_req_q_i_25_n_0;
  wire exc_req_q_i_26_n_0;
  wire exc_req_q_i_27_n_0;
  wire exc_req_q_i_28_n_0;
  wire exc_req_q_i_29_n_0;
  wire exc_req_q_i_30_n_0;
  wire exc_req_q_i_31_n_0;
  wire exc_req_q_i_32_n_0;
  wire exc_req_q_i_33_n_0;
  wire exc_req_q_i_37_n_0;
  wire exc_req_q_i_38_n_0;
  wire exc_req_q_i_39_n_0;
  wire exc_req_q_i_40_n_0;
  wire exc_req_q_i_41_n_0;
  wire exc_req_q_i_42_n_0;
  wire exc_req_q_i_43_n_0;
  wire exc_req_q_i_46_n_0;
  wire exc_req_q_i_47_n_0;
  wire exc_req_q_i_48_n_0;
  wire exc_req_q_i_49_n_0;
  wire exc_req_q_i_4_n_0;
  wire exc_req_q_i_5_n_0;
  wire exc_req_q_i_8_n_0;
  wire exc_req_q_i_9_n_0;
  wire exc_req_q_reg;
  wire exc_req_q_reg_0;
  wire exc_req_q_reg_1;
  wire exc_req_q_reg_2;
  wire exc_req_q_reg_3;
  wire exc_req_q_reg_4;
  wire exc_req_q_reg_5;
  wire [29:0]fetch_addr_n;
  wire [29:0]\fetch_addr_q_reg[31] ;
  wire fetch_err;
  wire [15:0]fetch_rdata;
  wire handle_misaligned_q;
  wire handle_misaligned_q_reg;
  wire id_in_ready;
  wire id_wb_fsm_cs;
  wire id_wb_fsm_cs_i_11_n_0;
  wire id_wb_fsm_cs_i_12_n_0;
  wire id_wb_fsm_cs_i_13_n_0;
  wire id_wb_fsm_cs_i_3_n_0;
  wire id_wb_fsm_cs_i_4_n_0;
  wire id_wb_fsm_cs_i_6_n_0;
  wire id_wb_fsm_cs_i_8_n_0;
  wire id_wb_fsm_cs_reg;
  wire if_id_pipe_reg_we;
  wire illegal_c_insn_id;
  wire illegal_c_insn_id_o0;
  wire illegal_csr_insn_id;
  wire illegal_insn_q;
  wire illegal_insn_q_i_5_n_0;
  wire illegal_insn_q_i_6_n_0;
  wire illegal_insn_q_reg;
  wire illegal_insn_q_reg_0;
  wire [26:0]\instr_addr_q_reg[31] ;
  wire [29:0]instr_axi_araddr;
  wire instr_axi_arready;
  wire [31:0]instr_axi_rdata;
  wire [31:2]instr_decompressed;
  wire instr_fetch_err;
  wire instr_is_compressed_id;
  wire instr_is_compressed_int;
  wire instr_multicycle_done_q;
  wire instr_multicycle_done_q_i_2_n_0;
  wire instr_multicycle_done_q_i_3_n_0;
  wire instr_multicycle_done_q_reg;
  wire instr_new_id;
  wire [15:0]instr_rdata_c_id;
  wire [31:0]instr_rdata_id;
  wire \instr_rdata_id_o_reg[13]_0 ;
  wire \instr_rdata_id_o_reg[15]_rep__0_0 ;
  wire \instr_rdata_id_o_reg[23]_0 ;
  wire \instr_rdata_id_o_reg[24]_0 ;
  wire \instr_rdata_id_o_reg[27]_0 ;
  wire instr_req_int;
  wire instr_valid_id;
  wire instr_valid_id_o_reg_0;
  wire instr_valid_id_o_reg_1;
  wire instr_valid_id_o_reg_2;
  wire irq_external_i;
  wire [14:0]irq_fast_i;
  wire irq_software_i;
  wire irq_timer_i;
  wire load_err_q_reg;
  wire \ls_fsm_cs_reg[0] ;
  wire \ls_fsm_cs_reg[0]_0 ;
  wire \ls_fsm_cs_reg[1] ;
  wire \ls_fsm_cs_reg[2] ;
  wire lsu_addr_incr_req;
  wire lsu_err_q_reg;
  wire lsu_load_err;
  wire \mac_res_q[33]_i_5_n_0 ;
  wire [23:0]\mac_res_q_reg[27] ;
  wire [3:0]\mac_res_q_reg[30] ;
  wire [0:0]\mac_res_q_reg[31] ;
  wire \mac_res_q_reg[32] ;
  wire \mac_res_q_reg[33] ;
  wire \mac_res_q_reg[33]_0 ;
  wire [11:0]mac_res_signed;
  wire mac_res_signed_0;
  wire mac_res_signed_1;
  wire mac_res_signed_2;
  wire mac_res_signed_3;
  wire \mcause_q[5]_i_3_n_0 ;
  wire \mcause_q[5]_i_5_n_0 ;
  wire \mcause_q[5]_i_7_n_0 ;
  wire \mcause_q_reg[3] ;
  wire [1:0]\mcause_q_reg[3]_0 ;
  wire [0:0]\mcause_q_reg[5] ;
  wire \mcountinhibit_q[2]_i_3_n_0 ;
  wire \mcountinhibit_q[2]_i_4_n_0 ;
  wire \mcountinhibit_q_reg[0] ;
  wire \mcountinhibit_q_reg[0]_0 ;
  wire \mcountinhibit_q_reg[0]_1 ;
  wire \mcountinhibit_q_reg[2] ;
  wire \mcountinhibit_q_reg[2]_0 ;
  wire [2:0]\md_state_q_reg[2] ;
  wire \mepc_q[31]_i_5_n_0 ;
  wire \mepc_q_reg[1] ;
  wire [16:0]\mepc_q_reg[30] ;
  wire \mepc_q_reg[31] ;
  wire [0:0]\mepc_q_reg[31]_0 ;
  wire \mhpmcounter_q[0][31]_i_4_n_0 ;
  wire \mhpmcounter_q[0][31]_i_5_n_0 ;
  wire \mhpmcounter_q[0][31]_i_6_n_0 ;
  wire \mhpmcounter_q[0][31]_i_7_n_0 ;
  wire \mhpmcounter_q[0][63]_i_5_n_0 ;
  wire \mhpmcounter_q[0][63]_i_6_n_0 ;
  wire \mhpmcounter_q[0][63]_i_7_n_0 ;
  wire \mhpmcounter_q[2][31]_i_3_n_0 ;
  wire \mhpmcounter_q[2][31]_i_4_n_0 ;
  wire \mhpmcounter_q[2][63]_i_3_n_0 ;
  wire \mhpmcounter_q[2][63]_i_5_n_0 ;
  wire \mhpmcounter_q[2][63]_i_6_n_0 ;
  wire \mhpmcounter_q[2][63]_i_7_n_0 ;
  wire \mhpmcounter_q_reg[0][0] ;
  wire [3:0]\mhpmcounter_q_reg[0][0]_0 ;
  wire [3:0]\mhpmcounter_q_reg[0][12] ;
  wire [3:0]\mhpmcounter_q_reg[0][16] ;
  wire [3:0]\mhpmcounter_q_reg[0][20] ;
  wire [3:0]\mhpmcounter_q_reg[0][24] ;
  wire [3:0]\mhpmcounter_q_reg[0][28] ;
  wire \mhpmcounter_q_reg[0][32] ;
  wire [3:0]\mhpmcounter_q_reg[0][32]_0 ;
  wire [3:0]\mhpmcounter_q_reg[0][36] ;
  wire [3:0]\mhpmcounter_q_reg[0][40] ;
  wire [3:0]\mhpmcounter_q_reg[0][44] ;
  wire [3:0]\mhpmcounter_q_reg[0][48] ;
  wire [3:0]\mhpmcounter_q_reg[0][52] ;
  wire [3:0]\mhpmcounter_q_reg[0][56] ;
  wire [3:0]\mhpmcounter_q_reg[0][60] ;
  wire [63:0]\mhpmcounter_q_reg[0][63] ;
  wire [62:0]\mhpmcounter_q_reg[0][63]_0 ;
  wire [2:0]\mhpmcounter_q_reg[0][63]_1 ;
  wire [3:0]\mhpmcounter_q_reg[0][8] ;
  wire [3:0]\mhpmcounter_q_reg[2][0] ;
  wire [3:0]\mhpmcounter_q_reg[2][12] ;
  wire [3:0]\mhpmcounter_q_reg[2][16] ;
  wire [3:0]\mhpmcounter_q_reg[2][20] ;
  wire [3:0]\mhpmcounter_q_reg[2][24] ;
  wire [3:0]\mhpmcounter_q_reg[2][28] ;
  wire [1:0]\mhpmcounter_q_reg[2][32] ;
  wire [3:0]\mhpmcounter_q_reg[2][32]_0 ;
  wire [3:0]\mhpmcounter_q_reg[2][36] ;
  wire \mhpmcounter_q_reg[2][37] ;
  wire [3:0]\mhpmcounter_q_reg[2][40] ;
  wire [3:0]\mhpmcounter_q_reg[2][44] ;
  wire [3:0]\mhpmcounter_q_reg[2][48] ;
  wire [3:0]\mhpmcounter_q_reg[2][52] ;
  wire [3:0]\mhpmcounter_q_reg[2][56] ;
  wire [3:0]\mhpmcounter_q_reg[2][60] ;
  wire \mhpmcounter_q_reg[2][63] ;
  wire [63:0]\mhpmcounter_q_reg[2][63]_0 ;
  wire [62:0]\mhpmcounter_q_reg[2][63]_1 ;
  wire [2:0]\mhpmcounter_q_reg[2][63]_2 ;
  wire [3:0]\mhpmcounter_q_reg[2][8] ;
  wire \mie_q[irq_external]_i_11_n_0 ;
  wire \mie_q[irq_external]_i_2_n_0 ;
  wire \mie_q[irq_external]_i_3_n_0 ;
  wire \mie_q[irq_external]_i_4_n_0 ;
  wire \mie_q[irq_external]_i_6_n_0 ;
  wire \mie_q[irq_external]_i_7_n_0 ;
  wire \mie_q[irq_external]_i_8_n_0 ;
  wire \mie_q[irq_external]_i_9_n_0 ;
  wire \mie_q[irq_fast][1]_i_2_n_0 ;
  wire \mie_q[irq_fast][1]_i_3_n_0 ;
  wire \mie_q[irq_fast][1]_i_5_n_0 ;
  wire \mie_q[irq_fast][1]_i_7_n_0 ;
  wire \mie_q[irq_fast][5]_i_2_n_0 ;
  wire \mie_q[irq_fast][5]_i_3_n_0 ;
  wire \mie_q[irq_fast][5]_i_5_n_0 ;
  wire \mie_q[irq_fast][5]_i_6_n_0 ;
  wire \mie_q[irq_fast][5]_i_8_n_0 ;
  wire \mie_q[irq_software]_i_15_n_0 ;
  wire \mie_q[irq_software]_i_3_n_0 ;
  wire \mie_q[irq_software]_i_7_n_0 ;
  wire \mie_q[irq_software]_i_8_n_0 ;
  wire \mie_q[irq_software]_i_9_n_0 ;
  wire \mie_q[irq_timer]_i_10_n_0 ;
  wire \mie_q[irq_timer]_i_11_n_0 ;
  wire \mie_q[irq_timer]_i_2_n_0 ;
  wire \mie_q[irq_timer]_i_3_n_0 ;
  wire \mie_q[irq_timer]_i_4_n_0 ;
  wire \mie_q[irq_timer]_i_5_n_0 ;
  wire \mie_q[irq_timer]_i_6_n_0 ;
  wire \mie_q[irq_timer]_i_7_n_0 ;
  wire \mie_q[irq_timer]_i_8_n_0 ;
  wire \mie_q[irq_timer]_i_9_n_0 ;
  wire \mie_q_reg[irq_fast][5] ;
  wire \mie_q_reg[irq_software] ;
  wire [0:0]\mie_q_reg[irq_software]_0 ;
  wire \mscratch_q[31]_i_3_n_0 ;
  wire \mscratch_q[31]_i_4_n_0 ;
  wire \mscratch_q_reg[0] ;
  wire \mscratch_q_reg[21] ;
  wire [26:0]\mscratch_q_reg[30] ;
  wire \mscratch_q_reg[31] ;
  wire [0:0]\mscratch_q_reg[31]_0 ;
  wire mstack_cause_d;
  wire \mstack_epc_q[31]_i_9_n_0 ;
  wire mstatus_d2_out;
  wire \mstatus_q[mie]_i_5_n_0 ;
  wire \mstatus_q_reg[mprv] ;
  wire \mstatus_q_reg[tw] ;
  wire \mtval_q[0]_i_2_n_0 ;
  wire \mtval_q[0]_i_3_n_0 ;
  wire \mtval_q[10]_i_3_n_0 ;
  wire \mtval_q[11]_i_3_n_0 ;
  wire \mtval_q[12]_i_3_n_0 ;
  wire \mtval_q[13]_i_3_n_0 ;
  wire \mtval_q[14]_i_3_n_0 ;
  wire \mtval_q[15]_i_3_n_0 ;
  wire \mtval_q[16]_i_3_n_0 ;
  wire \mtval_q[17]_i_3_n_0 ;
  wire \mtval_q[18]_i_3_n_0 ;
  wire \mtval_q[19]_i_3_n_0 ;
  wire \mtval_q[1]_i_2_n_0 ;
  wire \mtval_q[1]_i_3_n_0 ;
  wire \mtval_q[20]_i_3_n_0 ;
  wire \mtval_q[21]_i_3_n_0 ;
  wire \mtval_q[22]_i_3_n_0 ;
  wire \mtval_q[23]_i_3_n_0 ;
  wire \mtval_q[24]_i_3_n_0 ;
  wire \mtval_q[25]_i_3_n_0 ;
  wire \mtval_q[26]_i_3_n_0 ;
  wire \mtval_q[27]_i_3_n_0 ;
  wire \mtval_q[28]_i_3_n_0 ;
  wire \mtval_q[29]_i_3_n_0 ;
  wire \mtval_q[2]_i_3_n_0 ;
  wire \mtval_q[30]_i_3_n_0 ;
  wire \mtval_q[31]_i_7_n_0 ;
  wire \mtval_q[4]_i_3_n_0 ;
  wire \mtval_q[5]_i_2_n_0 ;
  wire \mtval_q[5]_i_3_n_0 ;
  wire \mtval_q[6]_i_3_n_0 ;
  wire \mtval_q[7]_i_3_n_0 ;
  wire \mtval_q[8]_i_3_n_0 ;
  wire \mtval_q[9]_i_3_n_0 ;
  wire \mtval_q_reg[10] ;
  wire \mtval_q_reg[11] ;
  wire \mtval_q_reg[11]_0 ;
  wire \mtval_q_reg[12] ;
  wire \mtval_q_reg[13] ;
  wire \mtval_q_reg[14] ;
  wire \mtval_q_reg[15] ;
  wire \mtval_q_reg[16] ;
  wire \mtval_q_reg[16]_0 ;
  wire \mtval_q_reg[17] ;
  wire \mtval_q_reg[17]_0 ;
  wire \mtval_q_reg[18] ;
  wire \mtval_q_reg[19] ;
  wire \mtval_q_reg[19]_0 ;
  wire \mtval_q_reg[20] ;
  wire \mtval_q_reg[21] ;
  wire \mtval_q_reg[21]_0 ;
  wire \mtval_q_reg[22] ;
  wire \mtval_q_reg[22]_0 ;
  wire \mtval_q_reg[23] ;
  wire \mtval_q_reg[23]_0 ;
  wire \mtval_q_reg[24] ;
  wire \mtval_q_reg[25] ;
  wire \mtval_q_reg[25]_0 ;
  wire \mtval_q_reg[26] ;
  wire \mtval_q_reg[27] ;
  wire \mtval_q_reg[27]_0 ;
  wire \mtval_q_reg[28] ;
  wire \mtval_q_reg[28]_0 ;
  wire \mtval_q_reg[29] ;
  wire \mtval_q_reg[2] ;
  wire \mtval_q_reg[30] ;
  wire [16:0]\mtval_q_reg[30]_0 ;
  wire \mtval_q_reg[31] ;
  wire \mtval_q_reg[31]_0 ;
  wire [0:0]\mtval_q_reg[31]_1 ;
  wire \mtval_q_reg[3] ;
  wire \mtval_q_reg[3]_0 ;
  wire \mtval_q_reg[3]_1 ;
  wire \mtval_q_reg[4] ;
  wire [2:0]\mtval_q_reg[5] ;
  wire \mtval_q_reg[6] ;
  wire \mtval_q_reg[6]_0 ;
  wire \mtval_q_reg[7] ;
  wire \mtval_q_reg[8] ;
  wire \mtval_q_reg[9] ;
  wire \mtvec_q_reg[31] ;
  wire \mtvec_q_reg[31]_0 ;
  wire \mtvec_q_reg[31]_1 ;
  wire [23:0]\mtvec_q_reg[31]_2 ;
  wire [21:0]\mtvec_q_reg[31]_3 ;
  wire \mtvec_q_reg[8] ;
  wire mult_en_ex;
  wire [1:0]mult_state_q;
  wire \mult_state_q[1]_i_5_n_0 ;
  wire \mult_state_q_reg[0] ;
  wire \mult_state_q_reg[1] ;
  wire [0:0]multdiv_alu_operand_a;
  wire [31:0]multdiv_alu_operand_b;
  wire [31:0]multdiv_operand_a_ex;
  wire [29:0]multdiv_operand_b_ex;
  wire [1:0]multdiv_operator_ex;
  wire [30:0]multdiv_result;
  wire multdiv_valid;
  wire offset_in_init_q;
  wire offset_in_init_q_reg_0;
  wire \op_denominator_q[31]_i_4_n_0 ;
  wire p_0_in;
  wire p_0_in2_out;
  wire p_14_in;
  wire p_16_in;
  wire p_18_in;
  wire p_1_in;
  wire p_22_in;
  wire p_2_in;
  wire [17:0]p_5_in;
  wire [3:0]p_6_in;
  wire pc_set;
  wire prefetch_buffer_i_n_0;
  wire prefetch_buffer_i_n_173;
  wire prefetch_buffer_i_n_174;
  wire prefetch_buffer_i_n_175;
  wire prefetch_buffer_i_n_176;
  wire prefetch_buffer_i_n_177;
  wire prefetch_buffer_i_n_182;
  wire prefetch_buffer_i_n_185;
  wire prefetch_buffer_i_n_186;
  wire prefetch_buffer_i_n_187;
  wire prefetch_buffer_i_n_189;
  wire prefetch_buffer_i_n_190;
  wire prefetch_buffer_i_n_191;
  wire prefetch_buffer_i_n_192;
  wire prefetch_buffer_i_n_193;
  wire prefetch_buffer_i_n_195;
  wire prefetch_buffer_i_n_55;
  wire prefetch_buffer_i_n_57;
  wire prefetch_buffer_i_n_77;
  wire \priv_lvl_q_reg[0] ;
  wire \priv_lvl_q_reg[1] ;
  wire \priv_lvl_q_reg[1]_0 ;
  wire \priv_lvl_q_reg[1]_1 ;
  wire [1:0]\priv_lvl_q_reg[1]_2 ;
  wire \rdata_outstanding_q_reg[0] ;
  wire [1:0]\rdata_outstanding_q_reg[1] ;
  wire [31:0]regfile_wdata_ex;
  wire [31:0]regfile_wdata_lsu;
  wire \rf_reg_tmp[31][0]_i_12_n_0 ;
  wire \rf_reg_tmp[31][0]_i_13_n_0 ;
  wire \rf_reg_tmp[31][0]_i_14_n_0 ;
  wire \rf_reg_tmp[31][0]_i_15_n_0 ;
  wire \rf_reg_tmp[31][0]_i_16_n_0 ;
  wire \rf_reg_tmp[31][0]_i_17_n_0 ;
  wire \rf_reg_tmp[31][0]_i_18_n_0 ;
  wire \rf_reg_tmp[31][0]_i_2_n_0 ;
  wire \rf_reg_tmp[31][0]_i_5_n_0 ;
  wire \rf_reg_tmp[31][0]_i_6_n_0 ;
  wire \rf_reg_tmp[31][10]_i_11_n_0 ;
  wire \rf_reg_tmp[31][10]_i_13_n_0 ;
  wire \rf_reg_tmp[31][10]_i_14_n_0 ;
  wire \rf_reg_tmp[31][10]_i_2_n_0 ;
  wire \rf_reg_tmp[31][10]_i_5_n_0 ;
  wire \rf_reg_tmp[31][10]_i_6_n_0 ;
  wire \rf_reg_tmp[31][10]_i_7_n_0 ;
  wire \rf_reg_tmp[31][11]_i_11_n_0 ;
  wire \rf_reg_tmp[31][11]_i_13_n_0 ;
  wire \rf_reg_tmp[31][11]_i_3_n_0 ;
  wire \rf_reg_tmp[31][11]_i_6_n_0 ;
  wire \rf_reg_tmp[31][12]_i_12_n_0 ;
  wire \rf_reg_tmp[31][12]_i_14_n_0 ;
  wire \rf_reg_tmp[31][12]_i_15_n_0 ;
  wire \rf_reg_tmp[31][12]_i_16_n_0 ;
  wire \rf_reg_tmp[31][12]_i_17_n_0 ;
  wire \rf_reg_tmp[31][12]_i_18_n_0 ;
  wire \rf_reg_tmp[31][12]_i_19_n_0 ;
  wire \rf_reg_tmp[31][12]_i_20_n_0 ;
  wire \rf_reg_tmp[31][12]_i_21_n_0 ;
  wire \rf_reg_tmp[31][12]_i_22_n_0 ;
  wire \rf_reg_tmp[31][12]_i_2_n_0 ;
  wire \rf_reg_tmp[31][12]_i_5_n_0 ;
  wire \rf_reg_tmp[31][12]_i_6_n_0 ;
  wire \rf_reg_tmp[31][12]_i_7_n_0 ;
  wire \rf_reg_tmp[31][12]_i_8_n_0 ;
  wire \rf_reg_tmp[31][13]_i_12_n_0 ;
  wire \rf_reg_tmp[31][13]_i_14_n_0 ;
  wire \rf_reg_tmp[31][13]_i_15_n_0 ;
  wire \rf_reg_tmp[31][13]_i_2_n_0 ;
  wire \rf_reg_tmp[31][13]_i_5_n_0 ;
  wire \rf_reg_tmp[31][13]_i_7_n_0 ;
  wire \rf_reg_tmp[31][13]_i_8_n_0 ;
  wire \rf_reg_tmp[31][14]_i_12_n_0 ;
  wire \rf_reg_tmp[31][14]_i_14_n_0 ;
  wire \rf_reg_tmp[31][14]_i_15_n_0 ;
  wire \rf_reg_tmp[31][14]_i_2_n_0 ;
  wire \rf_reg_tmp[31][14]_i_5_n_0 ;
  wire \rf_reg_tmp[31][14]_i_6_n_0 ;
  wire \rf_reg_tmp[31][14]_i_7_n_0 ;
  wire \rf_reg_tmp[31][14]_i_8_n_0 ;
  wire \rf_reg_tmp[31][15]_i_10_n_0 ;
  wire \rf_reg_tmp[31][15]_i_13_n_0 ;
  wire \rf_reg_tmp[31][15]_i_15_n_0 ;
  wire \rf_reg_tmp[31][15]_i_16_n_0 ;
  wire \rf_reg_tmp[31][15]_i_17_n_0 ;
  wire \rf_reg_tmp[31][15]_i_18_n_0 ;
  wire \rf_reg_tmp[31][15]_i_19_n_0 ;
  wire \rf_reg_tmp[31][15]_i_20_n_0 ;
  wire \rf_reg_tmp[31][15]_i_21_n_0 ;
  wire \rf_reg_tmp[31][15]_i_22_n_0 ;
  wire \rf_reg_tmp[31][15]_i_3_n_0 ;
  wire \rf_reg_tmp[31][15]_i_6_n_0 ;
  wire \rf_reg_tmp[31][15]_i_7_n_0 ;
  wire \rf_reg_tmp[31][15]_i_8_n_0 ;
  wire \rf_reg_tmp[31][15]_i_9_n_0 ;
  wire \rf_reg_tmp[31][16]_i_10_n_0 ;
  wire \rf_reg_tmp[31][16]_i_12_n_0 ;
  wire \rf_reg_tmp[31][16]_i_14_n_0 ;
  wire \rf_reg_tmp[31][16]_i_15_n_0 ;
  wire \rf_reg_tmp[31][16]_i_16_n_0 ;
  wire \rf_reg_tmp[31][16]_i_2_n_0 ;
  wire \rf_reg_tmp[31][16]_i_5_n_0 ;
  wire \rf_reg_tmp[31][16]_i_6_n_0 ;
  wire \rf_reg_tmp[31][16]_i_7_n_0 ;
  wire \rf_reg_tmp[31][17]_i_11_n_0 ;
  wire \rf_reg_tmp[31][17]_i_12_n_0 ;
  wire \rf_reg_tmp[31][17]_i_13_n_0 ;
  wire \rf_reg_tmp[31][17]_i_14_n_0 ;
  wire \rf_reg_tmp[31][17]_i_15_n_0 ;
  wire \rf_reg_tmp[31][17]_i_2_n_0 ;
  wire \rf_reg_tmp[31][17]_i_5_n_0 ;
  wire \rf_reg_tmp[31][17]_i_6_n_0 ;
  wire \rf_reg_tmp[31][17]_i_9_n_0 ;
  wire \rf_reg_tmp[31][18]_i_10_n_0 ;
  wire \rf_reg_tmp[31][18]_i_12_n_0 ;
  wire \rf_reg_tmp[31][18]_i_13_n_0 ;
  wire \rf_reg_tmp[31][18]_i_14_n_0 ;
  wire \rf_reg_tmp[31][18]_i_15_n_0 ;
  wire \rf_reg_tmp[31][18]_i_16_n_0 ;
  wire \rf_reg_tmp[31][18]_i_17_n_0 ;
  wire \rf_reg_tmp[31][18]_i_18_n_0 ;
  wire \rf_reg_tmp[31][18]_i_2_n_0 ;
  wire \rf_reg_tmp[31][18]_i_5_n_0 ;
  wire \rf_reg_tmp[31][18]_i_6_n_0 ;
  wire \rf_reg_tmp[31][18]_i_7_n_0 ;
  wire \rf_reg_tmp[31][19]_i_11_n_0 ;
  wire \rf_reg_tmp[31][19]_i_13_n_0 ;
  wire \rf_reg_tmp[31][19]_i_15_n_0 ;
  wire \rf_reg_tmp[31][19]_i_16_n_0 ;
  wire \rf_reg_tmp[31][19]_i_17_n_0 ;
  wire \rf_reg_tmp[31][19]_i_18_n_0 ;
  wire \rf_reg_tmp[31][19]_i_20_n_0 ;
  wire \rf_reg_tmp[31][19]_i_21_n_0 ;
  wire \rf_reg_tmp[31][19]_i_3_n_0 ;
  wire \rf_reg_tmp[31][19]_i_6_n_0 ;
  wire \rf_reg_tmp[31][19]_i_7_n_0 ;
  wire \rf_reg_tmp[31][19]_i_8_n_0 ;
  wire \rf_reg_tmp[31][1]_i_13_n_0 ;
  wire \rf_reg_tmp[31][1]_i_17_n_0 ;
  wire \rf_reg_tmp[31][1]_i_2_n_0 ;
  wire \rf_reg_tmp[31][1]_i_5_n_0 ;
  wire \rf_reg_tmp[31][1]_i_6_n_0 ;
  wire \rf_reg_tmp[31][1]_i_7_n_0 ;
  wire \rf_reg_tmp[31][1]_i_8_n_0 ;
  wire \rf_reg_tmp[31][20]_i_10_n_0 ;
  wire \rf_reg_tmp[31][20]_i_12_n_0 ;
  wire \rf_reg_tmp[31][20]_i_13_n_0 ;
  wire \rf_reg_tmp[31][20]_i_14_n_0 ;
  wire \rf_reg_tmp[31][20]_i_15_n_0 ;
  wire \rf_reg_tmp[31][20]_i_16_n_0 ;
  wire \rf_reg_tmp[31][20]_i_17_n_0 ;
  wire \rf_reg_tmp[31][20]_i_18_n_0 ;
  wire \rf_reg_tmp[31][20]_i_19_n_0 ;
  wire \rf_reg_tmp[31][20]_i_20_n_0 ;
  wire \rf_reg_tmp[31][20]_i_21_n_0 ;
  wire \rf_reg_tmp[31][20]_i_22_n_0 ;
  wire \rf_reg_tmp[31][20]_i_23_n_0 ;
  wire \rf_reg_tmp[31][20]_i_2_n_0 ;
  wire \rf_reg_tmp[31][20]_i_5_n_0 ;
  wire \rf_reg_tmp[31][20]_i_6_n_0 ;
  wire \rf_reg_tmp[31][20]_i_7_n_0 ;
  wire \rf_reg_tmp[31][21]_i_11_n_0 ;
  wire \rf_reg_tmp[31][21]_i_12_n_0 ;
  wire \rf_reg_tmp[31][21]_i_13_n_0 ;
  wire \rf_reg_tmp[31][21]_i_14_n_0 ;
  wire \rf_reg_tmp[31][21]_i_15_n_0 ;
  wire \rf_reg_tmp[31][21]_i_18_n_0 ;
  wire \rf_reg_tmp[31][21]_i_19_n_0 ;
  wire \rf_reg_tmp[31][21]_i_20_n_0 ;
  wire \rf_reg_tmp[31][21]_i_21_n_0 ;
  wire \rf_reg_tmp[31][21]_i_22_n_0 ;
  wire \rf_reg_tmp[31][21]_i_23_n_0 ;
  wire \rf_reg_tmp[31][21]_i_2_n_0 ;
  wire \rf_reg_tmp[31][21]_i_5_n_0 ;
  wire \rf_reg_tmp[31][21]_i_6_n_0 ;
  wire \rf_reg_tmp[31][21]_i_9_n_0 ;
  wire \rf_reg_tmp[31][22]_i_10_n_0 ;
  wire \rf_reg_tmp[31][22]_i_12_n_0 ;
  wire \rf_reg_tmp[31][22]_i_14_n_0 ;
  wire \rf_reg_tmp[31][22]_i_15_n_0 ;
  wire \rf_reg_tmp[31][22]_i_16_n_0 ;
  wire \rf_reg_tmp[31][22]_i_17_n_0 ;
  wire \rf_reg_tmp[31][22]_i_19_n_0 ;
  wire \rf_reg_tmp[31][22]_i_20_n_0 ;
  wire \rf_reg_tmp[31][22]_i_21_n_0 ;
  wire \rf_reg_tmp[31][22]_i_22_n_0 ;
  wire \rf_reg_tmp[31][22]_i_23_n_0 ;
  wire \rf_reg_tmp[31][22]_i_2_n_0 ;
  wire \rf_reg_tmp[31][22]_i_5_n_0 ;
  wire \rf_reg_tmp[31][22]_i_6_n_0 ;
  wire \rf_reg_tmp[31][22]_i_7_n_0 ;
  wire \rf_reg_tmp[31][23]_i_11_n_0 ;
  wire \rf_reg_tmp[31][23]_i_13_n_0 ;
  wire \rf_reg_tmp[31][23]_i_15_n_0 ;
  wire \rf_reg_tmp[31][23]_i_16_n_0 ;
  wire \rf_reg_tmp[31][23]_i_17_n_0 ;
  wire \rf_reg_tmp[31][23]_i_18_n_0 ;
  wire \rf_reg_tmp[31][23]_i_20_n_0 ;
  wire \rf_reg_tmp[31][23]_i_21_n_0 ;
  wire \rf_reg_tmp[31][23]_i_22_n_0 ;
  wire \rf_reg_tmp[31][23]_i_23_n_0 ;
  wire \rf_reg_tmp[31][23]_i_3_n_0 ;
  wire \rf_reg_tmp[31][23]_i_6_n_0 ;
  wire \rf_reg_tmp[31][23]_i_7_n_0 ;
  wire \rf_reg_tmp[31][23]_i_8_n_0 ;
  wire \rf_reg_tmp[31][24]_i_11_n_0 ;
  wire \rf_reg_tmp[31][24]_i_13_n_0 ;
  wire \rf_reg_tmp[31][24]_i_14_n_0 ;
  wire \rf_reg_tmp[31][24]_i_15_n_0 ;
  wire \rf_reg_tmp[31][24]_i_16_n_0 ;
  wire \rf_reg_tmp[31][24]_i_17_n_0 ;
  wire \rf_reg_tmp[31][24]_i_18_n_0 ;
  wire \rf_reg_tmp[31][24]_i_19_n_0 ;
  wire \rf_reg_tmp[31][24]_i_20_n_0 ;
  wire \rf_reg_tmp[31][24]_i_21_n_0 ;
  wire \rf_reg_tmp[31][24]_i_22_n_0 ;
  wire \rf_reg_tmp[31][24]_i_23_n_0 ;
  wire \rf_reg_tmp[31][24]_i_24_n_0 ;
  wire \rf_reg_tmp[31][24]_i_25_n_0 ;
  wire \rf_reg_tmp[31][24]_i_2_n_0 ;
  wire \rf_reg_tmp[31][24]_i_5_n_0 ;
  wire \rf_reg_tmp[31][24]_i_6_n_0 ;
  wire \rf_reg_tmp[31][24]_i_7_n_0 ;
  wire \rf_reg_tmp[31][24]_i_8_n_0 ;
  wire \rf_reg_tmp[31][25]_i_10_n_0 ;
  wire \rf_reg_tmp[31][25]_i_12_n_0 ;
  wire \rf_reg_tmp[31][25]_i_14_n_0 ;
  wire \rf_reg_tmp[31][25]_i_15_n_0 ;
  wire \rf_reg_tmp[31][25]_i_16_n_0 ;
  wire \rf_reg_tmp[31][25]_i_17_n_0 ;
  wire \rf_reg_tmp[31][25]_i_19_n_0 ;
  wire \rf_reg_tmp[31][25]_i_20_n_0 ;
  wire \rf_reg_tmp[31][25]_i_21_n_0 ;
  wire \rf_reg_tmp[31][25]_i_2_n_0 ;
  wire \rf_reg_tmp[31][25]_i_5_n_0 ;
  wire \rf_reg_tmp[31][25]_i_6_n_0 ;
  wire \rf_reg_tmp[31][25]_i_7_n_0 ;
  wire \rf_reg_tmp[31][26]_i_10_n_0 ;
  wire \rf_reg_tmp[31][26]_i_12_n_0 ;
  wire \rf_reg_tmp[31][26]_i_13_n_0 ;
  wire \rf_reg_tmp[31][26]_i_14_n_0 ;
  wire \rf_reg_tmp[31][26]_i_15_n_0 ;
  wire \rf_reg_tmp[31][26]_i_16_n_0 ;
  wire \rf_reg_tmp[31][26]_i_17_n_0 ;
  wire \rf_reg_tmp[31][26]_i_18_n_0 ;
  wire \rf_reg_tmp[31][26]_i_19_n_0 ;
  wire \rf_reg_tmp[31][26]_i_20_n_0 ;
  wire \rf_reg_tmp[31][26]_i_21_n_0 ;
  wire \rf_reg_tmp[31][26]_i_2_n_0 ;
  wire \rf_reg_tmp[31][26]_i_5_n_0 ;
  wire \rf_reg_tmp[31][26]_i_6_n_0 ;
  wire \rf_reg_tmp[31][26]_i_7_n_0 ;
  wire \rf_reg_tmp[31][27]_i_10_n_0 ;
  wire \rf_reg_tmp[31][27]_i_12_n_0 ;
  wire \rf_reg_tmp[31][27]_i_14_n_0 ;
  wire \rf_reg_tmp[31][27]_i_15_n_0 ;
  wire \rf_reg_tmp[31][27]_i_16_n_0 ;
  wire \rf_reg_tmp[31][27]_i_17_n_0 ;
  wire \rf_reg_tmp[31][27]_i_19_n_0 ;
  wire \rf_reg_tmp[31][27]_i_20_n_0 ;
  wire \rf_reg_tmp[31][27]_i_21_n_0 ;
  wire \rf_reg_tmp[31][27]_i_22_n_0 ;
  wire \rf_reg_tmp[31][27]_i_2_n_0 ;
  wire \rf_reg_tmp[31][27]_i_5_n_0 ;
  wire \rf_reg_tmp[31][27]_i_6_n_0 ;
  wire \rf_reg_tmp[31][27]_i_7_n_0 ;
  wire \rf_reg_tmp[31][28]_i_10_n_0 ;
  wire \rf_reg_tmp[31][28]_i_12_n_0 ;
  wire \rf_reg_tmp[31][28]_i_13_n_0 ;
  wire \rf_reg_tmp[31][28]_i_15_n_0 ;
  wire \rf_reg_tmp[31][28]_i_16_n_0 ;
  wire \rf_reg_tmp[31][28]_i_17_n_0 ;
  wire \rf_reg_tmp[31][28]_i_18_n_0 ;
  wire \rf_reg_tmp[31][28]_i_19_n_0 ;
  wire \rf_reg_tmp[31][28]_i_20_n_0 ;
  wire \rf_reg_tmp[31][28]_i_22_n_0 ;
  wire \rf_reg_tmp[31][28]_i_23_n_0 ;
  wire \rf_reg_tmp[31][28]_i_24_n_0 ;
  wire \rf_reg_tmp[31][28]_i_25_n_0 ;
  wire \rf_reg_tmp[31][28]_i_2_n_0 ;
  wire \rf_reg_tmp[31][28]_i_5_n_0 ;
  wire \rf_reg_tmp[31][28]_i_6_n_0 ;
  wire \rf_reg_tmp[31][28]_i_7_n_0 ;
  wire \rf_reg_tmp[31][29]_i_11_n_0 ;
  wire \rf_reg_tmp[31][29]_i_12_n_0 ;
  wire \rf_reg_tmp[31][29]_i_13_n_0 ;
  wire \rf_reg_tmp[31][29]_i_14_n_0 ;
  wire \rf_reg_tmp[31][29]_i_15_n_0 ;
  wire \rf_reg_tmp[31][29]_i_16_n_0 ;
  wire \rf_reg_tmp[31][29]_i_17_n_0 ;
  wire \rf_reg_tmp[31][29]_i_18_n_0 ;
  wire \rf_reg_tmp[31][29]_i_19_n_0 ;
  wire \rf_reg_tmp[31][29]_i_20_n_0 ;
  wire \rf_reg_tmp[31][29]_i_21_n_0 ;
  wire \rf_reg_tmp[31][29]_i_22_n_0 ;
  wire \rf_reg_tmp[31][29]_i_23_n_0 ;
  wire \rf_reg_tmp[31][29]_i_2_n_0 ;
  wire \rf_reg_tmp[31][29]_i_5_n_0 ;
  wire \rf_reg_tmp[31][29]_i_6_n_0 ;
  wire \rf_reg_tmp[31][29]_i_9_n_0 ;
  wire \rf_reg_tmp[31][2]_i_12_n_0 ;
  wire \rf_reg_tmp[31][2]_i_14_n_0 ;
  wire \rf_reg_tmp[31][2]_i_16_n_0 ;
  wire \rf_reg_tmp[31][2]_i_17_n_0 ;
  wire \rf_reg_tmp[31][2]_i_18_n_0 ;
  wire \rf_reg_tmp[31][2]_i_19_n_0 ;
  wire \rf_reg_tmp[31][2]_i_20_n_0 ;
  wire \rf_reg_tmp[31][2]_i_21_n_0 ;
  wire \rf_reg_tmp[31][2]_i_2_n_0 ;
  wire \rf_reg_tmp[31][2]_i_5_n_0 ;
  wire \rf_reg_tmp[31][2]_i_6_n_0 ;
  wire \rf_reg_tmp[31][2]_i_7_n_0 ;
  wire \rf_reg_tmp[31][30]_i_10_n_0 ;
  wire \rf_reg_tmp[31][30]_i_11_n_0 ;
  wire \rf_reg_tmp[31][30]_i_13_n_0 ;
  wire \rf_reg_tmp[31][30]_i_14_n_0 ;
  wire \rf_reg_tmp[31][30]_i_15_n_0 ;
  wire \rf_reg_tmp[31][30]_i_16_n_0 ;
  wire \rf_reg_tmp[31][30]_i_17_n_0 ;
  wire \rf_reg_tmp[31][30]_i_18_n_0 ;
  wire \rf_reg_tmp[31][30]_i_19_n_0 ;
  wire \rf_reg_tmp[31][30]_i_20_n_0 ;
  wire \rf_reg_tmp[31][30]_i_21_n_0 ;
  wire \rf_reg_tmp[31][30]_i_22_n_0 ;
  wire \rf_reg_tmp[31][30]_i_23_n_0 ;
  wire \rf_reg_tmp[31][30]_i_24_n_0 ;
  wire \rf_reg_tmp[31][30]_i_25_n_0 ;
  wire \rf_reg_tmp[31][30]_i_26_n_0 ;
  wire \rf_reg_tmp[31][30]_i_27_n_0 ;
  wire \rf_reg_tmp[31][30]_i_28_n_0 ;
  wire \rf_reg_tmp[31][30]_i_29_n_0 ;
  wire \rf_reg_tmp[31][30]_i_2_n_0 ;
  wire \rf_reg_tmp[31][30]_i_30_n_0 ;
  wire \rf_reg_tmp[31][30]_i_31_n_0 ;
  wire \rf_reg_tmp[31][30]_i_32_n_0 ;
  wire \rf_reg_tmp[31][30]_i_34_n_0 ;
  wire \rf_reg_tmp[31][30]_i_35_n_0 ;
  wire \rf_reg_tmp[31][30]_i_36_n_0 ;
  wire \rf_reg_tmp[31][30]_i_37_n_0 ;
  wire \rf_reg_tmp[31][30]_i_38_n_0 ;
  wire \rf_reg_tmp[31][30]_i_39_n_0 ;
  wire \rf_reg_tmp[31][30]_i_5_n_0 ;
  wire \rf_reg_tmp[31][30]_i_6_n_0 ;
  wire \rf_reg_tmp[31][30]_i_7_n_0 ;
  wire \rf_reg_tmp[31][31]_i_10_n_0 ;
  wire \rf_reg_tmp[31][31]_i_12_n_0 ;
  wire \rf_reg_tmp[31][31]_i_13_n_0 ;
  wire \rf_reg_tmp[31][31]_i_14_n_0 ;
  wire \rf_reg_tmp[31][31]_i_15_n_0 ;
  wire \rf_reg_tmp[31][31]_i_20_n_0 ;
  wire \rf_reg_tmp[31][31]_i_21_n_0 ;
  wire \rf_reg_tmp[31][31]_i_23_n_0 ;
  wire \rf_reg_tmp[31][31]_i_24_n_0 ;
  wire \rf_reg_tmp[31][31]_i_25_n_0 ;
  wire \rf_reg_tmp[31][31]_i_29_n_0 ;
  wire \rf_reg_tmp[31][31]_i_30_n_0 ;
  wire \rf_reg_tmp[31][31]_i_31_n_0 ;
  wire \rf_reg_tmp[31][31]_i_32_n_0 ;
  wire \rf_reg_tmp[31][31]_i_33_n_0 ;
  wire \rf_reg_tmp[31][31]_i_34_n_0 ;
  wire \rf_reg_tmp[31][31]_i_35_n_0 ;
  wire \rf_reg_tmp[31][31]_i_36_n_0 ;
  wire \rf_reg_tmp[31][31]_i_37_n_0 ;
  wire \rf_reg_tmp[31][31]_i_3_n_0 ;
  wire \rf_reg_tmp[31][31]_i_40_n_0 ;
  wire \rf_reg_tmp[31][31]_i_41_n_0 ;
  wire \rf_reg_tmp[31][31]_i_42_n_0 ;
  wire \rf_reg_tmp[31][31]_i_43_n_0 ;
  wire \rf_reg_tmp[31][31]_i_44_n_0 ;
  wire \rf_reg_tmp[31][31]_i_45_n_0 ;
  wire \rf_reg_tmp[31][31]_i_46_n_0 ;
  wire \rf_reg_tmp[31][31]_i_47_n_0 ;
  wire \rf_reg_tmp[31][31]_i_48_n_0 ;
  wire \rf_reg_tmp[31][31]_i_49_n_0 ;
  wire \rf_reg_tmp[31][31]_i_4_n_0 ;
  wire \rf_reg_tmp[31][31]_i_50_n_0 ;
  wire \rf_reg_tmp[31][31]_i_51_n_0 ;
  wire \rf_reg_tmp[31][31]_i_52_n_0 ;
  wire \rf_reg_tmp[31][31]_i_53_n_0 ;
  wire \rf_reg_tmp[31][31]_i_54_n_0 ;
  wire \rf_reg_tmp[31][31]_i_55_n_0 ;
  wire \rf_reg_tmp[31][31]_i_56_n_0 ;
  wire \rf_reg_tmp[31][31]_i_57_n_0 ;
  wire \rf_reg_tmp[31][31]_i_58_n_0 ;
  wire \rf_reg_tmp[31][31]_i_59_n_0 ;
  wire \rf_reg_tmp[31][31]_i_5_n_0 ;
  wire \rf_reg_tmp[31][31]_i_7_n_0 ;
  wire \rf_reg_tmp[31][31]_i_9_n_0 ;
  wire \rf_reg_tmp[31][3]_i_12_n_0 ;
  wire \rf_reg_tmp[31][3]_i_14_n_0 ;
  wire \rf_reg_tmp[31][3]_i_15_n_0 ;
  wire \rf_reg_tmp[31][3]_i_16_n_0 ;
  wire \rf_reg_tmp[31][3]_i_17_n_0 ;
  wire \rf_reg_tmp[31][3]_i_18_n_0 ;
  wire \rf_reg_tmp[31][3]_i_19_n_0 ;
  wire \rf_reg_tmp[31][3]_i_20_n_0 ;
  wire \rf_reg_tmp[31][3]_i_21_n_0 ;
  wire \rf_reg_tmp[31][3]_i_3_n_0 ;
  wire \rf_reg_tmp[31][3]_i_6_n_0 ;
  wire \rf_reg_tmp[31][3]_i_7_n_0 ;
  wire \rf_reg_tmp[31][4]_i_11_n_0 ;
  wire \rf_reg_tmp[31][4]_i_15_n_0 ;
  wire \rf_reg_tmp[31][4]_i_2_n_0 ;
  wire \rf_reg_tmp[31][4]_i_6_n_0 ;
  wire \rf_reg_tmp[31][5]_i_12_n_0 ;
  wire \rf_reg_tmp[31][5]_i_14_n_0 ;
  wire \rf_reg_tmp[31][5]_i_2_n_0 ;
  wire \rf_reg_tmp[31][5]_i_5_n_0 ;
  wire \rf_reg_tmp[31][5]_i_6_n_0 ;
  wire \rf_reg_tmp[31][5]_i_7_n_0 ;
  wire \rf_reg_tmp[31][6]_i_12_n_0 ;
  wire \rf_reg_tmp[31][6]_i_14_n_0 ;
  wire \rf_reg_tmp[31][6]_i_2_n_0 ;
  wire \rf_reg_tmp[31][6]_i_5_n_0 ;
  wire \rf_reg_tmp[31][6]_i_6_n_0 ;
  wire \rf_reg_tmp[31][6]_i_7_n_0 ;
  wire \rf_reg_tmp[31][7]_i_13_n_0 ;
  wire \rf_reg_tmp[31][7]_i_15_n_0 ;
  wire \rf_reg_tmp[31][7]_i_17_n_0 ;
  wire \rf_reg_tmp[31][7]_i_18_n_0 ;
  wire \rf_reg_tmp[31][7]_i_20_n_0 ;
  wire \rf_reg_tmp[31][7]_i_3_n_0 ;
  wire \rf_reg_tmp[31][7]_i_6_n_0 ;
  wire \rf_reg_tmp[31][7]_i_7_n_0 ;
  wire \rf_reg_tmp[31][8]_i_11_n_0 ;
  wire \rf_reg_tmp[31][8]_i_13_n_0 ;
  wire \rf_reg_tmp[31][8]_i_14_n_0 ;
  wire \rf_reg_tmp[31][8]_i_15_n_0 ;
  wire \rf_reg_tmp[31][8]_i_16_n_0 ;
  wire \rf_reg_tmp[31][8]_i_17_n_0 ;
  wire \rf_reg_tmp[31][8]_i_18_n_0 ;
  wire \rf_reg_tmp[31][8]_i_2_n_0 ;
  wire \rf_reg_tmp[31][8]_i_5_n_0 ;
  wire \rf_reg_tmp[31][8]_i_6_n_0 ;
  wire \rf_reg_tmp[31][8]_i_7_n_0 ;
  wire \rf_reg_tmp[31][9]_i_11_n_0 ;
  wire \rf_reg_tmp[31][9]_i_13_n_0 ;
  wire \rf_reg_tmp[31][9]_i_14_n_0 ;
  wire \rf_reg_tmp[31][9]_i_2_n_0 ;
  wire \rf_reg_tmp[31][9]_i_5_n_0 ;
  wire \rf_reg_tmp[31][9]_i_6_n_0 ;
  wire \rf_reg_tmp[31][9]_i_7_n_0 ;
  wire [31:0]\rf_reg_tmp_reg[1][31] ;
  wire [0:0]\rf_reg_tmp_reg[2][31] ;
  wire \rf_reg_tmp_reg[31][11]_i_7_n_0 ;
  wire [0:0]\rf_reg_tmp_reg[7][31] ;
  wire stored_addr_en07_out;
  wire [29:0]\stored_addr_q_reg[31] ;
  wire valid_req_q_reg;
  wire [28:0]we_a_dec;

  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__0_i_10
       (.I0(\dscratch0_q_reg[31]_0 [5]),
        .I1(multdiv_operand_a_ex[6]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [6]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [6]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__0_i_11
       (.I0(\dscratch0_q_reg[31]_0 [4]),
        .I1(multdiv_operand_a_ex[5]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [5]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adder_result_ext_o_carry__0_i_12
       (.I0(\dscratch0_q_reg[31]_0 [3]),
        .I1(multdiv_operand_a_ex[4]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(adder_result_ext_o_carry__0_i_21_n_0),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .I5(\addr_last_q_reg[31]_0 [4]),
        .O(\dscratch0_q_reg[30] [4]));
  LUT6 #(
    .INIT(64'hFFFF022200000222)) 
    adder_result_ext_o_carry__0_i_13
       (.I0(instr_rdata_id[27]),
        .I1(adder_result_ext_o_carry__6_i_29_n_0),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(adder_result_ext_o_carry__1_i_25_n_0),
        .I4(prefetch_buffer_i_n_77),
        .I5(multdiv_operand_b_ex[6]),
        .O(alu_operand_b_ex[7]));
  LUT6 #(
    .INIT(64'hFFFF022200000222)) 
    adder_result_ext_o_carry__0_i_15
       (.I0(instr_rdata_id[26]),
        .I1(adder_result_ext_o_carry__6_i_29_n_0),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(adder_result_ext_o_carry__1_i_25_n_0),
        .I4(prefetch_buffer_i_n_77),
        .I5(multdiv_operand_b_ex[5]),
        .O(alu_operand_b_ex[6]));
  LUT6 #(
    .INIT(64'hFFFF022200000222)) 
    adder_result_ext_o_carry__0_i_17
       (.I0(instr_rdata_id[25]),
        .I1(adder_result_ext_o_carry__6_i_29_n_0),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(adder_result_ext_o_carry__1_i_25_n_0),
        .I4(prefetch_buffer_i_n_77),
        .I5(multdiv_operand_b_ex[4]),
        .O(alu_operand_b_ex[5]));
  LUT6 #(
    .INIT(64'hBBBB8B888B888B88)) 
    adder_result_ext_o_carry__0_i_19
       (.I0(multdiv_operand_b_ex[3]),
        .I1(prefetch_buffer_i_n_77),
        .I2(\ls_fsm_cs_reg[0]_0 ),
        .I3(adder_result_ext_o_carry__0_i_23_n_0),
        .I4(mac_res_signed[11]),
        .I5(adder_result_ext_o_carry__0_i_24_n_0),
        .O(alu_operand_b_ex[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry__0_i_21
       (.I0(mac_res_signed[6]),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .O(adder_result_ext_o_carry__0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry__0_i_23
       (.I0(adder_result_ext_o_carry__6_i_54_n_0),
        .I1(instr_rdata_id[11]),
        .O(adder_result_ext_o_carry__0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry__0_i_24
       (.I0(\addr_last_q_reg[11] ),
        .I1(\addr_last_q_reg[19] ),
        .O(adder_result_ext_o_carry__0_i_24_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__0_i_9
       (.I0(\dscratch0_q_reg[31]_0 [6]),
        .I1(multdiv_operand_a_ex[7]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [7]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [7]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__1_i_10
       (.I0(\dscratch0_q_reg[31]_0 [9]),
        .I1(multdiv_operand_a_ex[10]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [10]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [10]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__1_i_11
       (.I0(\dscratch0_q_reg[31]_0 [8]),
        .I1(multdiv_operand_a_ex[9]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [9]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [9]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__1_i_12
       (.I0(\dscratch0_q_reg[31]_0 [7]),
        .I1(multdiv_operand_a_ex[8]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [8]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [8]));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    adder_result_ext_o_carry__1_i_13
       (.I0(multdiv_operand_b_ex[10]),
        .I1(prefetch_buffer_i_n_77),
        .I2(mac_res_signed[7]),
        .I3(prefetch_buffer_i_n_195),
        .I4(adder_result_ext_o_carry__1_i_22_n_0),
        .I5(adder_result_ext_o_carry__1_i_23_n_0),
        .O(alu_operand_b_ex[11]));
  LUT6 #(
    .INIT(64'hFFFF022200000222)) 
    adder_result_ext_o_carry__1_i_15
       (.I0(instr_rdata_id[30]),
        .I1(adder_result_ext_o_carry__6_i_29_n_0),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(adder_result_ext_o_carry__1_i_25_n_0),
        .I4(prefetch_buffer_i_n_77),
        .I5(multdiv_operand_b_ex[9]),
        .O(alu_operand_b_ex[10]));
  LUT6 #(
    .INIT(64'hFFFF022200000222)) 
    adder_result_ext_o_carry__1_i_17
       (.I0(instr_rdata_id[29]),
        .I1(adder_result_ext_o_carry__6_i_29_n_0),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(adder_result_ext_o_carry__1_i_25_n_0),
        .I4(prefetch_buffer_i_n_77),
        .I5(multdiv_operand_b_ex[8]),
        .O(alu_operand_b_ex[9]));
  LUT6 #(
    .INIT(64'hFFFF022200000222)) 
    adder_result_ext_o_carry__1_i_19
       (.I0(instr_rdata_id[28]),
        .I1(adder_result_ext_o_carry__6_i_29_n_0),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(adder_result_ext_o_carry__1_i_25_n_0),
        .I4(prefetch_buffer_i_n_77),
        .I5(multdiv_operand_b_ex[7]),
        .O(alu_operand_b_ex[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    adder_result_ext_o_carry__1_i_22
       (.I0(\addr_last_q_reg[19] ),
        .I1(\addr_last_q_reg[11] ),
        .I2(adder_result_ext_o_carry__6_i_54_n_0),
        .O(adder_result_ext_o_carry__1_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    adder_result_ext_o_carry__1_i_23
       (.I0(instr_rdata_id[31]),
        .I1(\addr_last_q_reg[11] ),
        .I2(instr_rdata_id[7]),
        .I3(\addr_last_q_reg[19] ),
        .I4(lsu_addr_incr_req),
        .O(adder_result_ext_o_carry__1_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    adder_result_ext_o_carry__1_i_25
       (.I0(adder_result_ext_o_carry__1_i_27_n_0),
        .I1(instr_new_id),
        .I2(adder_result_ext_o_carry__1_i_28_n_0),
        .I3(adder_result_ext_o_carry__1_i_29_n_0),
        .O(adder_result_ext_o_carry__1_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h44405555)) 
    adder_result_ext_o_carry__1_i_26
       (.I0(lsu_addr_incr_req),
        .I1(adder_result_ext_o_carry__1_i_29_n_0),
        .I2(adder_result_ext_o_carry__1_i_28_n_0),
        .I3(instr_new_id),
        .I4(adder_result_ext_o_carry__1_i_27_n_0),
        .O(\addr_last_q_reg[11] ));
  LUT6 #(
    .INIT(64'h0404400000004000)) 
    adder_result_ext_o_carry__1_i_27
       (.I0(instr_rdata_id[3]),
        .I1(instr_rdata_id[0]),
        .I2(instr_rdata_id[4]),
        .I3(instr_rdata_id[2]),
        .I4(instr_rdata_id[6]),
        .I5(instr_rdata_id[5]),
        .O(adder_result_ext_o_carry__1_i_27_n_0));
  LUT6 #(
    .INIT(64'h0400400400004000)) 
    adder_result_ext_o_carry__1_i_28
       (.I0(instr_rdata_id[3]),
        .I1(instr_rdata_id[0]),
        .I2(instr_rdata_id[4]),
        .I3(instr_rdata_id[2]),
        .I4(instr_rdata_id[6]),
        .I5(instr_rdata_id[5]),
        .O(adder_result_ext_o_carry__1_i_28_n_0));
  LUT6 #(
    .INIT(64'h2000200000002000)) 
    adder_result_ext_o_carry__1_i_29
       (.I0(instr_rdata_id[5]),
        .I1(instr_rdata_id[4]),
        .I2(instr_rdata_id[6]),
        .I3(instr_rdata_id[0]),
        .I4(instr_rdata_id[3]),
        .I5(instr_rdata_id[2]),
        .O(adder_result_ext_o_carry__1_i_29_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__1_i_9
       (.I0(\dscratch0_q_reg[31]_0 [10]),
        .I1(multdiv_operand_a_ex[11]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [11]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [11]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__2_i_10
       (.I0(\dscratch0_q_reg[31]_0 [13]),
        .I1(multdiv_operand_a_ex[14]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [14]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [14]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__2_i_11
       (.I0(\dscratch0_q_reg[31]_0 [12]),
        .I1(multdiv_operand_a_ex[13]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [13]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [13]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__2_i_12
       (.I0(\dscratch0_q_reg[31]_0 [11]),
        .I1(multdiv_operand_a_ex[12]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [12]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [12]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__2_i_9
       (.I0(\dscratch0_q_reg[31]_0 [14]),
        .I1(multdiv_operand_a_ex[15]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [15]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [15]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__3_i_10
       (.I0(\dscratch0_q_reg[31]_0 [17]),
        .I1(multdiv_operand_a_ex[18]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [18]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [18]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__3_i_11
       (.I0(\dscratch0_q_reg[31]_0 [16]),
        .I1(multdiv_operand_a_ex[17]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [17]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [17]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__3_i_12
       (.I0(\dscratch0_q_reg[31]_0 [15]),
        .I1(multdiv_operand_a_ex[16]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [16]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [16]));
  LUT6 #(
    .INIT(64'hFF000D0DFFFF0D0D)) 
    adder_result_ext_o_carry__3_i_22
       (.I0(adder_result_ext_o_carry__1_i_28_n_0),
        .I1(instr_rdata_id[14]),
        .I2(adder_result_ext_o_carry__1_i_27_n_0),
        .I3(instr_new_id),
        .I4(adder_result_ext_o_carry__1_i_29_n_0),
        .I5(\div_counter_q[4]_i_9_n_0 ),
        .O(\addr_last_q_reg[19] ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__3_i_9
       (.I0(\dscratch0_q_reg[31]_0 [18]),
        .I1(multdiv_operand_a_ex[19]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [19]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [19]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__4_i_10
       (.I0(\dscratch0_q_reg[31]_0 [21]),
        .I1(multdiv_operand_a_ex[22]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [22]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [22]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__4_i_11
       (.I0(\dscratch0_q_reg[31]_0 [20]),
        .I1(multdiv_operand_a_ex[21]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [21]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [21]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__4_i_12
       (.I0(\dscratch0_q_reg[31]_0 [19]),
        .I1(multdiv_operand_a_ex[20]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [20]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [20]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__4_i_9
       (.I0(\dscratch0_q_reg[31]_0 [22]),
        .I1(multdiv_operand_a_ex[23]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [23]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [23]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__5_i_10
       (.I0(\dscratch0_q_reg[31]_0 [25]),
        .I1(multdiv_operand_a_ex[26]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [26]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [26]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__5_i_11
       (.I0(\dscratch0_q_reg[31]_0 [24]),
        .I1(multdiv_operand_a_ex[25]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [25]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [25]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__5_i_12
       (.I0(\dscratch0_q_reg[31]_0 [23]),
        .I1(multdiv_operand_a_ex[24]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [24]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [24]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__5_i_9
       (.I0(\dscratch0_q_reg[31]_0 [26]),
        .I1(multdiv_operand_a_ex[27]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [27]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [27]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__6_i_10
       (.I0(\dscratch0_q_reg[31]_0 [27]),
        .I1(multdiv_operand_a_ex[28]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [28]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [28]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__6_i_11
       (.I0(\dscratch0_q_reg[31]_0 [30]),
        .I1(multdiv_operand_a_ex[31]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [31]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(alu_operand_a_ex));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    adder_result_ext_o_carry__6_i_14
       (.I0(multdiv_operand_b_ex[29]),
        .I1(prefetch_buffer_i_n_77),
        .I2(instr_rdata_id[31]),
        .I3(adder_result_ext_o_carry__6_i_29_n_0),
        .O(alu_operand_b_ex[31]));
  LUT6 #(
    .INIT(64'h2020202000000030)) 
    adder_result_ext_o_carry__6_i_22
       (.I0(adder_result_ext_o_carry__6_i_35_n_0),
        .I1(lsu_addr_incr_req),
        .I2(instr_rdata_id[0]),
        .I3(adder_result_ext_o_carry__6_i_37_n_0),
        .I4(instr_rdata_id[3]),
        .I5(adder_result_ext_o_carry__6_i_38_n_0),
        .O(adder_result_ext_o_carry__6_i_22_n_0));
  LUT5 #(
    .INIT(32'h54554444)) 
    adder_result_ext_o_carry__6_i_23
       (.I0(lsu_addr_incr_req),
        .I1(adder_result_ext_o_carry__6_i_39_n_0),
        .I2(instr_rdata_id[5]),
        .I3(adder_result_ext_o_carry__6_i_40_n_0),
        .I4(instr_rdata_id[3]),
        .O(adder_result_ext_o_carry__6_i_23_n_0));
  LUT6 #(
    .INIT(64'hFF005300FFFF5300)) 
    adder_result_ext_o_carry__6_i_24
       (.I0(adder_result_ext_o_carry__6_i_41_n_0),
        .I1(adder_result_ext_o_carry__6_i_40_n_0),
        .I2(adder_result_ext_o_carry__6_i_42_n_0),
        .I3(adder_result_ext_o_carry__6_i_43_n_0),
        .I4(adder_result_ext_o_carry__6_i_44_n_0),
        .I5(adder_result_ext_o_carry__6_i_45_n_0),
        .O(alu_operator_ex[3]));
  LUT6 #(
    .INIT(64'hFF001D00FFFF1D00)) 
    adder_result_ext_o_carry__6_i_25
       (.I0(adder_result_ext_o_carry__6_i_40_n_0),
        .I1(adder_result_ext_o_carry__6_i_42_n_0),
        .I2(adder_result_ext_o_carry__6_i_46_n_0),
        .I3(adder_result_ext_o_carry__6_i_43_n_0),
        .I4(adder_result_ext_o_carry__6_i_44_n_0),
        .I5(adder_result_ext_o_carry__6_i_47_n_0),
        .O(alu_operator_ex[1]));
  LUT6 #(
    .INIT(64'hFF00FFFFD100D100)) 
    adder_result_ext_o_carry__6_i_26
       (.I0(adder_result_ext_o_carry__6_i_40_n_0),
        .I1(adder_result_ext_o_carry__6_i_42_n_0),
        .I2(adder_result_ext_o_carry__6_i_48_n_0),
        .I3(adder_result_ext_o_carry__6_i_43_n_0),
        .I4(adder_result_ext_o_carry__6_i_49_n_0),
        .I5(adder_result_ext_o_carry__6_i_44_n_0),
        .O(alu_operator_ex[2]));
  LUT6 #(
    .INIT(64'hFF00C500FFFFC500)) 
    adder_result_ext_o_carry__6_i_27
       (.I0(adder_result_ext_o_carry__6_i_40_n_0),
        .I1(adder_result_ext_o_carry__6_i_50_n_0),
        .I2(adder_result_ext_o_carry__6_i_42_n_0),
        .I3(adder_result_ext_o_carry__6_i_43_n_0),
        .I4(adder_result_ext_o_carry__6_i_44_n_0),
        .I5(adder_result_ext_o_carry__6_i_51_n_0),
        .O(alu_operator_ex[0]));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    adder_result_ext_o_carry__6_i_29
       (.I0(lsu_addr_incr_req),
        .I1(instr_new_id),
        .I2(instr_rdata_id[2]),
        .I3(instr_rdata_id[0]),
        .I4(adder_result_ext_o_carry__6_i_53_n_0),
        .O(adder_result_ext_o_carry__6_i_29_n_0));
  LUT6 #(
    .INIT(64'h0003C2C0000300C0)) 
    adder_result_ext_o_carry__6_i_35
       (.I0(adder_result_ext_o_carry__6_i_40_n_0),
        .I1(instr_rdata_id[6]),
        .I2(instr_rdata_id[5]),
        .I3(instr_rdata_id[3]),
        .I4(instr_rdata_id[4]),
        .I5(instr_rdata_id[2]),
        .O(adder_result_ext_o_carry__6_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adder_result_ext_o_carry__6_i_37
       (.I0(instr_rdata_id[6]),
        .I1(instr_rdata_id[5]),
        .O(adder_result_ext_o_carry__6_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    adder_result_ext_o_carry__6_i_38
       (.I0(instr_rdata_id[2]),
        .I1(instr_rdata_id[14]),
        .I2(instr_rdata_id[6]),
        .O(adder_result_ext_o_carry__6_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFF8FCFFF8FFF8F)) 
    adder_result_ext_o_carry__6_i_39
       (.I0(instr_rdata_id[6]),
        .I1(adder_result_ext_o_carry__6_i_55_n_0),
        .I2(instr_rdata_id[0]),
        .I3(instr_rdata_id[3]),
        .I4(instr_rdata_id[4]),
        .I5(instr_rdata_id[2]),
        .O(adder_result_ext_o_carry__6_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h01)) 
    adder_result_ext_o_carry__6_i_40
       (.I0(mac_res_signed[0]),
        .I1(mac_res_signed[1]),
        .I2(instr_rdata_id[14]),
        .O(adder_result_ext_o_carry__6_i_40_n_0));
  LUT6 #(
    .INIT(64'h1111111111003113)) 
    adder_result_ext_o_carry__6_i_41
       (.I0(instr_rdata_id[30]),
        .I1(adder_result_ext_o_carry__6_i_56_n_0),
        .I2(mac_res_signed[0]),
        .I3(instr_rdata_id[14]),
        .I4(mac_res_signed[1]),
        .I5(instr_rdata_id[25]),
        .O(adder_result_ext_o_carry__6_i_41_n_0));
  LUT6 #(
    .INIT(64'hDDFFF6FFFFFFD2FF)) 
    adder_result_ext_o_carry__6_i_42
       (.I0(instr_rdata_id[2]),
        .I1(instr_rdata_id[4]),
        .I2(instr_rdata_id[3]),
        .I3(instr_rdata_id[0]),
        .I4(instr_rdata_id[6]),
        .I5(instr_rdata_id[5]),
        .O(adder_result_ext_o_carry__6_i_42_n_0));
  LUT6 #(
    .INIT(64'hFBFA2EFEFFFFFFFF)) 
    adder_result_ext_o_carry__6_i_43
       (.I0(instr_rdata_id[3]),
        .I1(instr_rdata_id[2]),
        .I2(instr_rdata_id[6]),
        .I3(instr_rdata_id[5]),
        .I4(instr_rdata_id[4]),
        .I5(instr_rdata_id[0]),
        .O(adder_result_ext_o_carry__6_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFBB7F7BFFBFBFFB)) 
    adder_result_ext_o_carry__6_i_44
       (.I0(instr_rdata_id[6]),
        .I1(instr_rdata_id[0]),
        .I2(instr_rdata_id[2]),
        .I3(instr_rdata_id[3]),
        .I4(instr_rdata_id[4]),
        .I5(instr_rdata_id[5]),
        .O(adder_result_ext_o_carry__6_i_44_n_0));
  LUT6 #(
    .INIT(64'h7747447777774477)) 
    adder_result_ext_o_carry__6_i_45
       (.I0(instr_new_id),
        .I1(adder_result_ext_o_carry__6_i_42_n_0),
        .I2(mac_res_signed[0]),
        .I3(mac_res_signed[1]),
        .I4(instr_rdata_id[14]),
        .I5(adder_result_ext_o_carry__6_i_57_n_0),
        .O(adder_result_ext_o_carry__6_i_45_n_0));
  LUT6 #(
    .INIT(64'h00000F0800090F01)) 
    adder_result_ext_o_carry__6_i_46
       (.I0(instr_rdata_id[14]),
        .I1(mac_res_signed[0]),
        .I2(adder_result_ext_o_carry__6_i_56_n_0),
        .I3(instr_rdata_id[25]),
        .I4(instr_rdata_id[30]),
        .I5(mac_res_signed[1]),
        .O(adder_result_ext_o_carry__6_i_46_n_0));
  LUT6 #(
    .INIT(64'h744CCC4F777FCC4F)) 
    adder_result_ext_o_carry__6_i_47
       (.I0(instr_new_id),
        .I1(adder_result_ext_o_carry__6_i_42_n_0),
        .I2(mac_res_signed[1]),
        .I3(instr_rdata_id[14]),
        .I4(mac_res_signed[0]),
        .I5(adder_result_ext_o_carry__6_i_58_n_0),
        .O(adder_result_ext_o_carry__6_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE3032)) 
    adder_result_ext_o_carry__6_i_48
       (.I0(mac_res_signed[1]),
        .I1(instr_rdata_id[25]),
        .I2(mac_res_signed[0]),
        .I3(instr_rdata_id[14]),
        .I4(instr_rdata_id[30]),
        .I5(adder_result_ext_o_carry__6_i_56_n_0),
        .O(adder_result_ext_o_carry__6_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hCC44FF47)) 
    adder_result_ext_o_carry__6_i_49
       (.I0(instr_new_id),
        .I1(adder_result_ext_o_carry__6_i_42_n_0),
        .I2(mac_res_signed[1]),
        .I3(instr_rdata_id[14]),
        .I4(mac_res_signed[0]),
        .O(adder_result_ext_o_carry__6_i_49_n_0));
  LUT6 #(
    .INIT(64'hEEEFEFEEEEEEEFEE)) 
    adder_result_ext_o_carry__6_i_50
       (.I0(adder_result_ext_o_carry__6_i_56_n_0),
        .I1(instr_rdata_id[30]),
        .I2(instr_rdata_id[25]),
        .I3(mac_res_signed[0]),
        .I4(instr_rdata_id[14]),
        .I5(mac_res_signed[1]),
        .O(adder_result_ext_o_carry__6_i_50_n_0));
  LUT6 #(
    .INIT(64'h7C444F7F7F774F7F)) 
    adder_result_ext_o_carry__6_i_51
       (.I0(instr_new_id),
        .I1(adder_result_ext_o_carry__6_i_42_n_0),
        .I2(mac_res_signed[1]),
        .I3(instr_rdata_id[14]),
        .I4(mac_res_signed[0]),
        .I5(adder_result_ext_o_carry__6_i_59_n_0),
        .O(adder_result_ext_o_carry__6_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    adder_result_ext_o_carry__6_i_53
       (.I0(instr_rdata_id[6]),
        .I1(instr_rdata_id[4]),
        .I2(instr_rdata_id[5]),
        .O(adder_result_ext_o_carry__6_i_53_n_0));
  LUT5 #(
    .INIT(32'h11105555)) 
    adder_result_ext_o_carry__6_i_54
       (.I0(lsu_addr_incr_req),
        .I1(instr_rdata_id[3]),
        .I2(adder_result_ext_o_carry__6_i_60_n_0),
        .I3(instr_new_id),
        .I4(adder_result_ext_o_carry__1_i_29_n_0),
        .O(adder_result_ext_o_carry__6_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFF7F777F)) 
    adder_result_ext_o_carry__6_i_55
       (.I0(instr_rdata_id[5]),
        .I1(instr_rdata_id[6]),
        .I2(instr_new_id),
        .I3(instr_rdata_id[4]),
        .I4(instr_rdata_id[14]),
        .O(adder_result_ext_o_carry__6_i_55_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_result_ext_o_carry__6_i_56
       (.I0(instr_rdata_id[29]),
        .I1(instr_rdata_id[31]),
        .I2(instr_rdata_id[26]),
        .I3(instr_rdata_id[27]),
        .I4(instr_rdata_id[28]),
        .O(adder_result_ext_o_carry__6_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_result_ext_o_carry__6_i_57
       (.I0(instr_rdata_id[25]),
        .I1(instr_rdata_id[28]),
        .I2(instr_rdata_id[27]),
        .I3(instr_rdata_id[26]),
        .I4(instr_rdata_id[31]),
        .I5(instr_rdata_id[29]),
        .O(adder_result_ext_o_carry__6_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    adder_result_ext_o_carry__6_i_58
       (.I0(instr_rdata_id[30]),
        .I1(instr_rdata_id[29]),
        .I2(instr_rdata_id[31]),
        .I3(instr_rdata_id[14]),
        .I4(exc_req_q_i_20_n_0),
        .O(adder_result_ext_o_carry__6_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    adder_result_ext_o_carry__6_i_59
       (.I0(instr_rdata_id[14]),
        .I1(instr_rdata_id[30]),
        .I2(instr_rdata_id[29]),
        .I3(instr_rdata_id[31]),
        .I4(exc_req_q_i_20_n_0),
        .O(adder_result_ext_o_carry__6_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hCF7D)) 
    adder_result_ext_o_carry__6_i_60
       (.I0(instr_rdata_id[5]),
        .I1(instr_rdata_id[6]),
        .I2(instr_rdata_id[2]),
        .I3(instr_rdata_id[4]),
        .O(adder_result_ext_o_carry__6_i_60_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__6_i_8
       (.I0(\dscratch0_q_reg[31]_0 [29]),
        .I1(multdiv_operand_a_ex[30]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [30]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [30]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    adder_result_ext_o_carry__6_i_9
       (.I0(\dscratch0_q_reg[31]_0 [28]),
        .I1(multdiv_operand_a_ex[29]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(\addr_last_q_reg[31]_0 [29]),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .O(\dscratch0_q_reg[30] [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adder_result_ext_o_carry_i_10
       (.I0(\dscratch0_q_reg[31]_0 [2]),
        .I1(multdiv_operand_a_ex[3]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(adder_result_ext_o_carry_i_22_n_0),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .I5(\addr_last_q_reg[31]_0 [3]),
        .O(\dscratch0_q_reg[30] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adder_result_ext_o_carry_i_11
       (.I0(\dscratch0_q_reg[31]_0 [1]),
        .I1(multdiv_operand_a_ex[2]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(adder_result_ext_o_carry_i_23_n_0),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .I5(\addr_last_q_reg[31]_0 [2]),
        .O(\dscratch0_q_reg[30] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    adder_result_ext_o_carry_i_12
       (.I0(\dscratch0_q_reg[31]_0 [0]),
        .I1(multdiv_operand_a_ex[1]),
        .I2(adder_result_ext_o_carry__6_i_22_n_0),
        .I3(adder_result_ext_o_carry_i_24_n_0),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .I5(\addr_last_q_reg[31]_0 [1]),
        .O(\dscratch0_q_reg[30] [1]));
  LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
    adder_result_ext_o_carry_i_13
       (.I0(multdiv_operand_a_ex[0]),
        .I1(adder_result_ext_o_carry__6_i_22_n_0),
        .I2(mac_res_signed[2]),
        .I3(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I4(adder_result_ext_o_carry__6_i_23_n_0),
        .I5(\addr_last_q_reg[31]_0 [0]),
        .O(\dscratch0_q_reg[30] [0]));
  LUT6 #(
    .INIT(64'h7777474447444744)) 
    adder_result_ext_o_carry_i_14
       (.I0(\instr_rdata_id_o_reg[24]_0 ),
        .I1(prefetch_buffer_i_n_77),
        .I2(\ls_fsm_cs_reg[0]_0 ),
        .I3(adder_result_ext_o_carry_i_25_n_0),
        .I4(mac_res_signed[10]),
        .I5(adder_result_ext_o_carry__0_i_24_n_0),
        .O(alu_operand_b_ex[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    adder_result_ext_o_carry_i_16
       (.I0(multdiv_operand_b_ex[2]),
        .I1(prefetch_buffer_i_n_77),
        .I2(adder_result_ext_o_carry_i_26_n_0),
        .I3(adder_result_ext_o_carry_i_27_n_0),
        .O(alu_operand_b_ex[2]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    adder_result_ext_o_carry_i_18
       (.I0(multdiv_operand_b_ex[1]),
        .I1(prefetch_buffer_i_n_77),
        .I2(adder_result_ext_o_carry_i_28_n_0),
        .I3(adder_result_ext_o_carry_i_29_n_0),
        .O(alu_operand_b_ex[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    adder_result_ext_o_carry_i_20
       (.I0(multdiv_operand_b_ex[0]),
        .I1(prefetch_buffer_i_n_77),
        .I2(adder_result_ext_o_carry_i_30_n_0),
        .O(alu_operand_b_ex[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry_i_22
       (.I0(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I1(mac_res_signed[5]),
        .O(adder_result_ext_o_carry_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry_i_23
       (.I0(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I1(mac_res_signed[4]),
        .O(adder_result_ext_o_carry_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry_i_24
       (.I0(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I1(\dscratch0_q_reg[1] ),
        .O(adder_result_ext_o_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_result_ext_o_carry_i_25
       (.I0(adder_result_ext_o_carry__6_i_54_n_0),
        .I1(instr_rdata_id[10]),
        .O(adder_result_ext_o_carry_i_25_n_0));
  LUT5 #(
    .INIT(32'hFF8BFFFF)) 
    adder_result_ext_o_carry_i_26
       (.I0(mac_res_signed[9]),
        .I1(\addr_last_q_reg[19] ),
        .I2(instr_is_compressed_id),
        .I3(adder_result_ext_o_carry__6_i_54_n_0),
        .I4(\addr_last_q_reg[11] ),
        .O(adder_result_ext_o_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'h00D05070F0D05070)) 
    adder_result_ext_o_carry_i_27
       (.I0(instr_rdata_id[9]),
        .I1(lsu_addr_incr_req),
        .I2(adder_result_ext_o_carry__6_i_54_n_0),
        .I3(\addr_last_q_reg[19] ),
        .I4(\addr_last_q_reg[11] ),
        .I5(mac_res_signed[9]),
        .O(adder_result_ext_o_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'hAA08888000088880)) 
    adder_result_ext_o_carry_i_28
       (.I0(adder_result_ext_o_carry__6_i_54_n_0),
        .I1(instr_rdata_id[8]),
        .I2(lsu_addr_incr_req),
        .I3(\addr_last_q_reg[19] ),
        .I4(\addr_last_q_reg[11] ),
        .I5(\addr_last_q_reg[3]_0 ),
        .O(adder_result_ext_o_carry_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h20302000)) 
    adder_result_ext_o_carry_i_29
       (.I0(\addr_last_q_reg[3]_0 ),
        .I1(adder_result_ext_o_carry__6_i_54_n_0),
        .I2(\addr_last_q_reg[11] ),
        .I3(\addr_last_q_reg[19] ),
        .I4(instr_is_compressed_id),
        .O(adder_result_ext_o_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h888A888000000000)) 
    adder_result_ext_o_carry_i_30
       (.I0(\addr_last_q_reg[11] ),
        .I1(mac_res_signed[7]),
        .I2(\addr_last_q_reg[19] ),
        .I3(lsu_addr_incr_req),
        .I4(instr_rdata_id[7]),
        .I5(adder_result_ext_o_carry__6_i_54_n_0),
        .O(adder_result_ext_o_carry_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    branch_set_q_i_1
       (.I0(id_wb_fsm_cs_i_4_n_0),
        .I1(id_wb_fsm_cs),
        .I2(instr_new_id),
        .I3(instr_fetch_err),
        .I4(branch_decision),
        .O(branch_set_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl_fsm_cs[0]_i_3 
       (.I0(exc_req_q_reg_2),
        .I1(\ctrl_fsm_cs_reg[0] ),
        .O(\ctrl_fsm_cs_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000A8A0)) 
    \ctrl_fsm_cs[1]_i_4 
       (.I0(\ctrl_fsm_cs_reg[3] ),
        .I1(debug_single_step),
        .I2(debug_req_i),
        .I3(instr_valid_id),
        .I4(debug_mode),
        .O(\ctrl_fsm_cs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h11111000)) 
    \ctrl_fsm_cs[1]_i_5 
       (.I0(\ctrl_fsm_cs_reg[0] ),
        .I1(debug_mode_q_reg),
        .I2(prefetch_buffer_i_n_57),
        .I3(debug_mode_q_reg_0),
        .I4(exc_req_q_reg_2),
        .O(\ctrl_fsm_cs_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl_fsm_cs[3]_i_5 
       (.I0(instr_valid_id_o_reg_1),
        .I1(\mtvec_q_reg[31] ),
        .O(\ctrl_fsm_cs_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    data_axi_awvalid_INST_0_i_2
       (.I0(data_axi_awvalid_INST_0_i_4_n_0),
        .I1(instr_rdata_id[5]),
        .O(data_we_q_reg));
  LUT2 #(
    .INIT(4'h2)) 
    data_axi_awvalid_INST_0_i_3
       (.I0(data_axi_awvalid_INST_0_i_4_n_0),
        .I1(data_axi_awvalid_INST_0_i_5_n_0),
        .O(data_req_ex));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    data_axi_awvalid_INST_0_i_4
       (.I0(data_axi_awvalid_INST_0_i_6_n_0),
        .I1(instr_rdata_id[4]),
        .I2(instr_rdata_id[3]),
        .I3(instr_rdata_id[2]),
        .I4(instr_rdata_id[6]),
        .I5(instr_rdata_id[0]),
        .O(data_axi_awvalid_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hDCDD)) 
    data_axi_awvalid_INST_0_i_5
       (.I0(instr_new_id),
        .I1(instr_fetch_err),
        .I2(instr_multicycle_done_q),
        .I3(\div_counter_q[4]_i_4_n_0 ),
        .O(data_axi_awvalid_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAEEEAAEEBEEEAEEE)) 
    data_axi_awvalid_INST_0_i_6
       (.I0(data_axi_awvalid_INST_0_i_7_n_0),
        .I1(instr_rdata_id[3]),
        .I2(instr_rdata_id[6]),
        .I3(instr_rdata_id[2]),
        .I4(instr_rdata_id[5]),
        .I5(adder_result_ext_o_carry__6_i_40_n_0),
        .O(data_axi_awvalid_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF10FFFF)) 
    data_axi_awvalid_INST_0_i_7
       (.I0(instr_rdata_id[3]),
        .I1(instr_rdata_id[4]),
        .I2(data_axi_awvalid_INST_0_i_8_n_0),
        .I3(adder_result_ext_o_carry__6_i_37_n_0),
        .I4(instr_rdata_id[0]),
        .I5(illegal_c_insn_id),
        .O(data_axi_awvalid_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h33FF33FC3FFA33F0)) 
    data_axi_awvalid_INST_0_i_8
       (.I0(mac_res_signed[0]),
        .I1(instr_rdata_id[5]),
        .I2(instr_rdata_id[2]),
        .I3(instr_rdata_id[6]),
        .I4(mac_res_signed[1]),
        .I5(instr_rdata_id[14]),
        .O(data_axi_awvalid_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h333E000F)) 
    \data_axi_wstrb[0]_INST_0 
       (.I0(data_type_ex[0]),
        .I1(data_type_ex[1]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(handle_misaligned_q),
        .O(data_axi_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h0F004331)) 
    \data_axi_wstrb[2]_INST_0 
       (.I0(data_type_ex[0]),
        .I1(handle_misaligned_q),
        .I2(O[0]),
        .I3(O[1]),
        .I4(data_type_ex[1]),
        .O(data_axi_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF0005151)) 
    \data_axi_wstrb[3]_INST_0 
       (.I0(handle_misaligned_q),
        .I1(data_type_ex[0]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(data_type_ex[1]),
        .O(data_axi_wstrb[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \data_axi_wstrb[3]_INST_0_i_1 
       (.I0(instr_rdata_id[0]),
        .I1(instr_rdata_id[6]),
        .I2(instr_rdata_id[2]),
        .I3(\data_axi_wstrb[3]_INST_0_i_3_n_0 ),
        .I4(instr_rdata_id[3]),
        .I5(instr_rdata_id[4]),
        .O(data_type_ex[0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data_axi_wstrb[3]_INST_0_i_2 
       (.I0(instr_rdata_id[0]),
        .I1(\data_axi_wstrb[3]_INST_0_i_4_n_0 ),
        .I2(mac_res_signed[1]),
        .I3(mac_res_signed[0]),
        .I4(instr_rdata_id[3]),
        .I5(instr_rdata_id[4]),
        .O(data_type_ex[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \data_axi_wstrb[3]_INST_0_i_3 
       (.I0(mac_res_signed[1]),
        .I1(mac_res_signed[0]),
        .O(\data_axi_wstrb[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_axi_wstrb[3]_INST_0_i_4 
       (.I0(instr_rdata_id[6]),
        .I1(instr_rdata_id[2]),
        .O(\data_axi_wstrb[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    data_sign_ext_q_i_1
       (.I0(instr_rdata_id[3]),
        .I1(\data_axi_wstrb[3]_INST_0_i_4_n_0 ),
        .I2(instr_rdata_id[0]),
        .I3(instr_rdata_id[4]),
        .I4(instr_rdata_id[5]),
        .I5(instr_rdata_id[14]),
        .O(data_sign_ext_ex));
  LUT4 #(
    .INIT(16'h5530)) 
    \dcsr_q[ebreakm]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_3_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [15]),
        .O(p_22_in));
  LUT4 #(
    .INIT(16'h5530)) 
    \dcsr_q[ebreaku]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][12]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [12]),
        .O(p_16_in));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \dcsr_q[prv][1]_i_1 
       (.I0(\dcsr_q[prv][1]_i_3_n_0 ),
        .I1(\dcsr_q[prv][1]_i_4_n_0 ),
        .I2(\ctrl_fsm_cs_reg[0]_1 ),
        .O(\dcsr_q_reg[prv][0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \dcsr_q[prv][1]_i_3 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\dscratch1_q_reg[31] ),
        .O(\dcsr_q[prv][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \dcsr_q[prv][1]_i_4 
       (.I0(\mcause_q[5]_i_3_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\mepc_q_reg[31] ),
        .I5(\dcsr_q[prv][1]_i_7_n_0 ),
        .O(\dcsr_q[prv][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \dcsr_q[prv][1]_i_7 
       (.I0(\depc_q[31]_i_5_n_0 ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\mscratch_q_reg[31] ),
        .O(\dcsr_q[prv][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dcsr_q[step]_i_1 
       (.I0(\dcsr_q[prv][1]_i_3_n_0 ),
        .I1(\dcsr_q[prv][1]_i_4_n_0 ),
        .O(dcsr_d6_out));
  LUT4 #(
    .INIT(16'h5530)) 
    \dcsr_q[step]_i_2 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][2]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [2]),
        .O(\dscratch0_q_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    debug_mode_q_i_5
       (.I0(\dscratch0_q_reg[18] ),
        .I1(\rf_reg_tmp[31][31]_i_20_n_0 ),
        .I2(instr_rdata_id[31]),
        .I3(instr_rdata_id[14]),
        .I4(prefetch_buffer_i_n_193),
        .I5(debug_mode_q_i_7_n_0),
        .O(illegal_insn_q_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    debug_mode_q_i_7
       (.I0(instr_rdata_id[26]),
        .I1(mac_res_signed[7]),
        .I2(instr_valid_id),
        .I3(instr_rdata_id[28]),
        .I4(debug_mode_q_i_8_n_0),
        .I5(debug_mode_q_i_9_n_0),
        .O(debug_mode_q_i_7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    debug_mode_q_i_8
       (.I0(instr_rdata_id[27]),
        .I1(mac_res_signed[11]),
        .O(debug_mode_q_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h7)) 
    debug_mode_q_i_9
       (.I0(instr_rdata_id[29]),
        .I1(exc_req_q_reg_5),
        .O(debug_mode_q_i_9_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \depc_q[31]_i_1 
       (.I0(\ctrl_fsm_cs_reg[0]_1 ),
        .I1(\depc_q[31]_i_3_n_0 ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .I4(\depc_q[31]_i_6_n_0 ),
        .I5(\mie_q[irq_software]_i_3_n_0 ),
        .O(\depc_q_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \depc_q[31]_i_3 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\mcountinhibit_q_reg[0] ),
        .O(\depc_q[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \depc_q[31]_i_4 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[3]),
        .O(\depc_q[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \depc_q[31]_i_5 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[10]),
        .O(\depc_q[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \depc_q[31]_i_6 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\depc_q[31]_i_7_n_0 ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\depc_q_reg[31]_0 ),
        .I5(\depc_q[31]_i_9_n_0 ),
        .O(\depc_q[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \depc_q[31]_i_7 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[9]),
        .O(\depc_q[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \depc_q[31]_i_8 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\dscratch0_q_reg[31] ),
        .O(\depc_q_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \depc_q[31]_i_9 
       (.I0(\dscratch0_q[31]_i_2_n_0 ),
        .I1(\mhpmcounter_q[0][31]_i_5_n_0 ),
        .O(\depc_q[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \depc_q[6]_i_2 
       (.I0(\dscratch0_q_reg[6] ),
        .I1(\ctrl_fsm_cs_reg[0]_2 ),
        .O(\depc_q_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \depc_q[8]_i_4 
       (.I0(\dscratch0_q_reg[8] ),
        .I1(\ctrl_fsm_cs_reg[0]_2 ),
        .O(\depc_q_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div_counter_q[4]_i_10 
       (.I0(instr_rdata_id[29]),
        .I1(instr_rdata_id[30]),
        .I2(instr_rdata_id[31]),
        .I3(instr_rdata_id[14]),
        .I4(id_wb_fsm_cs_i_11_n_0),
        .O(\div_counter_q[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFF70F0)) 
    \div_counter_q[4]_i_4 
       (.I0(\div_counter_q[4]_i_9_n_0 ),
        .I1(\div_counter_q[4]_i_10_n_0 ),
        .I2(exc_req_q_i_12_n_0),
        .I3(prefetch_buffer_i_n_186),
        .I4(data_axi_awvalid_INST_0_i_4_n_0),
        .I5(prefetch_buffer_i_n_185),
        .O(\div_counter_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \div_counter_q[4]_i_9 
       (.I0(instr_rdata_id[0]),
        .I1(instr_rdata_id[3]),
        .I2(instr_rdata_id[2]),
        .I3(instr_rdata_id[5]),
        .I4(instr_rdata_id[4]),
        .I5(instr_rdata_id[6]),
        .O(\div_counter_q[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \dscratch0_q[31]_i_1 
       (.I0(\mcause_q[5]_i_3_n_0 ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\dscratch0_q[31]_i_3_n_0 ),
        .I4(\dscratch0_q[31]_i_4_n_0 ),
        .I5(\dscratch0_q[31]_i_5_n_0 ),
        .O(\dscratch0_q_reg[31]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dscratch0_q[31]_i_2 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[7]),
        .O(\dscratch0_q[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dscratch0_q[31]_i_3 
       (.I0(\mepc_q_reg[31] ),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .O(\dscratch0_q[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dscratch0_q[31]_i_4 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\dscratch1_q_reg[31] ),
        .O(\dscratch0_q[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dscratch0_q[31]_i_5 
       (.I0(\depc_q[31]_i_5_n_0 ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .O(\dscratch0_q[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dscratch1_q[31]_i_1 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\dcsr_q[prv][1]_i_4_n_0 ),
        .O(\dscratch1_q_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h5555555555405550)) 
    exc_req_q_i_1
       (.I0(\ctrl_fsm_cs_reg[3]_0 ),
        .I1(instr_fetch_err),
        .I2(instr_valid_id),
        .I3(exc_req_q_reg_0),
        .I4(exc_req_q_i_4_n_0),
        .I5(exc_req_q_i_5_n_0),
        .O(exc_req_q_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCF7FCC4)) 
    exc_req_q_i_10
       (.I0(exc_req_q_i_28_n_0),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(exc_req_q_i_29_n_0),
        .O(exc_req_q_i_10_n_0));
  LUT6 #(
    .INIT(64'h000000000000DFDD)) 
    exc_req_q_i_11
       (.I0(exc_req_q_i_30_n_0),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\mepc_q_reg[31] ),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mscratch_q[31]_i_4_n_0 ),
        .I5(\mhpmcounter_q_reg[2][63] ),
        .O(exc_req_q_i_11_n_0));
  LUT6 #(
    .INIT(64'h1111111111111113)) 
    exc_req_q_i_12
       (.I0(instr_rdata_id[4]),
        .I1(data_axi_awvalid_INST_0_i_6_n_0),
        .I2(exc_req_q_i_31_n_0),
        .I3(instr_rdata_id[3]),
        .I4(exc_req_q_i_32_n_0),
        .I5(exc_req_q_i_33_n_0),
        .O(exc_req_q_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    exc_req_q_i_14
       (.I0(exc_req_q_i_37_n_0),
        .I1(\dscratch0_q_reg[18] ),
        .I2(exc_req_q_reg_5),
        .I3(mac_res_signed[9]),
        .I4(prefetch_buffer_i_n_190),
        .O(exc_req_q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    exc_req_q_i_18
       (.I0(\dscratch0_q_reg[18] ),
        .I1(exc_req_q_i_37_n_0),
        .O(exc_req_q_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    exc_req_q_i_20
       (.I0(instr_rdata_id[28]),
        .I1(instr_rdata_id[27]),
        .I2(instr_rdata_id[25]),
        .I3(instr_rdata_id[26]),
        .O(exc_req_q_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    exc_req_q_i_21
       (.I0(alu_operand_b_ex[2]),
        .I1(alu_operand_b_ex[3]),
        .I2(csr_access),
        .O(exc_req_q_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h08C0)) 
    exc_req_q_i_22
       (.I0(alu_operand_b_ex[5]),
        .I1(csr_access),
        .I2(alu_operand_b_ex[0]),
        .I3(alu_operand_b_ex[1]),
        .O(exc_req_q_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hDDD5)) 
    exc_req_q_i_23
       (.I0(debug_mode),
        .I1(csr_access),
        .I2(alu_operand_b_ex[3]),
        .I3(alu_operand_b_ex[2]),
        .O(exc_req_q_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    exc_req_q_i_24
       (.I0(alu_operand_b_ex[5]),
        .I1(alu_operand_b_ex[7]),
        .I2(alu_operand_b_ex[4]),
        .I3(csr_access),
        .O(exc_req_q_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    exc_req_q_i_25
       (.I0(alu_operand_b_ex[0]),
        .I1(csr_access),
        .I2(alu_operand_b_ex[1]),
        .I3(alu_operand_b_ex[3]),
        .O(exc_req_q_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    exc_req_q_i_26
       (.I0(alu_operand_b_ex[7]),
        .I1(alu_operand_b_ex[4]),
        .I2(csr_access),
        .O(exc_req_q_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    exc_req_q_i_27
       (.I0(alu_operand_b_ex[5]),
        .I1(alu_operand_b_ex[2]),
        .I2(csr_access),
        .O(exc_req_q_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    exc_req_q_i_28
       (.I0(\instr_rdata_id_o_reg[13]_0 ),
        .I1(alu_operand_b_ex[10]),
        .I2(csr_access),
        .O(exc_req_q_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    exc_req_q_i_29
       (.I0(csr_access),
        .I1(alu_operand_b_ex[8]),
        .I2(alu_operand_b_ex[9]),
        .I3(\priv_lvl_q_reg[1]_2 [1]),
        .I4(\priv_lvl_q_reg[1]_2 [0]),
        .O(exc_req_q_i_29_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    exc_req_q_i_3
       (.I0(exc_req_q_reg_3),
        .I1(exc_req_q_reg_4),
        .O(exc_req_q_reg_0));
  LUT6 #(
    .INIT(64'h001FFFFF00FFFFFF)) 
    exc_req_q_i_30
       (.I0(alu_operand_b_ex[1]),
        .I1(alu_operand_b_ex[0]),
        .I2(alu_operand_b_ex[6]),
        .I3(alu_operand_b_ex[3]),
        .I4(csr_access),
        .I5(alu_operand_b_ex[2]),
        .O(exc_req_q_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h00011101)) 
    exc_req_q_i_31
       (.I0(instr_rdata_id[2]),
        .I1(instr_rdata_id[6]),
        .I2(exc_req_q_i_38_n_0),
        .I3(instr_rdata_id[5]),
        .I4(exc_req_q_i_39_n_0),
        .O(exc_req_q_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    exc_req_q_i_32
       (.I0(instr_rdata_id[6]),
        .I1(instr_rdata_id[2]),
        .O(exc_req_q_i_32_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    exc_req_q_i_33
       (.I0(exc_req_q_i_40_n_0),
        .I1(exc_req_q_i_41_n_0),
        .I2(exc_req_q_i_42_n_0),
        .I3(exc_req_q_i_43_n_0),
        .I4(instr_rdata_id[6]),
        .I5(\rf_reg_tmp[31][31]_i_20_n_0 ),
        .O(exc_req_q_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    exc_req_q_i_37
       (.I0(mac_res_signed[7]),
        .I1(exc_req_q_i_46_n_0),
        .I2(instr_rdata_id[31]),
        .I3(mac_res_signed[0]),
        .I4(instr_rdata_id[29]),
        .I5(instr_rdata_id[30]),
        .O(exc_req_q_i_37_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCFCDC)) 
    exc_req_q_i_38
       (.I0(instr_rdata_id[30]),
        .I1(\data_axi_wstrb[3]_INST_0_i_3_n_0 ),
        .I2(exc_req_q_i_20_n_0),
        .I3(instr_rdata_id[14]),
        .I4(instr_rdata_id[31]),
        .I5(instr_rdata_id[29]),
        .O(exc_req_q_i_38_n_0));
  LUT6 #(
    .INIT(64'h00000F0F00090F0F)) 
    exc_req_q_i_39
       (.I0(instr_rdata_id[14]),
        .I1(mac_res_signed[0]),
        .I2(adder_result_ext_o_carry__6_i_56_n_0),
        .I3(instr_rdata_id[25]),
        .I4(instr_rdata_id[30]),
        .I5(mac_res_signed[1]),
        .O(exc_req_q_i_39_n_0));
  LUT6 #(
    .INIT(64'h0002FFFF00000000)) 
    exc_req_q_i_4
       (.I0(exc_req_q_i_8_n_0),
        .I1(exc_req_q_i_9_n_0),
        .I2(exc_req_q_i_10_n_0),
        .I3(exc_req_q_i_11_n_0),
        .I4(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I5(exc_req_q_i_12_n_0),
        .O(exc_req_q_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFC)) 
    exc_req_q_i_40
       (.I0(exc_req_q_reg_5),
        .I1(instr_rdata_id[30]),
        .I2(mac_res_signed[11]),
        .I3(instr_rdata_id[26]),
        .I4(instr_rdata_id[27]),
        .I5(instr_rdata_id[25]),
        .O(exc_req_q_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    exc_req_q_i_41
       (.I0(mac_res_signed[6]),
        .I1(mac_res_signed[5]),
        .I2(mac_res_signed[4]),
        .I3(mac_res_signed[10]),
        .I4(instr_rdata_id[10]),
        .I5(exc_req_q_i_47_n_0),
        .O(exc_req_q_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    exc_req_q_i_42
       (.I0(mac_res_signed[9]),
        .I1(mac_res_signed[7]),
        .I2(\dscratch0_q_reg[18]_1 ),
        .I3(\dscratch0_q_reg[1] ),
        .I4(exc_req_q_i_48_n_0),
        .I5(exc_req_q_i_49_n_0),
        .O(exc_req_q_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFF63FF6)) 
    exc_req_q_i_43
       (.I0(mac_res_signed[9]),
        .I1(instr_rdata_id[28]),
        .I2(instr_rdata_id[29]),
        .I3(exc_req_q_reg_5),
        .I4(mac_res_signed[7]),
        .O(exc_req_q_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    exc_req_q_i_46
       (.I0(instr_rdata_id[14]),
        .I1(mac_res_signed[1]),
        .O(exc_req_q_i_46_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    exc_req_q_i_47
       (.I0(instr_rdata_id[7]),
        .I1(instr_rdata_id[9]),
        .O(exc_req_q_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hE)) 
    exc_req_q_i_48
       (.I0(instr_rdata_id[8]),
        .I1(instr_rdata_id[11]),
        .O(exc_req_q_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hE)) 
    exc_req_q_i_49
       (.I0(instr_rdata_id[31]),
        .I1(instr_rdata_id[14]),
        .O(exc_req_q_i_49_n_0));
  LUT6 #(
    .INIT(64'h11111111FFF1F1F1)) 
    exc_req_q_i_5
       (.I0(illegal_insn_q_reg),
        .I1(debug_mode),
        .I2(exc_req_q_reg_1),
        .I3(exc_req_q_reg_2),
        .I4(csr_mstatus_tw),
        .I5(\priv_lvl_q_reg[1]_0 ),
        .O(exc_req_q_i_5_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    exc_req_q_i_7
       (.I0(exc_req_q_i_18_n_0),
        .I1(mac_res_signed[8]),
        .I2(mac_res_signed[9]),
        .I3(prefetch_buffer_i_n_192),
        .I4(instr_valid_id),
        .I5(exc_req_q_i_20_n_0),
        .O(exc_req_q_reg_4));
  LUT6 #(
    .INIT(64'hAABFFFBFFBBFFFBF)) 
    exc_req_q_i_8
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .I3(exc_req_q_i_21_n_0),
        .I4(exc_req_q_i_22_n_0),
        .I5(\mscratch_q[31]_i_4_n_0 ),
        .O(exc_req_q_i_8_n_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E000E0)) 
    exc_req_q_i_9
       (.I0(exc_req_q_i_23_n_0),
        .I1(exc_req_q_i_24_n_0),
        .I2(\depc_q[31]_i_5_n_0 ),
        .I3(exc_req_q_i_25_n_0),
        .I4(exc_req_q_i_26_n_0),
        .I5(exc_req_q_i_27_n_0),
        .O(exc_req_q_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h00D4)) 
    handle_misaligned_q_i_2
       (.I0(data_type_ex[0]),
        .I1(O[1]),
        .I2(O[0]),
        .I3(data_type_ex[1]),
        .O(handle_misaligned_q_reg));
  LUT6 #(
    .INIT(64'h0000333FFFAACC80)) 
    id_wb_fsm_cs_i_1
       (.I0(branch_decision),
        .I1(id_wb_fsm_cs_i_3_n_0),
        .I2(id_wb_fsm_cs_i_4_n_0),
        .I3(prefetch_buffer_i_n_182),
        .I4(id_wb_fsm_cs_i_6_n_0),
        .I5(id_wb_fsm_cs),
        .O(id_wb_fsm_cs_reg));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    id_wb_fsm_cs_i_11
       (.I0(instr_rdata_id[27]),
        .I1(instr_rdata_id[28]),
        .I2(instr_rdata_id[26]),
        .I3(instr_rdata_id[25]),
        .I4(prefetch_buffer_i_n_189),
        .O(id_wb_fsm_cs_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    id_wb_fsm_cs_i_12
       (.I0(instr_rdata_id[14]),
        .I1(instr_rdata_id[31]),
        .I2(instr_rdata_id[30]),
        .I3(instr_rdata_id[29]),
        .O(id_wb_fsm_cs_i_12_n_0));
  LUT4 #(
    .INIT(16'h00A2)) 
    id_wb_fsm_cs_i_13
       (.I0(alu_operator_ex[3]),
        .I1(alu_operator_ex[2]),
        .I2(alu_operator_ex[1]),
        .I3(alu_operator_ex[0]),
        .O(id_wb_fsm_cs_i_13_n_0));
  LUT6 #(
    .INIT(64'h34C7FFFF38CB0000)) 
    id_wb_fsm_cs_i_2
       (.I0(alu_operator_ex[0]),
        .I1(alu_operator_ex[2]),
        .I2(alu_operator_ex[1]),
        .I3(\ex_block_i/alu_i/is_greater_equal__0 ),
        .I4(alu_operator_ex[3]),
        .I5(alu_is_equal_result),
        .O(branch_decision));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h04)) 
    id_wb_fsm_cs_i_3
       (.I0(id_wb_fsm_cs),
        .I1(instr_new_id),
        .I2(instr_fetch_err),
        .O(id_wb_fsm_cs_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    id_wb_fsm_cs_i_4
       (.I0(exc_req_q_i_12_n_0),
        .I1(instr_rdata_id[6]),
        .I2(id_wb_fsm_cs_i_8_n_0),
        .I3(instr_rdata_id[2]),
        .I4(instr_rdata_id[3]),
        .I5(instr_rdata_id[0]),
        .O(id_wb_fsm_cs_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    id_wb_fsm_cs_i_6
       (.I0(instr_multicycle_done_q_i_3_n_0),
        .I1(id_wb_fsm_cs),
        .O(id_wb_fsm_cs_i_6_n_0));
  LUT4 #(
    .INIT(16'h24E7)) 
    id_wb_fsm_cs_i_7
       (.I0(id_wb_fsm_cs_i_13_n_0),
        .I1(alu_operand_a_ex),
        .I2(alu_operand_b_ex[31]),
        .I3(\mac_res_q_reg[30] [3]),
        .O(\ex_block_i/alu_i/is_greater_equal__0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    id_wb_fsm_cs_i_8
       (.I0(instr_rdata_id[5]),
        .I1(instr_rdata_id[4]),
        .O(id_wb_fsm_cs_i_8_n_0));
  FDCE illegal_c_insn_id_o_reg
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(illegal_c_insn_id_o0),
        .Q(illegal_c_insn_id));
  LUT6 #(
    .INIT(64'h005D005D005D0000)) 
    illegal_insn_q_i_2
       (.I0(instr_valid_id),
        .I1(exc_req_q_i_12_n_0),
        .I2(illegal_csr_insn_id),
        .I3(\priv_lvl_q_reg[1] ),
        .I4(debug_mode),
        .I5(illegal_insn_q_reg),
        .O(illegal_insn_q_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    illegal_insn_q_i_3
       (.I0(csr_access),
        .I1(exc_req_q_i_11_n_0),
        .I2(illegal_insn_q_i_5_n_0),
        .I3(illegal_insn_q_i_6_n_0),
        .I4(exc_req_q_i_9_n_0),
        .I5(exc_req_q_i_8_n_0),
        .O(illegal_csr_insn_id));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    illegal_insn_q_i_5
       (.I0(\mscratch_q[31]_i_4_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\instr_rdata_id_o_reg[13]_0 ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .O(illegal_insn_q_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFBBBBFFFBBBFB)) 
    illegal_insn_q_i_6
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\priv_lvl_q_reg[1]_0 ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mepc_q_reg[31] ),
        .I5(\mscratch_q[31]_i_4_n_0 ),
        .O(illegal_insn_q_i_6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \instr_axi_araddr[31]_INST_0_i_14 
       (.I0(illegal_insn_q_reg),
        .I1(load_err_q_reg),
        .O(\ctrl_fsm_cs_reg[0] ));
  FDCE instr_fetch_err_o_reg
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_err),
        .Q(instr_fetch_err));
  FDCE instr_is_compressed_id_o_reg
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_is_compressed_int),
        .Q(instr_is_compressed_id));
  LUT6 #(
    .INIT(64'hFFEFFFEFFF200020)) 
    instr_multicycle_done_q_i_1
       (.I0(instr_multicycle_done_q_i_2_n_0),
        .I1(instr_fetch_err),
        .I2(instr_new_id),
        .I3(id_wb_fsm_cs),
        .I4(instr_multicycle_done_q_i_3_n_0),
        .I5(instr_multicycle_done_q),
        .O(instr_multicycle_done_q_reg));
  LUT2 #(
    .INIT(4'h2)) 
    instr_multicycle_done_q_i_2
       (.I0(id_wb_fsm_cs_i_4_n_0),
        .I1(branch_decision),
        .O(instr_multicycle_done_q_i_2_n_0));
  LUT6 #(
    .INIT(64'h1F101F101F101F1F)) 
    instr_multicycle_done_q_i_3
       (.I0(\ls_fsm_cs_reg[0] ),
        .I1(\ls_fsm_cs_reg[1] ),
        .I2(data_axi_awvalid_INST_0_i_4_n_0),
        .I3(multdiv_valid),
        .I4(div_en_ex),
        .I5(mult_en_ex),
        .O(instr_multicycle_done_q_i_3_n_0));
  FDCE instr_new_id_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(if_id_pipe_reg_we),
        .Q(instr_new_id));
  FDCE \instr_rdata_c_id_o_reg[0] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[0]),
        .Q(instr_rdata_c_id[0]));
  FDCE \instr_rdata_c_id_o_reg[10] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[10]),
        .Q(instr_rdata_c_id[10]));
  FDCE \instr_rdata_c_id_o_reg[11] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[11]),
        .Q(instr_rdata_c_id[11]));
  FDCE \instr_rdata_c_id_o_reg[12] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[12]),
        .Q(instr_rdata_c_id[12]));
  FDCE \instr_rdata_c_id_o_reg[13] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[13]),
        .Q(instr_rdata_c_id[13]));
  FDCE \instr_rdata_c_id_o_reg[14] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[14]),
        .Q(instr_rdata_c_id[14]));
  FDCE \instr_rdata_c_id_o_reg[15] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[15]),
        .Q(instr_rdata_c_id[15]));
  FDCE \instr_rdata_c_id_o_reg[1] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[1]),
        .Q(instr_rdata_c_id[1]));
  FDCE \instr_rdata_c_id_o_reg[2] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[2]),
        .Q(instr_rdata_c_id[2]));
  FDCE \instr_rdata_c_id_o_reg[3] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[3]),
        .Q(instr_rdata_c_id[3]));
  FDCE \instr_rdata_c_id_o_reg[4] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[4]),
        .Q(instr_rdata_c_id[4]));
  FDCE \instr_rdata_c_id_o_reg[5] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[5]),
        .Q(instr_rdata_c_id[5]));
  FDCE \instr_rdata_c_id_o_reg[6] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[6]),
        .Q(instr_rdata_c_id[6]));
  FDCE \instr_rdata_c_id_o_reg[7] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[7]),
        .Q(instr_rdata_c_id[7]));
  FDCE \instr_rdata_c_id_o_reg[8] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[8]),
        .Q(instr_rdata_c_id[8]));
  FDCE \instr_rdata_c_id_o_reg[9] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(fetch_rdata[9]),
        .Q(instr_rdata_c_id[9]));
  FDCE \instr_rdata_id_o_reg[0] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(1'b1),
        .Q(instr_rdata_id[0]));
  FDCE \instr_rdata_id_o_reg[10] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[10]),
        .Q(instr_rdata_id[10]));
  FDCE \instr_rdata_id_o_reg[11] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[11]),
        .Q(instr_rdata_id[11]));
  FDCE \instr_rdata_id_o_reg[12] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[12]),
        .Q(mac_res_signed[0]));
  FDCE \instr_rdata_id_o_reg[13] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[13]),
        .Q(mac_res_signed[1]));
  FDCE \instr_rdata_id_o_reg[14] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[14]),
        .Q(instr_rdata_id[14]));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[15]" *) 
  FDCE \instr_rdata_id_o_reg[15] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[15]),
        .Q(mac_res_signed[2]));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[15]" *) 
  FDCE \instr_rdata_id_o_reg[15]_rep 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_2),
        .D(instr_decompressed[15]),
        .Q(mac_res_signed_2));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[15]" *) 
  FDCE \instr_rdata_id_o_reg[15]_rep__0 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_2),
        .D(instr_decompressed[15]),
        .Q(\dscratch0_q_reg[18]_1 ));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[16]" *) 
  FDCE \instr_rdata_id_o_reg[16] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[16]),
        .Q(mac_res_signed[3]));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[16]" *) 
  FDCE \instr_rdata_id_o_reg[16]_rep 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_2),
        .D(prefetch_buffer_i_n_176),
        .Q(mac_res_signed_1));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[16]" *) 
  FDCE \instr_rdata_id_o_reg[16]_rep__0 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_2),
        .D(prefetch_buffer_i_n_177),
        .Q(\dscratch0_q_reg[1] ));
  FDCE \instr_rdata_id_o_reg[17] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[17]),
        .Q(mac_res_signed[4]));
  FDCE \instr_rdata_id_o_reg[18] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[18]),
        .Q(mac_res_signed[5]));
  FDCE \instr_rdata_id_o_reg[19] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[19]),
        .Q(mac_res_signed[6]));
  FDCE \instr_rdata_id_o_reg[20] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[20]),
        .Q(mac_res_signed[7]));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[21]" *) 
  FDCE \instr_rdata_id_o_reg[21] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[21]),
        .Q(mac_res_signed[8]));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[21]" *) 
  FDCE \instr_rdata_id_o_reg[21]_rep 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_2),
        .D(prefetch_buffer_i_n_173),
        .Q(\addr_last_q_reg[23] ));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[21]" *) 
  FDCE \instr_rdata_id_o_reg[21]_rep__0 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_3),
        .D(prefetch_buffer_i_n_174),
        .Q(exc_req_q_reg_5));
  (* ORIG_CELL_NAME = "instr_rdata_id_o_reg[21]" *) 
  FDCE \instr_rdata_id_o_reg[21]_rep__1 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_4),
        .D(prefetch_buffer_i_n_175),
        .Q(\addr_last_q_reg[3]_0 ));
  FDCE \instr_rdata_id_o_reg[22] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[22]),
        .Q(mac_res_signed[9]));
  FDCE \instr_rdata_id_o_reg[23] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[23]),
        .Q(mac_res_signed[10]));
  FDCE \instr_rdata_id_o_reg[24] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[24]),
        .Q(mac_res_signed[11]));
  FDCE \instr_rdata_id_o_reg[25] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[25]),
        .Q(instr_rdata_id[25]));
  FDCE \instr_rdata_id_o_reg[26] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[26]),
        .Q(instr_rdata_id[26]));
  FDCE \instr_rdata_id_o_reg[27] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(instr_decompressed[27]),
        .Q(instr_rdata_id[27]));
  FDCE \instr_rdata_id_o_reg[28] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(instr_decompressed[28]),
        .Q(instr_rdata_id[28]));
  FDCE \instr_rdata_id_o_reg[29] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(instr_decompressed[29]),
        .Q(instr_rdata_id[29]));
  FDCE \instr_rdata_id_o_reg[2] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[2]),
        .Q(instr_rdata_id[2]));
  FDCE \instr_rdata_id_o_reg[30] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(instr_decompressed[30]),
        .Q(instr_rdata_id[30]));
  FDCE \instr_rdata_id_o_reg[31] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(instr_decompressed[31]),
        .Q(instr_rdata_id[31]));
  FDCE \instr_rdata_id_o_reg[3] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[3]),
        .Q(instr_rdata_id[3]));
  FDCE \instr_rdata_id_o_reg[4] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[4]),
        .Q(instr_rdata_id[4]));
  FDCE \instr_rdata_id_o_reg[5] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[5]),
        .Q(instr_rdata_id[5]));
  FDCE \instr_rdata_id_o_reg[6] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[6]),
        .Q(instr_rdata_id[6]));
  FDCE \instr_rdata_id_o_reg[7] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[7]),
        .Q(instr_rdata_id[7]));
  FDCE \instr_rdata_id_o_reg[8] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[8]),
        .Q(instr_rdata_id[8]));
  FDCE \instr_rdata_id_o_reg[9] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(axi_aresetn_1),
        .D(instr_decompressed[9]),
        .Q(instr_rdata_id[9]));
  LUT1 #(
    .INIT(2'h1)) 
    instr_valid_id_o_i_2
       (.I0(axi_aresetn),
        .O(\instr_rdata_id_o_reg[27]_0 ));
  FDCE instr_valid_id_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(instr_valid_id_o_reg_2),
        .Q(instr_valid_id));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mac_res_q[31]_i_7 
       (.I0(multdiv_operator_ex[1]),
        .I1(multdiv_operator_ex[0]),
        .O(\mac_res_q_reg[32] ));
  LUT6 #(
    .INIT(64'hBAEEBBFFAAAAAAAA)) 
    \mac_res_q[33]_i_4 
       (.I0(mult_en_ex),
        .I1(\md_state_q_reg[2] [1]),
        .I2(\mac_res_q[33]_i_5_n_0 ),
        .I3(\md_state_q_reg[2] [2]),
        .I4(\md_state_q_reg[2] [0]),
        .I5(div_en_ex),
        .O(\mac_res_q_reg[33] ));
  LUT3 #(
    .INIT(8'h78)) 
    \mac_res_q[33]_i_5 
       (.I0(div_sign_b__0),
        .I1(\mac_res_q_reg[32] ),
        .I2(p_0_in2_out),
        .O(\mac_res_q[33]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mac_res_signed_i_69
       (.I0(multdiv_operator_ex[0]),
        .I1(multdiv_operator_ex[1]),
        .O(mac_res_signed_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00880880)) 
    mac_res_signed_i_70
       (.I0(\mac_res_q_reg[33]_0 ),
        .I1(\op_denominator_q[31]_i_4_n_0 ),
        .I2(instr_rdata_id[14]),
        .I3(mac_res_signed[0]),
        .I4(mac_res_signed[1]),
        .O(accum0__1));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mcause_q[1]_i_3 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .O(\mtval_q_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \mcause_q[5]_i_1 
       (.I0(mstack_cause_d),
        .I1(csr_restore_mret_id),
        .I2(\mcause_q[5]_i_3_n_0 ),
        .I3(\mtval_q_reg[31]_0 ),
        .I4(\mcause_q[5]_i_5_n_0 ),
        .O(\mcause_q_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mcause_q[5]_i_3 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\mie_q[irq_timer]_i_2_n_0 ),
        .O(\mcause_q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \mcause_q[5]_i_4 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mie_q[irq_software]_i_7_n_0 ),
        .I3(\depc_q[31]_i_4_n_0 ),
        .I4(\mepc_q_reg[31] ),
        .I5(\mcause_q[5]_i_7_n_0 ),
        .O(\mtval_q_reg[31]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \mcause_q[5]_i_5 
       (.I0(alu_operand_b_ex[0]),
        .I1(alu_operand_b_ex[1]),
        .I2(csr_access),
        .O(\mcause_q[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mcause_q[5]_i_7 
       (.I0(\depc_q[31]_i_5_n_0 ),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .O(\mcause_q[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mcountinhibit_q[0]_i_1 
       (.I0(\dscratch0_q_reg[0] ),
        .I1(\cs_registers_i/mcountinhibit_we8_out ),
        .I2(\mcountinhibit_q_reg[0]_1 ),
        .O(\mcountinhibit_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mcountinhibit_q[2]_i_1 
       (.I0(\dscratch0_q_reg[2] ),
        .I1(\cs_registers_i/mcountinhibit_we8_out ),
        .I2(\mcountinhibit_q_reg[2]_0 ),
        .O(\mcountinhibit_q_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mcountinhibit_q[2]_i_2 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\mcountinhibit_q[2]_i_3_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(\dscratch0_q_reg[31] ),
        .O(\cs_registers_i/mcountinhibit_we8_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \mcountinhibit_q[2]_i_3 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\mhpmcounter_q[0][31]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .I3(\mcountinhibit_q[2]_i_4_n_0 ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\dscratch1_q_reg[31] ),
        .O(\mcountinhibit_q[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mcountinhibit_q[2]_i_4 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\depc_q[31]_i_7_n_0 ),
        .O(\mcountinhibit_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mepc_q[31]_i_1 
       (.I0(\ctrl_fsm_cs_reg[2]_1 ),
        .I1(\mie_q[irq_software]_i_8_n_0 ),
        .I2(\mepc_q_reg[31] ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q[31]_i_5_n_0 ),
        .I5(\mie_q[irq_software]_i_3_n_0 ),
        .O(\mepc_q_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mepc_q[31]_i_4 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[6]),
        .O(\mepc_q_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \mepc_q[31]_i_5 
       (.I0(\mie_q[irq_software]_i_7_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[31] ),
        .O(\mepc_q[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \mhpmcounter_q[0][0]_i_1 
       (.I0(\mhpmcounter_q_reg[0][63]_0 [0]),
        .I1(\mhpmcounter_q_reg[0][0] ),
        .I2(\dscratch0_q_reg[0] ),
        .O(\mhpmcounter_q_reg[0][63] [0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][10]_i_1 
       (.I0(\mhpmcounter_q_reg[0][12] [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[10] ),
        .O(\mhpmcounter_q_reg[0][63] [10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][11]_i_1 
       (.I0(\mhpmcounter_q_reg[0][12] [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(p_14_in),
        .O(\mhpmcounter_q_reg[0][63] [11]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][12]_i_1 
       (.I0(\mhpmcounter_q_reg[0][12] [3]),
        .I1(\mhpmcounter_q_reg[0][0] ),
        .I2(p_16_in),
        .O(\mhpmcounter_q_reg[0][63] [12]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][13]_i_1 
       (.I0(\mhpmcounter_q_reg[0][16] [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(p_18_in),
        .O(\mhpmcounter_q_reg[0][63] [13]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][14]_i_1 
       (.I0(\mhpmcounter_q_reg[0][16] [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[14] ),
        .O(\mhpmcounter_q_reg[0][63] [14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][15]_i_1 
       (.I0(\mhpmcounter_q_reg[0][16] [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(p_22_in),
        .O(\mhpmcounter_q_reg[0][63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][16]_i_1 
       (.I0(\mhpmcounter_q_reg[0][16] [3]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[16] ),
        .O(\mhpmcounter_q_reg[0][63] [16]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][17]_i_1 
       (.I0(\mhpmcounter_q_reg[0][20] [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(p_2_in),
        .O(\mhpmcounter_q_reg[0][63] [17]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][18]_i_1 
       (.I0(\mhpmcounter_q_reg[0][20] [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[18]_2 ),
        .O(\mhpmcounter_q_reg[0][63] [18]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][19]_i_1 
       (.I0(\mhpmcounter_q_reg[0][20] [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[19] ),
        .O(\mhpmcounter_q_reg[0][63] [19]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][1]_i_1 
       (.I0(\mhpmcounter_q_reg[0][0]_0 [0]),
        .I1(\mhpmcounter_q_reg[0][0] ),
        .I2(\dscratch0_q_reg[1]_0 ),
        .O(\mhpmcounter_q_reg[0][63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][20]_i_1 
       (.I0(\mhpmcounter_q_reg[0][20] [3]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[20] ),
        .O(\mhpmcounter_q_reg[0][63] [20]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][21]_i_1 
       (.I0(\mhpmcounter_q_reg[0][24] [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(p_0_in),
        .O(\mhpmcounter_q_reg[0][63] [21]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][22]_i_1 
       (.I0(\mhpmcounter_q_reg[0][24] [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[22] ),
        .O(\mhpmcounter_q_reg[0][63] [22]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][23]_i_1 
       (.I0(\mhpmcounter_q_reg[0][24] [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[23] ),
        .O(\mhpmcounter_q_reg[0][63] [23]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][24]_i_1 
       (.I0(\mhpmcounter_q_reg[0][24] [3]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[24] ),
        .O(\mhpmcounter_q_reg[0][63] [24]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][25]_i_1 
       (.I0(\mhpmcounter_q_reg[0][28] [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[25] ),
        .O(\mhpmcounter_q_reg[0][63] [25]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][26]_i_1 
       (.I0(\mhpmcounter_q_reg[0][28] [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[26] ),
        .O(\mhpmcounter_q_reg[0][63] [26]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][27]_i_1 
       (.I0(\mhpmcounter_q_reg[0][28] [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[27] ),
        .O(\mhpmcounter_q_reg[0][63] [27]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][28]_i_1 
       (.I0(\mhpmcounter_q_reg[0][28] [3]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[28] ),
        .O(\mhpmcounter_q_reg[0][63] [28]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][29]_i_1 
       (.I0(\mhpmcounter_q_reg[0][32]_0 [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[29] ),
        .O(\mhpmcounter_q_reg[0][63] [29]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][2]_i_1 
       (.I0(\mhpmcounter_q_reg[0][0]_0 [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[2] ),
        .O(\mhpmcounter_q_reg[0][63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][30]_i_1 
       (.I0(\mhpmcounter_q_reg[0][32]_0 [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[30]_0 ),
        .O(\mhpmcounter_q_reg[0][63] [30]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][31]_i_2 
       (.I0(\mhpmcounter_q_reg[0][32]_0 [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[31]_1 ),
        .O(\mhpmcounter_q_reg[0][63] [31]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \mhpmcounter_q[0][31]_i_3 
       (.I0(\mhpmcounter_q[0][63]_i_6_n_0 ),
        .I1(\mhpmcounter_q[0][31]_i_5_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\mhpmcounter_q[0][31]_i_6_n_0 ),
        .I4(\mie_q[irq_software]_i_3_n_0 ),
        .O(\mhpmcounter_q_reg[0][0] ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \mhpmcounter_q[0][31]_i_4 
       (.I0(\mhpmcounter_q[0][63]_i_7_n_0 ),
        .I1(\mhpmcounter_q[0][31]_i_5_n_0 ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .O(\mhpmcounter_q[0][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mhpmcounter_q[0][31]_i_5 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[8]),
        .O(\mhpmcounter_q[0][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mhpmcounter_q[0][31]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\depc_q[31]_i_5_n_0 ),
        .I3(\mepc_q_reg[31] ),
        .O(\mhpmcounter_q[0][31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mhpmcounter_q[0][31]_i_7 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .O(\mhpmcounter_q[0][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][32]_i_1 
       (.I0(\mhpmcounter_q_reg[0][32]_0 [3]),
        .I1(\mhpmcounter_q_reg[0][32] ),
        .I2(\dscratch0_q_reg[0] ),
        .O(\mhpmcounter_q_reg[0][63] [32]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][33]_i_1 
       (.I0(\mhpmcounter_q_reg[0][36] [0]),
        .I1(\mhpmcounter_q_reg[0][32] ),
        .I2(\dscratch0_q_reg[1]_0 ),
        .O(\mhpmcounter_q_reg[0][63] [33]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][34]_i_1 
       (.I0(\mhpmcounter_q_reg[0][36] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[2] ),
        .O(\mhpmcounter_q_reg[0][63] [34]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][35]_i_1 
       (.I0(\mhpmcounter_q_reg[0][36] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[3] ),
        .O(\mhpmcounter_q_reg[0][63] [35]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][36]_i_1 
       (.I0(\mhpmcounter_q_reg[0][36] [3]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[4] ),
        .O(\mhpmcounter_q_reg[0][63] [36]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][37]_i_1 
       (.I0(\mhpmcounter_q_reg[0][40] [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[5] ),
        .O(\mhpmcounter_q_reg[0][63] [37]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][38]_i_1 
       (.I0(\mhpmcounter_q_reg[0][40] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[6] ),
        .O(\mhpmcounter_q_reg[0][63] [38]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][39]_i_1 
       (.I0(\mhpmcounter_q_reg[0][40] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(p_1_in),
        .O(\mhpmcounter_q_reg[0][63] [39]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][3]_i_1 
       (.I0(\mhpmcounter_q_reg[0][0]_0 [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[3] ),
        .O(\mhpmcounter_q_reg[0][63] [3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][40]_i_1 
       (.I0(\mhpmcounter_q_reg[0][40] [3]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[8] ),
        .O(\mhpmcounter_q_reg[0][63] [40]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][41]_i_1 
       (.I0(\mhpmcounter_q_reg[0][44] [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[9] ),
        .O(\mhpmcounter_q_reg[0][63] [41]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][42]_i_1 
       (.I0(\mhpmcounter_q_reg[0][44] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[10] ),
        .O(\mhpmcounter_q_reg[0][63] [42]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][43]_i_1 
       (.I0(\mhpmcounter_q_reg[0][44] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(p_14_in),
        .O(\mhpmcounter_q_reg[0][63] [43]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][44]_i_1 
       (.I0(\mhpmcounter_q_reg[0][44] [3]),
        .I1(\mhpmcounter_q_reg[0][32] ),
        .I2(p_16_in),
        .O(\mhpmcounter_q_reg[0][63] [44]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][45]_i_1 
       (.I0(\mhpmcounter_q_reg[0][48] [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(p_18_in),
        .O(\mhpmcounter_q_reg[0][63] [45]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][46]_i_1 
       (.I0(\mhpmcounter_q_reg[0][48] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[14] ),
        .O(\mhpmcounter_q_reg[0][63] [46]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][47]_i_1 
       (.I0(\mhpmcounter_q_reg[0][48] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(p_22_in),
        .O(\mhpmcounter_q_reg[0][63] [47]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][48]_i_1 
       (.I0(\mhpmcounter_q_reg[0][48] [3]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[16] ),
        .O(\mhpmcounter_q_reg[0][63] [48]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][49]_i_1 
       (.I0(\mhpmcounter_q_reg[0][52] [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(p_2_in),
        .O(\mhpmcounter_q_reg[0][63] [49]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][4]_i_1 
       (.I0(\mhpmcounter_q_reg[0][0]_0 [3]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[4] ),
        .O(\mhpmcounter_q_reg[0][63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][50]_i_1 
       (.I0(\mhpmcounter_q_reg[0][52] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[18]_2 ),
        .O(\mhpmcounter_q_reg[0][63] [50]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][51]_i_1 
       (.I0(\mhpmcounter_q_reg[0][52] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[19] ),
        .O(\mhpmcounter_q_reg[0][63] [51]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][52]_i_1 
       (.I0(\mhpmcounter_q_reg[0][52] [3]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[20] ),
        .O(\mhpmcounter_q_reg[0][63] [52]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][53]_i_1 
       (.I0(\mhpmcounter_q_reg[0][56] [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(p_0_in),
        .O(\mhpmcounter_q_reg[0][63] [53]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][54]_i_1 
       (.I0(\mhpmcounter_q_reg[0][56] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[22] ),
        .O(\mhpmcounter_q_reg[0][63] [54]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][55]_i_1 
       (.I0(\mhpmcounter_q_reg[0][56] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[23] ),
        .O(\mhpmcounter_q_reg[0][63] [55]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][56]_i_1 
       (.I0(\mhpmcounter_q_reg[0][56] [3]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[24] ),
        .O(\mhpmcounter_q_reg[0][63] [56]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][57]_i_1 
       (.I0(\mhpmcounter_q_reg[0][60] [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[25] ),
        .O(\mhpmcounter_q_reg[0][63] [57]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][58]_i_1 
       (.I0(\mhpmcounter_q_reg[0][60] [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[26] ),
        .O(\mhpmcounter_q_reg[0][63] [58]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][59]_i_1 
       (.I0(\mhpmcounter_q_reg[0][60] [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[27] ),
        .O(\mhpmcounter_q_reg[0][63] [59]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][5]_i_1 
       (.I0(\mhpmcounter_q_reg[0][8] [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[5] ),
        .O(\mhpmcounter_q_reg[0][63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][60]_i_1 
       (.I0(\mhpmcounter_q_reg[0][60] [3]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[28] ),
        .O(\mhpmcounter_q_reg[0][63] [60]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][61]_i_1 
       (.I0(\mhpmcounter_q_reg[0][63]_1 [0]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[29] ),
        .O(\mhpmcounter_q_reg[0][63] [61]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][62]_i_1 
       (.I0(\mhpmcounter_q_reg[0][63]_1 [1]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[30]_0 ),
        .O(\mhpmcounter_q_reg[0][63] [62]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][63]_i_2 
       (.I0(\mhpmcounter_q_reg[0][63]_1 [2]),
        .I1(\mhpmcounter_q[0][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[31]_1 ),
        .O(\mhpmcounter_q_reg[0][63] [63]));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \mhpmcounter_q[0][63]_i_3 
       (.I0(\depc_q[31]_i_9_n_0 ),
        .I1(\mhpmcounter_q[0][63]_i_6_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .I4(\mie_q_reg[irq_software] ),
        .I5(\mie_q[irq_software]_i_3_n_0 ),
        .O(\mhpmcounter_q_reg[0][32] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \mhpmcounter_q[0][63]_i_5 
       (.I0(\mhpmcounter_q[0][63]_i_7_n_0 ),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .I2(\depc_q[31]_i_5_n_0 ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mepc_q_reg[31] ),
        .I5(\depc_q[31]_i_9_n_0 ),
        .O(\mhpmcounter_q[0][63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mhpmcounter_q[0][63]_i_6 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mcountinhibit_q[2]_i_4_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .O(\mhpmcounter_q[0][63]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mhpmcounter_q[0][63]_i_7 
       (.I0(\mhpmcounter_q[0][63]_i_6_n_0 ),
        .I1(\mie_q[irq_software]_i_3_n_0 ),
        .O(\mhpmcounter_q[0][63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][6]_i_1 
       (.I0(\mhpmcounter_q_reg[0][8] [1]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[6] ),
        .O(\mhpmcounter_q_reg[0][63] [6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][7]_i_1 
       (.I0(\mhpmcounter_q_reg[0][8] [2]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(p_1_in),
        .O(\mhpmcounter_q_reg[0][63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][8]_i_1 
       (.I0(\mhpmcounter_q_reg[0][8] [3]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[8] ),
        .O(\mhpmcounter_q_reg[0][63] [8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[0][9]_i_1 
       (.I0(\mhpmcounter_q_reg[0][12] [0]),
        .I1(\mhpmcounter_q[0][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[9] ),
        .O(\mhpmcounter_q_reg[0][63] [9]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mhpmcounter_q[2][0]_i_1 
       (.I0(\dscratch0_q_reg[0] ),
        .I1(\mhpmcounter_q[2][31]_i_3_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [0]),
        .O(\mhpmcounter_q_reg[2][63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][10]_i_1 
       (.I0(\mhpmcounter_q_reg[2][12] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[10] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][11]_i_1 
       (.I0(\mhpmcounter_q_reg[2][12] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(p_14_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][12]_i_1 
       (.I0(p_16_in),
        .I1(\mhpmcounter_q[2][31]_i_3_n_0 ),
        .I2(\mhpmcounter_q_reg[2][12] [3]),
        .O(\mhpmcounter_q_reg[2][63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][13]_i_1 
       (.I0(\mhpmcounter_q_reg[2][16] [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(p_18_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][14]_i_1 
       (.I0(\mhpmcounter_q_reg[2][16] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[14] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][15]_i_1 
       (.I0(\mhpmcounter_q_reg[2][16] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(p_22_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][16]_i_1 
       (.I0(\mhpmcounter_q_reg[2][16] [3]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[16] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][17]_i_1 
       (.I0(\mhpmcounter_q_reg[2][20] [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(p_2_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][18]_i_1 
       (.I0(\mhpmcounter_q_reg[2][20] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[18]_2 ),
        .O(\mhpmcounter_q_reg[2][63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][19]_i_1 
       (.I0(\mhpmcounter_q_reg[2][20] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[19] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][1]_i_1 
       (.I0(\dscratch0_q_reg[1]_0 ),
        .I1(\mhpmcounter_q[2][31]_i_3_n_0 ),
        .I2(\mhpmcounter_q_reg[2][0] [0]),
        .O(\mhpmcounter_q_reg[2][63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][20]_i_1 
       (.I0(\mhpmcounter_q_reg[2][20] [3]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[20] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][21]_i_1 
       (.I0(\mhpmcounter_q_reg[2][24] [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(p_0_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][22]_i_1 
       (.I0(\mhpmcounter_q_reg[2][24] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[22] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][23]_i_1 
       (.I0(\mhpmcounter_q_reg[2][24] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[23] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][24]_i_1 
       (.I0(\mhpmcounter_q_reg[2][24] [3]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[24] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][25]_i_1 
       (.I0(\mhpmcounter_q_reg[2][28] [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[25] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][26]_i_1 
       (.I0(\mhpmcounter_q_reg[2][28] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[26] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][27]_i_1 
       (.I0(\mhpmcounter_q_reg[2][28] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[27] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][28]_i_1 
       (.I0(\mhpmcounter_q_reg[2][28] [3]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[28] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][29]_i_1 
       (.I0(\mhpmcounter_q_reg[2][32]_0 [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[29] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][2]_i_1 
       (.I0(\mhpmcounter_q_reg[2][0] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[2] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][30]_i_1 
       (.I0(\mhpmcounter_q_reg[2][32]_0 [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[30]_0 ),
        .O(\mhpmcounter_q_reg[2][63]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FDF0)) 
    \mhpmcounter_q[2][31]_i_1 
       (.I0(\div_counter_q[4]_i_4_n_0 ),
        .I1(instr_multicycle_done_q_i_2_n_0),
        .I2(id_wb_fsm_cs_i_6_n_0),
        .I3(id_wb_fsm_cs_i_3_n_0),
        .I4(\mcountinhibit_q_reg[2]_0 ),
        .I5(\mhpmcounter_q[2][31]_i_3_n_0 ),
        .O(\mhpmcounter_q_reg[2][32] [0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][31]_i_2 
       (.I0(\mhpmcounter_q_reg[2][32]_0 [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[31]_1 ),
        .O(\mhpmcounter_q_reg[2][63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mhpmcounter_q[2][31]_i_3 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\mhpmcounter_q[0][31]_i_5_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\mhpmcounter_q[2][63]_i_6_n_0 ),
        .I4(\mhpmcounter_q[0][31]_i_6_n_0 ),
        .O(\mhpmcounter_q[2][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \mhpmcounter_q[2][31]_i_4 
       (.I0(\mhpmcounter_q[0][31]_i_5_n_0 ),
        .I1(\mepc_q_reg[31] ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I4(\mhpmcounter_q[2][63]_i_7_n_0 ),
        .O(\mhpmcounter_q[2][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][32]_i_1 
       (.I0(\dscratch0_q_reg[0] ),
        .I1(\mhpmcounter_q[2][63]_i_3_n_0 ),
        .I2(\mhpmcounter_q_reg[2][32]_0 [3]),
        .O(\mhpmcounter_q_reg[2][63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][33]_i_1 
       (.I0(\dscratch0_q_reg[1]_0 ),
        .I1(\mhpmcounter_q[2][63]_i_3_n_0 ),
        .I2(\mhpmcounter_q_reg[2][36] [0]),
        .O(\mhpmcounter_q_reg[2][63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][34]_i_1 
       (.I0(\mhpmcounter_q_reg[2][36] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[2] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][35]_i_1 
       (.I0(\mhpmcounter_q_reg[2][36] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[3] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][36]_i_1 
       (.I0(\mhpmcounter_q_reg[2][36] [3]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[4] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][37]_i_1 
       (.I0(\mhpmcounter_q_reg[2][40] [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[5] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][38]_i_1 
       (.I0(\mhpmcounter_q_reg[2][40] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[6] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][39]_i_1 
       (.I0(\mhpmcounter_q_reg[2][40] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(p_1_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][3]_i_1 
       (.I0(\mhpmcounter_q_reg[2][0] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[3] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][40]_i_1 
       (.I0(\mhpmcounter_q_reg[2][40] [3]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[8] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][41]_i_1 
       (.I0(\mhpmcounter_q_reg[2][44] [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[9] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][42]_i_1 
       (.I0(\mhpmcounter_q_reg[2][44] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[10] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][43]_i_1 
       (.I0(\mhpmcounter_q_reg[2][44] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(p_14_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][44]_i_1 
       (.I0(p_16_in),
        .I1(\mhpmcounter_q[2][63]_i_3_n_0 ),
        .I2(\mhpmcounter_q_reg[2][44] [3]),
        .O(\mhpmcounter_q_reg[2][63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][45]_i_1 
       (.I0(\mhpmcounter_q_reg[2][48] [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(p_18_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][46]_i_1 
       (.I0(\mhpmcounter_q_reg[2][48] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[14] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][47]_i_1 
       (.I0(\mhpmcounter_q_reg[2][48] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(p_22_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][48]_i_1 
       (.I0(\mhpmcounter_q_reg[2][48] [3]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[16] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][49]_i_1 
       (.I0(\mhpmcounter_q_reg[2][52] [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(p_2_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][4]_i_1 
       (.I0(\mhpmcounter_q_reg[2][0] [3]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[4] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][50]_i_1 
       (.I0(\mhpmcounter_q_reg[2][52] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[18]_2 ),
        .O(\mhpmcounter_q_reg[2][63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][51]_i_1 
       (.I0(\mhpmcounter_q_reg[2][52] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[19] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][52]_i_1 
       (.I0(\mhpmcounter_q_reg[2][52] [3]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[20] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][53]_i_1 
       (.I0(\mhpmcounter_q_reg[2][56] [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(p_0_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][54]_i_1 
       (.I0(\mhpmcounter_q_reg[2][56] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[22] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][55]_i_1 
       (.I0(\mhpmcounter_q_reg[2][56] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[23] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][56]_i_1 
       (.I0(\mhpmcounter_q_reg[2][56] [3]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[24] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][57]_i_1 
       (.I0(\mhpmcounter_q_reg[2][60] [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[25] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][58]_i_1 
       (.I0(\mhpmcounter_q_reg[2][60] [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[26] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][59]_i_1 
       (.I0(\mhpmcounter_q_reg[2][60] [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[27] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][5]_i_1 
       (.I0(\mhpmcounter_q_reg[2][8] [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[5] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][60]_i_1 
       (.I0(\mhpmcounter_q_reg[2][60] [3]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[28] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][61]_i_1 
       (.I0(\mhpmcounter_q_reg[2][63]_2 [0]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[29] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][62]_i_1 
       (.I0(\mhpmcounter_q_reg[2][63]_2 [1]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[30]_0 ),
        .O(\mhpmcounter_q_reg[2][63]_0 [62]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FDF0)) 
    \mhpmcounter_q[2][63]_i_1 
       (.I0(\div_counter_q[4]_i_4_n_0 ),
        .I1(instr_multicycle_done_q_i_2_n_0),
        .I2(id_wb_fsm_cs_i_6_n_0),
        .I3(id_wb_fsm_cs_i_3_n_0),
        .I4(\mcountinhibit_q_reg[2]_0 ),
        .I5(\mhpmcounter_q[2][63]_i_3_n_0 ),
        .O(\mhpmcounter_q_reg[2][32] [1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][63]_i_2 
       (.I0(\mhpmcounter_q_reg[2][63]_2 [2]),
        .I1(\mhpmcounter_q[2][63]_i_5_n_0 ),
        .I2(\dscratch0_q_reg[31]_1 ),
        .O(\mhpmcounter_q_reg[2][63]_0 [63]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \mhpmcounter_q[2][63]_i_3 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\depc_q[31]_i_9_n_0 ),
        .I2(\mhpmcounter_q[2][63]_i_6_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\depc_q[31]_i_5_n_0 ),
        .I5(\mie_q_reg[irq_software] ),
        .O(\mhpmcounter_q[2][63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \mhpmcounter_q[2][63]_i_5 
       (.I0(\mscratch_q[31]_i_4_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mepc_q_reg[31] ),
        .I4(\depc_q[31]_i_9_n_0 ),
        .I5(\mhpmcounter_q[2][63]_i_7_n_0 ),
        .O(\mhpmcounter_q[2][63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mhpmcounter_q[2][63]_i_6 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mcountinhibit_q[2]_i_4_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .O(\mhpmcounter_q[2][63]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mhpmcounter_q[2][63]_i_7 
       (.I0(\mhpmcounter_q[2][63]_i_6_n_0 ),
        .I1(\mie_q[irq_software]_i_3_n_0 ),
        .O(\mhpmcounter_q[2][63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][6]_i_1 
       (.I0(\mhpmcounter_q_reg[2][8] [1]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[6] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][7]_i_1 
       (.I0(\mhpmcounter_q_reg[2][8] [2]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(p_1_in),
        .O(\mhpmcounter_q_reg[2][63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][8]_i_1 
       (.I0(\mhpmcounter_q_reg[2][8] [3]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[8] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mhpmcounter_q[2][9]_i_1 
       (.I0(\mhpmcounter_q_reg[2][12] [0]),
        .I1(\mhpmcounter_q[2][31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[9] ),
        .O(\mhpmcounter_q_reg[2][63]_0 [9]));
  LUT5 #(
    .INIT(32'h44444474)) 
    \mie_q[irq_external]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [11]),
        .I2(csr_op),
        .I3(\mie_q[irq_timer]_i_2_n_0 ),
        .I4(\mie_q[irq_external]_i_2_n_0 ),
        .O(p_14_in));
  LUT5 #(
    .INIT(32'h00011101)) 
    \mie_q[irq_external]_i_11 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(p_6_in[1]),
        .I3(\mepc_q_reg[31] ),
        .I4(\mscratch_q_reg[30] [7]),
        .O(\mie_q[irq_external]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \mie_q[irq_external]_i_2 
       (.I0(\mie_q[irq_external]_i_3_n_0 ),
        .I1(\dscratch1_q_reg[31] ),
        .I2(\mie_q[irq_external]_i_4_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][11]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\mie_q[irq_external]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAB)) 
    \mie_q[irq_external]_i_3 
       (.I0(\mtval_q_reg[11]_0 ),
        .I1(\mepc_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\mscratch_q_reg[31] ),
        .I4(\mie_q[irq_external]_i_6_n_0 ),
        .I5(\mie_q[irq_external]_i_7_n_0 ),
        .O(\mie_q[irq_external]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD0DDDDDDDD)) 
    \mie_q[irq_external]_i_4 
       (.I0(\dscratch0_q_reg[30]_1 [7]),
        .I1(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\depc_q[31]_i_4_n_0 ),
        .I4(\mie_q[irq_external]_i_8_n_0 ),
        .I5(\mie_q[irq_external]_i_9_n_0 ),
        .O(\mie_q[irq_external]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0BFB0BFBF)) 
    \mie_q[irq_external]_i_6 
       (.I0(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I4(\mtvec_q_reg[31]_3 [3]),
        .I5(\mepc_q_reg[31] ),
        .O(\mie_q[irq_external]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \mie_q[irq_external]_i_7 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .O(\mie_q[irq_external]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF33F3AAAAAAAA)) 
    \mie_q[irq_external]_i_8 
       (.I0(\mie_q[irq_external]_i_11_n_0 ),
        .I1(p_5_in[2]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_external_i),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\mscratch_q_reg[31] ),
        .O(\mie_q[irq_external]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0CAA00AA00AA00AA)) 
    \mie_q[irq_external]_i_9 
       (.I0(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(\dcsr_q_reg[stepie] ),
        .O(\mie_q[irq_external]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][0]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [16]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][16]_i_2_n_0 ),
        .O(\dscratch0_q_reg[16] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][10]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [26]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][26]_i_2_n_0 ),
        .O(\dscratch0_q_reg[26] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][11]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [27]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][27]_i_2_n_0 ),
        .O(\dscratch0_q_reg[27] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][12]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [28]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][28]_i_2_n_0 ),
        .O(\dscratch0_q_reg[28] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][13]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [29]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][29]_i_2_n_0 ),
        .O(\dscratch0_q_reg[29] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][14]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [30]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][30]_i_2_n_0 ),
        .O(\dscratch0_q_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h55550300)) 
    \mie_q[irq_fast][1]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\mie_q[irq_timer]_i_2_n_0 ),
        .I2(\mie_q[irq_fast][1]_i_2_n_0 ),
        .I3(csr_op),
        .I4(\dscratch0_q_reg[30] [17]),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'hDDDDDDDDD000D0D0)) 
    \mie_q[irq_fast][1]_i_2 
       (.I0(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I1(\rf_reg_tmp[31][17]_i_6_n_0 ),
        .I2(\mie_q[irq_fast][1]_i_3_n_0 ),
        .I3(\mtval_q_reg[17]_0 ),
        .I4(\mie_q[irq_fast][5]_i_5_n_0 ),
        .I5(\mscratch_q[31]_i_4_n_0 ),
        .O(\mie_q[irq_fast][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \mie_q[irq_fast][1]_i_3 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\dscratch0_q_reg[30]_1 [12]),
        .I2(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I3(\mie_q[irq_timer]_i_7_n_0 ),
        .I4(\mie_q[irq_fast][1]_i_5_n_0 ),
        .O(\mie_q[irq_fast][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF33F3AAAAAAAA)) 
    \mie_q[irq_fast][1]_i_5 
       (.I0(\mie_q[irq_fast][1]_i_7_n_0 ),
        .I1(p_5_in[4]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[1]),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\mscratch_q_reg[31] ),
        .O(\mie_q[irq_fast][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \mie_q[irq_fast][1]_i_7 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(p_6_in[3]),
        .I3(\mepc_q_reg[31] ),
        .I4(\mscratch_q_reg[30] [13]),
        .O(\mie_q[irq_fast][1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5530)) 
    \mie_q[irq_fast][2]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][18]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [18]),
        .O(\dscratch0_q_reg[18]_2 ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][3]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [19]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][19]_i_3_n_0 ),
        .O(\dscratch0_q_reg[19] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][4]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [20]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][20]_i_2_n_0 ),
        .O(\dscratch0_q_reg[20] ));
  LUT5 #(
    .INIT(32'h44444474)) 
    \mie_q[irq_fast][5]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [21]),
        .I2(csr_op),
        .I3(\mie_q[irq_timer]_i_2_n_0 ),
        .I4(\mie_q[irq_fast][5]_i_2_n_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    \mie_q[irq_fast][5]_i_2 
       (.I0(\mie_q[irq_fast][5]_i_3_n_0 ),
        .I1(\mtval_q_reg[21]_0 ),
        .I2(\mie_q[irq_fast][5]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][21]_i_5_n_0 ),
        .I5(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\mie_q[irq_fast][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \mie_q[irq_fast][5]_i_3 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\dscratch0_q_reg[30]_1 [16]),
        .I2(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I3(\mie_q[irq_timer]_i_7_n_0 ),
        .I4(\mie_q[irq_fast][5]_i_6_n_0 ),
        .O(\mie_q[irq_fast][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000040010000)) 
    \mie_q[irq_fast][5]_i_5 
       (.I0(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\dscratch1_q_reg[31] ),
        .I5(\mepc_q_reg[31] ),
        .O(\mie_q[irq_fast][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFFFFFBAFF0000)) 
    \mie_q[irq_fast][5]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(irq_fast_i[5]),
        .I2(\mepc_q_reg[31] ),
        .I3(p_5_in[8]),
        .I4(\mscratch_q_reg[31] ),
        .I5(\mie_q[irq_fast][5]_i_8_n_0 ),
        .O(\mie_q[irq_fast][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00011101)) 
    \mie_q[irq_fast][5]_i_8 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(csr_mstatus_tw),
        .I3(\mepc_q_reg[31] ),
        .I4(\mscratch_q_reg[30] [17]),
        .O(\mie_q[irq_fast][5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][6]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [22]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][22]_i_2_n_0 ),
        .O(\dscratch0_q_reg[22] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][7]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [23]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][23]_i_3_n_0 ),
        .O(\dscratch0_q_reg[23] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][8]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [24]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][24]_i_2_n_0 ),
        .O(\dscratch0_q_reg[24] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_fast][9]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [25]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][25]_i_2_n_0 ),
        .O(\dscratch0_q_reg[25] ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \mie_q[irq_software]_i_1 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\dscratch1_q_reg[31] ),
        .I2(\mscratch_q_reg[31] ),
        .I3(\mie_q_reg[irq_software] ),
        .I4(\mie_q[irq_software]_i_7_n_0 ),
        .I5(\mie_q[irq_software]_i_8_n_0 ),
        .O(\mie_q_reg[irq_software]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mie_q[irq_software]_i_10 
       (.I0(\dscratch0_q_reg[18]_0 ),
        .I1(\dscratch0_q_reg[18] ),
        .I2(mac_res_signed[1]),
        .O(csr_op));
  LUT6 #(
    .INIT(64'h000000020000AAAA)) 
    \mie_q[irq_software]_i_12 
       (.I0(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I1(exc_req_q_i_33_n_0),
        .I2(\mie_q[irq_software]_i_15_n_0 ),
        .I3(exc_req_q_i_31_n_0),
        .I4(data_axi_awvalid_INST_0_i_6_n_0),
        .I5(instr_rdata_id[4]),
        .O(csr_access));
  LUT2 #(
    .INIT(4'h8)) 
    \mie_q[irq_software]_i_13 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[4]),
        .O(\mcountinhibit_q_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mie_q[irq_software]_i_14 
       (.I0(\dscratch0_q_reg[1] ),
        .I1(\dscratch0_q_reg[18]_1 ),
        .I2(mac_res_signed[6]),
        .I3(mac_res_signed[5]),
        .I4(mac_res_signed[4]),
        .O(\dscratch0_q_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \mie_q[irq_software]_i_15 
       (.I0(instr_rdata_id[3]),
        .I1(instr_rdata_id[2]),
        .I2(instr_rdata_id[6]),
        .O(\mie_q[irq_software]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mie_q[irq_software]_i_2 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [3]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][3]_i_3_n_0 ),
        .O(\dscratch0_q_reg[3] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mie_q[irq_software]_i_3 
       (.I0(illegal_csr_insn_id),
        .I1(instr_new_id),
        .I2(instr_fetch_err),
        .I3(\instr_rdata_id_o_reg[13]_0 ),
        .O(\mie_q[irq_software]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mie_q[irq_software]_i_4 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[0]),
        .O(\dscratch1_q_reg[31] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mie_q[irq_software]_i_5 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[2]),
        .O(\mscratch_q_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mie_q[irq_software]_i_6 
       (.I0(\mepc_q_reg[31] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .O(\mie_q_reg[irq_software] ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mie_q[irq_software]_i_7 
       (.I0(\dscratch0_q[31]_i_2_n_0 ),
        .I1(\mcountinhibit_q_reg[0] ),
        .O(\mie_q[irq_software]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mie_q[irq_software]_i_8 
       (.I0(\mscratch_q[31]_i_4_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mie_q[irq_timer]_i_2_n_0 ),
        .O(\mie_q[irq_software]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mie_q[irq_software]_i_9 
       (.I0(mac_res_signed[1]),
        .I1(\dscratch0_q_reg[18]_0 ),
        .I2(\dscratch0_q_reg[18] ),
        .I3(mac_res_signed[0]),
        .O(\mie_q[irq_software]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h44444474)) 
    \mie_q[irq_timer]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [7]),
        .I2(csr_op),
        .I3(\mie_q[irq_timer]_i_2_n_0 ),
        .I4(\mie_q[irq_timer]_i_3_n_0 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mie_q[irq_timer]_i_10 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\mie_q[irq_timer]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00011101)) 
    \mie_q[irq_timer]_i_11 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(p_6_in[0]),
        .I3(\mepc_q_reg[31] ),
        .I4(\mscratch_q_reg[30] [3]),
        .O(\mie_q[irq_timer]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mie_q[irq_timer]_i_2 
       (.I0(alu_operand_b_ex[9]),
        .I1(alu_operand_b_ex[8]),
        .I2(csr_access),
        .O(\mie_q[irq_timer]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFB8FFB8FFB8)) 
    \mie_q[irq_timer]_i_3 
       (.I0(\mie_q[irq_timer]_i_4_n_0 ),
        .I1(\dscratch1_q_reg[31] ),
        .I2(\mie_q[irq_timer]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I5(\rf_reg_tmp[31][7]_i_6_n_0 ),
        .O(\mie_q[irq_timer]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04C4FFFFFFFF)) 
    \mie_q[irq_timer]_i_4 
       (.I0(\mepc_q_reg[30] [3]),
        .I1(\depc_q_reg[31]_0 ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\depc_q_reg[30] [2]),
        .I4(\mie_q[irq_timer]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][7]_i_17_n_0 ),
        .O(\mie_q[irq_timer]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \mie_q[irq_timer]_i_5 
       (.I0(\mie_q[irq_timer]_i_7_n_0 ),
        .I1(\mie_q[irq_timer]_i_8_n_0 ),
        .I2(\mie_q[irq_timer]_i_9_n_0 ),
        .I3(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I4(\dscratch0_q_reg[30]_1 [3]),
        .O(\mie_q[irq_timer]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \mie_q[irq_timer]_i_6 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\dscratch1_q_reg[30] [3]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mtval_q_reg[30]_0 [3]),
        .O(\mie_q[irq_timer]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8F)) 
    \mie_q[irq_timer]_i_7 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\mepc_q_reg[31] ),
        .I2(\rf_reg_tmp[31][2]_i_18_n_0 ),
        .I3(\depc_q[31]_i_4_n_0 ),
        .I4(\dscratch0_q_reg[31] ),
        .O(\mie_q[irq_timer]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mie_q[irq_timer]_i_8 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\dcsr_q_reg[cause][2] [0]),
        .I3(\mie_q[irq_timer]_i_10_n_0 ),
        .I4(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I5(\mhpmcounter_q_reg[2][63] ),
        .O(\mie_q[irq_timer]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE2EEEEEEE2EEE2EE)) 
    \mie_q[irq_timer]_i_9 
       (.I0(\mie_q[irq_timer]_i_11_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(p_5_in[1]),
        .I4(irq_timer_i),
        .I5(\mepc_q_reg[31] ),
        .O(\mie_q[irq_timer]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mscratch_q[0]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [0]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][0]_i_2_n_0 ),
        .O(\dscratch0_q_reg[0] ));
  LUT4 #(
    .INIT(16'h5530)) 
    \mscratch_q[10]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][10]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [10]),
        .O(\dscratch0_q_reg[10] ));
  LUT4 #(
    .INIT(16'h5530)) 
    \mscratch_q[13]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][13]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [13]),
        .O(p_18_in));
  LUT4 #(
    .INIT(16'h5530)) 
    \mscratch_q[14]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][14]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [14]),
        .O(\dscratch0_q_reg[14] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mscratch_q[1]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [1]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][1]_i_2_n_0 ),
        .O(\dscratch0_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mscratch_q[31]_i_1 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\mscratch_q[31]_i_3_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .I4(\dscratch1_q_reg[31] ),
        .I5(\mscratch_q_reg[31] ),
        .O(\mscratch_q_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mscratch_q[31]_i_2 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(alu_operand_a_ex),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][31]_i_4_n_0 ),
        .O(\dscratch0_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \mscratch_q[31]_i_3 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\mepc_q_reg[31] ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mie_q[irq_software]_i_7_n_0 ),
        .I5(\mie_q[irq_timer]_i_2_n_0 ),
        .O(\mscratch_q[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mscratch_q[31]_i_4 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[11]),
        .O(\mscratch_q[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5530)) 
    \mscratch_q[4]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][4]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [4]),
        .O(\dscratch0_q_reg[4] ));
  LUT4 #(
    .INIT(16'h5530)) 
    \mscratch_q[5]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][5]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [5]),
        .O(\dscratch0_q_reg[5] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mscratch_q[6]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [6]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][6]_i_2_n_0 ),
        .O(\dscratch0_q_reg[6] ));
  LUT4 #(
    .INIT(16'h7444)) 
    \mscratch_q[8]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\dscratch0_q_reg[30] [8]),
        .I2(csr_op),
        .I3(\rf_reg_tmp[31][8]_i_2_n_0 ),
        .O(\dscratch0_q_reg[8] ));
  LUT4 #(
    .INIT(16'h5530)) 
    \mscratch_q[9]_i_1 
       (.I0(\mie_q[irq_software]_i_9_n_0 ),
        .I1(\rf_reg_tmp[31][9]_i_2_n_0 ),
        .I2(csr_op),
        .I3(\dscratch0_q_reg[30] [9]),
        .O(\dscratch0_q_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \mstack_epc_q[31]_i_8 
       (.I0(instr_valid_id),
        .I1(prefetch_buffer_i_n_191),
        .I2(instr_rdata_id[0]),
        .I3(\mstack_epc_q[31]_i_9_n_0 ),
        .I4(instr_rdata_id[5]),
        .I5(debug_mode_q_reg_1),
        .O(\depc_q_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mstack_epc_q[31]_i_9 
       (.I0(exc_req_q_i_37_n_0),
        .I1(mac_res_signed[8]),
        .I2(mac_res_signed[9]),
        .I3(mac_res_signed[11]),
        .I4(mac_res_signed[10]),
        .I5(exc_req_q_i_20_n_0),
        .O(\mstack_epc_q[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \mstatus_q[mie]_i_3 
       (.I0(\mcause_q[5]_i_3_n_0 ),
        .I1(\mstatus_q[mie]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mepc_q_reg[31] ),
        .I4(\mie_q[irq_software]_i_7_n_0 ),
        .O(mstatus_d2_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mstatus_q[mie]_i_5 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\mscratch_q_reg[31] ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\depc_q[31]_i_5_n_0 ),
        .I5(\mscratch_q[31]_i_4_n_0 ),
        .O(\mstatus_q[mie]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mstatus_q[mie]_i_6 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[5]),
        .O(\mhpmcounter_q_reg[2][63] ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \mstatus_q[mpp][0]_i_1 
       (.I0(p_14_in),
        .I1(\ctrl_fsm_cs_reg[1]_2 ),
        .I2(p_16_in),
        .I3(\priv_lvl_q_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \mstatus_q[mpp][1]_i_1 
       (.I0(p_14_in),
        .I1(\ctrl_fsm_cs_reg[1]_2 ),
        .I2(p_16_in),
        .I3(\priv_lvl_q_reg[1]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mstatus_q[mprv]_i_1 
       (.I0(p_2_in),
        .I1(mstatus_d2_out),
        .I2(p_6_in[3]),
        .O(\mstatus_q_reg[mprv] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mstatus_q[tw]_i_1 
       (.I0(p_0_in),
        .I1(mstatus_d2_out),
        .I2(csr_mstatus_tw),
        .O(\mstatus_q_reg[tw] ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \mtval_q[0]_i_1 
       (.I0(\mtval_q[0]_i_2_n_0 ),
        .I1(\ctrl_fsm_cs_reg[0]_3 ),
        .I2(\dscratch0_q_reg[0] ),
        .O(\mtval_q_reg[5] [0]));
  LUT5 #(
    .INIT(32'h45440000)) 
    \mtval_q[0]_i_2 
       (.I0(\mtval_q[0]_i_3_n_0 ),
        .I1(illegal_insn_q),
        .I2(exc_req_q_reg_0),
        .I3(\addr_last_q_reg[31]_0 [0]),
        .I4(mstack_cause_d),
        .O(\mtval_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDDDDDFFFDDDD)) 
    \mtval_q[0]_i_3 
       (.I0(\ctrl_fsm_cs_reg[2]_0 ),
        .I1(\mtval_q_reg[3]_0 ),
        .I2(instr_rdata_c_id[0]),
        .I3(instr_is_compressed_id),
        .I4(illegal_insn_q),
        .I5(instr_rdata_id[0]),
        .O(\mtval_q[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[10]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [10]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[10]_i_3_n_0 ),
        .O(\mtval_q_reg[10] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[10]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [9]),
        .I1(instr_rdata_c_id[10]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[10]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[11]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [11]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[11]_i_3_n_0 ),
        .O(\mtval_q_reg[11] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[11]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [10]),
        .I1(instr_rdata_c_id[11]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[11]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[12]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [12]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[12]_i_3_n_0 ),
        .O(\mtval_q_reg[12] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[12]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [11]),
        .I1(instr_rdata_c_id[12]),
        .I2(instr_is_compressed_id),
        .I3(mac_res_signed[0]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[13]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [13]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[13]_i_3_n_0 ),
        .O(\mtval_q_reg[13] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[13]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [12]),
        .I1(instr_rdata_c_id[13]),
        .I2(instr_is_compressed_id),
        .I3(mac_res_signed[1]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[14]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [14]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[14]_i_3_n_0 ),
        .O(\mtval_q_reg[14] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[14]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [13]),
        .I1(instr_rdata_c_id[14]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[14]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[15]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [15]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[15]_i_3_n_0 ),
        .O(\mtval_q_reg[15] ));
  LUT6 #(
    .INIT(64'hACA0ACACACA0A0A0)) 
    \mtval_q[15]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [14]),
        .I1(illegal_insn_q),
        .I2(\mtval_q_reg[3]_0 ),
        .I3(instr_rdata_c_id[15]),
        .I4(instr_is_compressed_id),
        .I5(mac_res_signed[2]),
        .O(\mtval_q[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[16]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [16]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[16]_i_3_n_0 ),
        .O(\mtval_q_reg[16] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[16]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [15]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[3]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[17]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [17]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[17]_i_3_n_0 ),
        .O(\mtval_q_reg[17] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[17]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [16]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[4]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[18]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [18]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[18]_i_3_n_0 ),
        .O(\mtval_q_reg[18] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[18]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [17]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[5]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[19]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [19]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[19]_i_3_n_0 ),
        .O(\mtval_q_reg[19] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[19]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [18]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[6]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \mtval_q[1]_i_1 
       (.I0(\mtval_q[1]_i_2_n_0 ),
        .I1(\ctrl_fsm_cs_reg[0]_3 ),
        .I2(\dscratch0_q_reg[1]_0 ),
        .O(\mtval_q_reg[5] [1]));
  LUT6 #(
    .INIT(64'hA333000000000000)) 
    \mtval_q[1]_i_2 
       (.I0(\dscratch0_q_reg[31]_0 [0]),
        .I1(\mtval_q[1]_i_3_n_0 ),
        .I2(instr_valid_id),
        .I3(instr_fetch_err),
        .I4(\ctrl_fsm_cs_reg[2]_0 ),
        .I5(mstack_cause_d),
        .O(\mtval_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h35FF350035FF35FF)) 
    \mtval_q[1]_i_3 
       (.I0(instr_rdata_id[0]),
        .I1(instr_rdata_c_id[1]),
        .I2(instr_is_compressed_id),
        .I3(illegal_insn_q),
        .I4(exc_req_q_reg_0),
        .I5(\addr_last_q_reg[31]_0 [1]),
        .O(\mtval_q[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[20]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [20]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[20]_i_3_n_0 ),
        .O(\mtval_q_reg[20] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[20]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [19]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[7]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[21]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [21]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[21]_i_3_n_0 ),
        .O(\mtval_q_reg[21] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[21]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [20]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[8]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[22]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [22]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[22]_i_3_n_0 ),
        .O(\mtval_q_reg[22] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[22]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [21]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[9]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[23]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [23]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[23]_i_3_n_0 ),
        .O(\mtval_q_reg[23] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[23]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [22]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[10]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[24]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [24]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[24]_i_3_n_0 ),
        .O(\mtval_q_reg[24] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[24]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [23]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(mac_res_signed[11]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[25]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [25]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[25]_i_3_n_0 ),
        .O(\mtval_q_reg[25] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[25]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [24]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[25]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[26]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [26]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[26]_i_3_n_0 ),
        .O(\mtval_q_reg[26] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[26]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [25]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[26]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[27]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [27]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[27]_i_3_n_0 ),
        .O(\mtval_q_reg[27] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[27]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [26]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[27]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[28]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [28]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[28]_i_3_n_0 ),
        .O(\mtval_q_reg[28] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[28]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [27]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[28]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[29]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [29]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[29]_i_3_n_0 ),
        .O(\mtval_q_reg[29] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[29]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [28]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[29]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[2]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [2]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[2]_i_3_n_0 ),
        .O(\mtval_q_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[2]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [1]),
        .I1(instr_rdata_c_id[2]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[2]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[30]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [30]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[30]_i_3_n_0 ),
        .O(\mtval_q_reg[30] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[30]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [29]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[30]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \mtval_q[31]_i_1 
       (.I0(mstack_cause_d),
        .I1(\mcause_q[5]_i_3_n_0 ),
        .I2(\mtval_q_reg[31]_0 ),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\dscratch1_q_reg[31] ),
        .O(\mtval_q_reg[31]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mtval_q[31]_i_3 
       (.I0(csr_access),
        .I1(alu_operand_b_ex[1]),
        .O(\dscratch0_q_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000700)) 
    \mtval_q[31]_i_4 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [31]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[31]_i_7_n_0 ),
        .O(\mtval_q_reg[31] ));
  LUT6 #(
    .INIT(64'h80808080BF808080)) 
    \mtval_q[31]_i_7 
       (.I0(\dscratch0_q_reg[31]_0 [30]),
        .I1(instr_valid_id),
        .I2(instr_fetch_err),
        .I3(instr_rdata_id[31]),
        .I4(illegal_insn_q),
        .I5(instr_is_compressed_id),
        .O(\mtval_q[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \mtval_q[3]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(exc_req_q_reg_0),
        .I4(\addr_last_q_reg[31]_0 [3]),
        .O(\mtval_q_reg[3] ));
  LUT6 #(
    .INIT(64'h55555555303F0000)) 
    \mtval_q[3]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [2]),
        .I1(instr_rdata_c_id[3]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[3]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[4]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [4]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[4]_i_3_n_0 ),
        .O(\mtval_q_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[4]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [3]),
        .I1(instr_rdata_c_id[4]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[4]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \mtval_q[5]_i_1 
       (.I0(\mtval_q[5]_i_2_n_0 ),
        .I1(\ctrl_fsm_cs_reg[0]_3 ),
        .I2(\dscratch0_q_reg[5] ),
        .O(\mtval_q_reg[5] [2]));
  LUT6 #(
    .INIT(64'hA333000000000000)) 
    \mtval_q[5]_i_2 
       (.I0(\dscratch0_q_reg[31]_0 [4]),
        .I1(\mtval_q[5]_i_3_n_0 ),
        .I2(instr_valid_id),
        .I3(instr_fetch_err),
        .I4(\ctrl_fsm_cs_reg[2]_0 ),
        .I5(mstack_cause_d),
        .O(\mtval_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h35FF350035FF35FF)) 
    \mtval_q[5]_i_3 
       (.I0(instr_rdata_id[5]),
        .I1(instr_rdata_c_id[5]),
        .I2(instr_is_compressed_id),
        .I3(illegal_insn_q),
        .I4(exc_req_q_reg_0),
        .I5(\addr_last_q_reg[31]_0 [5]),
        .O(\mtval_q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[6]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [6]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[6]_i_3_n_0 ),
        .O(\mtval_q_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[6]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [5]),
        .I1(instr_rdata_c_id[6]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[6]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[7]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [7]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[7]_i_3_n_0 ),
        .O(\mtval_q_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[7]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [6]),
        .I1(instr_rdata_c_id[7]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[7]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[8]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [8]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[8]_i_3_n_0 ),
        .O(\mtval_q_reg[8] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[8]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [7]),
        .I1(instr_rdata_c_id[8]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[8]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF8FF)) 
    \mtval_q[9]_i_2 
       (.I0(instr_valid_id),
        .I1(instr_fetch_err),
        .I2(illegal_insn_q),
        .I3(\addr_last_q_reg[31]_0 [9]),
        .I4(exc_req_q_reg_0),
        .I5(\mtval_q[9]_i_3_n_0 ),
        .O(\mtval_q_reg[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC00000)) 
    \mtval_q[9]_i_3 
       (.I0(\dscratch0_q_reg[31]_0 [8]),
        .I1(instr_rdata_c_id[9]),
        .I2(instr_is_compressed_id),
        .I3(instr_rdata_id[9]),
        .I4(illegal_insn_q),
        .I5(\mtval_q_reg[3]_0 ),
        .O(\mtval_q[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[10]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[10] ),
        .O(\mtvec_q_reg[31]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[11]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(p_14_in),
        .O(\mtvec_q_reg[31]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[12]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(p_16_in),
        .O(\mtvec_q_reg[31]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[13]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(p_18_in),
        .O(\mtvec_q_reg[31]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[14]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[14] ),
        .O(\mtvec_q_reg[31]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[15]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(p_22_in),
        .O(\mtvec_q_reg[31]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[16]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[16] ),
        .O(\mtvec_q_reg[31]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[17]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(p_2_in),
        .O(\mtvec_q_reg[31]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[18]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[18]_2 ),
        .O(\mtvec_q_reg[31]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[19]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[19] ),
        .O(\mtvec_q_reg[31]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[20]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[20] ),
        .O(\mtvec_q_reg[31]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[21]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(p_0_in),
        .O(\mtvec_q_reg[31]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[22]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[22] ),
        .O(\mtvec_q_reg[31]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[23]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[23] ),
        .O(\mtvec_q_reg[31]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[24]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[24] ),
        .O(\mtvec_q_reg[31]_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[25]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[25] ),
        .O(\mtvec_q_reg[31]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[26]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[26] ),
        .O(\mtvec_q_reg[31]_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[27]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[27] ),
        .O(\mtvec_q_reg[31]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[28]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[28] ),
        .O(\mtvec_q_reg[31]_2 [20]));
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[29]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[29] ),
        .O(\mtvec_q_reg[31]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[30]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[30]_0 ),
        .O(\mtvec_q_reg[31]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mtvec_q[31]_i_2 
       (.I0(\dscratch0_q_reg[31]_1 ),
        .I1(\mtvec_q_reg[8] ),
        .O(\mtvec_q_reg[31]_2 [23]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mtvec_q[31]_i_4 
       (.I0(\mie_q[irq_software]_i_3_n_0 ),
        .I1(\mie_q[irq_software]_i_7_n_0 ),
        .I2(\mie_q_reg[irq_software] ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\mie_q[irq_software]_i_8_n_0 ),
        .O(\mtvec_q_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[8]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[8] ),
        .O(\mtvec_q_reg[31]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mtvec_q[9]_i_1 
       (.I0(\mtvec_q_reg[8] ),
        .I1(\dscratch0_q_reg[9] ),
        .O(\mtvec_q_reg[31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00FFEF00)) 
    \mult_state_q[0]_i_1 
       (.I0(multdiv_operator_ex[1]),
        .I1(multdiv_operator_ex[0]),
        .I2(mult_state_q[1]),
        .I3(mult_en_ex),
        .I4(mult_state_q[0]),
        .O(\mult_state_q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h54FFAA00)) 
    \mult_state_q[1]_i_1 
       (.I0(mult_state_q[0]),
        .I1(multdiv_operator_ex[0]),
        .I2(multdiv_operator_ex[1]),
        .I3(mult_en_ex),
        .I4(mult_state_q[1]),
        .O(\mult_state_q_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \mult_state_q[1]_i_2 
       (.I0(\op_denominator_q[31]_i_4_n_0 ),
        .I1(mac_res_signed[0]),
        .I2(instr_rdata_id[14]),
        .I3(mac_res_signed[1]),
        .O(multdiv_operator_ex[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \mult_state_q[1]_i_3 
       (.I0(id_wb_fsm_cs_i_11_n_0),
        .I1(instr_rdata_id[14]),
        .I2(instr_rdata_id[30]),
        .I3(instr_rdata_id[29]),
        .I4(instr_rdata_id[31]),
        .O(multdiv_operator_ex[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00AA0008)) 
    \mult_state_q[1]_i_4 
       (.I0(\mult_state_q[1]_i_5_n_0 ),
        .I1(\div_counter_q[4]_i_4_n_0 ),
        .I2(instr_multicycle_done_q),
        .I3(instr_fetch_err),
        .I4(instr_new_id),
        .O(mult_en_ex));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mult_state_q[1]_i_5 
       (.I0(exc_req_q_i_12_n_0),
        .I1(id_wb_fsm_cs_i_11_n_0),
        .I2(instr_rdata_id[14]),
        .I3(instr_rdata_id[31]),
        .I4(instr_rdata_id[30]),
        .I5(instr_rdata_id[29]),
        .O(\mult_state_q[1]_i_5_n_0 ));
  FDPE offset_in_init_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(prefetch_buffer_i_n_0),
        .PRE(\instr_rdata_id_o_reg[27]_0 ),
        .Q(offset_in_init_q));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h0A200000)) 
    \op_denominator_q[31]_i_3 
       (.I0(multdiv_operand_b_ex[29]),
        .I1(mac_res_signed[1]),
        .I2(mac_res_signed[0]),
        .I3(instr_rdata_id[14]),
        .I4(\op_denominator_q[31]_i_4_n_0 ),
        .O(div_sign_b__0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \op_denominator_q[31]_i_4 
       (.I0(instr_rdata_id[31]),
        .I1(instr_rdata_id[29]),
        .I2(instr_rdata_id[30]),
        .I3(id_wb_fsm_cs_i_11_n_0),
        .O(\op_denominator_q[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h22280000)) 
    \op_numerator_q[31]_i_4 
       (.I0(multdiv_operand_a_ex[31]),
        .I1(mac_res_signed[0]),
        .I2(mac_res_signed[1]),
        .I3(instr_rdata_id[14]),
        .I4(\op_denominator_q[31]_i_4_n_0 ),
        .O(p_0_in2_out));
  FDCE \pc_id_o_reg[10] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[9]),
        .Q(\dscratch0_q_reg[31]_0 [9]));
  FDCE \pc_id_o_reg[11] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[10]),
        .Q(\dscratch0_q_reg[31]_0 [10]));
  FDCE \pc_id_o_reg[12] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[11]),
        .Q(\dscratch0_q_reg[31]_0 [11]));
  FDCE \pc_id_o_reg[13] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[12]),
        .Q(\dscratch0_q_reg[31]_0 [12]));
  FDCE \pc_id_o_reg[14] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[13]),
        .Q(\dscratch0_q_reg[31]_0 [13]));
  FDCE \pc_id_o_reg[15] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[14]),
        .Q(\dscratch0_q_reg[31]_0 [14]));
  FDCE \pc_id_o_reg[16] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[15]),
        .Q(\dscratch0_q_reg[31]_0 [15]));
  FDCE \pc_id_o_reg[17] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[16]),
        .Q(\dscratch0_q_reg[31]_0 [16]));
  FDCE \pc_id_o_reg[18] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[17]),
        .Q(\dscratch0_q_reg[31]_0 [17]));
  FDCE \pc_id_o_reg[19] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[18]),
        .Q(\dscratch0_q_reg[31]_0 [18]));
  FDCE \pc_id_o_reg[1] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[0]),
        .Q(\dscratch0_q_reg[31]_0 [0]));
  FDCE \pc_id_o_reg[20] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[19]),
        .Q(\dscratch0_q_reg[31]_0 [19]));
  FDCE \pc_id_o_reg[21] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[20]),
        .Q(\dscratch0_q_reg[31]_0 [20]));
  FDCE \pc_id_o_reg[22] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[21]),
        .Q(\dscratch0_q_reg[31]_0 [21]));
  FDCE \pc_id_o_reg[23] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[22]),
        .Q(\dscratch0_q_reg[31]_0 [22]));
  FDCE \pc_id_o_reg[24] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[23]),
        .Q(\dscratch0_q_reg[31]_0 [23]));
  FDCE \pc_id_o_reg[25] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[24]),
        .Q(\dscratch0_q_reg[31]_0 [24]));
  FDCE \pc_id_o_reg[26] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[25]),
        .Q(\dscratch0_q_reg[31]_0 [25]));
  FDCE \pc_id_o_reg[27] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[26]),
        .Q(\dscratch0_q_reg[31]_0 [26]));
  FDCE \pc_id_o_reg[28] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[27]),
        .Q(\dscratch0_q_reg[31]_0 [27]));
  FDCE \pc_id_o_reg[29] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[28]),
        .Q(\dscratch0_q_reg[31]_0 [28]));
  FDCE \pc_id_o_reg[2] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[1]),
        .Q(\dscratch0_q_reg[31]_0 [1]));
  FDCE \pc_id_o_reg[30] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[29]),
        .Q(\dscratch0_q_reg[31]_0 [29]));
  FDCE \pc_id_o_reg[31] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[30]),
        .Q(\dscratch0_q_reg[31]_0 [30]));
  FDCE \pc_id_o_reg[3] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[2]),
        .Q(\dscratch0_q_reg[31]_0 [2]));
  FDCE \pc_id_o_reg[4] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[3]),
        .Q(\dscratch0_q_reg[31]_0 [3]));
  FDCE \pc_id_o_reg[5] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[4]),
        .Q(\dscratch0_q_reg[31]_0 [4]));
  FDCE \pc_id_o_reg[6] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[5]),
        .Q(\dscratch0_q_reg[31]_0 [5]));
  FDCE \pc_id_o_reg[7] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[6]),
        .Q(\dscratch0_q_reg[31]_0 [6]));
  FDCE \pc_id_o_reg[8] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[7]),
        .Q(\dscratch0_q_reg[31]_0 [7]));
  FDCE \pc_id_o_reg[9] 
       (.C(clk),
        .CE(if_id_pipe_reg_we),
        .CLR(\instr_rdata_id_o_reg[27]_0 ),
        .D(Q[8]),
        .Q(\dscratch0_q_reg[31]_0 [8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_prefetch_buffer prefetch_buffer_i
       (.CO(CO),
        .D(instr_decompressed),
        .E(E),
        .\FSM_sequential_CS_reg[1] (\FSM_sequential_CS_reg[1] ),
        .\FSM_sequential_CS_reg[1]_0 (\FSM_sequential_CS_reg[1]_0 ),
        .\FSM_sequential_CS_reg[2] (\FSM_sequential_CS_reg[2] ),
        .Q(Q),
        .S(S),
        .adder_in_a(adder_in_a),
        .\addr_last_q_reg[11] (prefetch_buffer_i_n_195),
        .\addr_last_q_reg[11]_0 (\addr_last_q_reg[11]_0 ),
        .\addr_last_q_reg[15] (\addr_last_q_reg[15] ),
        .\addr_last_q_reg[19] (prefetch_buffer_i_n_77),
        .\addr_last_q_reg[19]_0 (\addr_last_q_reg[19]_0 ),
        .\addr_last_q_reg[23] (\addr_last_q_reg[23]_0 ),
        .\addr_last_q_reg[27] (\addr_last_q_reg[27] ),
        .\addr_last_q_reg[31] (\addr_last_q_reg[31] ),
        .\addr_last_q_reg[3] (\addr_last_q_reg[3] ),
        .\addr_last_q_reg[3]_0 (\addr_last_q_reg[3]_1 ),
        .\addr_last_q_reg[7] (\addr_last_q_reg[7] ),
        .alu_operand_a_ex(alu_operand_a_ex),
        .alu_operand_b_ex(alu_operand_b_ex[30:12]),
        .alu_operator_ex(alu_operator_ex),
        .axi_aresetn(axi_aresetn_0),
        .branch_decision(branch_decision),
        .branch_set_q(branch_set_q),
        .clk(clk),
        .core_instr_bus_r_opc(core_instr_bus_r_opc),
        .core_instr_bus_r_valid(core_instr_bus_r_valid),
        .csr_access(csr_access),
        .csr_op(csr_op),
        .\ctrl_fsm_cs_reg[1] (\ctrl_fsm_cs_reg[1]_1 ),
        .\ctrl_fsm_cs_reg[2] (\ctrl_fsm_cs_reg[2] ),
        .\ctrl_fsm_cs_reg[3] (\ctrl_fsm_cs_reg[3]_0 ),
        .\dcsr_q_reg[step] (\dcsr_q_reg[step] ),
        .debug_mode_q_reg(exc_req_q_i_5_n_0),
        .exc_req_q_reg(exc_req_q_reg_1),
        .exc_req_q_reg_0(exc_req_q_reg_3),
        .exc_req_q_reg_1(prefetch_buffer_i_n_190),
        .exc_req_q_reg_2(prefetch_buffer_i_n_191),
        .exc_req_q_reg_3(prefetch_buffer_i_n_192),
        .fetch_addr_n(fetch_addr_n),
        .\fetch_addr_q_reg[31]_0 (\fetch_addr_q_reg[31] ),
        .fetch_err(fetch_err),
        .fetch_rdata(fetch_rdata),
        .id_in_ready(id_in_ready),
        .id_wb_fsm_cs(id_wb_fsm_cs),
        .id_wb_fsm_cs_reg(prefetch_buffer_i_n_182),
        .id_wb_fsm_cs_reg_0(prefetch_buffer_i_n_185),
        .id_wb_fsm_cs_reg_1(prefetch_buffer_i_n_186),
        .id_wb_fsm_cs_reg_2(prefetch_buffer_i_n_189),
        .id_wb_fsm_cs_reg_3(id_wb_fsm_cs_i_3_n_0),
        .if_id_pipe_reg_we(if_id_pipe_reg_we),
        .illegal_c_insn_id_o0(illegal_c_insn_id_o0),
        .illegal_insn_q(illegal_insn_q),
        .illegal_insn_q_reg(prefetch_buffer_i_n_193),
        .\instr_addr_q_reg[31] (\instr_addr_q_reg[31] ),
        .instr_axi_araddr(instr_axi_araddr),
        .instr_axi_arready(instr_axi_arready),
        .instr_axi_rdata(instr_axi_rdata),
        .instr_fetch_err(instr_fetch_err),
        .instr_is_compressed_int(instr_is_compressed_int),
        .instr_multicycle_done_q(instr_multicycle_done_q),
        .instr_new_id(instr_new_id),
        .instr_new_id_o_reg(\addr_last_q_reg[11] ),
        .instr_new_id_o_reg_0(adder_result_ext_o_carry__1_i_25_n_0),
        .\instr_rdata_id_o_reg[0] (\div_counter_q[4]_i_4_n_0 ),
        .\instr_rdata_id_o_reg[13] (\instr_rdata_id_o_reg[13]_0 ),
        .\instr_rdata_id_o_reg[14] (id_wb_fsm_cs_i_12_n_0),
        .\instr_rdata_id_o_reg[14]_0 (exc_req_q_i_4_n_0),
        .\instr_rdata_id_o_reg[14]_1 (\addr_last_q_reg[19] ),
        .\instr_rdata_id_o_reg[15]_rep__0 (\instr_rdata_id_o_reg[15]_rep__0_0 ),
        .\instr_rdata_id_o_reg[16]_rep (prefetch_buffer_i_n_176),
        .\instr_rdata_id_o_reg[16]_rep__0 (prefetch_buffer_i_n_177),
        .\instr_rdata_id_o_reg[21]_rep (prefetch_buffer_i_n_173),
        .\instr_rdata_id_o_reg[21]_rep_0 (\addr_last_q_reg[23] ),
        .\instr_rdata_id_o_reg[21]_rep__0 (prefetch_buffer_i_n_174),
        .\instr_rdata_id_o_reg[21]_rep__0_0 (exc_req_q_reg_2),
        .\instr_rdata_id_o_reg[21]_rep__0_1 (exc_req_q_reg_5),
        .\instr_rdata_id_o_reg[21]_rep__1 (prefetch_buffer_i_n_175),
        .\instr_rdata_id_o_reg[23] (exc_req_q_reg_0),
        .\instr_rdata_id_o_reg[23]_0 (\instr_rdata_id_o_reg[23]_0 ),
        .\instr_rdata_id_o_reg[27] (id_wb_fsm_cs_i_11_n_0),
        .\instr_rdata_id_o_reg[29] (adder_result_ext_o_carry__6_i_56_n_0),
        .\instr_rdata_id_o_reg[31] ({instr_rdata_id[31:25],mac_res_signed[11:2],instr_rdata_id[14],mac_res_signed[1:0],instr_rdata_id[6:2],instr_rdata_id[0]}),
        .\instr_rdata_id_o_reg[31]_0 (illegal_insn_q_reg),
        .\instr_rdata_id_o_reg[31]_1 ({alu_operand_b_ex[31],alu_operand_b_ex[11:0]}),
        .\instr_rdata_id_o_reg[3] (adder_result_ext_o_carry__6_i_54_n_0),
        .\instr_rdata_id_o_reg[4] (data_axi_awvalid_INST_0_i_4_n_0),
        .\instr_rdata_id_o_reg[4]_0 (exc_req_q_i_12_n_0),
        .\instr_rdata_id_o_reg[6] (id_wb_fsm_cs_i_4_n_0),
        .\instr_rdata_id_o_reg[6]_0 (\dscratch0_q_reg[18] ),
        .instr_req_int(instr_req_int),
        .instr_valid_id_o_reg(instr_valid_id_o_reg_0),
        .instr_valid_id_o_reg_0(instr_valid_id_o_reg_1),
        .instr_valid_id_o_reg_1(instr_valid_id),
        .\ls_fsm_cs_reg[0] (instr_multicycle_done_q_i_3_n_0),
        .\ls_fsm_cs_reg[2] (\ls_fsm_cs_reg[2] ),
        .lsu_addr_incr_req(lsu_addr_incr_req),
        .lsu_err_q_reg(lsu_err_q_reg),
        .\mcause_q_reg[3] (\mcause_q_reg[3] ),
        .\md_state_q_reg[0] (div_en_ex),
        .\md_state_q_reg[0]_0 (prefetch_buffer_i_n_55),
        .\md_state_q_reg[0]_1 (prefetch_buffer_i_n_187),
        .\mepc_q_reg[1] (\mepc_q_reg[1] ),
        .\mtvec_q_reg[31] (prefetch_buffer_i_n_57),
        .\mtvec_q_reg[31]_0 (\mtvec_q_reg[31] ),
        .\mtvec_q_reg[31]_1 (\mtvec_q_reg[31]_0 ),
        .\mtvec_q_reg[31]_2 (\mtvec_q_reg[31]_1 ),
        .multdiv_alu_operand_a(multdiv_alu_operand_a),
        .multdiv_alu_operand_b(multdiv_alu_operand_b),
        .multdiv_operand_b_ex(multdiv_operand_b_ex[28:11]),
        .offset_in_init_q(offset_in_init_q),
        .offset_in_init_q_reg(prefetch_buffer_i_n_0),
        .offset_in_init_q_reg_0(offset_in_init_q_reg_0),
        .pc_set(pc_set),
        .\rdata_outstanding_q_reg[0]_0 (\rdata_outstanding_q_reg[0] ),
        .\rdata_outstanding_q_reg[1]_0 (\rdata_outstanding_q_reg[1] ),
        .stored_addr_en07_out(stored_addr_en07_out),
        .\stored_addr_q_reg[31]_0 (\stored_addr_q_reg[31] ),
        .valid_req_q_reg_0(valid_req_q_reg));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \rf_reg_tmp[10][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[10]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[7]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \rf_reg_tmp[11][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[10]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[8]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rf_reg_tmp[12][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[9]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \rf_reg_tmp[13][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[10]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rf_reg_tmp[14][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[7]),
        .O(we_a_dec[11]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \rf_reg_tmp[15][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[9]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[12]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rf_reg_tmp[16][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[11]),
        .I2(instr_rdata_id[10]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[7]),
        .O(we_a_dec[13]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \rf_reg_tmp[17][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \rf_reg_tmp[18][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[15]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \rf_reg_tmp[19][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[11]),
        .I2(instr_rdata_id[10]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[7]),
        .O(we_a_dec[16]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rf_reg_tmp[1][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \rf_reg_tmp[20][31]_i_1 
       (.I0(instr_rdata_id[9]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[11]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[7]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[17]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \rf_reg_tmp[21][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[8]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[10]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[18]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \rf_reg_tmp[22][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[9]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[19]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \rf_reg_tmp[23][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[20]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rf_reg_tmp[24][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[21]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \rf_reg_tmp[25][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[22]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \rf_reg_tmp[26][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[23]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \rf_reg_tmp[27][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[11]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[24]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \rf_reg_tmp[28][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[9]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[25]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \rf_reg_tmp[29][31]_i_1 
       (.I0(instr_rdata_id[7]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[11]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[9]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[26]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rf_reg_tmp[2][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(\rf_reg_tmp_reg[2][31] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \rf_reg_tmp[30][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[7]),
        .O(we_a_dec[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][0]_i_1 
       (.I0(\rf_reg_tmp[31][0]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[0]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[0]),
        .O(\rf_reg_tmp_reg[1][31] [0]));
  LUT6 #(
    .INIT(64'hAA28A8800028A880)) 
    \rf_reg_tmp[31][0]_i_12 
       (.I0(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .I1(alu_operand_b_ex[0]),
        .I2(\dscratch0_q_reg[30] [0]),
        .I3(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I5(O[0]),
        .O(\rf_reg_tmp[31][0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][0]_i_13 
       (.I0(branch_decision),
        .I1(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_35_n_0 ),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\rf_reg_tmp[31][31]_i_37_n_0 ),
        .O(\rf_reg_tmp[31][0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000020200C002020)) 
    \rf_reg_tmp[31][0]_i_14 
       (.I0(\rf_reg_tmp[31][2]_i_18_n_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[31] ),
        .I3(\dscratch1_q_reg[30] [0]),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\rf_reg_tmp[31][2]_i_16_n_0 ),
        .O(\rf_reg_tmp[31][0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000D000D000D)) 
    \rf_reg_tmp[31][0]_i_15 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\mhpmcounter_q_reg[2][63] ),
        .O(\rf_reg_tmp[31][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD555555)) 
    \rf_reg_tmp[31][0]_i_16 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\dcsr_q_reg[prv][0]_0 ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\depc_q[31]_i_5_n_0 ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(\rf_reg_tmp[31][0]_i_18_n_0 ),
        .O(\rf_reg_tmp[31][0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][0]_i_17 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [0]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [0]),
        .O(\rf_reg_tmp[31][0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2AFF2AFF2AFFFFFF)) 
    \rf_reg_tmp[31][0]_i_18 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch0_q_reg[30]_1 [0]),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mcountinhibit_q_reg[0]_1 ),
        .I5(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h55554454)) 
    \rf_reg_tmp[31][0]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][0]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][0]_i_6_n_0 ),
        .I4(\mscratch_q_reg[0] ),
        .O(\rf_reg_tmp[31][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][0]_i_4 
       (.I0(multdiv_result[0]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][0]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\rf_reg_tmp[31][0]_i_13_n_0 ),
        .O(regfile_wdata_ex[0]));
  LUT6 #(
    .INIT(64'h000000000000F202)) 
    \rf_reg_tmp[31][0]_i_5 
       (.I0(\rf_reg_tmp[31][0]_i_14_n_0 ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\rf_reg_tmp[31][0]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][0]_i_16_n_0 ),
        .I4(\mepc_q_reg[31] ),
        .I5(\mscratch_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][0]_i_6 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [32]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [32]),
        .I5(\rf_reg_tmp[31][0]_i_17_n_0 ),
        .O(\rf_reg_tmp[31][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][10]_i_1 
       (.I0(\rf_reg_tmp[31][10]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[10]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[10]),
        .O(\rf_reg_tmp_reg[1][31] [10]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][10]_i_11 
       (.I0(\mac_res_q_reg[27] [6]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [10]),
        .I4(alu_operand_b_ex[10]),
        .O(\rf_reg_tmp[31][10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][10]_i_12 
       (.I0(\rf_reg_tmp[31][22]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][21]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][21]_i_14_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][22]_i_16_n_0 ),
        .O(\ex_block_i/data4 [10]));
  LUT5 #(
    .INIT(32'h55DFDFDF)) 
    \rf_reg_tmp[31][10]_i_13 
       (.I0(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [10]),
        .I3(\mhpmcounter_q_reg[0][63]_0 [10]),
        .I4(\dcsr_q[prv][1]_i_3_n_0 ),
        .O(\rf_reg_tmp[31][10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rf_reg_tmp[31][10]_i_14 
       (.I0(\mtval_q_reg[31]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[30] [6]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q_reg[30] [6]),
        .I5(\mtval_q_reg[30]_0 [6]),
        .O(\rf_reg_tmp[31][10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \rf_reg_tmp[31][10]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][10]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][10]_i_6_n_0 ),
        .I3(\rf_reg_tmp[31][14]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][10]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .O(\rf_reg_tmp[31][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][10]_i_4 
       (.I0(multdiv_result[10]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][10]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [10]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \rf_reg_tmp[31][10]_i_5 
       (.I0(\rf_reg_tmp[31][10]_i_13_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [2]),
        .I2(\rf_reg_tmp[31][15]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .I4(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][10]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA0FF8800A0008800)) 
    \rf_reg_tmp[31][10]_i_6 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\depc_q_reg[30] [5]),
        .I2(\dscratch1_q_reg[30] [6]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch0_q_reg[30]_1 [6]),
        .O(\rf_reg_tmp[31][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \rf_reg_tmp[31][10]_i_7 
       (.I0(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [41]),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [41]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][11]_i_1 
       (.I0(\rf_reg_tmp[31][11]_i_3_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[11]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[11]),
        .O(\rf_reg_tmp_reg[1][31] [11]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][11]_i_11 
       (.I0(\mac_res_q_reg[27] [7]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [11]),
        .I4(alu_operand_b_ex[11]),
        .O(\rf_reg_tmp[31][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][11]_i_12 
       (.I0(\rf_reg_tmp[31][21]_i_15_n_0 ),
        .I1(\rf_reg_tmp[31][20]_i_18_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][20]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][21]_i_14_n_0 ),
        .O(\ex_block_i/data4 [11]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][11]_i_13 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [11]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [11]),
        .O(\rf_reg_tmp[31][11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h04040455)) 
    \rf_reg_tmp[31][11]_i_3 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][11]_i_6_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp_reg[31][11]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][11]_i_5 
       (.I0(multdiv_result[11]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][11]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [11]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[11]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][11]_i_6 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [42]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [42]),
        .I5(\rf_reg_tmp[31][11]_i_13_n_0 ),
        .O(\rf_reg_tmp[31][11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][12]_i_1 
       (.I0(\rf_reg_tmp[31][12]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[12]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[12]),
        .O(\rf_reg_tmp_reg[1][31] [12]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][12]_i_12 
       (.I0(\mac_res_q_reg[27] [8]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [12]),
        .I4(alu_operand_b_ex[12]),
        .O(\rf_reg_tmp[31][12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][12]_i_13 
       (.I0(\rf_reg_tmp[31][20]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][19]_i_18_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][19]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][20]_i_17_n_0 ),
        .O(\ex_block_i/data4 [12]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][12]_i_14 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [43]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [43]),
        .I5(\rf_reg_tmp[31][12]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0D0D0F0F000C0)) 
    \rf_reg_tmp[31][12]_i_15 
       (.I0(\mepc_q_reg[30] [7]),
        .I1(\mscratch_q_reg[31] ),
        .I2(\dscratch1_q_reg[31] ),
        .I3(\mtvec_q_reg[31]_3 [4]),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF5FF03)) 
    \rf_reg_tmp[31][12]_i_16 
       (.I0(\mscratch_q_reg[30] [8]),
        .I1(p_6_in[2]),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mscratch_q_reg[31] ),
        .I4(\mepc_q_reg[31] ),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][12]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \rf_reg_tmp[31][12]_i_17 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\rf_reg_tmp[31][2]_i_18_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFDDFFFFFFFFCCFF)) 
    \rf_reg_tmp[31][12]_i_18 
       (.I0(\dscratch0_q_reg[30]_1 [8]),
        .I1(\rf_reg_tmp[31][12]_i_22_n_0 ),
        .I2(\dscratch1_q_reg[30] [7]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(\mhpmcounter_q_reg[2][63] ),
        .O(\rf_reg_tmp[31][12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5F77FFFFFFFFFFFF)) 
    \rf_reg_tmp[31][12]_i_19 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(debug_ebreaku),
        .I2(\depc_q_reg[30] [6]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\dscratch0_q[31]_i_2_n_0 ),
        .I5(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABABB)) 
    \rf_reg_tmp[31][12]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][12]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][12]_i_6_n_0 ),
        .I3(\mtval_q_reg[30]_0 [7]),
        .I4(\rf_reg_tmp[31][12]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][12]_i_8_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rf_reg_tmp[31][12]_i_20 
       (.I0(\mepc_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\dscratch0_q_reg[31] ),
        .O(\rf_reg_tmp[31][12]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][12]_i_21 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [12]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [12]),
        .O(\rf_reg_tmp[31][12]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rf_reg_tmp[31][12]_i_22 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\dscratch0_q_reg[31] ),
        .O(\rf_reg_tmp[31][12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][12]_i_4 
       (.I0(multdiv_result[12]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][12]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [12]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[12]));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \rf_reg_tmp[31][12]_i_5 
       (.I0(\rf_reg_tmp[31][12]_i_14_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][12]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][12]_i_16_n_0 ),
        .I4(\mscratch_q[31]_i_4_n_0 ),
        .I5(\rf_reg_tmp[31][12]_i_17_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEBF0000FEBFFEBF)) 
    \rf_reg_tmp[31][12]_i_6 
       (.I0(\rf_reg_tmp[31][12]_i_18_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][12]_i_19_n_0 ),
        .I5(\rf_reg_tmp[31][12]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rf_reg_tmp[31][12]_i_7 
       (.I0(\dscratch0_q[31]_i_2_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFF6)) 
    \rf_reg_tmp[31][12]_i_8 
       (.I0(\depc_q[31]_i_5_n_0 ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\depc_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][13]_i_1 
       (.I0(\rf_reg_tmp[31][13]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[13]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[13]),
        .O(\rf_reg_tmp_reg[1][31] [13]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][13]_i_12 
       (.I0(\mac_res_q_reg[27] [9]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [13]),
        .I4(alu_operand_b_ex[13]),
        .O(\rf_reg_tmp[31][13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][13]_i_13 
       (.I0(\rf_reg_tmp[31][19]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][18]_i_18_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][18]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][19]_i_17_n_0 ),
        .O(\ex_block_i/data4 [13]));
  LUT5 #(
    .INIT(32'h55DFDFDF)) 
    \rf_reg_tmp[31][13]_i_14 
       (.I0(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [13]),
        .I3(\mhpmcounter_q_reg[0][63]_0 [13]),
        .I4(\dcsr_q[prv][1]_i_3_n_0 ),
        .O(\rf_reg_tmp[31][13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rf_reg_tmp[31][13]_i_15 
       (.I0(\mtval_q_reg[31]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[30] [9]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q_reg[30] [8]),
        .I5(\mtval_q_reg[30]_0 [8]),
        .O(\rf_reg_tmp[31][13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBAAAB)) 
    \rf_reg_tmp[31][13]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][13]_i_5_n_0 ),
        .I2(\depc_q_reg[13] ),
        .I3(\rf_reg_tmp[31][13]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][13]_i_8_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .O(\rf_reg_tmp[31][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][13]_i_4 
       (.I0(multdiv_result[13]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][13]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [13]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \rf_reg_tmp[31][13]_i_5 
       (.I0(\rf_reg_tmp[31][13]_i_14_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [5]),
        .I2(\rf_reg_tmp[31][15]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .I4(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][13]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \rf_reg_tmp[31][13]_i_7 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\mscratch_q_reg[31] ),
        .I4(\depc_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \rf_reg_tmp[31][13]_i_8 
       (.I0(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [44]),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [44]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][14]_i_1 
       (.I0(\rf_reg_tmp[31][14]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[14]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[14]),
        .O(\rf_reg_tmp_reg[1][31] [14]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][14]_i_12 
       (.I0(\mac_res_q_reg[27] [10]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [14]),
        .I4(alu_operand_b_ex[14]),
        .O(\rf_reg_tmp[31][14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][14]_i_13 
       (.I0(\rf_reg_tmp[31][18]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][17]_i_14_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][17]_i_13_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][18]_i_17_n_0 ),
        .O(\ex_block_i/data4 [14]));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rf_reg_tmp[31][14]_i_14 
       (.I0(\mtval_q_reg[31]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[30] [10]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q_reg[30] [9]),
        .I5(\mtval_q_reg[30]_0 [9]),
        .O(\rf_reg_tmp[31][14]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h55DFDFDF)) 
    \rf_reg_tmp[31][14]_i_15 
       (.I0(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [14]),
        .I3(\mhpmcounter_q_reg[0][63]_0 [14]),
        .I4(\dcsr_q[prv][1]_i_3_n_0 ),
        .O(\rf_reg_tmp[31][14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBABAA)) 
    \rf_reg_tmp[31][14]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][14]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][14]_i_6_n_0 ),
        .I3(\rf_reg_tmp[31][14]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][14]_i_8_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .O(\rf_reg_tmp[31][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][14]_i_4 
       (.I0(multdiv_result[14]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][14]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [14]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[14]));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    \rf_reg_tmp[31][14]_i_5 
       (.I0(\rf_reg_tmp[31][14]_i_14_n_0 ),
        .I1(\rf_reg_tmp[31][14]_i_15_n_0 ),
        .I2(\mtvec_q_reg[31]_3 [6]),
        .I3(\rf_reg_tmp[31][15]_i_16_n_0 ),
        .I4(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .I5(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .O(\rf_reg_tmp[31][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA0FF8800A0008800)) 
    \rf_reg_tmp[31][14]_i_6 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\depc_q_reg[30] [7]),
        .I2(\dscratch1_q_reg[30] [8]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch0_q_reg[30]_1 [9]),
        .O(\rf_reg_tmp[31][14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \rf_reg_tmp[31][14]_i_7 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\dscratch1_q_reg[31] ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\mscratch_q_reg[31] ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(\dscratch0_q_reg[31] ),
        .O(\rf_reg_tmp[31][14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \rf_reg_tmp[31][14]_i_8 
       (.I0(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [45]),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [45]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][15]_i_1 
       (.I0(\rf_reg_tmp[31][15]_i_3_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[15]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[15]),
        .O(\rf_reg_tmp_reg[1][31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rf_reg_tmp[31][15]_i_10 
       (.I0(\mepc_q_reg[31] ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][15]_i_13 
       (.I0(\mac_res_q_reg[27] [11]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [15]),
        .I4(alu_operand_b_ex[15]),
        .O(\rf_reg_tmp[31][15]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hB8F3B8C0)) 
    \rf_reg_tmp[31][15]_i_14 
       (.I0(\rf_reg_tmp[31][17]_i_14_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\rf_reg_tmp[31][16]_i_16_n_0 ),
        .I3(alu_operand_b_ex[0]),
        .I4(\rf_reg_tmp[31][17]_i_13_n_0 ),
        .O(\ex_block_i/data4 [15]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rf_reg_tmp[31][15]_i_15 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mcause_q[5]_i_7_n_0 ),
        .I3(\dscratch0_q[31]_i_4_n_0 ),
        .I4(\depc_q[31]_i_4_n_0 ),
        .I5(\dscratch0_q_reg[31] ),
        .O(\rf_reg_tmp[31][15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \rf_reg_tmp[31][15]_i_16 
       (.I0(\rf_reg_tmp[31][15]_i_22_n_0 ),
        .I1(\mcause_q[5]_i_7_n_0 ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \rf_reg_tmp[31][15]_i_17 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \rf_reg_tmp[31][15]_i_18 
       (.I0(\dcsr_q[prv][1]_i_3_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [15]),
        .I2(\mhpmcounter_q_reg[2][63]_1 [15]),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \rf_reg_tmp[31][15]_i_19 
       (.I0(\mscratch_q[31]_i_4_n_0 ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \rf_reg_tmp[31][15]_i_20 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\depc_q[31]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\mcountinhibit_q_reg[0] ),
        .O(\rf_reg_tmp[31][15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \rf_reg_tmp[31][15]_i_21 
       (.I0(\rf_reg_tmp[31][13]_i_7_n_0 ),
        .I1(\dscratch1_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\dscratch1_q_reg[30] [9]),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\depc_q_reg[30] [8]),
        .O(\rf_reg_tmp[31][15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf_reg_tmp[31][15]_i_22 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mcountinhibit_q_reg[0] ),
        .O(\rf_reg_tmp[31][15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    \rf_reg_tmp[31][15]_i_3 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_6_n_0 ),
        .I2(\rf_reg_tmp[31][15]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][15]_i_8_n_0 ),
        .I4(\rf_reg_tmp[31][15]_i_9_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][15]_i_5 
       (.I0(multdiv_result[15]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][15]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [15]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[15]));
  LUT6 #(
    .INIT(64'hAAAA8A888A888A88)) 
    \rf_reg_tmp[31][15]_i_6 
       (.I0(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][15]_i_16_n_0 ),
        .I3(\mtvec_q_reg[31]_3 [7]),
        .I4(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_18_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rf_reg_tmp[31][15]_i_7 
       (.I0(\mtval_q_reg[31]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[30] [11]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q_reg[30] [10]),
        .I5(\mtval_q_reg[30]_0 [10]),
        .O(\rf_reg_tmp[31][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \rf_reg_tmp[31][15]_i_8 
       (.I0(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [46]),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [46]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF02A2)) 
    \rf_reg_tmp[31][15]_i_9 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(debug_ebreakm),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\dscratch0_q_reg[30]_1 [10]),
        .I4(\dscratch1_q_reg[31] ),
        .I5(\rf_reg_tmp[31][15]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][16]_i_1 
       (.I0(\rf_reg_tmp[31][16]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[16]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[16]),
        .O(\rf_reg_tmp_reg[1][31] [16]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][16]_i_10 
       (.I0(\mac_res_q_reg[27] [12]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [16]),
        .I4(alu_operand_b_ex[16]),
        .O(\rf_reg_tmp[31][16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    \rf_reg_tmp[31][16]_i_11 
       (.I0(\rf_reg_tmp[31][17]_i_13_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\rf_reg_tmp[31][17]_i_14_n_0 ),
        .I3(alu_operand_b_ex[0]),
        .I4(\rf_reg_tmp[31][16]_i_16_n_0 ),
        .O(\ex_block_i/data4 [16]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][16]_i_12 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [47]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [47]),
        .O(\rf_reg_tmp[31][16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][16]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[3]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[0]),
        .O(\rf_reg_tmp[31][16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][16]_i_15 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [12]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][16]_i_16 
       (.I0(\rf_reg_tmp[31][22]_i_21_n_0 ),
        .I1(\rf_reg_tmp[31][20]_i_19_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][20]_i_21_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][22]_i_19_n_0 ),
        .O(\rf_reg_tmp[31][16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][16]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][16]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][16]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][16]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][16]_i_4 
       (.I0(multdiv_result[16]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][16]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [16]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[16]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][16]_i_5 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [16]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [16]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][16]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][16]_i_6 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [8]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[16]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][16]_i_7 
       (.I0(\rf_reg_tmp[31][16]_i_14_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][16]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [11]),
        .O(\rf_reg_tmp[31][16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][17]_i_1 
       (.I0(\rf_reg_tmp[31][17]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[17]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[17]),
        .O(\rf_reg_tmp_reg[1][31] [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][17]_i_10 
       (.I0(\rf_reg_tmp[31][17]_i_13_n_0 ),
        .I1(\rf_reg_tmp[31][18]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][18]_i_18_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][17]_i_14_n_0 ),
        .O(\ex_block_i/data4 [17]));
  LUT6 #(
    .INIT(64'hEFEEFFFFAAAAAAAA)) 
    \rf_reg_tmp[31][17]_i_11 
       (.I0(\mie_q[irq_timer]_i_7_n_0 ),
        .I1(exc_req_q_i_27_n_0),
        .I2(irq_fast_i[1]),
        .I3(\mepc_q_reg[31] ),
        .I4(p_5_in[4]),
        .I5(\rf_reg_tmp[31][17]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][17]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][17]_i_12 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [48]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [48]),
        .O(\rf_reg_tmp[31][17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][17]_i_13 
       (.I0(\rf_reg_tmp[31][21]_i_21_n_0 ),
        .I1(\rf_reg_tmp[31][21]_i_19_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][19]_i_20_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][23]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][17]_i_14 
       (.I0(\rf_reg_tmp[31][23]_i_22_n_0 ),
        .I1(\rf_reg_tmp[31][19]_i_20_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][21]_i_21_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][21]_i_19_n_0 ),
        .O(\rf_reg_tmp[31][17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABF)) 
    \rf_reg_tmp[31][17]_i_15 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\mscratch_q_reg[30] [13]),
        .I2(\mepc_q_reg[31] ),
        .I3(p_6_in[3]),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\mcountinhibit_q_reg[0] ),
        .O(\rf_reg_tmp[31][17]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFEAAFEFE)) 
    \rf_reg_tmp[31][17]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .I2(\rf_reg_tmp[31][17]_i_5_n_0 ),
        .I3(\rf_reg_tmp[31][17]_i_6_n_0 ),
        .I4(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][17]_i_4 
       (.I0(multdiv_result[17]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][17]_i_9_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [17]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[17]));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    \rf_reg_tmp[31][17]_i_5 
       (.I0(\rf_reg_tmp[31][17]_i_11_n_0 ),
        .I1(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I2(\dscratch0_q_reg[30]_1 [12]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mtval_q_reg[17]_0 ),
        .I5(\mie_q[irq_fast][5]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][17]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [17]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [17]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][17]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][17]_i_9 
       (.I0(\mac_res_q_reg[27] [13]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [17]),
        .I4(alu_operand_b_ex[17]),
        .O(\rf_reg_tmp[31][17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][18]_i_1 
       (.I0(\rf_reg_tmp[31][18]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[18]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[18]),
        .O(\rf_reg_tmp_reg[1][31] [18]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][18]_i_10 
       (.I0(\mac_res_q_reg[27] [14]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [18]),
        .I4(alu_operand_b_ex[18]),
        .O(\rf_reg_tmp[31][18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][18]_i_11 
       (.I0(\rf_reg_tmp[31][18]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][19]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][19]_i_18_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][18]_i_18_n_0 ),
        .O(\ex_block_i/data4 [18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][18]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[5]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[2]),
        .O(\rf_reg_tmp[31][18]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][18]_i_13 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [14]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000047FFFFFFFF)) 
    \rf_reg_tmp[31][18]_i_14 
       (.I0(\depc_q_reg[30] [9]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\mepc_q_reg[30] [11]),
        .I3(\mscratch_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][18]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \rf_reg_tmp[31][18]_i_15 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\dscratch1_q_reg[30] [10]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mtval_q_reg[30]_0 [11]),
        .O(\rf_reg_tmp[31][18]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][18]_i_16 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [49]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [49]),
        .O(\rf_reg_tmp[31][18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][18]_i_17 
       (.I0(\rf_reg_tmp[31][20]_i_21_n_0 ),
        .I1(\rf_reg_tmp[31][22]_i_19_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][20]_i_19_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][24]_i_22_n_0 ),
        .O(\rf_reg_tmp[31][18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][18]_i_18 
       (.I0(\rf_reg_tmp[31][20]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][20]_i_21_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][22]_i_21_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][20]_i_19_n_0 ),
        .O(\rf_reg_tmp[31][18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEAAAAEFEEEFEE)) 
    \rf_reg_tmp[31][18]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .I2(\rf_reg_tmp[31][18]_i_5_n_0 ),
        .I3(\rf_reg_tmp[31][18]_i_6_n_0 ),
        .I4(\rf_reg_tmp[31][18]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][18]_i_4 
       (.I0(multdiv_result[18]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][18]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [18]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[18]));
  LUT6 #(
    .INIT(64'h0047FFFF00470047)) 
    \rf_reg_tmp[31][18]_i_5 
       (.I0(\rf_reg_tmp[31][18]_i_12_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][18]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [13]),
        .O(\rf_reg_tmp[31][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \rf_reg_tmp[31][18]_i_6 
       (.I0(\mtvec_q_reg[31]_3 [9]),
        .I1(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I2(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .I4(\rf_reg_tmp[31][18]_i_14_n_0 ),
        .I5(\rf_reg_tmp[31][18]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][18]_i_7 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [18]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [18]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][18]_i_16_n_0 ),
        .O(\rf_reg_tmp[31][18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][19]_i_1 
       (.I0(\rf_reg_tmp[31][19]_i_3_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[19]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[19]),
        .O(\rf_reg_tmp_reg[1][31] [19]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][19]_i_11 
       (.I0(\mac_res_q_reg[27] [15]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [19]),
        .I4(alu_operand_b_ex[19]),
        .O(\rf_reg_tmp[31][19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][19]_i_12 
       (.I0(\rf_reg_tmp[31][19]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][20]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][20]_i_18_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][19]_i_18_n_0 ),
        .O(\ex_block_i/data4 [19]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][19]_i_13 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [50]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [50]),
        .O(\rf_reg_tmp[31][19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][19]_i_15 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[6]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[3]),
        .O(\rf_reg_tmp[31][19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][19]_i_16 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [15]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][19]_i_17 
       (.I0(\rf_reg_tmp[31][19]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][23]_i_20_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][21]_i_19_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][25]_i_19_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][19]_i_18 
       (.I0(\rf_reg_tmp[31][21]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][21]_i_21_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][23]_i_22_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][19]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][19]_i_20 
       (.I0(\rf_reg_tmp[31][19]_i_21_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][27]_i_22_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][19]_i_21 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [4]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [27]),
        .O(\rf_reg_tmp[31][19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][19]_i_3 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][19]_i_6_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][19]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][19]_i_8_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][19]_i_5 
       (.I0(multdiv_result[19]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][19]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [19]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[19]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][19]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [19]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [19]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][19]_i_13_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][19]_i_7 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [10]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[19]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][19]_i_8 
       (.I0(\rf_reg_tmp[31][19]_i_15_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][19]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [14]),
        .O(\rf_reg_tmp[31][19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][1]_i_1 
       (.I0(\rf_reg_tmp[31][1]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[1]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[1]),
        .O(\rf_reg_tmp_reg[1][31] [1]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][1]_i_13 
       (.I0(O[1]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [1]),
        .I4(alu_operand_b_ex[1]),
        .O(\rf_reg_tmp[31][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \rf_reg_tmp[31][1]_i_14 
       (.I0(\rf_reg_tmp[31][30]_i_25_n_0 ),
        .I1(alu_operand_b_ex[0]),
        .I2(\rf_reg_tmp[31][30]_i_26_n_0 ),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_27_n_0 ),
        .I5(\rf_reg_tmp[31][30]_i_28_n_0 ),
        .O(\ex_block_i/data4 [1]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][1]_i_17 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [1]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [1]),
        .O(\rf_reg_tmp[31][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0004555500040004)) 
    \rf_reg_tmp[31][1]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][1]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][1]_i_6_n_0 ),
        .I3(\rf_reg_tmp[31][1]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][1]_i_8_n_0 ),
        .I5(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][1]_i_4 
       (.I0(multdiv_result[1]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][1]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [1]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[1]));
  LUT6 #(
    .INIT(64'hFF00FFF4FF0000F4)) 
    \rf_reg_tmp[31][1]_i_5 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\dscratch0_q_reg[1]_1 ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\dscratch1_q_reg[1] ),
        .O(\rf_reg_tmp[31][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFD)) 
    \rf_reg_tmp[31][1]_i_6 
       (.I0(\mepc_q_reg[31] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[31] ),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\dscratch0_q[31]_i_2_n_0 ),
        .I5(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf_reg_tmp[31][1]_i_7 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\mscratch_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][1]_i_8 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [33]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [33]),
        .I5(\rf_reg_tmp[31][1]_i_17_n_0 ),
        .O(\rf_reg_tmp[31][1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][20]_i_1 
       (.I0(\rf_reg_tmp[31][20]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[20]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[20]),
        .O(\rf_reg_tmp_reg[1][31] [20]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][20]_i_10 
       (.I0(\mac_res_q_reg[27] [16]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [20]),
        .I4(alu_operand_b_ex[20]),
        .O(\rf_reg_tmp[31][20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][20]_i_11 
       (.I0(\rf_reg_tmp[31][20]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][21]_i_14_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][21]_i_15_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][20]_i_18_n_0 ),
        .O(\ex_block_i/data4 [20]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][20]_i_12 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [51]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [51]),
        .O(\rf_reg_tmp[31][20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00011101FFFFFFFF)) 
    \rf_reg_tmp[31][20]_i_13 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mepc_q_reg[30] [12]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\depc_q_reg[30] [10]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][20]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \rf_reg_tmp[31][20]_i_14 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\dscratch1_q_reg[30] [11]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mtval_q_reg[30]_0 [12]),
        .O(\rf_reg_tmp[31][20]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][20]_i_15 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[7]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[4]),
        .O(\rf_reg_tmp[31][20]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][20]_i_16 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [16]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][20]_i_17 
       (.I0(\rf_reg_tmp[31][20]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][24]_i_22_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][22]_i_19_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][26]_i_19_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][20]_i_18 
       (.I0(\rf_reg_tmp[31][22]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][22]_i_21_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][20]_i_20_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][20]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][20]_i_19 
       (.I0(\rf_reg_tmp[31][20]_i_22_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][28]_i_25_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][20]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][20]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][20]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][20]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][20]_i_20 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [7]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [24]),
        .O(\rf_reg_tmp[31][20]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][20]_i_21 
       (.I0(\rf_reg_tmp[31][20]_i_23_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][26]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][20]_i_22 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [5]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [26]),
        .O(\rf_reg_tmp[31][20]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][20]_i_23 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [3]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [28]),
        .O(\rf_reg_tmp[31][20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][20]_i_4 
       (.I0(multdiv_result[20]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][20]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [20]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[20]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][20]_i_5 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [20]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [20]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][20]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000004F)) 
    \rf_reg_tmp[31][20]_i_6 
       (.I0(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [11]),
        .I2(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .I4(\rf_reg_tmp[31][20]_i_13_n_0 ),
        .I5(\rf_reg_tmp[31][20]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][20]_i_7 
       (.I0(\rf_reg_tmp[31][20]_i_15_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][20]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [15]),
        .O(\rf_reg_tmp[31][20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][21]_i_1 
       (.I0(\rf_reg_tmp[31][21]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[21]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[21]),
        .O(\rf_reg_tmp_reg[1][31] [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][21]_i_10 
       (.I0(\rf_reg_tmp[31][21]_i_14_n_0 ),
        .I1(\rf_reg_tmp[31][22]_i_16_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][22]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][21]_i_15_n_0 ),
        .O(\ex_block_i/data4 [21]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][21]_i_11 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [52]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [52]),
        .O(\rf_reg_tmp[31][21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABFAFAAAAB)) 
    \rf_reg_tmp[31][21]_i_12 
       (.I0(\mie_q[irq_timer]_i_7_n_0 ),
        .I1(\mscratch_q_reg[21] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\mie_q_reg[irq_fast][5] ),
        .O(\rf_reg_tmp[31][21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \rf_reg_tmp[31][21]_i_13 
       (.I0(\rf_reg_tmp[31][21]_i_18_n_0 ),
        .I1(\mepc_q_reg[31] ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\dscratch0_q[31]_i_2_n_0 ),
        .I5(\depc_q[31]_i_3_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][21]_i_14 
       (.I0(\rf_reg_tmp[31][21]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][25]_i_19_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][23]_i_20_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][27]_i_19_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][21]_i_15 
       (.I0(\rf_reg_tmp[31][23]_i_21_n_0 ),
        .I1(\rf_reg_tmp[31][23]_i_22_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][21]_i_20_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][21]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rf_reg_tmp[31][21]_i_18 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][21]_i_19 
       (.I0(\rf_reg_tmp[31][21]_i_22_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][29]_i_22_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h04040455)) 
    \rf_reg_tmp[31][21]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][21]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][21]_i_6_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][21]_i_20 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [6]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [25]),
        .O(\rf_reg_tmp[31][21]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][21]_i_21 
       (.I0(\rf_reg_tmp[31][21]_i_23_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][25]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][21]_i_22 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [6]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [25]),
        .O(\rf_reg_tmp[31][21]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][21]_i_23 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [2]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [29]),
        .O(\rf_reg_tmp[31][21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][21]_i_4 
       (.I0(multdiv_result[21]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][21]_i_9_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [21]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[21]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][21]_i_5 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [21]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [21]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][21]_i_11_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8A0000FF8AFF8A)) 
    \rf_reg_tmp[31][21]_i_6 
       (.I0(\rf_reg_tmp[31][21]_i_12_n_0 ),
        .I1(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I2(\dscratch0_q_reg[30]_1 [16]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mtval_q_reg[21]_0 ),
        .I5(\mie_q[irq_fast][5]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][21]_i_9 
       (.I0(\mac_res_q_reg[27] [17]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [21]),
        .I4(alu_operand_b_ex[21]),
        .O(\rf_reg_tmp[31][21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][22]_i_1 
       (.I0(\rf_reg_tmp[31][22]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[22]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[22]),
        .O(\rf_reg_tmp_reg[1][31] [22]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][22]_i_10 
       (.I0(\mac_res_q_reg[27] [18]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [22]),
        .I4(alu_operand_b_ex[22]),
        .O(\rf_reg_tmp[31][22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][22]_i_11 
       (.I0(\rf_reg_tmp[31][22]_i_16_n_0 ),
        .I1(\rf_reg_tmp[31][23]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][23]_i_18_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][22]_i_17_n_0 ),
        .O(\ex_block_i/data4 [22]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][22]_i_12 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [53]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [53]),
        .O(\rf_reg_tmp[31][22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][22]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[9]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[6]),
        .O(\rf_reg_tmp[31][22]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][22]_i_15 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [18]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][22]_i_16 
       (.I0(\rf_reg_tmp[31][22]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][26]_i_19_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][24]_i_22_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][28]_i_22_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][22]_i_17 
       (.I0(\rf_reg_tmp[31][24]_i_23_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][22]_i_20_n_0 ),
        .I3(alu_operand_b_ex[2]),
        .I4(\rf_reg_tmp[31][22]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][22]_i_19 
       (.I0(\rf_reg_tmp[31][22]_i_22_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][30]_i_39_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][22]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][22]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][22]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][22]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][22]_i_20 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [5]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [26]),
        .O(\rf_reg_tmp[31][22]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][22]_i_21 
       (.I0(\rf_reg_tmp[31][22]_i_23_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][24]_i_25_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][22]_i_22 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [7]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [24]),
        .O(\rf_reg_tmp[31][22]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][22]_i_23 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [1]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [30]),
        .O(\rf_reg_tmp[31][22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][22]_i_4 
       (.I0(multdiv_result[22]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][22]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [22]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[22]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][22]_i_5 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [22]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [22]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][22]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][22]_i_6 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [12]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[22]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][22]_i_7 
       (.I0(\rf_reg_tmp[31][22]_i_14_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][22]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [17]),
        .O(\rf_reg_tmp[31][22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][23]_i_1 
       (.I0(\rf_reg_tmp[31][23]_i_3_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[23]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[23]),
        .O(\rf_reg_tmp_reg[1][31] [23]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][23]_i_11 
       (.I0(\mac_res_q_reg[27] [19]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [23]),
        .I4(alu_operand_b_ex[23]),
        .O(\rf_reg_tmp[31][23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][23]_i_12 
       (.I0(\rf_reg_tmp[31][23]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][24]_i_19_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_20_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][23]_i_18_n_0 ),
        .O(\ex_block_i/data4 [23]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][23]_i_13 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [54]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [54]),
        .O(\rf_reg_tmp[31][23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][23]_i_15 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[10]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[7]),
        .O(\rf_reg_tmp[31][23]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][23]_i_16 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [19]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][23]_i_17 
       (.I0(\rf_reg_tmp[31][23]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][27]_i_19_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][25]_i_19_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][29]_i_18_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][23]_i_18 
       (.I0(\rf_reg_tmp[31][25]_i_20_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][23]_i_21_n_0 ),
        .I3(alu_operand_b_ex[2]),
        .I4(\rf_reg_tmp[31][23]_i_22_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][23]_i_20 
       (.I0(\rf_reg_tmp[31][23]_i_23_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_44_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][23]_i_21 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [4]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [27]),
        .O(\rf_reg_tmp[31][23]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \rf_reg_tmp[31][23]_i_22 
       (.I0(\ex_block_i/alu_i/shift_op_a__31 [31]),
        .I1(alu_operand_b_ex[3]),
        .I2(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I3(alu_operand_b_ex[4]),
        .I4(\ex_block_i/alu_i/shift_op_a__31 [23]),
        .O(\rf_reg_tmp[31][23]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][23]_i_23 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [8]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [23]),
        .O(\rf_reg_tmp[31][23]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][23]_i_24 
       (.I0(\dscratch0_q_reg[30] [8]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [23]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [23]));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][23]_i_3 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][23]_i_6_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][23]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][23]_i_8_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][23]_i_5 
       (.I0(multdiv_result[23]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][23]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [23]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[23]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][23]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [23]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [23]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][23]_i_13_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][23]_i_7 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [13]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[23]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][23]_i_8 
       (.I0(\rf_reg_tmp[31][23]_i_15_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][23]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [18]),
        .O(\rf_reg_tmp[31][23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][24]_i_1 
       (.I0(\rf_reg_tmp[31][24]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[24]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[24]),
        .O(\rf_reg_tmp_reg[1][31] [24]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][24]_i_11 
       (.I0(\mac_res_q_reg[27] [20]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [24]),
        .I4(alu_operand_b_ex[24]),
        .O(\rf_reg_tmp[31][24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][24]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][25]_i_16_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][25]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][24]_i_20_n_0 ),
        .O(\ex_block_i/data4 [24]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][24]_i_13 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [24]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [24]),
        .O(\rf_reg_tmp[31][24]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h7077FFFF)) 
    \rf_reg_tmp[31][24]_i_14 
       (.I0(\mhpmcounter_q_reg[0][63]_0 [55]),
        .I1(\dcsr_q[prv][1]_i_3_n_0 ),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\mhpmcounter_q_reg[2][63]_1 [55]),
        .I4(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00002A22)) 
    \rf_reg_tmp[31][24]_i_15 
       (.I0(\rf_reg_tmp[31][24]_i_21_n_0 ),
        .I1(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\mtvec_q_reg[31]_3 [14]),
        .I4(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rf_reg_tmp[31][24]_i_16 
       (.I0(\dscratch0_q[31]_i_2_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rf_reg_tmp[31][24]_i_17 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][24]_i_18 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [20]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][24]_i_19 
       (.I0(\rf_reg_tmp[31][24]_i_22_n_0 ),
        .I1(\rf_reg_tmp[31][28]_i_22_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][26]_i_19_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][30]_i_35_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4544454445444545)) 
    \rf_reg_tmp[31][24]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][24]_i_5_n_0 ),
        .I2(\mscratch_q[31]_i_4_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_6_n_0 ),
        .I4(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][24]_i_8_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][24]_i_20 
       (.I0(\rf_reg_tmp[31][26]_i_20_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][24]_i_23_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555FD5D)) 
    \rf_reg_tmp[31][24]_i_21 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mtval_q_reg[30]_0 [13]),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\dscratch1_q_reg[30] [12]),
        .I4(\mscratch_q_reg[31] ),
        .I5(\rf_reg_tmp[31][24]_i_24_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][24]_i_22 
       (.I0(\rf_reg_tmp[31][24]_i_25_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_52_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \rf_reg_tmp[31][24]_i_23 
       (.I0(\ex_block_i/alu_i/shift_op_a__31 [28]),
        .I1(alu_operand_b_ex[2]),
        .I2(alu_operand_b_ex[3]),
        .I3(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I4(alu_operand_b_ex[4]),
        .I5(\ex_block_i/alu_i/shift_op_a__31 [24]),
        .O(\rf_reg_tmp[31][24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000047FFFFFFFF)) 
    \rf_reg_tmp[31][24]_i_24 
       (.I0(\depc_q_reg[30] [11]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\mepc_q_reg[30] [13]),
        .I3(\mscratch_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][24]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][24]_i_25 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [9]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [22]),
        .O(\rf_reg_tmp[31][24]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][24]_i_26 
       (.I0(\dscratch0_q_reg[30] [3]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [28]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [28]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][24]_i_27 
       (.I0(\dscratch0_q_reg[30] [7]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [24]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [24]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][24]_i_4 
       (.I0(multdiv_result[24]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][24]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [24]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[24]));
  LUT3 #(
    .INIT(8'h8A)) 
    \rf_reg_tmp[31][24]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I1(\rf_reg_tmp[31][24]_i_13_n_0 ),
        .I2(\rf_reg_tmp[31][24]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \rf_reg_tmp[31][24]_i_6 
       (.I0(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I1(\dscratch0_q_reg[30]_1 [19]),
        .I2(\rf_reg_tmp[31][24]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rf_reg_tmp[31][24]_i_7 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h77F7FFFF77F70000)) 
    \rf_reg_tmp[31][24]_i_8 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[11]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[8]),
        .I4(\mscratch_q_reg[31] ),
        .I5(\rf_reg_tmp[31][24]_i_18_n_0 ),
        .O(\rf_reg_tmp[31][24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][25]_i_1 
       (.I0(\rf_reg_tmp[31][25]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[25]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[25]),
        .O(\rf_reg_tmp_reg[1][31] [25]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][25]_i_10 
       (.I0(\mac_res_q_reg[27] [21]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [25]),
        .I4(alu_operand_b_ex[25]),
        .O(\rf_reg_tmp[31][25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][25]_i_11 
       (.I0(\rf_reg_tmp[31][25]_i_16_n_0 ),
        .I1(\rf_reg_tmp[31][26]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][26]_i_18_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][25]_i_17_n_0 ),
        .O(\ex_block_i/data4 [25]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][25]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [25]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [25]),
        .O(\rf_reg_tmp[31][25]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][25]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[12]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[9]),
        .O(\rf_reg_tmp[31][25]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][25]_i_15 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [21]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][25]_i_16 
       (.I0(\rf_reg_tmp[31][25]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][29]_i_18_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][27]_i_19_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][27]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][25]_i_17 
       (.I0(\rf_reg_tmp[31][27]_i_21_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][25]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][25]_i_19 
       (.I0(\rf_reg_tmp[31][25]_i_21_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_48_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][25]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][25]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][25]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][25]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \rf_reg_tmp[31][25]_i_20 
       (.I0(\ex_block_i/alu_i/shift_op_a__31 [29]),
        .I1(alu_operand_b_ex[2]),
        .I2(alu_operand_b_ex[3]),
        .I3(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I4(alu_operand_b_ex[4]),
        .I5(\ex_block_i/alu_i/shift_op_a__31 [25]),
        .O(\rf_reg_tmp[31][25]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][25]_i_21 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [10]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [21]),
        .O(\rf_reg_tmp[31][25]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][25]_i_22 
       (.I0(\dscratch0_q_reg[30] [2]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [29]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [29]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][25]_i_23 
       (.I0(\dscratch0_q_reg[30] [6]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [25]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [25]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][25]_i_4 
       (.I0(multdiv_result[25]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][25]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [25]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[25]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][25]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [56]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [56]),
        .I5(\rf_reg_tmp[31][25]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][25]_i_6 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [15]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[25]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][25]_i_7 
       (.I0(\rf_reg_tmp[31][25]_i_14_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][25]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [20]),
        .O(\rf_reg_tmp[31][25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][26]_i_1 
       (.I0(\rf_reg_tmp[31][26]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[26]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[26]),
        .O(\rf_reg_tmp_reg[1][31] [26]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][26]_i_10 
       (.I0(\mac_res_q_reg[27] [22]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [26]),
        .I4(alu_operand_b_ex[26]),
        .O(\rf_reg_tmp[31][26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][26]_i_11 
       (.I0(\rf_reg_tmp[31][26]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][27]_i_16_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][27]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][26]_i_18_n_0 ),
        .O(\ex_block_i/data4 [26]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][26]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [26]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [26]),
        .O(\rf_reg_tmp[31][26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00011101FFFFFFFF)) 
    \rf_reg_tmp[31][26]_i_13 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mepc_q_reg[30] [14]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\depc_q_reg[30] [12]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][26]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    \rf_reg_tmp[31][26]_i_14 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\dscratch1_q_reg[30] [13]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mtval_q_reg[30]_0 [14]),
        .O(\rf_reg_tmp[31][26]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][26]_i_15 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[13]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[10]),
        .O(\rf_reg_tmp[31][26]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][26]_i_16 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [22]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][26]_i_17 
       (.I0(\rf_reg_tmp[31][26]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][30]_i_35_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][28]_i_22_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][28]_i_23_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rf_reg_tmp[31][26]_i_18 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[2]),
        .I2(\rf_reg_tmp[31][28]_i_24_n_0 ),
        .I3(alu_operand_b_ex[1]),
        .I4(\rf_reg_tmp[31][26]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][26]_i_19 
       (.I0(\rf_reg_tmp[31][26]_i_21_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_56_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][26]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][26]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][26]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][26]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \rf_reg_tmp[31][26]_i_20 
       (.I0(\ex_block_i/alu_i/shift_op_a__31 [30]),
        .I1(alu_operand_b_ex[2]),
        .I2(alu_operand_b_ex[3]),
        .I3(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I4(alu_operand_b_ex[4]),
        .I5(\ex_block_i/alu_i/shift_op_a__31 [26]),
        .O(\rf_reg_tmp[31][26]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][26]_i_21 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [11]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [20]),
        .O(\rf_reg_tmp[31][26]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][26]_i_22 
       (.I0(\dscratch0_q_reg[30] [1]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [30]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [30]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][26]_i_23 
       (.I0(\dscratch0_q_reg[30] [5]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [26]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [26]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][26]_i_4 
       (.I0(multdiv_result[26]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][26]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [26]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[26]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][26]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [57]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [57]),
        .I5(\rf_reg_tmp[31][26]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000004F)) 
    \rf_reg_tmp[31][26]_i_6 
       (.I0(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [16]),
        .I2(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .I4(\rf_reg_tmp[31][26]_i_13_n_0 ),
        .I5(\rf_reg_tmp[31][26]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][26]_i_7 
       (.I0(\rf_reg_tmp[31][26]_i_15_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][26]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [21]),
        .O(\rf_reg_tmp[31][26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][27]_i_1 
       (.I0(\rf_reg_tmp[31][27]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[27]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[27]),
        .O(\rf_reg_tmp_reg[1][31] [27]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][27]_i_10 
       (.I0(\mac_res_q_reg[27] [23]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [27]),
        .I4(alu_operand_b_ex[27]),
        .O(\rf_reg_tmp[31][27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][27]_i_11 
       (.I0(\rf_reg_tmp[31][27]_i_16_n_0 ),
        .I1(\rf_reg_tmp[31][28]_i_18_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_20_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][27]_i_17_n_0 ),
        .O(\ex_block_i/data4 [27]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][27]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [27]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [27]),
        .O(\rf_reg_tmp[31][27]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][27]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[14]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[11]),
        .O(\rf_reg_tmp[31][27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][27]_i_15 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [23]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][27]_i_16 
       (.I0(\rf_reg_tmp[31][27]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][27]_i_20_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][29]_i_18_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][30]_i_37_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][27]_i_17 
       (.I0(\rf_reg_tmp[31][29]_i_20_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][27]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][27]_i_19 
       (.I0(\rf_reg_tmp[31][27]_i_22_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_46_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][27]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][27]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][27]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][27]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][27]_i_20 
       (.I0(\rf_reg_tmp[31][31]_i_44_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_45_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \rf_reg_tmp[31][27]_i_21 
       (.I0(\ex_block_i/alu_i/shift_op_a__31 [31]),
        .I1(alu_operand_b_ex[2]),
        .I2(alu_operand_b_ex[3]),
        .I3(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I4(alu_operand_b_ex[4]),
        .I5(\ex_block_i/alu_i/shift_op_a__31 [27]),
        .O(\rf_reg_tmp[31][27]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][27]_i_22 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [12]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [19]),
        .O(\rf_reg_tmp[31][27]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][27]_i_23 
       (.I0(\dscratch0_q_reg[30] [4]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\dscratch0_q_reg[30] [27]),
        .O(\ex_block_i/alu_i/shift_op_a__31 [27]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][27]_i_4 
       (.I0(multdiv_result[27]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][27]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [27]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[27]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][27]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [58]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [58]),
        .I5(\rf_reg_tmp[31][27]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][27]_i_6 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [17]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[27]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][27]_i_7 
       (.I0(\rf_reg_tmp[31][27]_i_14_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][27]_i_15_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [22]),
        .O(\rf_reg_tmp[31][27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][28]_i_1 
       (.I0(\rf_reg_tmp[31][28]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[28]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[28]),
        .O(\rf_reg_tmp_reg[1][31] [28]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][28]_i_10 
       (.I0(\mac_res_q_reg[30] [0]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [28]),
        .I4(alu_operand_b_ex[28]),
        .O(\rf_reg_tmp[31][28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][28]_i_11 
       (.I0(\rf_reg_tmp[31][28]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][29]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_19_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][28]_i_20_n_0 ),
        .O(\ex_block_i/data4 [28]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][28]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [28]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [28]),
        .O(\rf_reg_tmp[31][28]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \rf_reg_tmp[31][28]_i_13 
       (.I0(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I4(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][28]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFEDDEF)) 
    \rf_reg_tmp[31][28]_i_15 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\mscratch_q_reg[31] ),
        .O(\rf_reg_tmp[31][28]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][28]_i_16 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[15]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[12]),
        .O(\rf_reg_tmp[31][28]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][28]_i_17 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [24]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][28]_i_18 
       (.I0(\rf_reg_tmp[31][28]_i_22_n_0 ),
        .I1(\rf_reg_tmp[31][28]_i_23_n_0 ),
        .I2(alu_operand_b_ex[1]),
        .I3(\rf_reg_tmp[31][30]_i_35_n_0 ),
        .I4(alu_operand_b_ex[2]),
        .I5(\rf_reg_tmp[31][30]_i_36_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][28]_i_19 
       (.I0(\rf_reg_tmp[31][29]_i_19_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][29]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][28]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][28]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][28]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][28]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \rf_reg_tmp[31][28]_i_20 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[2]),
        .I2(\rf_reg_tmp[31][30]_i_34_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_24_n_0 ),
        .I4(alu_operand_b_ex[1]),
        .O(\rf_reg_tmp[31][28]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][28]_i_22 
       (.I0(\rf_reg_tmp[31][28]_i_25_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_54_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][28]_i_23 
       (.I0(\rf_reg_tmp[31][31]_i_52_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_53_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][28]_i_24 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [3]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [28]),
        .O(\rf_reg_tmp[31][28]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][28]_i_25 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [13]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [18]),
        .O(\rf_reg_tmp[31][28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][28]_i_4 
       (.I0(multdiv_result[28]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][28]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [28]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[28]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][28]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [59]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [59]),
        .I5(\rf_reg_tmp[31][28]_i_12_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000008AA)) 
    \rf_reg_tmp[31][28]_i_6 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\mtvec_q_reg[31]_3 [18]),
        .I2(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I4(\mtval_q_reg[28]_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFB80000FFB8FFB8)) 
    \rf_reg_tmp[31][28]_i_7 
       (.I0(\rf_reg_tmp[31][28]_i_16_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][28]_i_17_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [23]),
        .O(\rf_reg_tmp[31][28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][29]_i_1 
       (.I0(\rf_reg_tmp[31][29]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[29]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[29]),
        .O(\rf_reg_tmp_reg[1][31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rf_reg_tmp[31][29]_i_10 
       (.I0(\rf_reg_tmp[31][29]_i_15_n_0 ),
        .I1(alu_operand_b_ex[0]),
        .I2(\rf_reg_tmp[31][30]_i_27_n_0 ),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\rf_reg_tmp[31][29]_i_16_n_0 ),
        .O(\ex_block_i/data4 [29]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][29]_i_11 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [29]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [29]),
        .O(\rf_reg_tmp[31][29]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h0000004F)) 
    \rf_reg_tmp[31][29]_i_12 
       (.I0(\mhpmcounter_q[0][31]_i_7_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [19]),
        .I2(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][29]_i_17_n_0 ),
        .I4(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFFAAAAAAAA)) 
    \rf_reg_tmp[31][29]_i_13 
       (.I0(\rf_reg_tmp[31][24]_i_7_n_0 ),
        .I1(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I2(irq_fast_i[13]),
        .I3(\mepc_q_reg[31] ),
        .I4(p_5_in[16]),
        .I5(\mscratch_q_reg[31] ),
        .O(\rf_reg_tmp[31][29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEA00FFFF)) 
    \rf_reg_tmp[31][29]_i_14 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\mscratch_q_reg[30] [25]),
        .I2(\mepc_q_reg[31] ),
        .I3(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I5(\mscratch_q_reg[31] ),
        .O(\rf_reg_tmp[31][29]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rf_reg_tmp[31][29]_i_15 
       (.I0(\rf_reg_tmp[31][29]_i_18_n_0 ),
        .I1(alu_operand_b_ex[2]),
        .I2(\rf_reg_tmp[31][30]_i_37_n_0 ),
        .I3(alu_operand_b_ex[1]),
        .I4(\rf_reg_tmp[31][31]_i_40_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][29]_i_16 
       (.I0(\rf_reg_tmp[31][30]_i_26_n_0 ),
        .I1(alu_operand_b_ex[0]),
        .I2(\rf_reg_tmp[31][29]_i_19_n_0 ),
        .I3(alu_operand_b_ex[1]),
        .I4(\rf_reg_tmp[31][29]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1D0000)) 
    \rf_reg_tmp[31][29]_i_17 
       (.I0(\mtval_q_reg[30]_0 [15]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch1_q_reg[30] [14]),
        .I3(\mscratch_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\rf_reg_tmp[31][29]_i_21_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][29]_i_18 
       (.I0(\rf_reg_tmp[31][29]_i_22_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_50_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \rf_reg_tmp[31][29]_i_19 
       (.I0(alu_operand_b_ex[2]),
        .I1(alu_operand_b_ex[3]),
        .I2(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I3(alu_operand_b_ex[4]),
        .I4(\ex_block_i/alu_i/shift_op_a__31 [31]),
        .O(\rf_reg_tmp[31][29]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0455)) 
    \rf_reg_tmp[31][29]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][29]_i_5_n_0 ),
        .I3(\rf_reg_tmp[31][29]_i_6_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][29]_i_20 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[2]),
        .I2(\rf_reg_tmp[31][29]_i_23_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00011101FFFFFFFF)) 
    \rf_reg_tmp[31][29]_i_21 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mepc_q_reg[30] [15]),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\depc_q_reg[30] [13]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][29]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][29]_i_22 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [14]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [17]),
        .O(\rf_reg_tmp[31][29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][29]_i_23 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [2]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [29]),
        .O(\rf_reg_tmp[31][29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][29]_i_4 
       (.I0(multdiv_result[29]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][29]_i_9_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [29]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[29]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][29]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [60]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [60]),
        .I5(\rf_reg_tmp[31][29]_i_11_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \rf_reg_tmp[31][29]_i_6 
       (.I0(\mscratch_q[31]_i_4_n_0 ),
        .I1(\rf_reg_tmp[31][29]_i_12_n_0 ),
        .I2(\dscratch0_q_reg[30]_1 [24]),
        .I3(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I4(\rf_reg_tmp[31][29]_i_13_n_0 ),
        .I5(\rf_reg_tmp[31][29]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][29]_i_9 
       (.I0(\mac_res_q_reg[30] [1]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [29]),
        .I4(alu_operand_b_ex[29]),
        .O(\rf_reg_tmp[31][29]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][2]_i_1 
       (.I0(\rf_reg_tmp[31][2]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[2]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[2]),
        .O(\rf_reg_tmp_reg[1][31] [2]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][2]_i_12 
       (.I0(O[2]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [2]),
        .I4(alu_operand_b_ex[2]),
        .O(\rf_reg_tmp[31][2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][2]_i_13 
       (.I0(\rf_reg_tmp[31][29]_i_16_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(\rf_reg_tmp[31][29]_i_15_n_0 ),
        .I3(alu_operand_b_ex[0]),
        .I4(\rf_reg_tmp[31][30]_i_27_n_0 ),
        .O(\ex_block_i/data4 [2]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][2]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [2]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [2]),
        .O(\rf_reg_tmp[31][2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rf_reg_tmp[31][2]_i_16 
       (.I0(\depc_q[31]_i_5_n_0 ),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4051405140404051)) 
    \rf_reg_tmp[31][2]_i_17 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mtval_q_reg[30]_0 [0]),
        .I3(\mscratch_q_reg[31] ),
        .I4(\mepc_q_reg[31] ),
        .I5(\mepc_q_reg[30] [0]),
        .O(\rf_reg_tmp[31][2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rf_reg_tmp[31][2]_i_18 
       (.I0(\mie_q[irq_software]_i_7_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h550C550C550CFFFF)) 
    \rf_reg_tmp[31][2]_i_19 
       (.I0(\rf_reg_tmp[31][2]_i_21_n_0 ),
        .I1(\dcsr_q[prv][1]_i_3_n_0 ),
        .I2(\mscratch_q_reg[30] [0]),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mcause_q_reg[3]_0 [0]),
        .I5(\mcause_q[5]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBAA)) 
    \rf_reg_tmp[31][2]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][2]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][2]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][2]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFF000D)) 
    \rf_reg_tmp[31][2]_i_20 
       (.I0(\dscratch1_q_reg[31] ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mscratch_q_reg[31] ),
        .O(\rf_reg_tmp[31][2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rf_reg_tmp[31][2]_i_21 
       (.I0(\mcountinhibit_q_reg[2]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][2]_i_4 
       (.I0(multdiv_result[2]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][2]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [2]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[2]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][2]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [34]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [34]),
        .I5(\rf_reg_tmp[31][2]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rf_reg_tmp[31][2]_i_6 
       (.I0(\dscratch1_q_reg[2] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[31] ),
        .I3(\rf_reg_tmp[31][2]_i_16_n_0 ),
        .I4(\mepc_q_reg[31] ),
        .I5(\depc_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    \rf_reg_tmp[31][2]_i_7 
       (.I0(\rf_reg_tmp[31][2]_i_17_n_0 ),
        .I1(\dscratch1_q_reg[31] ),
        .I2(\rf_reg_tmp[31][2]_i_18_n_0 ),
        .I3(\depc_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][2]_i_19_n_0 ),
        .I5(\rf_reg_tmp[31][2]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][30]_i_1 
       (.I0(\rf_reg_tmp[31][30]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[30]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[30]),
        .O(\rf_reg_tmp_reg[1][31] [30]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][30]_i_10 
       (.I0(\mac_res_q_reg[30] [2]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [30]),
        .I4(alu_operand_b_ex[30]),
        .O(\rf_reg_tmp[31][30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF010F)) 
    \rf_reg_tmp[31][30]_i_11 
       (.I0(alu_operator_ex[0]),
        .I1(alu_operator_ex[1]),
        .I2(alu_operator_ex[3]),
        .I3(alu_operator_ex[2]),
        .I4(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rf_reg_tmp[31][30]_i_12 
       (.I0(\rf_reg_tmp[31][30]_i_25_n_0 ),
        .I1(alu_operand_b_ex[0]),
        .I2(\rf_reg_tmp[31][30]_i_26_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_27_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_28_n_0 ),
        .I5(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .O(\ex_block_i/data4 [30]));
  LUT6 #(
    .INIT(64'h010F010FFFFF010F)) 
    \rf_reg_tmp[31][30]_i_13 
       (.I0(alu_operator_ex[0]),
        .I1(alu_operator_ex[1]),
        .I2(alu_operator_ex[3]),
        .I3(alu_operator_ex[2]),
        .I4(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I5(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][30]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [30]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [30]),
        .O(\rf_reg_tmp[31][30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEEEE)) 
    \rf_reg_tmp[31][30]_i_15 
       (.I0(\rf_reg_tmp[31][30]_i_29_n_0 ),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mscratch_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[2][63] ),
        .I5(\depc_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00707070)) 
    \rf_reg_tmp[31][30]_i_16 
       (.I0(\dscratch1_q_reg[30] [15]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\mepc_q_reg[31] ),
        .I4(\mtval_q_reg[30]_0 [16]),
        .O(\rf_reg_tmp[31][30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFBAAAAFAFA)) 
    \rf_reg_tmp[31][30]_i_17 
       (.I0(\rf_reg_tmp[31][30]_i_30_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [20]),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mepc_q_reg[31] ),
        .I4(\mcountinhibit_q_reg[0] ),
        .I5(\mscratch_q_reg[31] ),
        .O(\rf_reg_tmp[31][30]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rf_reg_tmp[31][30]_i_18 
       (.I0(\dcsr_q[prv][1]_i_7_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \rf_reg_tmp[31][30]_i_19 
       (.I0(\rf_reg_tmp[31][30]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[30] [26]),
        .I3(\mepc_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][30]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][30]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][30]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \rf_reg_tmp[31][30]_i_20 
       (.I0(\rf_reg_tmp[31][24]_i_17_n_0 ),
        .I1(p_5_in[17]),
        .I2(\mepc_q_reg[31] ),
        .I3(irq_fast_i[14]),
        .O(\rf_reg_tmp[31][30]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \rf_reg_tmp[31][30]_i_21 
       (.I0(alu_operand_b_ex[3]),
        .I1(alu_operand_b_ex[1]),
        .I2(csr_access),
        .O(\rf_reg_tmp[31][30]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rf_reg_tmp[31][30]_i_22 
       (.I0(\dscratch0_q[31]_i_2_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \rf_reg_tmp[31][30]_i_23 
       (.I0(alu_operator_ex[0]),
        .I1(alu_operator_ex[1]),
        .I2(alu_operator_ex[2]),
        .I3(alu_operator_ex[3]),
        .O(\rf_reg_tmp[31][30]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF5F1)) 
    \rf_reg_tmp[31][30]_i_24 
       (.I0(alu_operator_ex[2]),
        .I1(alu_operator_ex[1]),
        .I2(alu_operator_ex[3]),
        .I3(alu_operator_ex[0]),
        .O(\rf_reg_tmp[31][30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \rf_reg_tmp[31][30]_i_25 
       (.I0(alu_operand_b_ex[1]),
        .I1(alu_operand_b_ex[2]),
        .I2(alu_operand_b_ex[3]),
        .I3(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I4(alu_operand_b_ex[4]),
        .I5(\ex_block_i/alu_i/shift_op_a__31 [31]),
        .O(\rf_reg_tmp[31][30]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \rf_reg_tmp[31][30]_i_26 
       (.I0(alu_operand_b_ex[1]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[2]),
        .I3(\rf_reg_tmp[31][30]_i_34_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rf_reg_tmp[31][30]_i_27 
       (.I0(\rf_reg_tmp[31][30]_i_35_n_0 ),
        .I1(alu_operand_b_ex[2]),
        .I2(\rf_reg_tmp[31][30]_i_36_n_0 ),
        .I3(alu_operand_b_ex[1]),
        .I4(\rf_reg_tmp[31][31]_i_42_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][30]_i_28 
       (.I0(\rf_reg_tmp[31][31]_i_40_n_0 ),
        .I1(alu_operand_b_ex[1]),
        .I2(\rf_reg_tmp[31][30]_i_37_n_0 ),
        .I3(alu_operand_b_ex[2]),
        .I4(\rf_reg_tmp[31][30]_i_38_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7EFF)) 
    \rf_reg_tmp[31][30]_i_29 
       (.I0(\depc_q[31]_i_5_n_0 ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \rf_reg_tmp[31][30]_i_30 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\depc_q_reg[30] [14]),
        .I4(\mepc_q_reg[30] [16]),
        .I5(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][30]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \rf_reg_tmp[31][30]_i_31 
       (.I0(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .O(\rf_reg_tmp[31][30]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rf_reg_tmp[31][30]_i_32 
       (.I0(\mie_q[irq_software]_i_7_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][30]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][30]_i_33 
       (.I0(\dscratch0_q_reg[30] [0]),
        .I1(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I2(alu_operand_a_ex),
        .O(\ex_block_i/alu_i/shift_op_a__31 [31]));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \rf_reg_tmp[31][30]_i_34 
       (.I0(alu_operand_b_ex[3]),
        .I1(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [1]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [30]),
        .O(\rf_reg_tmp[31][30]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][30]_i_35 
       (.I0(\rf_reg_tmp[31][30]_i_39_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_58_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][30]_i_36 
       (.I0(\rf_reg_tmp[31][31]_i_56_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_57_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][30]_i_37 
       (.I0(\rf_reg_tmp[31][31]_i_48_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_49_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][30]_i_38 
       (.I0(\rf_reg_tmp[31][31]_i_50_n_0 ),
        .I1(alu_operand_b_ex[3]),
        .I2(\rf_reg_tmp[31][31]_i_51_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][30]_i_39 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[4]),
        .I2(\dscratch0_q_reg[30] [15]),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\dscratch0_q_reg[30] [16]),
        .O(\rf_reg_tmp[31][30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][30]_i_4 
       (.I0(multdiv_result[30]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][30]_i_10_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [30]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[30]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][30]_i_5 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [61]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [61]),
        .I5(\rf_reg_tmp[31][30]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0101)) 
    \rf_reg_tmp[31][30]_i_6 
       (.I0(\rf_reg_tmp[31][30]_i_15_n_0 ),
        .I1(\rf_reg_tmp[31][30]_i_16_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_17_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_18_n_0 ),
        .I4(\dscratch0_q_reg[30]_1 [25]),
        .O(\rf_reg_tmp[31][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \rf_reg_tmp[31][30]_i_7 
       (.I0(\rf_reg_tmp[31][30]_i_19_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\rf_reg_tmp[31][30]_i_20_n_0 ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\rf_reg_tmp[31][30]_i_21_n_0 ),
        .I5(\rf_reg_tmp[31][30]_i_22_n_0 ),
        .O(\rf_reg_tmp[31][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \rf_reg_tmp[31][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[11]),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[10]),
        .I4(instr_rdata_id[7]),
        .I5(instr_rdata_id[8]),
        .O(we_a_dec[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000040C)) 
    \rf_reg_tmp[31][31]_i_10 
       (.I0(id_wb_fsm_cs_i_12_n_0),
        .I1(exc_req_q_i_12_n_0),
        .I2(prefetch_buffer_i_n_187),
        .I3(prefetch_buffer_i_n_55),
        .I4(prefetch_buffer_i_n_189),
        .I5(data_axi_awvalid_INST_0_i_4_n_0),
        .O(\rf_reg_tmp[31][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF10FF14)) 
    \rf_reg_tmp[31][31]_i_12 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mepc_q_reg[31] ),
        .I3(\rf_reg_tmp[31][31]_i_29_n_0 ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\rf_reg_tmp[31][31]_i_30_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \rf_reg_tmp[31][31]_i_13 
       (.I0(\rf_reg_tmp[31][31]_i_30_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mtvec_q_reg[31]_3 [21]),
        .I4(\mepc_q_reg[31] ),
        .I5(\dscratch0_q_reg[31] ),
        .O(\rf_reg_tmp[31][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][31]_i_14 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [62]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [62]),
        .I5(\rf_reg_tmp[31][31]_i_32_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \rf_reg_tmp[31][31]_i_15 
       (.I0(\mscratch_q[31]_i_4_n_0 ),
        .I1(\mie_q_reg[irq_software] ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\rf_reg_tmp[31][31]_i_33_n_0 ),
        .I5(\depc_q[31]_i_4_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \rf_reg_tmp[31][31]_i_16 
       (.I0(instr_rdata_id[6]),
        .I1(instr_rdata_id[2]),
        .I2(instr_rdata_id[3]),
        .I3(instr_rdata_id[4]),
        .I4(instr_rdata_id[0]),
        .I5(instr_rdata_id[5]),
        .O(\dscratch0_q_reg[18] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][31]_i_2 
       (.I0(\rf_reg_tmp[31][31]_i_4_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[31]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[31]),
        .O(\rf_reg_tmp_reg[1][31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf_reg_tmp[31][31]_i_20 
       (.I0(mac_res_signed[1]),
        .I1(mac_res_signed[0]),
        .O(\rf_reg_tmp[31][31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \rf_reg_tmp[31][31]_i_21 
       (.I0(instr_rdata_id[2]),
        .I1(instr_rdata_id[3]),
        .I2(instr_rdata_id[0]),
        .O(\rf_reg_tmp[31][31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rf_reg_tmp[31][31]_i_22 
       (.I0(mult_en_ex),
        .I1(div_en_ex),
        .O(\ex_block_i/multdiv_en ));
  LUT6 #(
    .INIT(64'h8888888833300030)) 
    \rf_reg_tmp[31][31]_i_23 
       (.I0(\rf_reg_tmp[31][31]_i_34_n_0 ),
        .I1(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_35_n_0 ),
        .I3(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I4(\rf_reg_tmp[31][31]_i_37_n_0 ),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFFFFFFFC)) 
    \rf_reg_tmp[31][31]_i_24 
       (.I0(adder_result_ext_o_carry__6_i_40_n_0),
        .I1(instr_rdata_id[2]),
        .I2(instr_rdata_id[3]),
        .I3(instr_rdata_id[5]),
        .I4(instr_rdata_id[6]),
        .I5(instr_rdata_id[4]),
        .O(\rf_reg_tmp[31][31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0055300000550000)) 
    \rf_reg_tmp[31][31]_i_25 
       (.I0(instr_rdata_id[3]),
        .I1(instr_new_id),
        .I2(instr_rdata_id[2]),
        .I3(instr_rdata_id[6]),
        .I4(instr_rdata_id[4]),
        .I5(instr_rdata_id[5]),
        .O(\rf_reg_tmp[31][31]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rf_reg_tmp[31][31]_i_29 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch0_q[31]_i_2_n_0 ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .O(\rf_reg_tmp[31][31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEFEFE)) 
    \rf_reg_tmp[31][31]_i_3 
       (.I0(data_axi_awvalid_INST_0_i_5_n_0),
        .I1(\rf_reg_tmp[31][31]_i_9_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_10_n_0 ),
        .I3(lsu_load_err),
        .I4(id_wb_fsm_cs_i_6_n_0),
        .O(\rf_reg_tmp[31][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEBEFE)) 
    \rf_reg_tmp[31][31]_i_30 
       (.I0(\rf_reg_tmp[31][12]_i_8_n_0 ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][31]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rf_reg_tmp[31][31]_i_31 
       (.I0(\dscratch0_q[31]_i_2_n_0 ),
        .I1(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][31]_i_32 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [31]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [31]),
        .O(\rf_reg_tmp[31][31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rf_reg_tmp[31][31]_i_33 
       (.I0(\mscratch_q_reg[31] ),
        .I1(\mcountinhibit_q_reg[0] ),
        .O(\rf_reg_tmp[31][31]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][31]_i_34 
       (.I0(\mac_res_q_reg[30] [3]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(alu_operand_a_ex),
        .I4(alu_operand_b_ex[31]),
        .O(\rf_reg_tmp[31][31]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rf_reg_tmp[31][31]_i_35 
       (.I0(\ex_block_i/alu_i/shift_op_a_32__3 ),
        .I1(alu_operand_b_ex[0]),
        .I2(\rf_reg_tmp[31][30]_i_25_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \rf_reg_tmp[31][31]_i_36 
       (.I0(alu_operator_ex[0]),
        .I1(alu_operator_ex[1]),
        .I2(alu_operator_ex[3]),
        .I3(alu_operator_ex[2]),
        .O(\rf_reg_tmp[31][31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_37 
       (.I0(\rf_reg_tmp[31][31]_i_40_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_41_n_0 ),
        .I2(alu_operand_b_ex[0]),
        .I3(\rf_reg_tmp[31][31]_i_42_n_0 ),
        .I4(alu_operand_b_ex[1]),
        .I5(\rf_reg_tmp[31][31]_i_43_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \rf_reg_tmp[31][31]_i_39 
       (.I0(alu_operator_ex[2]),
        .I1(alu_operator_ex[0]),
        .I2(alu_operand_a_ex),
        .I3(alu_operator_ex[1]),
        .I4(alu_operator_ex[3]),
        .O(\ex_block_i/alu_i/shift_op_a_32__3 ));
  LUT6 #(
    .INIT(64'h4044555540444044)) 
    \rf_reg_tmp[31][31]_i_4 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\dscratch0_q_reg[31]_3 ),
        .I2(\rf_reg_tmp[31][31]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][31]_i_13_n_0 ),
        .I4(\rf_reg_tmp[31][31]_i_14_n_0 ),
        .I5(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_40 
       (.I0(\rf_reg_tmp[31][31]_i_44_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_45_n_0 ),
        .I2(alu_operand_b_ex[2]),
        .I3(\rf_reg_tmp[31][31]_i_46_n_0 ),
        .I4(alu_operand_b_ex[3]),
        .I5(\rf_reg_tmp[31][31]_i_47_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_41 
       (.I0(\rf_reg_tmp[31][31]_i_48_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_49_n_0 ),
        .I2(alu_operand_b_ex[2]),
        .I3(\rf_reg_tmp[31][31]_i_50_n_0 ),
        .I4(alu_operand_b_ex[3]),
        .I5(\rf_reg_tmp[31][31]_i_51_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_42 
       (.I0(\rf_reg_tmp[31][31]_i_52_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_53_n_0 ),
        .I2(alu_operand_b_ex[2]),
        .I3(\rf_reg_tmp[31][31]_i_54_n_0 ),
        .I4(alu_operand_b_ex[3]),
        .I5(\rf_reg_tmp[31][31]_i_55_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_43 
       (.I0(\rf_reg_tmp[31][31]_i_56_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_57_n_0 ),
        .I2(alu_operand_b_ex[2]),
        .I3(\rf_reg_tmp[31][31]_i_58_n_0 ),
        .I4(alu_operand_b_ex[3]),
        .I5(\rf_reg_tmp[31][31]_i_59_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_44 
       (.I0(\dscratch0_q_reg[30] [0]),
        .I1(alu_operand_a_ex),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [16]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [15]),
        .O(\rf_reg_tmp[31][31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_45 
       (.I0(\dscratch0_q_reg[30] [8]),
        .I1(\dscratch0_q_reg[30] [23]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [24]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [7]),
        .O(\rf_reg_tmp[31][31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_46 
       (.I0(\dscratch0_q_reg[30] [4]),
        .I1(\dscratch0_q_reg[30] [27]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [20]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [11]),
        .O(\rf_reg_tmp[31][31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_47 
       (.I0(\dscratch0_q_reg[30] [12]),
        .I1(\dscratch0_q_reg[30] [19]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [28]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [3]),
        .O(\rf_reg_tmp[31][31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_48 
       (.I0(\dscratch0_q_reg[30] [2]),
        .I1(\dscratch0_q_reg[30] [29]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [18]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [13]),
        .O(\rf_reg_tmp[31][31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_49 
       (.I0(\dscratch0_q_reg[30] [10]),
        .I1(\dscratch0_q_reg[30] [21]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [26]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [5]),
        .O(\rf_reg_tmp[31][31]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \rf_reg_tmp[31][31]_i_5 
       (.I0(\dscratch0_q_reg[18] ),
        .I1(instr_rdata_id[14]),
        .I2(mac_res_signed[1]),
        .I3(mac_res_signed[0]),
        .O(\rf_reg_tmp[31][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_50 
       (.I0(\dscratch0_q_reg[30] [6]),
        .I1(\dscratch0_q_reg[30] [25]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [22]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [9]),
        .O(\rf_reg_tmp[31][31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_51 
       (.I0(\dscratch0_q_reg[30] [14]),
        .I1(\dscratch0_q_reg[30] [17]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [30]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [1]),
        .O(\rf_reg_tmp[31][31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_52 
       (.I0(\dscratch0_q_reg[30] [1]),
        .I1(\dscratch0_q_reg[30] [30]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [17]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [14]),
        .O(\rf_reg_tmp[31][31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_53 
       (.I0(\dscratch0_q_reg[30] [9]),
        .I1(\dscratch0_q_reg[30] [22]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [25]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [6]),
        .O(\rf_reg_tmp[31][31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_54 
       (.I0(\dscratch0_q_reg[30] [5]),
        .I1(\dscratch0_q_reg[30] [26]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [21]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [10]),
        .O(\rf_reg_tmp[31][31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_55 
       (.I0(\dscratch0_q_reg[30] [13]),
        .I1(\dscratch0_q_reg[30] [18]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [29]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [2]),
        .O(\rf_reg_tmp[31][31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_56 
       (.I0(\dscratch0_q_reg[30] [3]),
        .I1(\dscratch0_q_reg[30] [28]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [19]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [12]),
        .O(\rf_reg_tmp[31][31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_57 
       (.I0(\dscratch0_q_reg[30] [11]),
        .I1(\dscratch0_q_reg[30] [20]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [27]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [4]),
        .O(\rf_reg_tmp[31][31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_58 
       (.I0(\dscratch0_q_reg[30] [7]),
        .I1(\dscratch0_q_reg[30] [24]),
        .I2(alu_operand_b_ex[4]),
        .I3(\dscratch0_q_reg[30] [23]),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [8]),
        .O(\rf_reg_tmp[31][31]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][31]_i_59 
       (.I0(\dscratch0_q_reg[30] [15]),
        .I1(\dscratch0_q_reg[30] [16]),
        .I2(alu_operand_b_ex[4]),
        .I3(alu_operand_a_ex),
        .I4(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I5(\dscratch0_q_reg[30] [0]),
        .O(\rf_reg_tmp[31][31]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0E0000000000000F)) 
    \rf_reg_tmp[31][31]_i_7 
       (.I0(\rf_reg_tmp[31][31]_i_20_n_0 ),
        .I1(instr_rdata_id[14]),
        .I2(\rf_reg_tmp[31][31]_i_21_n_0 ),
        .I3(instr_rdata_id[5]),
        .I4(instr_rdata_id[6]),
        .I5(instr_rdata_id[4]),
        .O(\rf_reg_tmp[31][31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \rf_reg_tmp[31][31]_i_8 
       (.I0(\mac_res_q_reg[31] ),
        .I1(mac_res_signed_3),
        .I2(div_en_ex),
        .I3(\ex_block_i/multdiv_en ),
        .I4(\rf_reg_tmp[31][31]_i_23_n_0 ),
        .O(regfile_wdata_ex[31]));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \rf_reg_tmp[31][31]_i_9 
       (.I0(illegal_csr_insn_id),
        .I1(exc_req_q_i_12_n_0),
        .I2(\rf_reg_tmp[31][31]_i_24_n_0 ),
        .I3(\rf_reg_tmp[31][31]_i_25_n_0 ),
        .O(\rf_reg_tmp[31][31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][3]_i_1 
       (.I0(\rf_reg_tmp[31][3]_i_3_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[3]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[3]),
        .O(\rf_reg_tmp_reg[1][31] [3]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][3]_i_12 
       (.I0(O[3]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [3]),
        .I4(alu_operand_b_ex[3]),
        .O(\rf_reg_tmp[31][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][3]_i_13 
       (.I0(\rf_reg_tmp[31][28]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][28]_i_20_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][28]_i_18_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][29]_i_15_n_0 ),
        .O(\ex_block_i/data4 [3]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][3]_i_14 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [3]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [3]),
        .O(\rf_reg_tmp[31][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFEEEEEEFFEE)) 
    \rf_reg_tmp[31][3]_i_15 
       (.I0(\rf_reg_tmp[31][3]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][3]_i_19_n_0 ),
        .I2(irq_software_i),
        .I3(\mscratch_q_reg[31] ),
        .I4(p_5_in[0]),
        .I5(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0033200000002000)) 
    \rf_reg_tmp[31][3]_i_16 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\dscratch0_q_reg[30]_1 [1]),
        .I3(\dscratch0_q[31]_i_2_n_0 ),
        .I4(\mepc_q_reg[31] ),
        .I5(\mcause_q_reg[3]_0 [1]),
        .O(\rf_reg_tmp[31][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1D0000)) 
    \rf_reg_tmp[31][3]_i_17 
       (.I0(\mtval_q_reg[30]_0 [1]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch1_q_reg[30] [1]),
        .I3(\mscratch_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\rf_reg_tmp[31][3]_i_20_n_0 ),
        .O(\rf_reg_tmp[31][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000111110001)) 
    \rf_reg_tmp[31][3]_i_18 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(csr_mstatus_mie),
        .I4(\mepc_q_reg[31] ),
        .I5(\mscratch_q_reg[30] [1]),
        .O(\rf_reg_tmp[31][3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBBFFFFBA)) 
    \rf_reg_tmp[31][3]_i_19 
       (.I0(\rf_reg_tmp[31][3]_i_21_n_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\dscratch0_q[31]_i_2_n_0 ),
        .I4(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000047FFFFFFFF)) 
    \rf_reg_tmp[31][3]_i_20 
       (.I0(\depc_q_reg[30] [0]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\mepc_q_reg[30] [1]),
        .I3(\mscratch_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFAFFFA)) 
    \rf_reg_tmp[31][3]_i_21 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mepc_q_reg[31] ),
        .I2(\depc_q[31]_i_4_n_0 ),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mscratch_q_reg[31] ),
        .I5(\mhpmcounter_q_reg[2][63] ),
        .O(\rf_reg_tmp[31][3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h04040455)) 
    \rf_reg_tmp[31][3]_i_3 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][3]_i_6_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][3]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][3]_i_5 
       (.I0(multdiv_result[3]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][3]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [3]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[3]));
  LUT6 #(
    .INIT(64'h0000000055F7F7F7)) 
    \rf_reg_tmp[31][3]_i_6 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [35]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [35]),
        .I5(\rf_reg_tmp[31][3]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAE00)) 
    \rf_reg_tmp[31][3]_i_7 
       (.I0(\rf_reg_tmp[31][3]_i_15_n_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\rf_reg_tmp[31][3]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][3]_i_17_n_0 ),
        .I4(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I5(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][4]_i_1 
       (.I0(\rf_reg_tmp[31][4]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[4]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[4]),
        .O(\rf_reg_tmp_reg[1][31] [4]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][4]_i_11 
       (.I0(\mac_res_q_reg[27] [0]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [4]),
        .I4(alu_operand_b_ex[4]),
        .O(\rf_reg_tmp[31][4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][4]_i_12 
       (.I0(\rf_reg_tmp[31][28]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][27]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][27]_i_16_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][28]_i_18_n_0 ),
        .O(\ex_block_i/data4 [4]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][4]_i_15 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [36]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [36]),
        .O(\rf_reg_tmp[31][4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \rf_reg_tmp[31][4]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_12_n_0 ),
        .I2(\dscratch0_q_reg[4]_0 ),
        .I3(\rf_reg_tmp[31][4]_i_6_n_0 ),
        .I4(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][4]_i_4 
       (.I0(multdiv_result[4]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][4]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [4]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[4]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][4]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [4]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [4]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][4]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][5]_i_1 
       (.I0(\rf_reg_tmp[31][5]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[5]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[5]),
        .O(\rf_reg_tmp_reg[1][31] [5]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][5]_i_12 
       (.I0(\mac_res_q_reg[27] [1]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [5]),
        .I4(alu_operand_b_ex[5]),
        .O(\rf_reg_tmp[31][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][5]_i_13 
       (.I0(\rf_reg_tmp[31][27]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][26]_i_18_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][26]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][27]_i_16_n_0 ),
        .O(\ex_block_i/data4 [5]));
  LUT6 #(
    .INIT(64'h5F0077FF5FFF77FF)) 
    \rf_reg_tmp[31][5]_i_14 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\depc_q_reg[30] [1]),
        .I2(\dscratch1_q_reg[30] [2]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch0_q_reg[30]_1 [2]),
        .O(\rf_reg_tmp[31][5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    \rf_reg_tmp[31][5]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][5]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][5]_i_6_n_0 ),
        .I3(\rf_reg_tmp[31][5]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .O(\rf_reg_tmp[31][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][5]_i_4 
       (.I0(multdiv_result[5]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][5]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [5]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[5]));
  LUT6 #(
    .INIT(64'h0000000007770707)) 
    \rf_reg_tmp[31][5]_i_5 
       (.I0(\rf_reg_tmp[31][5]_i_14_n_0 ),
        .I1(\rf_reg_tmp[31][14]_i_7_n_0 ),
        .I2(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I3(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I4(\mhpmcounter_q_reg[2][37] ),
        .I5(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .O(\rf_reg_tmp[31][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55DF77DFDDDFFFDF)) 
    \rf_reg_tmp[31][5]_i_6 
       (.I0(\mtval_q_reg[31]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[30] [2]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q_reg[30] [2]),
        .I5(\mtval_q_reg[30]_0 [2]),
        .O(\rf_reg_tmp[31][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000007707FFFF)) 
    \rf_reg_tmp[31][5]_i_7 
       (.I0(\dcsr_q[prv][1]_i_3_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [5]),
        .I2(\mhpmcounter_q_reg[2][63]_1 [5]),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][6]_i_1 
       (.I0(\rf_reg_tmp[31][6]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[6]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[6]),
        .O(\rf_reg_tmp_reg[1][31] [6]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][6]_i_12 
       (.I0(\mac_res_q_reg[27] [2]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [6]),
        .I4(alu_operand_b_ex[6]),
        .O(\rf_reg_tmp[31][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][6]_i_13 
       (.I0(\rf_reg_tmp[31][26]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][25]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][25]_i_16_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][26]_i_17_n_0 ),
        .O(\ex_block_i/data4 [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \rf_reg_tmp[31][6]_i_14 
       (.I0(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [37]),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [37]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \rf_reg_tmp[31][6]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][6]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .I3(\rf_reg_tmp[31][6]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][6]_i_4 
       (.I0(multdiv_result[6]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][6]_i_12_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [6]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[6]));
  LUT6 #(
    .INIT(64'hFFFF111011101110)) 
    \rf_reg_tmp[31][6]_i_5 
       (.I0(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I1(\rf_reg_tmp[31][6]_i_14_n_0 ),
        .I2(\rf_reg_tmp[31][13]_i_7_n_0 ),
        .I3(\depc_q_reg[6]_0 ),
        .I4(\mtval_q_reg[6]_0 ),
        .I5(\mtval_q_reg[31]_0 ),
        .O(\rf_reg_tmp[31][6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rf_reg_tmp[31][6]_i_6 
       (.I0(\mepc_q_reg[31] ),
        .I1(\dscratch0_q[31]_i_2_n_0 ),
        .O(\rf_reg_tmp[31][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAAAAAAAA)) 
    \rf_reg_tmp[31][6]_i_7 
       (.I0(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .I1(\mhpmcounter_q_reg[2][63]_1 [6]),
        .I2(\mcause_q[5]_i_5_n_0 ),
        .I3(\dcsr_q[prv][1]_i_3_n_0 ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [6]),
        .I5(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .O(\rf_reg_tmp[31][6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][7]_i_1 
       (.I0(\rf_reg_tmp[31][7]_i_3_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[7]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[7]),
        .O(\rf_reg_tmp_reg[1][31] [7]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][7]_i_13 
       (.I0(\mac_res_q_reg[27] [3]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [7]),
        .I4(alu_operand_b_ex[7]),
        .O(\rf_reg_tmp[31][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][7]_i_14 
       (.I0(\rf_reg_tmp[31][25]_i_17_n_0 ),
        .I1(\rf_reg_tmp[31][24]_i_20_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][24]_i_19_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][25]_i_16_n_0 ),
        .O(\ex_block_i/data4 [7]));
  LUT5 #(
    .INIT(32'h40554040)) 
    \rf_reg_tmp[31][7]_i_15 
       (.I0(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [7]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [7]),
        .O(\rf_reg_tmp[31][7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rf_reg_tmp[31][7]_i_17 
       (.I0(\rf_reg_tmp[31][28]_i_13_n_0 ),
        .I1(\rf_reg_tmp[31][28]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \rf_reg_tmp[31][7]_i_18 
       (.I0(\mie_q[irq_timer]_i_9_n_0 ),
        .I1(\depc_q[31]_i_4_n_0 ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\dcsr_q_reg[cause][2] [0]),
        .I4(\rf_reg_tmp[31][7]_i_20_n_0 ),
        .I5(\mie_q[irq_timer]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rf_reg_tmp[31][7]_i_20 
       (.I0(\mhpmcounter_q_reg[2][63] ),
        .I1(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .I2(\depc_q[31]_i_5_n_0 ),
        .I3(\mcountinhibit_q_reg[0] ),
        .O(\rf_reg_tmp[31][7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h40404055)) 
    \rf_reg_tmp[31][7]_i_3 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][7]_i_6_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][7]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][7]_i_5 
       (.I0(multdiv_result[7]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][7]_i_13_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [7]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2220000)) 
    \rf_reg_tmp[31][7]_i_6 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [38]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [38]),
        .I4(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I5(\rf_reg_tmp[31][7]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0B0B0BFB0BFB0)) 
    \rf_reg_tmp[31][7]_i_7 
       (.I0(\depc_q_reg[7] ),
        .I1(\rf_reg_tmp[31][7]_i_17_n_0 ),
        .I2(\dscratch1_q_reg[31] ),
        .I3(\rf_reg_tmp[31][7]_i_18_n_0 ),
        .I4(\rf_reg_tmp[31][21]_i_13_n_0 ),
        .I5(\dscratch0_q_reg[30]_1 [3]),
        .O(\rf_reg_tmp[31][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rf_reg_tmp[31][8]_i_1 
       (.I0(\rf_reg_tmp[31][8]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[8]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[8]),
        .O(\rf_reg_tmp_reg[1][31] [8]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][8]_i_11 
       (.I0(\mac_res_q_reg[27] [4]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [8]),
        .I4(alu_operand_b_ex[8]),
        .O(\rf_reg_tmp[31][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][8]_i_12 
       (.I0(\rf_reg_tmp[31][24]_i_20_n_0 ),
        .I1(\rf_reg_tmp[31][23]_i_18_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][23]_i_17_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][24]_i_19_n_0 ),
        .O(\ex_block_i/data4 [8]));
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \rf_reg_tmp[31][8]_i_13 
       (.I0(\rf_reg_tmp[31][31]_i_31_n_0 ),
        .I1(\mhpmcounter_q_reg[0][63]_0 [39]),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mcause_q[5]_i_5_n_0 ),
        .I4(\mhpmcounter_q_reg[2][63]_1 [39]),
        .O(\rf_reg_tmp[31][8]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000111)) 
    \rf_reg_tmp[31][8]_i_14 
       (.I0(\depc_q[31]_i_4_n_0 ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mepc_q_reg[31] ),
        .I3(\mhpmcounter_q_reg[2][63] ),
        .I4(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFFFFFFFFFF07)) 
    \rf_reg_tmp[31][8]_i_15 
       (.I0(\mscratch_q_reg[30] [4]),
        .I1(\mepc_q_reg[31] ),
        .I2(\mhpmcounter_q_reg[2][63] ),
        .I3(\mcountinhibit_q_reg[0] ),
        .I4(\dscratch0_q[31]_i_2_n_0 ),
        .I5(\depc_q[31]_i_5_n_0 ),
        .O(\rf_reg_tmp[31][8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00707070)) 
    \rf_reg_tmp[31][8]_i_16 
       (.I0(\dscratch1_q_reg[30] [4]),
        .I1(\mcountinhibit_q_reg[0] ),
        .I2(\dscratch0_q_reg[31] ),
        .I3(\mepc_q_reg[31] ),
        .I4(\mtval_q_reg[30]_0 [4]),
        .O(\rf_reg_tmp[31][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0010111100100010)) 
    \rf_reg_tmp[31][8]_i_17 
       (.I0(\dscratch0_q_reg[31] ),
        .I1(\mscratch_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\depc_q_reg[30] [3]),
        .I4(\mepc_q_reg[30] [4]),
        .I5(\mepc_q_reg[31] ),
        .O(\rf_reg_tmp[31][8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \rf_reg_tmp[31][8]_i_18 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\mhpmcounter_q_reg[2][63] ),
        .I2(\mscratch_q_reg[31] ),
        .O(\rf_reg_tmp[31][8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404550455)) 
    \rf_reg_tmp[31][8]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_15_n_0 ),
        .I2(\rf_reg_tmp[31][8]_i_5_n_0 ),
        .I3(\mscratch_q[31]_i_4_n_0 ),
        .I4(\rf_reg_tmp[31][8]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][8]_i_7_n_0 ),
        .O(\rf_reg_tmp[31][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][8]_i_4 
       (.I0(multdiv_result[8]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][8]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [8]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[8]));
  LUT6 #(
    .INIT(64'h00000000FFFF0DDD)) 
    \rf_reg_tmp[31][8]_i_5 
       (.I0(\mhpmcounter_q_reg[2][63]_1 [8]),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\dcsr_q[prv][1]_i_3_n_0 ),
        .I3(\mhpmcounter_q_reg[0][63]_0 [8]),
        .I4(\rf_reg_tmp[31][24]_i_16_n_0 ),
        .I5(\rf_reg_tmp[31][8]_i_13_n_0 ),
        .O(\rf_reg_tmp[31][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B3830000)) 
    \rf_reg_tmp[31][8]_i_6 
       (.I0(\dscratch0_q_reg[30]_1 [4]),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mcountinhibit_q_reg[0] ),
        .I3(\dcsr_q_reg[cause][2] [1]),
        .I4(\rf_reg_tmp[31][8]_i_14_n_0 ),
        .I5(\rf_reg_tmp[31][8]_i_15_n_0 ),
        .O(\rf_reg_tmp[31][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFEFE)) 
    \rf_reg_tmp[31][8]_i_7 
       (.I0(\rf_reg_tmp[31][30]_i_15_n_0 ),
        .I1(\rf_reg_tmp[31][8]_i_16_n_0 ),
        .I2(\rf_reg_tmp[31][8]_i_17_n_0 ),
        .I3(\mtvec_q_reg[31]_3 [0]),
        .I4(\mie_q_reg[irq_software] ),
        .I5(\rf_reg_tmp[31][8]_i_18_n_0 ),
        .O(\rf_reg_tmp[31][8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \rf_reg_tmp[31][9]_i_1 
       (.I0(\rf_reg_tmp[31][9]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][31]_i_5_n_0 ),
        .I2(regfile_wdata_lsu[9]),
        .I3(\rf_reg_tmp[31][31]_i_7_n_0 ),
        .I4(regfile_wdata_ex[9]),
        .O(\rf_reg_tmp_reg[1][31] [9]));
  LUT5 #(
    .INIT(32'hB3BCBC80)) 
    \rf_reg_tmp[31][9]_i_11 
       (.I0(\mac_res_q_reg[27] [5]),
        .I1(\rf_reg_tmp[31][30]_i_23_n_0 ),
        .I2(\rf_reg_tmp[31][30]_i_24_n_0 ),
        .I3(\dscratch0_q_reg[30] [9]),
        .I4(alu_operand_b_ex[9]),
        .O(\rf_reg_tmp[31][9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rf_reg_tmp[31][9]_i_12 
       (.I0(\rf_reg_tmp[31][23]_i_18_n_0 ),
        .I1(\rf_reg_tmp[31][22]_i_17_n_0 ),
        .I2(\rf_reg_tmp[31][31]_i_36_n_0 ),
        .I3(\rf_reg_tmp[31][22]_i_16_n_0 ),
        .I4(alu_operand_b_ex[0]),
        .I5(\rf_reg_tmp[31][23]_i_17_n_0 ),
        .O(\ex_block_i/data4 [9]));
  LUT5 #(
    .INIT(32'h55DFDFDF)) 
    \rf_reg_tmp[31][9]_i_13 
       (.I0(\rf_reg_tmp[31][15]_i_17_n_0 ),
        .I1(\mcause_q[5]_i_5_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [9]),
        .I3(\mhpmcounter_q_reg[0][63]_0 [9]),
        .I4(\dcsr_q[prv][1]_i_3_n_0 ),
        .O(\rf_reg_tmp[31][9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA20882022200020)) 
    \rf_reg_tmp[31][9]_i_14 
       (.I0(\mtval_q_reg[31]_0 ),
        .I1(\dscratch0_q_reg[31] ),
        .I2(\mscratch_q_reg[30] [5]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\mepc_q_reg[30] [5]),
        .I5(\mtval_q_reg[30]_0 [5]),
        .O(\rf_reg_tmp[31][9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    \rf_reg_tmp[31][9]_i_2 
       (.I0(\mie_q[irq_timer]_i_2_n_0 ),
        .I1(\rf_reg_tmp[31][9]_i_5_n_0 ),
        .I2(\rf_reg_tmp[31][9]_i_6_n_0 ),
        .I3(\rf_reg_tmp[31][14]_i_7_n_0 ),
        .I4(\rf_reg_tmp[31][9]_i_7_n_0 ),
        .I5(\rf_reg_tmp[31][15]_i_10_n_0 ),
        .O(\rf_reg_tmp[31][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rf_reg_tmp[31][9]_i_4 
       (.I0(multdiv_result[9]),
        .I1(\ex_block_i/multdiv_en ),
        .I2(\rf_reg_tmp[31][9]_i_11_n_0 ),
        .I3(\rf_reg_tmp[31][30]_i_11_n_0 ),
        .I4(\ex_block_i/data4 [9]),
        .I5(\rf_reg_tmp[31][30]_i_13_n_0 ),
        .O(regfile_wdata_ex[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \rf_reg_tmp[31][9]_i_5 
       (.I0(\rf_reg_tmp[31][9]_i_13_n_0 ),
        .I1(\mtvec_q_reg[31]_3 [1]),
        .I2(\rf_reg_tmp[31][15]_i_16_n_0 ),
        .I3(\rf_reg_tmp[31][15]_i_15_n_0 ),
        .I4(\rf_reg_tmp[31][6]_i_6_n_0 ),
        .I5(\rf_reg_tmp[31][9]_i_14_n_0 ),
        .O(\rf_reg_tmp[31][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A888AAA)) 
    \rf_reg_tmp[31][9]_i_6 
       (.I0(\rf_reg_tmp[31][15]_i_19_n_0 ),
        .I1(\rf_reg_tmp[31][15]_i_20_n_0 ),
        .I2(\mhpmcounter_q_reg[2][63]_1 [40]),
        .I3(\dscratch0_q_reg[31] ),
        .I4(\mhpmcounter_q_reg[0][63]_0 [40]),
        .I5(\dscratch1_q_reg[31] ),
        .O(\rf_reg_tmp[31][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0FF8800A0008800)) 
    \rf_reg_tmp[31][9]_i_7 
       (.I0(\mcountinhibit_q_reg[0] ),
        .I1(\depc_q_reg[30] [4]),
        .I2(\dscratch1_q_reg[30] [5]),
        .I3(\dscratch1_q_reg[31] ),
        .I4(\dscratch0_q_reg[31] ),
        .I5(\dscratch0_q_reg[30]_1 [5]),
        .O(\rf_reg_tmp[31][9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rf_reg_tmp[3][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[11]),
        .I2(instr_rdata_id[8]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[9]),
        .I5(instr_rdata_id[10]),
        .O(we_a_dec[1]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rf_reg_tmp[4][31]_i_1 
       (.I0(instr_rdata_id[9]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[10]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[2]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rf_reg_tmp[5][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[3]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \rf_reg_tmp[6][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[8]),
        .I4(instr_rdata_id[7]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[4]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rf_reg_tmp[7][31]_i_1 
       (.I0(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I1(instr_rdata_id[8]),
        .I2(instr_rdata_id[7]),
        .I3(instr_rdata_id[9]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[10]),
        .O(\rf_reg_tmp_reg[7][31] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rf_reg_tmp[8][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[11]),
        .I5(instr_rdata_id[8]),
        .O(we_a_dec[5]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \rf_reg_tmp[9][31]_i_1 
       (.I0(instr_rdata_id[10]),
        .I1(\rf_reg_tmp[31][31]_i_3_n_0 ),
        .I2(instr_rdata_id[9]),
        .I3(instr_rdata_id[7]),
        .I4(instr_rdata_id[8]),
        .I5(instr_rdata_id[11]),
        .O(we_a_dec[6]));
  MUXF7 \rf_reg_tmp_reg[31][11]_i_7 
       (.I0(\mie_q[irq_external]_i_4_n_0 ),
        .I1(\mie_q[irq_external]_i_3_n_0 ),
        .O(\rf_reg_tmp_reg[31][11]_i_7_n_0 ),
        .S(\dscratch1_q_reg[31] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_load_store_unit
   (\FSM_sequential_CS_reg[2] ,
    load_err_q_reg,
    \rdata_q_reg[8]_0 ,
    load_err_q_reg_0,
    \addr_last_q_reg[7]_0 ,
    handle_misaligned_q,
    regfile_wdata_lsu,
    lsu_store_err,
    lsu_load_err,
    \mtvec_q_reg[31] ,
    lsu_addr_incr_req,
    instr_multicycle_done_q_reg,
    core_busy_q_reg,
    handle_misaligned_q_reg_0,
    \addr_last_q_reg[7]_1 ,
    Q,
    \instr_rdata_id_o_reg[5] ,
    clk,
    axi_aresetn,
    data_sign_ext_ex,
    axi_aresetn_0,
    data_req_ex,
    \instr_rdata_id_o_reg[14] ,
    core_data_bus_r_valid,
    \ls_fsm_cs_reg[0]_0 ,
    \FSM_sequential_CS_reg[0] ,
    \instr_rdata_id_o_reg[0] ,
    \ls_fsm_cs_reg[1]_0 ,
    core_data_bus_r_opc,
    out,
    data_axi_arready,
    data_axi_wready,
    data_axi_awready,
    instr_new_id_o_reg,
    D,
    data_axi_rdata,
    \instr_rdata_id_o_reg[0]_0 ,
    axi_aresetn_1);
  output \FSM_sequential_CS_reg[2] ;
  output load_err_q_reg;
  output \rdata_q_reg[8]_0 ;
  output load_err_q_reg_0;
  output \addr_last_q_reg[7]_0 ;
  output handle_misaligned_q;
  output [31:0]regfile_wdata_lsu;
  output lsu_store_err;
  output lsu_load_err;
  output \mtvec_q_reg[31] ;
  output lsu_addr_incr_req;
  output instr_multicycle_done_q_reg;
  output core_busy_q_reg;
  output handle_misaligned_q_reg_0;
  output \addr_last_q_reg[7]_1 ;
  output [31:0]Q;
  input \instr_rdata_id_o_reg[5] ;
  input clk;
  input axi_aresetn;
  input data_sign_ext_ex;
  input axi_aresetn_0;
  input data_req_ex;
  input \instr_rdata_id_o_reg[14] ;
  input core_data_bus_r_valid;
  input \ls_fsm_cs_reg[0]_0 ;
  input \FSM_sequential_CS_reg[0] ;
  input \instr_rdata_id_o_reg[0] ;
  input \ls_fsm_cs_reg[1]_0 ;
  input core_data_bus_r_opc;
  input [0:0]out;
  input data_axi_arready;
  input data_axi_wready;
  input data_axi_awready;
  input instr_new_id_o_reg;
  input [31:0]D;
  input [31:0]data_axi_rdata;
  input [1:0]\instr_rdata_id_o_reg[0]_0 ;
  input axi_aresetn_1;

  wire [31:0]D;
  wire \FSM_sequential_CS_reg[0] ;
  wire \FSM_sequential_CS_reg[2] ;
  wire [31:0]Q;
  wire \addr_last_q[31]_i_3_n_0 ;
  wire \addr_last_q[31]_i_4_n_0 ;
  wire \addr_last_q_reg[7]_0 ;
  wire \addr_last_q_reg[7]_1 ;
  wire addr_update;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire axi_aresetn_1;
  wire clk;
  wire core_busy_q_reg;
  wire core_data_bus_r_opc;
  wire core_data_bus_r_valid;
  wire ctrl_update;
  wire data_axi_arready;
  wire data_axi_awready;
  wire [31:0]data_axi_rdata;
  wire data_axi_wready;
  wire data_req_ex;
  wire data_sign_ext_ex;
  wire data_sign_ext_q;
  wire [1:0]data_type_q;
  wire data_we_q;
  wire handle_misaligned_q;
  wire handle_misaligned_q_i_1_n_0;
  wire handle_misaligned_q_i_3_n_0;
  wire handle_misaligned_q_reg_0;
  wire instr_multicycle_done_q_reg;
  wire instr_new_id_o_reg;
  wire \instr_rdata_id_o_reg[0] ;
  wire [1:0]\instr_rdata_id_o_reg[0]_0 ;
  wire \instr_rdata_id_o_reg[14] ;
  wire \instr_rdata_id_o_reg[5] ;
  wire load_err_q_reg;
  wire load_err_q_reg_0;
  wire \ls_fsm_cs[0]_i_1_n_0 ;
  wire \ls_fsm_cs[1]_i_1_n_0 ;
  wire \ls_fsm_cs[1]_i_2_n_0 ;
  wire \ls_fsm_cs[2]_i_1_n_0 ;
  wire \ls_fsm_cs[2]_i_2_n_0 ;
  wire \ls_fsm_cs_reg[0]_0 ;
  wire \ls_fsm_cs_reg[1]_0 ;
  wire [1:1]ls_fsm_ns;
  wire lsu_addr_incr_req;
  wire lsu_err_d;
  wire lsu_err_q;
  wire lsu_err_q_i_1_n_0;
  wire lsu_load_err;
  wire lsu_store_err;
  wire \mtvec_q_reg[31] ;
  wire [0:0]out;
  wire [7:0]p_14_in;
  wire [6:0]rdata_b_ext;
  wire [15:0]rdata_h_ext;
  wire [1:0]rdata_offset_q;
  wire \rdata_q_reg[8]_0 ;
  wire \rdata_q_reg_n_0_[10] ;
  wire \rdata_q_reg_n_0_[11] ;
  wire \rdata_q_reg_n_0_[12] ;
  wire \rdata_q_reg_n_0_[13] ;
  wire \rdata_q_reg_n_0_[14] ;
  wire \rdata_q_reg_n_0_[15] ;
  wire \rdata_q_reg_n_0_[16] ;
  wire \rdata_q_reg_n_0_[17] ;
  wire \rdata_q_reg_n_0_[18] ;
  wire \rdata_q_reg_n_0_[19] ;
  wire \rdata_q_reg_n_0_[20] ;
  wire \rdata_q_reg_n_0_[21] ;
  wire \rdata_q_reg_n_0_[22] ;
  wire \rdata_q_reg_n_0_[23] ;
  wire \rdata_q_reg_n_0_[8] ;
  wire \rdata_q_reg_n_0_[9] ;
  wire rdata_update;
  wire [31:0]rdata_w_ext;
  wire [31:0]regfile_wdata_lsu;
  wire \rf_reg_tmp[31][31]_i_18_n_0 ;
  wire \rf_reg_tmp[31][7]_i_10_n_0 ;
  wire \rf_reg_tmp[31][7]_i_9_n_0 ;

  LUT6 #(
    .INIT(64'h9999A9A9AA9A9999)) 
    adder_result_ext_o_carry__0_i_22
       (.I0(instr_new_id_o_reg),
        .I1(\instr_rdata_id_o_reg[14] ),
        .I2(\rdata_q_reg[8]_0 ),
        .I3(handle_misaligned_q),
        .I4(load_err_q_reg_0),
        .I5(load_err_q_reg),
        .O(\addr_last_q_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h00009DBB)) 
    adder_result_ext_o_carry__1_i_24
       (.I0(load_err_q_reg),
        .I1(load_err_q_reg_0),
        .I2(handle_misaligned_q),
        .I3(\rdata_q_reg[8]_0 ),
        .I4(\instr_rdata_id_o_reg[14] ),
        .O(\addr_last_q_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0AD0)) 
    adder_result_ext_o_carry__6_i_36
       (.I0(\rdata_q_reg[8]_0 ),
        .I1(handle_misaligned_q),
        .I2(load_err_q_reg_0),
        .I3(load_err_q_reg),
        .O(lsu_addr_incr_req));
  LUT5 #(
    .INIT(32'hABABABFF)) 
    \addr_last_q[31]_i_1 
       (.I0(\ls_fsm_cs_reg[1]_0 ),
        .I1(load_err_q_reg_0),
        .I2(\addr_last_q[31]_i_3_n_0 ),
        .I3(lsu_err_q),
        .I4(\addr_last_q[31]_i_4_n_0 ),
        .O(addr_update));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFF1F)) 
    \addr_last_q[31]_i_3 
       (.I0(\rdata_q_reg[8]_0 ),
        .I1(data_req_ex),
        .I2(\FSM_sequential_CS_reg[0] ),
        .I3(load_err_q_reg),
        .O(\addr_last_q[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \addr_last_q[31]_i_4 
       (.I0(\FSM_sequential_CS_reg[0] ),
        .I1(load_err_q_reg),
        .I2(\rdata_q_reg[8]_0 ),
        .O(\addr_last_q[31]_i_4_n_0 ));
  FDCE \addr_last_q_reg[0] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \addr_last_q_reg[10] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \addr_last_q_reg[11] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \addr_last_q_reg[12] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \addr_last_q_reg[13] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \addr_last_q_reg[14] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \addr_last_q_reg[15] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \addr_last_q_reg[16] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \addr_last_q_reg[17] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \addr_last_q_reg[18] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \addr_last_q_reg[19] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \addr_last_q_reg[1] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \addr_last_q_reg[20] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \addr_last_q_reg[21] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \addr_last_q_reg[22] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \addr_last_q_reg[23] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \addr_last_q_reg[24] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \addr_last_q_reg[25] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \addr_last_q_reg[26] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \addr_last_q_reg[27] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \addr_last_q_reg[28] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \addr_last_q_reg[29] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \addr_last_q_reg[2] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \addr_last_q_reg[30] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \addr_last_q_reg[31] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \addr_last_q_reg[3] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \addr_last_q_reg[4] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \addr_last_q_reg[5] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \addr_last_q_reg[6] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \addr_last_q_reg[7] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \addr_last_q_reg[8] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \addr_last_q_reg[9] 
       (.C(clk),
        .CE(addr_update),
        .CLR(axi_aresetn_1),
        .D(D[9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hE)) 
    core_busy_d_i_1
       (.I0(\rdata_q_reg[8]_0 ),
        .I1(load_err_q_reg_0),
        .O(core_busy_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    data_axi_awvalid_INST_0_i_1
       (.I0(load_err_q_reg),
        .I1(\rdata_q_reg[8]_0 ),
        .I2(load_err_q_reg_0),
        .I3(data_req_ex),
        .O(\FSM_sequential_CS_reg[2] ));
  FDCE data_sign_ext_q_reg
       (.C(clk),
        .CE(ctrl_update),
        .CLR(axi_aresetn_0),
        .D(data_sign_ext_ex),
        .Q(data_sign_ext_q));
  FDCE \data_type_q_reg[0] 
       (.C(clk),
        .CE(ctrl_update),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[0]_0 [0]),
        .Q(data_type_q[0]));
  FDCE \data_type_q_reg[1] 
       (.C(clk),
        .CE(ctrl_update),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[0]_0 [1]),
        .Q(data_type_q[1]));
  LUT5 #(
    .INIT(32'h33020000)) 
    data_we_q_i_1
       (.I0(data_req_ex),
        .I1(load_err_q_reg),
        .I2(load_err_q_reg_0),
        .I3(\rdata_q_reg[8]_0 ),
        .I4(\FSM_sequential_CS_reg[0] ),
        .O(ctrl_update));
  FDCE data_we_q_reg
       (.C(clk),
        .CE(ctrl_update),
        .CLR(axi_aresetn),
        .D(\instr_rdata_id_o_reg[5] ),
        .Q(data_we_q));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    handle_misaligned_q_i_1
       (.I0(\FSM_sequential_CS_reg[0] ),
        .I1(\instr_rdata_id_o_reg[0] ),
        .I2(\rdata_q_reg[8]_0 ),
        .I3(load_err_q_reg),
        .I4(handle_misaligned_q_i_3_n_0),
        .I5(handle_misaligned_q),
        .O(handle_misaligned_q_i_1_n_0));
  LUT6 #(
    .INIT(64'h0545054000400040)) 
    handle_misaligned_q_i_3
       (.I0(load_err_q_reg_0),
        .I1(core_data_bus_r_valid),
        .I2(load_err_q_reg),
        .I3(\rdata_q_reg[8]_0 ),
        .I4(data_req_ex),
        .I5(\FSM_sequential_CS_reg[0] ),
        .O(handle_misaligned_q_i_3_n_0));
  FDCE handle_misaligned_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(handle_misaligned_q_i_1_n_0),
        .Q(handle_misaligned_q));
  LUT5 #(
    .INIT(32'hFFF1FFFF)) 
    \instr_axi_araddr[31]_INST_0_i_28 
       (.I0(lsu_err_q),
        .I1(core_data_bus_r_opc),
        .I2(\ls_fsm_cs_reg[0]_0 ),
        .I3(load_err_q_reg_0),
        .I4(load_err_q_reg),
        .O(\mtvec_q_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hB)) 
    instr_multicycle_done_q_i_4
       (.I0(load_err_q_reg_0),
        .I1(load_err_q_reg),
        .O(instr_multicycle_done_q_reg));
  LUT6 #(
    .INIT(64'h0004000400040000)) 
    load_err_q_i_1
       (.I0(data_we_q),
        .I1(load_err_q_reg),
        .I2(load_err_q_reg_0),
        .I3(\ls_fsm_cs_reg[0]_0 ),
        .I4(core_data_bus_r_opc),
        .I5(lsu_err_q),
        .O(lsu_load_err));
  LUT6 #(
    .INIT(64'hF033FF33003200C2)) 
    \ls_fsm_cs[0]_i_1 
       (.I0(data_req_ex),
        .I1(\FSM_sequential_CS_reg[0] ),
        .I2(load_err_q_reg_0),
        .I3(load_err_q_reg),
        .I4(core_data_bus_r_valid),
        .I5(\rdata_q_reg[8]_0 ),
        .O(\ls_fsm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAAAEA00400040)) 
    \ls_fsm_cs[0]_i_4 
       (.I0(out),
        .I1(\FSM_sequential_CS_reg[2] ),
        .I2(data_axi_arready),
        .I3(\instr_rdata_id_o_reg[5] ),
        .I4(data_axi_wready),
        .I5(data_axi_awready),
        .O(handle_misaligned_q_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \ls_fsm_cs[1]_i_1 
       (.I0(\ls_fsm_cs[1]_i_2_n_0 ),
        .I1(ls_fsm_ns),
        .I2(load_err_q_reg_0),
        .O(\ls_fsm_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0155015001550105)) 
    \ls_fsm_cs[1]_i_2 
       (.I0(load_err_q_reg),
        .I1(\ls_fsm_cs_reg[0]_0 ),
        .I2(\FSM_sequential_CS_reg[0] ),
        .I3(load_err_q_reg_0),
        .I4(\rdata_q_reg[8]_0 ),
        .I5(\instr_rdata_id_o_reg[0] ),
        .O(\ls_fsm_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h22FFF000)) 
    \ls_fsm_cs[2]_i_1 
       (.I0(\ls_fsm_cs_reg[0]_0 ),
        .I1(load_err_q_reg_0),
        .I2(\ls_fsm_cs[2]_i_2_n_0 ),
        .I3(ls_fsm_ns),
        .I4(load_err_q_reg),
        .O(\ls_fsm_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hF1F0F100)) 
    \ls_fsm_cs[2]_i_2 
       (.I0(\instr_rdata_id_o_reg[0] ),
        .I1(\rdata_q_reg[8]_0 ),
        .I2(load_err_q_reg_0),
        .I3(\FSM_sequential_CS_reg[0] ),
        .I4(\ls_fsm_cs_reg[0]_0 ),
        .O(\ls_fsm_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0CCFFFAFFCA)) 
    \ls_fsm_cs[2]_i_3 
       (.I0(data_req_ex),
        .I1(\FSM_sequential_CS_reg[0] ),
        .I2(load_err_q_reg_0),
        .I3(load_err_q_reg),
        .I4(core_data_bus_r_valid),
        .I5(\rdata_q_reg[8]_0 ),
        .O(ls_fsm_ns));
  FDCE \ls_fsm_cs_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ls_fsm_cs[0]_i_1_n_0 ),
        .Q(\rdata_q_reg[8]_0 ));
  FDCE \ls_fsm_cs_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ls_fsm_cs[1]_i_1_n_0 ),
        .Q(load_err_q_reg_0));
  FDCE \ls_fsm_cs_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\ls_fsm_cs[2]_i_1_n_0 ),
        .Q(load_err_q_reg));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    lsu_err_q_i_1
       (.I0(core_data_bus_r_opc),
        .I1(load_err_q_reg_0),
        .I2(\rdata_q_reg[8]_0 ),
        .I3(lsu_err_d),
        .I4(lsu_err_q),
        .O(lsu_err_q_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h440000D8)) 
    lsu_err_q_i_2
       (.I0(load_err_q_reg_0),
        .I1(core_data_bus_r_valid),
        .I2(data_req_ex),
        .I3(load_err_q_reg),
        .I4(\rdata_q_reg[8]_0 ),
        .O(lsu_err_d));
  FDCE lsu_err_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(lsu_err_q_i_1_n_0),
        .Q(lsu_err_q));
  FDCE \rdata_offset_q_reg[0] 
       (.C(clk),
        .CE(ctrl_update),
        .CLR(axi_aresetn_0),
        .D(D[0]),
        .Q(rdata_offset_q[0]));
  FDCE \rdata_offset_q_reg[1] 
       (.C(clk),
        .CE(ctrl_update),
        .CLR(axi_aresetn_0),
        .D(D[1]),
        .Q(rdata_offset_q[1]));
  LUT5 #(
    .INIT(32'h00002040)) 
    \rdata_q[31]_i_1 
       (.I0(load_err_q_reg),
        .I1(load_err_q_reg_0),
        .I2(core_data_bus_r_valid),
        .I3(\rdata_q_reg[8]_0 ),
        .I4(data_we_q),
        .O(rdata_update));
  FDCE \rdata_q_reg[10] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[10]),
        .Q(\rdata_q_reg_n_0_[10] ));
  FDCE \rdata_q_reg[11] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[11]),
        .Q(\rdata_q_reg_n_0_[11] ));
  FDCE \rdata_q_reg[12] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[12]),
        .Q(\rdata_q_reg_n_0_[12] ));
  FDCE \rdata_q_reg[13] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[13]),
        .Q(\rdata_q_reg_n_0_[13] ));
  FDCE \rdata_q_reg[14] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[14]),
        .Q(\rdata_q_reg_n_0_[14] ));
  FDCE \rdata_q_reg[15] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[15]),
        .Q(\rdata_q_reg_n_0_[15] ));
  FDCE \rdata_q_reg[16] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[16]),
        .Q(\rdata_q_reg_n_0_[16] ));
  FDCE \rdata_q_reg[17] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[17]),
        .Q(\rdata_q_reg_n_0_[17] ));
  FDCE \rdata_q_reg[18] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[18]),
        .Q(\rdata_q_reg_n_0_[18] ));
  FDCE \rdata_q_reg[19] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[19]),
        .Q(\rdata_q_reg_n_0_[19] ));
  FDCE \rdata_q_reg[20] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[20]),
        .Q(\rdata_q_reg_n_0_[20] ));
  FDCE \rdata_q_reg[21] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[21]),
        .Q(\rdata_q_reg_n_0_[21] ));
  FDCE \rdata_q_reg[22] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[22]),
        .Q(\rdata_q_reg_n_0_[22] ));
  FDCE \rdata_q_reg[23] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[23]),
        .Q(\rdata_q_reg_n_0_[23] ));
  FDCE \rdata_q_reg[24] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[24]),
        .Q(p_14_in[0]));
  FDCE \rdata_q_reg[25] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[25]),
        .Q(p_14_in[1]));
  FDCE \rdata_q_reg[26] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[26]),
        .Q(p_14_in[2]));
  FDCE \rdata_q_reg[27] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[27]),
        .Q(p_14_in[3]));
  FDCE \rdata_q_reg[28] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[28]),
        .Q(p_14_in[4]));
  FDCE \rdata_q_reg[29] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[29]),
        .Q(p_14_in[5]));
  FDCE \rdata_q_reg[30] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[30]),
        .Q(p_14_in[6]));
  FDCE \rdata_q_reg[31] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[31]),
        .Q(p_14_in[7]));
  FDCE \rdata_q_reg[8] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[8]),
        .Q(\rdata_q_reg_n_0_[8] ));
  FDCE \rdata_q_reg[9] 
       (.C(clk),
        .CE(rdata_update),
        .CLR(axi_aresetn_0),
        .D(data_axi_rdata[9]),
        .Q(\rdata_q_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][0]_i_10 
       (.I0(data_axi_rdata[24]),
        .I1(data_axi_rdata[8]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[0]),
        .I5(data_axi_rdata[16]),
        .O(rdata_b_ext[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][0]_i_3 
       (.I0(rdata_w_ext[0]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[0]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[0]),
        .O(regfile_wdata_lsu[0]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][0]_i_8 
       (.I0(\rdata_q_reg_n_0_[16] ),
        .I1(p_14_in[0]),
        .I2(\rdata_q_reg_n_0_[8] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[0]),
        .O(rdata_w_ext[0]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][0]_i_9 
       (.I0(p_14_in[0]),
        .I1(data_axi_rdata[8]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[0]),
        .I5(data_axi_rdata[16]),
        .O(rdata_h_ext[0]));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][10]_i_3 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[10]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[10]),
        .O(regfile_wdata_lsu[10]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][10]_i_8 
       (.I0(data_axi_rdata[2]),
        .I1(data_axi_rdata[10]),
        .I2(\rdata_q_reg_n_0_[18] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[2]),
        .O(rdata_w_ext[10]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][10]_i_9 
       (.I0(data_axi_rdata[2]),
        .I1(data_axi_rdata[10]),
        .I2(data_axi_rdata[18]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[26]),
        .O(rdata_h_ext[10]));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][11]_i_4 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[11]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[11]),
        .O(regfile_wdata_lsu[11]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][11]_i_8 
       (.I0(data_axi_rdata[3]),
        .I1(data_axi_rdata[11]),
        .I2(\rdata_q_reg_n_0_[19] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[3]),
        .O(rdata_w_ext[11]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][11]_i_9 
       (.I0(data_axi_rdata[3]),
        .I1(data_axi_rdata[11]),
        .I2(data_axi_rdata[19]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[27]),
        .O(rdata_h_ext[11]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][12]_i_10 
       (.I0(data_axi_rdata[4]),
        .I1(data_axi_rdata[12]),
        .I2(data_axi_rdata[20]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[28]),
        .O(rdata_h_ext[12]));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][12]_i_3 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[12]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[12]),
        .O(regfile_wdata_lsu[12]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][12]_i_9 
       (.I0(data_axi_rdata[4]),
        .I1(data_axi_rdata[12]),
        .I2(\rdata_q_reg_n_0_[20] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[4]),
        .O(rdata_w_ext[12]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][13]_i_10 
       (.I0(data_axi_rdata[5]),
        .I1(data_axi_rdata[13]),
        .I2(data_axi_rdata[21]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[29]),
        .O(rdata_h_ext[13]));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][13]_i_3 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[13]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[13]),
        .O(regfile_wdata_lsu[13]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][13]_i_9 
       (.I0(data_axi_rdata[5]),
        .I1(data_axi_rdata[13]),
        .I2(\rdata_q_reg_n_0_[21] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[5]),
        .O(rdata_w_ext[13]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][14]_i_10 
       (.I0(data_axi_rdata[6]),
        .I1(data_axi_rdata[14]),
        .I2(data_axi_rdata[22]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[30]),
        .O(rdata_h_ext[14]));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][14]_i_3 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[14]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[14]),
        .O(regfile_wdata_lsu[14]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][14]_i_9 
       (.I0(data_axi_rdata[6]),
        .I1(data_axi_rdata[14]),
        .I2(\rdata_q_reg_n_0_[22] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[6]),
        .O(rdata_w_ext[14]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][15]_i_11 
       (.I0(data_axi_rdata[7]),
        .I1(data_axi_rdata[15]),
        .I2(\rdata_q_reg_n_0_[23] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[7]),
        .O(rdata_w_ext[15]));
  LUT5 #(
    .INIT(32'hAAEFAAEA)) 
    \rf_reg_tmp[31][15]_i_4 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_h_ext[15]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_w_ext[15]),
        .O(regfile_wdata_lsu[15]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][16]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[16]),
        .O(regfile_wdata_lsu[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][16]_i_8 
       (.I0(data_axi_rdata[0]),
        .I1(data_axi_rdata[8]),
        .I2(data_axi_rdata[16]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[0]),
        .O(rdata_w_ext[16]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][17]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[17]),
        .O(regfile_wdata_lsu[17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][17]_i_7 
       (.I0(data_axi_rdata[1]),
        .I1(data_axi_rdata[9]),
        .I2(data_axi_rdata[17]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[1]),
        .O(rdata_w_ext[17]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][18]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[18]),
        .O(regfile_wdata_lsu[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][18]_i_8 
       (.I0(data_axi_rdata[2]),
        .I1(data_axi_rdata[10]),
        .I2(data_axi_rdata[18]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[2]),
        .O(rdata_w_ext[18]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][19]_i_4 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[19]),
        .O(regfile_wdata_lsu[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][19]_i_9 
       (.I0(data_axi_rdata[3]),
        .I1(data_axi_rdata[11]),
        .I2(data_axi_rdata[19]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[3]),
        .O(rdata_w_ext[19]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][1]_i_10 
       (.I0(p_14_in[1]),
        .I1(data_axi_rdata[9]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[1]),
        .I5(data_axi_rdata[17]),
        .O(rdata_h_ext[1]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][1]_i_11 
       (.I0(data_axi_rdata[25]),
        .I1(data_axi_rdata[9]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[1]),
        .I5(data_axi_rdata[17]),
        .O(rdata_b_ext[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][1]_i_3 
       (.I0(rdata_w_ext[1]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[1]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[1]),
        .O(regfile_wdata_lsu[1]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][1]_i_9 
       (.I0(\rdata_q_reg_n_0_[17] ),
        .I1(p_14_in[1]),
        .I2(\rdata_q_reg_n_0_[9] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[1]),
        .O(rdata_w_ext[1]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][20]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[20]),
        .O(regfile_wdata_lsu[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][20]_i_8 
       (.I0(data_axi_rdata[4]),
        .I1(data_axi_rdata[12]),
        .I2(data_axi_rdata[20]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[4]),
        .O(rdata_w_ext[20]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][21]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[21]),
        .O(regfile_wdata_lsu[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][21]_i_7 
       (.I0(data_axi_rdata[5]),
        .I1(data_axi_rdata[13]),
        .I2(data_axi_rdata[21]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[5]),
        .O(rdata_w_ext[21]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][22]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[22]),
        .O(regfile_wdata_lsu[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][22]_i_8 
       (.I0(data_axi_rdata[6]),
        .I1(data_axi_rdata[14]),
        .I2(data_axi_rdata[22]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[6]),
        .O(rdata_w_ext[22]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][23]_i_4 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[23]),
        .O(regfile_wdata_lsu[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][23]_i_9 
       (.I0(data_axi_rdata[7]),
        .I1(data_axi_rdata[15]),
        .I2(data_axi_rdata[23]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[7]),
        .O(rdata_w_ext[23]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][24]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[24]),
        .O(regfile_wdata_lsu[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][24]_i_9 
       (.I0(data_axi_rdata[8]),
        .I1(data_axi_rdata[16]),
        .I2(data_axi_rdata[24]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[0]),
        .O(rdata_w_ext[24]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][25]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[25]),
        .O(regfile_wdata_lsu[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][25]_i_8 
       (.I0(data_axi_rdata[9]),
        .I1(data_axi_rdata[17]),
        .I2(data_axi_rdata[25]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[1]),
        .O(rdata_w_ext[25]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][26]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[26]),
        .O(regfile_wdata_lsu[26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][26]_i_8 
       (.I0(data_axi_rdata[10]),
        .I1(data_axi_rdata[18]),
        .I2(data_axi_rdata[26]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[2]),
        .O(rdata_w_ext[26]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][27]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[27]),
        .O(regfile_wdata_lsu[27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][27]_i_8 
       (.I0(data_axi_rdata[11]),
        .I1(data_axi_rdata[19]),
        .I2(data_axi_rdata[27]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[3]),
        .O(rdata_w_ext[27]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][28]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[28]),
        .O(regfile_wdata_lsu[28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][28]_i_8 
       (.I0(data_axi_rdata[12]),
        .I1(data_axi_rdata[20]),
        .I2(data_axi_rdata[28]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[4]),
        .O(rdata_w_ext[28]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][29]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[29]),
        .O(regfile_wdata_lsu[29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][29]_i_7 
       (.I0(data_axi_rdata[13]),
        .I1(data_axi_rdata[21]),
        .I2(data_axi_rdata[29]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[5]),
        .O(rdata_w_ext[29]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][2]_i_10 
       (.I0(data_axi_rdata[26]),
        .I1(data_axi_rdata[10]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[2]),
        .I5(data_axi_rdata[18]),
        .O(rdata_b_ext[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][2]_i_3 
       (.I0(rdata_w_ext[2]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[2]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[2]),
        .O(regfile_wdata_lsu[2]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][2]_i_8 
       (.I0(\rdata_q_reg_n_0_[18] ),
        .I1(p_14_in[2]),
        .I2(\rdata_q_reg_n_0_[10] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[2]),
        .O(rdata_w_ext[2]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][2]_i_9 
       (.I0(p_14_in[2]),
        .I1(data_axi_rdata[10]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[2]),
        .I5(data_axi_rdata[18]),
        .O(rdata_h_ext[2]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][30]_i_3 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[30]),
        .O(regfile_wdata_lsu[30]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][30]_i_8 
       (.I0(data_axi_rdata[14]),
        .I1(data_axi_rdata[22]),
        .I2(data_axi_rdata[30]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[6]),
        .O(rdata_w_ext[30]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \rf_reg_tmp[31][31]_i_17 
       (.I0(data_axi_rdata[31]),
        .I1(data_axi_rdata[23]),
        .I2(data_axi_rdata[15]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[7]),
        .O(rdata_h_ext[15]));
  LUT4 #(
    .INIT(16'hC800)) 
    \rf_reg_tmp[31][31]_i_18 
       (.I0(\rf_reg_tmp[31][7]_i_9_n_0 ),
        .I1(data_sign_ext_q),
        .I2(\rf_reg_tmp[31][7]_i_10_n_0 ),
        .I3(data_type_q[1]),
        .O(\rf_reg_tmp[31][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \rf_reg_tmp[31][31]_i_19 
       (.I0(data_axi_rdata[15]),
        .I1(data_axi_rdata[23]),
        .I2(data_axi_rdata[31]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[7]),
        .O(rdata_w_ext[31]));
  LUT6 #(
    .INIT(64'hFFFF3111FFFF2000)) 
    \rf_reg_tmp[31][31]_i_6 
       (.I0(data_type_q[0]),
        .I1(data_type_q[1]),
        .I2(rdata_h_ext[15]),
        .I3(data_sign_ext_q),
        .I4(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I5(rdata_w_ext[31]),
        .O(regfile_wdata_lsu[31]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][3]_i_10 
       (.I0(data_axi_rdata[27]),
        .I1(data_axi_rdata[11]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[3]),
        .I5(data_axi_rdata[19]),
        .O(rdata_b_ext[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][3]_i_4 
       (.I0(rdata_w_ext[3]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[3]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[3]),
        .O(regfile_wdata_lsu[3]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][3]_i_8 
       (.I0(\rdata_q_reg_n_0_[19] ),
        .I1(p_14_in[3]),
        .I2(\rdata_q_reg_n_0_[11] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[3]),
        .O(rdata_w_ext[3]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][3]_i_9 
       (.I0(p_14_in[3]),
        .I1(data_axi_rdata[11]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[3]),
        .I5(data_axi_rdata[19]),
        .O(rdata_h_ext[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][4]_i_3 
       (.I0(rdata_w_ext[4]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[4]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[4]),
        .O(regfile_wdata_lsu[4]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][4]_i_7 
       (.I0(\rdata_q_reg_n_0_[20] ),
        .I1(p_14_in[4]),
        .I2(\rdata_q_reg_n_0_[12] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[4]),
        .O(rdata_w_ext[4]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][4]_i_8 
       (.I0(p_14_in[4]),
        .I1(data_axi_rdata[12]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[4]),
        .I5(data_axi_rdata[20]),
        .O(rdata_h_ext[4]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][4]_i_9 
       (.I0(data_axi_rdata[28]),
        .I1(data_axi_rdata[12]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[4]),
        .I5(data_axi_rdata[20]),
        .O(rdata_b_ext[4]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][5]_i_10 
       (.I0(data_axi_rdata[29]),
        .I1(data_axi_rdata[13]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[5]),
        .I5(data_axi_rdata[21]),
        .O(rdata_b_ext[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][5]_i_3 
       (.I0(rdata_w_ext[5]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[5]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[5]),
        .O(regfile_wdata_lsu[5]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][5]_i_8 
       (.I0(\rdata_q_reg_n_0_[21] ),
        .I1(p_14_in[5]),
        .I2(\rdata_q_reg_n_0_[13] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[5]),
        .O(rdata_w_ext[5]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][5]_i_9 
       (.I0(p_14_in[5]),
        .I1(data_axi_rdata[13]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[5]),
        .I5(data_axi_rdata[21]),
        .O(rdata_h_ext[5]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][6]_i_10 
       (.I0(data_axi_rdata[30]),
        .I1(data_axi_rdata[14]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[6]),
        .I5(data_axi_rdata[22]),
        .O(rdata_b_ext[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rf_reg_tmp[31][6]_i_3 
       (.I0(rdata_w_ext[6]),
        .I1(data_type_q[0]),
        .I2(rdata_h_ext[6]),
        .I3(data_type_q[1]),
        .I4(rdata_b_ext[6]),
        .O(regfile_wdata_lsu[6]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][6]_i_8 
       (.I0(\rdata_q_reg_n_0_[22] ),
        .I1(p_14_in[6]),
        .I2(\rdata_q_reg_n_0_[14] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[6]),
        .O(rdata_w_ext[6]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \rf_reg_tmp[31][6]_i_9 
       (.I0(p_14_in[6]),
        .I1(data_axi_rdata[14]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .I4(data_axi_rdata[6]),
        .I5(data_axi_rdata[22]),
        .O(rdata_h_ext[6]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \rf_reg_tmp[31][7]_i_10 
       (.I0(data_axi_rdata[23]),
        .I1(data_axi_rdata[31]),
        .I2(rdata_offset_q[0]),
        .I3(rdata_offset_q[1]),
        .O(\rf_reg_tmp[31][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \rf_reg_tmp[31][7]_i_11 
       (.I0(data_axi_rdata[15]),
        .I1(data_axi_rdata[7]),
        .I2(p_14_in[7]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[23]),
        .O(rdata_h_ext[7]));
  LUT6 #(
    .INIT(64'hFCFCFFAAFCFC00AA)) 
    \rf_reg_tmp[31][7]_i_4 
       (.I0(rdata_w_ext[7]),
        .I1(\rf_reg_tmp[31][7]_i_9_n_0 ),
        .I2(\rf_reg_tmp[31][7]_i_10_n_0 ),
        .I3(data_type_q[0]),
        .I4(data_type_q[1]),
        .I5(rdata_h_ext[7]),
        .O(regfile_wdata_lsu[7]));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \rf_reg_tmp[31][7]_i_8 
       (.I0(\rdata_q_reg_n_0_[23] ),
        .I1(p_14_in[7]),
        .I2(\rdata_q_reg_n_0_[15] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[7]),
        .O(rdata_w_ext[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \rf_reg_tmp[31][7]_i_9 
       (.I0(data_axi_rdata[15]),
        .I1(rdata_offset_q[0]),
        .I2(rdata_offset_q[1]),
        .I3(data_axi_rdata[7]),
        .O(\rf_reg_tmp[31][7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][8]_i_3 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[8]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[8]),
        .O(regfile_wdata_lsu[8]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][8]_i_8 
       (.I0(data_axi_rdata[0]),
        .I1(data_axi_rdata[8]),
        .I2(\rdata_q_reg_n_0_[16] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[0]),
        .O(rdata_w_ext[8]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][8]_i_9 
       (.I0(data_axi_rdata[0]),
        .I1(data_axi_rdata[8]),
        .I2(data_axi_rdata[16]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[24]),
        .O(rdata_h_ext[8]));
  LUT5 #(
    .INIT(32'hAAFEAAAE)) 
    \rf_reg_tmp[31][9]_i_3 
       (.I0(\rf_reg_tmp[31][31]_i_18_n_0 ),
        .I1(rdata_w_ext[9]),
        .I2(data_type_q[0]),
        .I3(data_type_q[1]),
        .I4(rdata_h_ext[9]),
        .O(regfile_wdata_lsu[9]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][9]_i_8 
       (.I0(data_axi_rdata[1]),
        .I1(data_axi_rdata[9]),
        .I2(\rdata_q_reg_n_0_[17] ),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(p_14_in[1]),
        .O(rdata_w_ext[9]));
  LUT6 #(
    .INIT(64'hAAF0FFCCAAF000CC)) 
    \rf_reg_tmp[31][9]_i_9 
       (.I0(data_axi_rdata[1]),
        .I1(data_axi_rdata[9]),
        .I2(data_axi_rdata[17]),
        .I3(rdata_offset_q[1]),
        .I4(rdata_offset_q[0]),
        .I5(data_axi_rdata[25]),
        .O(rdata_h_ext[9]));
  LUT6 #(
    .INIT(64'h0008000800080000)) 
    store_err_q_i_1
       (.I0(data_we_q),
        .I1(load_err_q_reg),
        .I2(load_err_q_reg_0),
        .I3(\ls_fsm_cs_reg[0]_0 ),
        .I4(core_data_bus_r_opc),
        .I5(lsu_err_q),
        .O(lsu_store_err));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_multdiv_fast
   (mac_res_signed_0,
    \mac_res_q_reg[15]_0 ,
    mac_res_signed_1,
    Q,
    adder_in_a,
    \mac_res_q_reg[31]_0 ,
    multdiv_result,
    mac_res_signed_2,
    mac_res_signed_3,
    multdiv_valid,
    multdiv_alu_operand_b,
    multdiv_alu_operand_a,
    \mult_state_q_reg[0]_0 ,
    clk,
    \mult_state_q_reg[1]_0 ,
    B,
    A,
    \mac_res_q_reg[19]_0 ,
    axi_aresetn,
    div_en_ex,
    alu_operand_a_ex,
    mult_en_ex,
    \instr_rdata_id_o_reg[12] ,
    accum0__1,
    div_sign_b__0,
    \instr_rdata_id_o_reg[14] ,
    p_0_in2_out,
    multdiv_operand_a_ex,
    \mac_res_q_reg[30]_0 ,
    O,
    \mac_res_q_reg[7]_0 ,
    \mac_res_q_reg[11]_0 ,
    \mac_res_q_reg[15]_1 ,
    \mac_res_q_reg[19]_1 ,
    \mac_res_q_reg[23]_0 ,
    \mac_res_q_reg[27]_0 ,
    multdiv_operand_b_ex,
    \instr_rdata_id_o_reg[23] ,
    \instr_rdata_id_o_reg[24] ,
    axi_aresetn_0,
    D,
    \instr_rdata_id_o_reg[19] ,
    \md_state_q_reg[1]_0 );
  output mac_res_signed_0;
  output \mac_res_q_reg[15]_0 ;
  output mac_res_signed_1;
  output [2:0]Q;
  output [30:0]adder_in_a;
  output \mac_res_q_reg[31]_0 ;
  output [30:0]multdiv_result;
  output [0:0]mac_res_signed_2;
  output mac_res_signed_3;
  output multdiv_valid;
  output [31:0]multdiv_alu_operand_b;
  output [0:0]multdiv_alu_operand_a;
  input \mult_state_q_reg[0]_0 ;
  input clk;
  input \mult_state_q_reg[1]_0 ;
  input [15:0]B;
  input [15:0]A;
  input \mac_res_q_reg[19]_0 ;
  input axi_aresetn;
  input div_en_ex;
  input [30:0]alu_operand_a_ex;
  input mult_en_ex;
  input \instr_rdata_id_o_reg[12] ;
  input accum0__1;
  input div_sign_b__0;
  input \instr_rdata_id_o_reg[14] ;
  input p_0_in2_out;
  input [31:0]multdiv_operand_a_ex;
  input [3:0]\mac_res_q_reg[30]_0 ;
  input [3:0]O;
  input [3:0]\mac_res_q_reg[7]_0 ;
  input [3:0]\mac_res_q_reg[11]_0 ;
  input [3:0]\mac_res_q_reg[15]_1 ;
  input [3:0]\mac_res_q_reg[19]_1 ;
  input [3:0]\mac_res_q_reg[23]_0 ;
  input [3:0]\mac_res_q_reg[27]_0 ;
  input [29:0]multdiv_operand_b_ex;
  input \instr_rdata_id_o_reg[23] ;
  input \instr_rdata_id_o_reg[24] ;
  input axi_aresetn_0;
  input [31:0]D;
  input [31:0]\instr_rdata_id_o_reg[19] ;
  input \md_state_q_reg[1]_0 ;

  wire [15:0]A;
  wire [16:16]A_1;
  wire [15:0]B;
  wire [16:16]B_0;
  wire [33:0]C;
  wire [31:0]D;
  wire [3:0]O;
  wire [2:0]Q;
  wire accum0__1;
  wire [30:0]adder_in_a;
  wire adder_result_ext_o_carry__6_i_30_n_0;
  wire adder_result_ext_o_carry__6_i_31_n_0;
  wire [30:0]alu_operand_a_ex;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire clk;
  wire [4:0]div_counter_n;
  wire [4:0]div_counter_q;
  wire \div_counter_q[4]_i_5_n_0 ;
  wire div_en_ex;
  wire div_sign_b__0;
  wire \instr_rdata_id_o_reg[12] ;
  wire \instr_rdata_id_o_reg[14] ;
  wire [31:0]\instr_rdata_id_o_reg[19] ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[24] ;
  wire is_greater_equal__0;
  wire \mac_res_q[0]_i_10_n_0 ;
  wire \mac_res_q[0]_i_11_n_0 ;
  wire \mac_res_q[0]_i_12_n_0 ;
  wire \mac_res_q[0]_i_13_n_0 ;
  wire \mac_res_q[0]_i_14_n_0 ;
  wire \mac_res_q[0]_i_15_n_0 ;
  wire \mac_res_q[0]_i_18_n_0 ;
  wire \mac_res_q[0]_i_19_n_0 ;
  wire \mac_res_q[0]_i_20_n_0 ;
  wire \mac_res_q[0]_i_21_n_0 ;
  wire \mac_res_q[0]_i_2_n_0 ;
  wire \mac_res_q[0]_i_3_n_0 ;
  wire \mac_res_q[0]_i_4_n_0 ;
  wire \mac_res_q[0]_i_6_n_0 ;
  wire \mac_res_q[0]_i_7_n_0 ;
  wire \mac_res_q[10]_i_2_n_0 ;
  wire \mac_res_q[10]_i_3_n_0 ;
  wire \mac_res_q[10]_i_4_n_0 ;
  wire \mac_res_q[10]_i_6_n_0 ;
  wire \mac_res_q[11]_i_2_n_0 ;
  wire \mac_res_q[11]_i_3_n_0 ;
  wire \mac_res_q[11]_i_4_n_0 ;
  wire \mac_res_q[11]_i_6_n_0 ;
  wire \mac_res_q[12]_i_2_n_0 ;
  wire \mac_res_q[12]_i_3_n_0 ;
  wire \mac_res_q[12]_i_4_n_0 ;
  wire \mac_res_q[12]_i_6_n_0 ;
  wire \mac_res_q[13]_i_2_n_0 ;
  wire \mac_res_q[13]_i_3_n_0 ;
  wire \mac_res_q[13]_i_4_n_0 ;
  wire \mac_res_q[13]_i_6_n_0 ;
  wire \mac_res_q[14]_i_2_n_0 ;
  wire \mac_res_q[14]_i_3_n_0 ;
  wire \mac_res_q[14]_i_4_n_0 ;
  wire \mac_res_q[14]_i_6_n_0 ;
  wire \mac_res_q[15]_i_2_n_0 ;
  wire \mac_res_q[15]_i_3_n_0 ;
  wire \mac_res_q[15]_i_4_n_0 ;
  wire \mac_res_q[15]_i_6_n_0 ;
  wire \mac_res_q[15]_i_7_n_0 ;
  wire \mac_res_q[16]_i_2_n_0 ;
  wire \mac_res_q[16]_i_3_n_0 ;
  wire \mac_res_q[16]_i_4_n_0 ;
  wire \mac_res_q[16]_i_6_n_0 ;
  wire \mac_res_q[17]_i_2_n_0 ;
  wire \mac_res_q[17]_i_3_n_0 ;
  wire \mac_res_q[17]_i_4_n_0 ;
  wire \mac_res_q[17]_i_6_n_0 ;
  wire \mac_res_q[18]_i_2_n_0 ;
  wire \mac_res_q[18]_i_3_n_0 ;
  wire \mac_res_q[18]_i_4_n_0 ;
  wire \mac_res_q[18]_i_6_n_0 ;
  wire \mac_res_q[19]_i_2_n_0 ;
  wire \mac_res_q[19]_i_3_n_0 ;
  wire \mac_res_q[19]_i_4_n_0 ;
  wire \mac_res_q[19]_i_6_n_0 ;
  wire \mac_res_q[1]_i_2_n_0 ;
  wire \mac_res_q[1]_i_3_n_0 ;
  wire \mac_res_q[1]_i_4_n_0 ;
  wire \mac_res_q[1]_i_6_n_0 ;
  wire \mac_res_q[20]_i_2_n_0 ;
  wire \mac_res_q[20]_i_3_n_0 ;
  wire \mac_res_q[20]_i_4_n_0 ;
  wire \mac_res_q[20]_i_6_n_0 ;
  wire \mac_res_q[21]_i_2_n_0 ;
  wire \mac_res_q[21]_i_3_n_0 ;
  wire \mac_res_q[21]_i_4_n_0 ;
  wire \mac_res_q[21]_i_6_n_0 ;
  wire \mac_res_q[22]_i_2_n_0 ;
  wire \mac_res_q[22]_i_3_n_0 ;
  wire \mac_res_q[22]_i_4_n_0 ;
  wire \mac_res_q[22]_i_6_n_0 ;
  wire \mac_res_q[23]_i_2_n_0 ;
  wire \mac_res_q[23]_i_3_n_0 ;
  wire \mac_res_q[23]_i_4_n_0 ;
  wire \mac_res_q[23]_i_6_n_0 ;
  wire \mac_res_q[23]_i_7_n_0 ;
  wire \mac_res_q[24]_i_2_n_0 ;
  wire \mac_res_q[24]_i_3_n_0 ;
  wire \mac_res_q[24]_i_4_n_0 ;
  wire \mac_res_q[24]_i_6_n_0 ;
  wire \mac_res_q[25]_i_2_n_0 ;
  wire \mac_res_q[25]_i_3_n_0 ;
  wire \mac_res_q[25]_i_4_n_0 ;
  wire \mac_res_q[25]_i_6_n_0 ;
  wire \mac_res_q[26]_i_2_n_0 ;
  wire \mac_res_q[26]_i_3_n_0 ;
  wire \mac_res_q[26]_i_4_n_0 ;
  wire \mac_res_q[26]_i_6_n_0 ;
  wire \mac_res_q[27]_i_2_n_0 ;
  wire \mac_res_q[27]_i_3_n_0 ;
  wire \mac_res_q[27]_i_4_n_0 ;
  wire \mac_res_q[27]_i_6_n_0 ;
  wire \mac_res_q[28]_i_2_n_0 ;
  wire \mac_res_q[28]_i_3_n_0 ;
  wire \mac_res_q[28]_i_4_n_0 ;
  wire \mac_res_q[28]_i_6_n_0 ;
  wire \mac_res_q[29]_i_2_n_0 ;
  wire \mac_res_q[29]_i_3_n_0 ;
  wire \mac_res_q[29]_i_4_n_0 ;
  wire \mac_res_q[29]_i_6_n_0 ;
  wire \mac_res_q[2]_i_2_n_0 ;
  wire \mac_res_q[2]_i_3_n_0 ;
  wire \mac_res_q[2]_i_4_n_0 ;
  wire \mac_res_q[2]_i_6_n_0 ;
  wire \mac_res_q[30]_i_2_n_0 ;
  wire \mac_res_q[30]_i_3_n_0 ;
  wire \mac_res_q[30]_i_4_n_0 ;
  wire \mac_res_q[30]_i_6_n_0 ;
  wire \mac_res_q[31]_i_10_n_0 ;
  wire \mac_res_q[31]_i_1_n_0 ;
  wire \mac_res_q[31]_i_3_n_0 ;
  wire \mac_res_q[31]_i_4_n_0 ;
  wire \mac_res_q[31]_i_5_n_0 ;
  wire \mac_res_q[31]_i_9_n_0 ;
  wire \mac_res_q[32]_i_1_n_0 ;
  wire \mac_res_q[32]_i_2_n_0 ;
  wire \mac_res_q[32]_i_3_n_0 ;
  wire \mac_res_q[33]_i_1_n_0 ;
  wire \mac_res_q[33]_i_2_n_0 ;
  wire \mac_res_q[33]_i_3_n_0 ;
  wire \mac_res_q[3]_i_2_n_0 ;
  wire \mac_res_q[3]_i_3_n_0 ;
  wire \mac_res_q[3]_i_4_n_0 ;
  wire \mac_res_q[3]_i_6_n_0 ;
  wire \mac_res_q[4]_i_2_n_0 ;
  wire \mac_res_q[4]_i_3_n_0 ;
  wire \mac_res_q[4]_i_4_n_0 ;
  wire \mac_res_q[4]_i_6_n_0 ;
  wire \mac_res_q[5]_i_2_n_0 ;
  wire \mac_res_q[5]_i_3_n_0 ;
  wire \mac_res_q[5]_i_4_n_0 ;
  wire \mac_res_q[5]_i_6_n_0 ;
  wire \mac_res_q[6]_i_2_n_0 ;
  wire \mac_res_q[6]_i_3_n_0 ;
  wire \mac_res_q[6]_i_4_n_0 ;
  wire \mac_res_q[6]_i_6_n_0 ;
  wire \mac_res_q[7]_i_2_n_0 ;
  wire \mac_res_q[7]_i_3_n_0 ;
  wire \mac_res_q[7]_i_4_n_0 ;
  wire \mac_res_q[7]_i_6_n_0 ;
  wire \mac_res_q[7]_i_7_n_0 ;
  wire \mac_res_q[8]_i_2_n_0 ;
  wire \mac_res_q[8]_i_3_n_0 ;
  wire \mac_res_q[8]_i_4_n_0 ;
  wire \mac_res_q[8]_i_6_n_0 ;
  wire \mac_res_q[9]_i_2_n_0 ;
  wire \mac_res_q[9]_i_3_n_0 ;
  wire \mac_res_q[9]_i_4_n_0 ;
  wire \mac_res_q[9]_i_6_n_0 ;
  wire \mac_res_q_reg[0]_i_16_n_0 ;
  wire \mac_res_q_reg[0]_i_17_n_0 ;
  wire \mac_res_q_reg[0]_i_8_n_0 ;
  wire \mac_res_q_reg[0]_i_9_n_0 ;
  wire [3:0]\mac_res_q_reg[11]_0 ;
  wire \mac_res_q_reg[15]_0 ;
  wire [3:0]\mac_res_q_reg[15]_1 ;
  wire \mac_res_q_reg[19]_0 ;
  wire [3:0]\mac_res_q_reg[19]_1 ;
  wire [3:0]\mac_res_q_reg[23]_0 ;
  wire [3:0]\mac_res_q_reg[27]_0 ;
  wire [3:0]\mac_res_q_reg[30]_0 ;
  wire \mac_res_q_reg[31]_0 ;
  wire [3:0]\mac_res_q_reg[7]_0 ;
  wire \mac_res_q_reg_n_0_[0] ;
  wire \mac_res_q_reg_n_0_[10] ;
  wire \mac_res_q_reg_n_0_[11] ;
  wire \mac_res_q_reg_n_0_[12] ;
  wire \mac_res_q_reg_n_0_[13] ;
  wire \mac_res_q_reg_n_0_[14] ;
  wire \mac_res_q_reg_n_0_[15] ;
  wire \mac_res_q_reg_n_0_[16] ;
  wire \mac_res_q_reg_n_0_[17] ;
  wire \mac_res_q_reg_n_0_[18] ;
  wire \mac_res_q_reg_n_0_[19] ;
  wire \mac_res_q_reg_n_0_[1] ;
  wire \mac_res_q_reg_n_0_[20] ;
  wire \mac_res_q_reg_n_0_[21] ;
  wire \mac_res_q_reg_n_0_[22] ;
  wire \mac_res_q_reg_n_0_[23] ;
  wire \mac_res_q_reg_n_0_[24] ;
  wire \mac_res_q_reg_n_0_[25] ;
  wire \mac_res_q_reg_n_0_[26] ;
  wire \mac_res_q_reg_n_0_[27] ;
  wire \mac_res_q_reg_n_0_[28] ;
  wire \mac_res_q_reg_n_0_[29] ;
  wire \mac_res_q_reg_n_0_[2] ;
  wire \mac_res_q_reg_n_0_[30] ;
  wire \mac_res_q_reg_n_0_[32] ;
  wire \mac_res_q_reg_n_0_[3] ;
  wire \mac_res_q_reg_n_0_[4] ;
  wire \mac_res_q_reg_n_0_[5] ;
  wire \mac_res_q_reg_n_0_[6] ;
  wire \mac_res_q_reg_n_0_[7] ;
  wire \mac_res_q_reg_n_0_[8] ;
  wire \mac_res_q_reg_n_0_[9] ;
  wire mac_res_signed_0;
  wire mac_res_signed_1;
  wire [0:0]mac_res_signed_2;
  wire mac_res_signed_3;
  wire [33:0]mac_res_signed__0;
  wire \md_state_q[0]_i_1_n_0 ;
  wire \md_state_q[1]_i_1_n_0 ;
  wire \md_state_q[1]_i_3_n_0 ;
  wire \md_state_q[2]_i_1_n_0 ;
  wire \md_state_q[2]_i_2_n_0 ;
  wire \md_state_q[2]_i_4_n_0 ;
  wire \md_state_q_reg[1]_0 ;
  wire mult_en_ex;
  wire \mult_state_q_reg[0]_0 ;
  wire \mult_state_q_reg[1]_0 ;
  wire [0:0]multdiv_alu_operand_a;
  wire [31:0]multdiv_alu_operand_b;
  wire [31:0]multdiv_operand_a_ex;
  wire [29:0]multdiv_operand_b_ex;
  wire [30:0]multdiv_result;
  wire multdiv_valid;
  wire op_denominator_q;
  wire \op_denominator_q_reg_n_0_[0] ;
  wire \op_denominator_q_reg_n_0_[10] ;
  wire \op_denominator_q_reg_n_0_[11] ;
  wire \op_denominator_q_reg_n_0_[12] ;
  wire \op_denominator_q_reg_n_0_[13] ;
  wire \op_denominator_q_reg_n_0_[14] ;
  wire \op_denominator_q_reg_n_0_[15] ;
  wire \op_denominator_q_reg_n_0_[16] ;
  wire \op_denominator_q_reg_n_0_[17] ;
  wire \op_denominator_q_reg_n_0_[18] ;
  wire \op_denominator_q_reg_n_0_[19] ;
  wire \op_denominator_q_reg_n_0_[1] ;
  wire \op_denominator_q_reg_n_0_[20] ;
  wire \op_denominator_q_reg_n_0_[21] ;
  wire \op_denominator_q_reg_n_0_[22] ;
  wire \op_denominator_q_reg_n_0_[23] ;
  wire \op_denominator_q_reg_n_0_[24] ;
  wire \op_denominator_q_reg_n_0_[25] ;
  wire \op_denominator_q_reg_n_0_[26] ;
  wire \op_denominator_q_reg_n_0_[27] ;
  wire \op_denominator_q_reg_n_0_[28] ;
  wire \op_denominator_q_reg_n_0_[29] ;
  wire \op_denominator_q_reg_n_0_[2] ;
  wire \op_denominator_q_reg_n_0_[30] ;
  wire \op_denominator_q_reg_n_0_[31] ;
  wire \op_denominator_q_reg_n_0_[3] ;
  wire \op_denominator_q_reg_n_0_[4] ;
  wire \op_denominator_q_reg_n_0_[5] ;
  wire \op_denominator_q_reg_n_0_[6] ;
  wire \op_denominator_q_reg_n_0_[7] ;
  wire \op_denominator_q_reg_n_0_[8] ;
  wire \op_denominator_q_reg_n_0_[9] ;
  wire op_numerator_q;
  wire \op_numerator_q_reg_n_0_[0] ;
  wire \op_numerator_q_reg_n_0_[10] ;
  wire \op_numerator_q_reg_n_0_[11] ;
  wire \op_numerator_q_reg_n_0_[12] ;
  wire \op_numerator_q_reg_n_0_[13] ;
  wire \op_numerator_q_reg_n_0_[14] ;
  wire \op_numerator_q_reg_n_0_[15] ;
  wire \op_numerator_q_reg_n_0_[16] ;
  wire \op_numerator_q_reg_n_0_[17] ;
  wire \op_numerator_q_reg_n_0_[18] ;
  wire \op_numerator_q_reg_n_0_[19] ;
  wire \op_numerator_q_reg_n_0_[1] ;
  wire \op_numerator_q_reg_n_0_[20] ;
  wire \op_numerator_q_reg_n_0_[21] ;
  wire \op_numerator_q_reg_n_0_[22] ;
  wire \op_numerator_q_reg_n_0_[23] ;
  wire \op_numerator_q_reg_n_0_[24] ;
  wire \op_numerator_q_reg_n_0_[25] ;
  wire \op_numerator_q_reg_n_0_[26] ;
  wire \op_numerator_q_reg_n_0_[27] ;
  wire \op_numerator_q_reg_n_0_[28] ;
  wire \op_numerator_q_reg_n_0_[29] ;
  wire \op_numerator_q_reg_n_0_[2] ;
  wire \op_numerator_q_reg_n_0_[30] ;
  wire \op_numerator_q_reg_n_0_[3] ;
  wire \op_numerator_q_reg_n_0_[4] ;
  wire \op_numerator_q_reg_n_0_[5] ;
  wire \op_numerator_q_reg_n_0_[6] ;
  wire \op_numerator_q_reg_n_0_[7] ;
  wire \op_numerator_q_reg_n_0_[8] ;
  wire \op_numerator_q_reg_n_0_[9] ;
  wire op_quotient_q;
  wire \op_quotient_q[0]_i_1_n_0 ;
  wire \op_quotient_q[10]_i_1_n_0 ;
  wire \op_quotient_q[11]_i_1_n_0 ;
  wire \op_quotient_q[12]_i_1_n_0 ;
  wire \op_quotient_q[13]_i_1_n_0 ;
  wire \op_quotient_q[14]_i_1_n_0 ;
  wire \op_quotient_q[15]_i_1_n_0 ;
  wire \op_quotient_q[16]_i_1_n_0 ;
  wire \op_quotient_q[17]_i_1_n_0 ;
  wire \op_quotient_q[18]_i_1_n_0 ;
  wire \op_quotient_q[19]_i_1_n_0 ;
  wire \op_quotient_q[1]_i_1_n_0 ;
  wire \op_quotient_q[20]_i_1_n_0 ;
  wire \op_quotient_q[21]_i_1_n_0 ;
  wire \op_quotient_q[22]_i_1_n_0 ;
  wire \op_quotient_q[23]_i_1_n_0 ;
  wire \op_quotient_q[24]_i_1_n_0 ;
  wire \op_quotient_q[25]_i_1_n_0 ;
  wire \op_quotient_q[25]_i_2_n_0 ;
  wire \op_quotient_q[26]_i_1_n_0 ;
  wire \op_quotient_q[26]_i_2_n_0 ;
  wire \op_quotient_q[27]_i_1_n_0 ;
  wire \op_quotient_q[27]_i_2_n_0 ;
  wire \op_quotient_q[28]_i_1_n_0 ;
  wire \op_quotient_q[28]_i_2_n_0 ;
  wire \op_quotient_q[29]_i_1_n_0 ;
  wire \op_quotient_q[29]_i_2_n_0 ;
  wire \op_quotient_q[2]_i_1_n_0 ;
  wire \op_quotient_q[30]_i_1_n_0 ;
  wire \op_quotient_q[30]_i_2_n_0 ;
  wire \op_quotient_q[31]_i_2_n_0 ;
  wire \op_quotient_q[31]_i_4_n_0 ;
  wire \op_quotient_q[3]_i_1_n_0 ;
  wire \op_quotient_q[4]_i_1_n_0 ;
  wire \op_quotient_q[5]_i_1_n_0 ;
  wire \op_quotient_q[6]_i_1_n_0 ;
  wire \op_quotient_q[7]_i_1_n_0 ;
  wire \op_quotient_q[8]_i_1_n_0 ;
  wire \op_quotient_q[9]_i_1_n_0 ;
  wire \op_quotient_q_reg_n_0_[0] ;
  wire \op_quotient_q_reg_n_0_[10] ;
  wire \op_quotient_q_reg_n_0_[11] ;
  wire \op_quotient_q_reg_n_0_[12] ;
  wire \op_quotient_q_reg_n_0_[13] ;
  wire \op_quotient_q_reg_n_0_[14] ;
  wire \op_quotient_q_reg_n_0_[15] ;
  wire \op_quotient_q_reg_n_0_[16] ;
  wire \op_quotient_q_reg_n_0_[17] ;
  wire \op_quotient_q_reg_n_0_[18] ;
  wire \op_quotient_q_reg_n_0_[19] ;
  wire \op_quotient_q_reg_n_0_[1] ;
  wire \op_quotient_q_reg_n_0_[20] ;
  wire \op_quotient_q_reg_n_0_[21] ;
  wire \op_quotient_q_reg_n_0_[22] ;
  wire \op_quotient_q_reg_n_0_[23] ;
  wire \op_quotient_q_reg_n_0_[24] ;
  wire \op_quotient_q_reg_n_0_[25] ;
  wire \op_quotient_q_reg_n_0_[26] ;
  wire \op_quotient_q_reg_n_0_[27] ;
  wire \op_quotient_q_reg_n_0_[28] ;
  wire \op_quotient_q_reg_n_0_[29] ;
  wire \op_quotient_q_reg_n_0_[2] ;
  wire \op_quotient_q_reg_n_0_[30] ;
  wire \op_quotient_q_reg_n_0_[31] ;
  wire \op_quotient_q_reg_n_0_[3] ;
  wire \op_quotient_q_reg_n_0_[4] ;
  wire \op_quotient_q_reg_n_0_[5] ;
  wire \op_quotient_q_reg_n_0_[6] ;
  wire \op_quotient_q_reg_n_0_[7] ;
  wire \op_quotient_q_reg_n_0_[8] ;
  wire \op_quotient_q_reg_n_0_[9] ;
  wire p_0_in2_out;
  wire [31:0]p_1_in;
  wire [31:0]p_3_in;
  wire p_5_in;
  wire NLW_mac_res_signed_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_res_signed_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_res_signed_OVERFLOW_UNCONNECTED;
  wire NLW_mac_res_signed_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_res_signed_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_res_signed_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_res_signed_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_res_signed_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_res_signed_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_mac_res_signed_P_UNCONNECTED;
  wire [47:0]NLW_mac_res_signed_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__0_i_1
       (.I0(\mac_res_q_reg_n_0_[7] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[7]),
        .O(adder_in_a[7]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__0_i_14
       (.I0(\op_denominator_q_reg_n_0_[7] ),
        .I1(multdiv_operand_b_ex[6]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[7]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[7] ),
        .O(multdiv_alu_operand_b[7]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__0_i_16
       (.I0(\op_denominator_q_reg_n_0_[6] ),
        .I1(multdiv_operand_b_ex[5]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[6]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[6] ),
        .O(multdiv_alu_operand_b[6]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__0_i_18
       (.I0(\op_denominator_q_reg_n_0_[5] ),
        .I1(multdiv_operand_b_ex[4]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[5]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[5] ),
        .O(multdiv_alu_operand_b[5]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__0_i_2
       (.I0(\mac_res_q_reg_n_0_[6] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[6]),
        .O(adder_in_a[6]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__0_i_20
       (.I0(\op_denominator_q_reg_n_0_[4] ),
        .I1(multdiv_operand_b_ex[3]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[4]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[4] ),
        .O(multdiv_alu_operand_b[4]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__0_i_3
       (.I0(\mac_res_q_reg_n_0_[5] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[5]),
        .O(adder_in_a[5]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__0_i_4
       (.I0(\mac_res_q_reg_n_0_[4] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[4]),
        .O(adder_in_a[4]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__1_i_1
       (.I0(\mac_res_q_reg_n_0_[11] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[11]),
        .O(adder_in_a[11]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__1_i_14
       (.I0(\op_denominator_q_reg_n_0_[11] ),
        .I1(multdiv_operand_b_ex[10]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[11]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[11] ),
        .O(multdiv_alu_operand_b[11]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__1_i_16
       (.I0(\op_denominator_q_reg_n_0_[10] ),
        .I1(multdiv_operand_b_ex[9]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[10]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[10] ),
        .O(multdiv_alu_operand_b[10]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__1_i_18
       (.I0(\op_denominator_q_reg_n_0_[9] ),
        .I1(multdiv_operand_b_ex[8]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[9]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[9] ),
        .O(multdiv_alu_operand_b[9]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__1_i_2
       (.I0(\mac_res_q_reg_n_0_[10] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[10]),
        .O(adder_in_a[10]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__1_i_20
       (.I0(\op_denominator_q_reg_n_0_[8] ),
        .I1(multdiv_operand_b_ex[7]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[8]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[8] ),
        .O(multdiv_alu_operand_b[8]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__1_i_3
       (.I0(\mac_res_q_reg_n_0_[9] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[9]),
        .O(adder_in_a[9]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__1_i_4
       (.I0(\mac_res_q_reg_n_0_[8] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[8]),
        .O(adder_in_a[8]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__2_i_1
       (.I0(\mac_res_q_reg_n_0_[15] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[15]),
        .O(adder_in_a[15]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__2_i_14
       (.I0(\op_denominator_q_reg_n_0_[15] ),
        .I1(multdiv_operand_b_ex[14]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[15]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[15] ),
        .O(multdiv_alu_operand_b[15]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__2_i_16
       (.I0(\op_denominator_q_reg_n_0_[14] ),
        .I1(multdiv_operand_b_ex[13]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[14]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[14] ),
        .O(multdiv_alu_operand_b[14]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__2_i_18
       (.I0(\op_denominator_q_reg_n_0_[13] ),
        .I1(multdiv_operand_b_ex[12]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[13]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[13] ),
        .O(multdiv_alu_operand_b[13]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__2_i_2
       (.I0(\mac_res_q_reg_n_0_[14] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[14]),
        .O(adder_in_a[14]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__2_i_20
       (.I0(\op_denominator_q_reg_n_0_[12] ),
        .I1(multdiv_operand_b_ex[11]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[12]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[12] ),
        .O(multdiv_alu_operand_b[12]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__2_i_3
       (.I0(\mac_res_q_reg_n_0_[13] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[13]),
        .O(adder_in_a[13]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__2_i_4
       (.I0(\mac_res_q_reg_n_0_[12] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[12]),
        .O(adder_in_a[12]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__3_i_1
       (.I0(\mac_res_q_reg_n_0_[19] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[19]),
        .O(adder_in_a[19]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__3_i_14
       (.I0(\op_denominator_q_reg_n_0_[19] ),
        .I1(multdiv_operand_b_ex[18]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[19]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[19] ),
        .O(multdiv_alu_operand_b[19]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__3_i_16
       (.I0(\op_denominator_q_reg_n_0_[18] ),
        .I1(multdiv_operand_b_ex[17]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[18]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[18] ),
        .O(multdiv_alu_operand_b[18]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__3_i_18
       (.I0(\op_denominator_q_reg_n_0_[17] ),
        .I1(multdiv_operand_b_ex[16]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[17]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[17] ),
        .O(multdiv_alu_operand_b[17]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__3_i_2
       (.I0(\mac_res_q_reg_n_0_[18] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[18]),
        .O(adder_in_a[18]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__3_i_20
       (.I0(\op_denominator_q_reg_n_0_[16] ),
        .I1(multdiv_operand_b_ex[15]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[16]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[16] ),
        .O(multdiv_alu_operand_b[16]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__3_i_3
       (.I0(\mac_res_q_reg_n_0_[17] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[17]),
        .O(adder_in_a[17]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__3_i_4
       (.I0(\mac_res_q_reg_n_0_[16] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[16]),
        .O(adder_in_a[16]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__4_i_1
       (.I0(\mac_res_q_reg_n_0_[23] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[23]),
        .O(adder_in_a[23]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__4_i_14
       (.I0(\op_denominator_q_reg_n_0_[23] ),
        .I1(multdiv_operand_b_ex[22]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[23]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[23] ),
        .O(multdiv_alu_operand_b[23]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__4_i_16
       (.I0(\op_denominator_q_reg_n_0_[22] ),
        .I1(multdiv_operand_b_ex[21]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[22]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[22] ),
        .O(multdiv_alu_operand_b[22]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__4_i_18
       (.I0(\op_denominator_q_reg_n_0_[21] ),
        .I1(multdiv_operand_b_ex[20]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[21]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[21] ),
        .O(multdiv_alu_operand_b[21]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__4_i_2
       (.I0(\mac_res_q_reg_n_0_[22] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[22]),
        .O(adder_in_a[22]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__4_i_20
       (.I0(\op_denominator_q_reg_n_0_[20] ),
        .I1(multdiv_operand_b_ex[19]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[20]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[20] ),
        .O(multdiv_alu_operand_b[20]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__4_i_3
       (.I0(\mac_res_q_reg_n_0_[21] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[21]),
        .O(adder_in_a[21]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__4_i_4
       (.I0(\mac_res_q_reg_n_0_[20] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[20]),
        .O(adder_in_a[20]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__5_i_1
       (.I0(\mac_res_q_reg_n_0_[27] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[27]),
        .O(adder_in_a[27]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__5_i_14
       (.I0(\op_denominator_q_reg_n_0_[27] ),
        .I1(multdiv_operand_b_ex[25]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[27]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[27] ),
        .O(multdiv_alu_operand_b[27]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__5_i_16
       (.I0(\op_denominator_q_reg_n_0_[26] ),
        .I1(multdiv_operand_b_ex[24]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[26]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[26] ),
        .O(multdiv_alu_operand_b[26]));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    adder_result_ext_o_carry__5_i_18
       (.I0(\op_denominator_q_reg_n_0_[25] ),
        .I1(\instr_rdata_id_o_reg[23] ),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[25]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[25] ),
        .O(multdiv_alu_operand_b[25]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__5_i_2
       (.I0(\mac_res_q_reg_n_0_[26] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[26]),
        .O(adder_in_a[26]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__5_i_20
       (.I0(\op_denominator_q_reg_n_0_[24] ),
        .I1(multdiv_operand_b_ex[23]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[24]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[24] ),
        .O(multdiv_alu_operand_b[24]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__5_i_3
       (.I0(\mac_res_q_reg_n_0_[25] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[25]),
        .O(adder_in_a[25]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__5_i_4
       (.I0(\mac_res_q_reg_n_0_[24] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[24]),
        .O(adder_in_a[24]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__6_i_1
       (.I0(\mac_res_q_reg_n_0_[30] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[30]),
        .O(adder_in_a[30]));
  LUT4 #(
    .INIT(16'h2008)) 
    adder_result_ext_o_carry__6_i_12
       (.I0(mac_res_signed_2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(multdiv_alu_operand_a));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__6_i_15
       (.I0(\op_denominator_q_reg_n_0_[31] ),
        .I1(multdiv_operand_b_ex[29]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[31]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(mac_res_signed_2),
        .O(multdiv_alu_operand_b[31]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__6_i_17
       (.I0(\op_denominator_q_reg_n_0_[30] ),
        .I1(multdiv_operand_b_ex[28]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[30]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[30] ),
        .O(multdiv_alu_operand_b[30]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__6_i_19
       (.I0(\op_denominator_q_reg_n_0_[29] ),
        .I1(multdiv_operand_b_ex[27]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[29]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[29] ),
        .O(multdiv_alu_operand_b[29]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__6_i_2
       (.I0(\mac_res_q_reg_n_0_[29] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[29]),
        .O(adder_in_a[29]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry__6_i_21
       (.I0(\op_denominator_q_reg_n_0_[28] ),
        .I1(multdiv_operand_b_ex[26]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[28]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[28] ),
        .O(multdiv_alu_operand_b[28]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry__6_i_3
       (.I0(\mac_res_q_reg_n_0_[28] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[28]),
        .O(adder_in_a[28]));
  LUT2 #(
    .INIT(4'hB)) 
    adder_result_ext_o_carry__6_i_30
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(adder_result_ext_o_carry__6_i_30_n_0));
  LUT3 #(
    .INIT(8'h26)) 
    adder_result_ext_o_carry__6_i_31
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(adder_result_ext_o_carry__6_i_31_n_0));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    adder_result_ext_o_carry_i_15
       (.I0(\op_denominator_q_reg_n_0_[3] ),
        .I1(\instr_rdata_id_o_reg[24] ),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[3]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[3] ),
        .O(multdiv_alu_operand_b[3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry_i_17
       (.I0(\op_denominator_q_reg_n_0_[2] ),
        .I1(multdiv_operand_b_ex[2]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[2]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[2] ),
        .O(multdiv_alu_operand_b[2]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry_i_19
       (.I0(\op_denominator_q_reg_n_0_[1] ),
        .I1(multdiv_operand_b_ex[1]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[1]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[1] ),
        .O(multdiv_alu_operand_b[1]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry_i_2
       (.I0(\mac_res_q_reg_n_0_[3] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[3]),
        .O(adder_in_a[3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    adder_result_ext_o_carry_i_21
       (.I0(\op_denominator_q_reg_n_0_[0] ),
        .I1(multdiv_operand_b_ex[0]),
        .I2(adder_result_ext_o_carry__6_i_30_n_0),
        .I3(multdiv_operand_a_ex[0]),
        .I4(adder_result_ext_o_carry__6_i_31_n_0),
        .I5(\mac_res_q_reg_n_0_[0] ),
        .O(multdiv_alu_operand_b[0]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry_i_3
       (.I0(\mac_res_q_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[2]),
        .O(adder_in_a[2]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry_i_4
       (.I0(\mac_res_q_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[1]),
        .O(adder_in_a[1]));
  LUT6 #(
    .INIT(64'h2008FFFF20080000)) 
    adder_result_ext_o_carry_i_5
       (.I0(\mac_res_q_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(div_en_ex),
        .I5(alu_operand_a_ex[0]),
        .O(adder_in_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h3777)) 
    \div_counter_q[0]_i_1 
       (.I0(Q[2]),
        .I1(div_counter_q[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(div_counter_n[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hC3D7D7D7)) 
    \div_counter_q[1]_i_1 
       (.I0(Q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(div_counter_n[1]));
  LUT6 #(
    .INIT(64'hFC03FD57FD57FD57)) 
    \div_counter_q[2]_i_1 
       (.I0(Q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(div_counter_n[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hC3D7D7D7)) 
    \div_counter_q[3]_i_1 
       (.I0(Q[2]),
        .I1(\div_counter_q[4]_i_5_n_0 ),
        .I2(div_counter_q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(div_counter_n[3]));
  LUT6 #(
    .INIT(64'hFC03FD57FD57FD57)) 
    \div_counter_q[4]_i_2 
       (.I0(Q[2]),
        .I1(div_counter_q[3]),
        .I2(\div_counter_q[4]_i_5_n_0 ),
        .I3(div_counter_q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(div_counter_n[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \div_counter_q[4]_i_5 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .O(\div_counter_q[4]_i_5_n_0 ));
  FDCE \div_counter_q_reg[0] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(div_counter_n[0]),
        .Q(div_counter_q[0]));
  FDCE \div_counter_q_reg[1] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(div_counter_n[1]),
        .Q(div_counter_q[1]));
  FDCE \div_counter_q_reg[2] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(div_counter_n[2]),
        .Q(div_counter_q[2]));
  FDCE \div_counter_q_reg[3] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(div_counter_n[3]),
        .Q(div_counter_q[3]));
  FDCE \div_counter_q_reg[4] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(div_counter_n[4]),
        .Q(div_counter_q[4]));
  LUT6 #(
    .INIT(64'hE0E0E0E0FFE0E0E0)) 
    instr_multicycle_done_q_i_5
       (.I0(mac_res_signed_1),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(mac_res_signed_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(multdiv_valid));
  LUT1 #(
    .INIT(2'h1)) 
    \instr_rdata_id_o[21]_rep_i_2 
       (.I0(axi_aresetn),
        .O(\mac_res_q_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[0]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[0]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[0]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[0]_i_4_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFF01FEFE010000)) 
    \mac_res_q[0]_i_10 
       (.I0(div_counter_q[1]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[2]),
        .I3(div_counter_q[3]),
        .I4(\mac_res_q_reg[0]_i_16_n_0 ),
        .I5(\mac_res_q_reg[0]_i_17_n_0 ),
        .O(\mac_res_q[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \mac_res_q[0]_i_11 
       (.I0(div_counter_q[0]),
        .I1(div_counter_q[1]),
        .I2(div_counter_q[2]),
        .O(\mac_res_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_12 
       (.I0(\op_numerator_q_reg_n_0_[4] ),
        .I1(\op_numerator_q_reg_n_0_[5] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[6] ),
        .I5(\op_numerator_q_reg_n_0_[7] ),
        .O(\mac_res_q[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_13 
       (.I0(\op_numerator_q_reg_n_0_[0] ),
        .I1(\op_numerator_q_reg_n_0_[1] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[2] ),
        .I5(\op_numerator_q_reg_n_0_[3] ),
        .O(\mac_res_q[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_14 
       (.I0(\op_numerator_q_reg_n_0_[12] ),
        .I1(\op_numerator_q_reg_n_0_[13] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[14] ),
        .I5(\op_numerator_q_reg_n_0_[15] ),
        .O(\mac_res_q[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_15 
       (.I0(\op_numerator_q_reg_n_0_[8] ),
        .I1(\op_numerator_q_reg_n_0_[9] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[10] ),
        .I5(\op_numerator_q_reg_n_0_[11] ),
        .O(\mac_res_q[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_18 
       (.I0(\op_numerator_q_reg_n_0_[28] ),
        .I1(\op_numerator_q_reg_n_0_[29] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[30] ),
        .I5(p_5_in),
        .O(\mac_res_q[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_19 
       (.I0(\op_numerator_q_reg_n_0_[24] ),
        .I1(\op_numerator_q_reg_n_0_[25] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[26] ),
        .I5(\op_numerator_q_reg_n_0_[27] ),
        .O(\mac_res_q[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[0]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(O[0]),
        .O(\mac_res_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_20 
       (.I0(\op_numerator_q_reg_n_0_[20] ),
        .I1(\op_numerator_q_reg_n_0_[21] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[22] ),
        .I5(\op_numerator_q_reg_n_0_[23] ),
        .O(\mac_res_q[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \mac_res_q[0]_i_21 
       (.I0(\op_numerator_q_reg_n_0_[16] ),
        .I1(\op_numerator_q_reg_n_0_[17] ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(\op_numerator_q_reg_n_0_[18] ),
        .I5(\op_numerator_q_reg_n_0_[19] ),
        .O(\mac_res_q[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \mac_res_q[0]_i_3 
       (.I0(\mac_res_q[0]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(p_5_in),
        .I3(\mac_res_q[0]_i_7_n_0 ),
        .I4(multdiv_operand_a_ex[0]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[0]_i_4 
       (.I0(mac_res_signed__0[0]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[0] ),
        .O(\mac_res_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mac_res_q[0]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[0] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[0]));
  LUT6 #(
    .INIT(64'hFFFCCAAF000CCAA0)) 
    \mac_res_q[0]_i_6 
       (.I0(\mac_res_q_reg[0]_i_8_n_0 ),
        .I1(\mac_res_q_reg[0]_i_9_n_0 ),
        .I2(div_counter_q[3]),
        .I3(\div_counter_q[4]_i_5_n_0 ),
        .I4(div_counter_q[4]),
        .I5(\mac_res_q[0]_i_10_n_0 ),
        .O(\mac_res_q[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mac_res_q[0]_i_7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\mac_res_q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[10]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[10]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[10]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[10]_i_4_n_0 ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[10]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[10]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[11]_0 [2]),
        .O(\mac_res_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[10]_i_3 
       (.I0(\mac_res_q[10]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[10]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[10]_i_4 
       (.I0(mac_res_signed__0[10]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[10] ),
        .O(\mac_res_q[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[10]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[10] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[10]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[10]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[9] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[11]_0 [1]),
        .O(\mac_res_q[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[11]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[11]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[11]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[11]_i_4_n_0 ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[11]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[11]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[11]_0 [3]),
        .O(\mac_res_q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[11]_i_3 
       (.I0(\mac_res_q[11]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[11]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[11]_i_4 
       (.I0(mac_res_signed__0[11]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[11] ),
        .O(\mac_res_q[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mac_res_q[11]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[11] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[11]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[11]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[10] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[11]_0 [2]),
        .O(\mac_res_q[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[12]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[12]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[12]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[12]_i_4_n_0 ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[12]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[12]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[15]_1 [0]),
        .O(\mac_res_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[12]_i_3 
       (.I0(\mac_res_q[12]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[12]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[12]_i_4 
       (.I0(mac_res_signed__0[12]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[12] ),
        .O(\mac_res_q[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \mac_res_q[12]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[12] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[12]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[12]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[11] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[11]_0 [3]),
        .O(\mac_res_q[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[13]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[13]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[13]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[13]_i_4_n_0 ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[13]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[15]_1 [1]),
        .O(\mac_res_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[13]_i_3 
       (.I0(\mac_res_q[13]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[13]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[13]_i_4 
       (.I0(mac_res_signed__0[13]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[13] ),
        .O(\mac_res_q[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[13]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[13] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[13]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[13]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[12] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[15]_1 [0]),
        .O(\mac_res_q[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[14]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[14]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[14]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[14]_i_4_n_0 ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[14]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[14]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[15]_1 [2]),
        .O(\mac_res_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[14]_i_3 
       (.I0(\mac_res_q[14]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[14]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[14]_i_4 
       (.I0(mac_res_signed__0[14]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[14] ),
        .O(\mac_res_q[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[14]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[14] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[14]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[14]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[13] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[15]_1 [1]),
        .O(\mac_res_q[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[15]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[15]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[15]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[15]_i_4_n_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[15]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[15]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[15]_1 [3]),
        .O(\mac_res_q[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[15]_i_3 
       (.I0(\mac_res_q[15]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[15]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[15]_i_4 
       (.I0(mac_res_signed__0[15]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[15] ),
        .O(\mac_res_q[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \mac_res_q[15]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[15] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[15]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[15]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[14] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[15]_1 [2]),
        .O(\mac_res_q[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mac_res_q[15]_i_7 
       (.I0(div_counter_q[4]),
        .I1(div_counter_q[3]),
        .O(\mac_res_q[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[16]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[16]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[16]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[16]_i_4_n_0 ),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[16]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[16]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[19]_1 [0]),
        .O(\mac_res_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[16]_i_3 
       (.I0(\mac_res_q[16]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[16]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[16]_i_4 
       (.I0(mac_res_signed__0[16]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[0]),
        .O(\mac_res_q[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mac_res_q[16]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[16] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[16]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[16]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[15] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[15]_1 [3]),
        .O(\mac_res_q[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[17]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[17]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[17]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[17]_i_4_n_0 ),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[17]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[17]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[19]_1 [1]),
        .O(\mac_res_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[17]_i_3 
       (.I0(\mac_res_q[17]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[17]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[17]_i_4 
       (.I0(mac_res_signed__0[17]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[1]),
        .O(\mac_res_q[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[17]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[17] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[17]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[17]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[16] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[19]_1 [0]),
        .O(\mac_res_q[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[18]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[18]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[18]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[18]_i_4_n_0 ),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[18]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[18]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[19]_1 [2]),
        .O(\mac_res_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[18]_i_3 
       (.I0(\mac_res_q[18]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[18]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[18]_i_4 
       (.I0(mac_res_signed__0[18]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[2]),
        .O(\mac_res_q[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[18]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[18] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[18]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[18]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[17] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[19]_1 [1]),
        .O(\mac_res_q[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[19]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[19]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[19]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[19]_i_4_n_0 ),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[19]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[19]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[19]_1 [3]),
        .O(\mac_res_q[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[19]_i_3 
       (.I0(\mac_res_q[19]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[19]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[19]_i_4 
       (.I0(mac_res_signed__0[19]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[3]),
        .O(\mac_res_q[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mac_res_q[19]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[19] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[19]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[19]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[18] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[19]_1 [2]),
        .O(\mac_res_q[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[1]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[1]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[1]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[1]_i_4_n_0 ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[1]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(O[1]),
        .O(\mac_res_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[1]_i_3 
       (.I0(\mac_res_q[1]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[1]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[1]_i_4 
       (.I0(mac_res_signed__0[1]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[1] ),
        .O(\mac_res_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[1]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[1] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[1]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[1]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[0] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(O[0]),
        .O(\mac_res_q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[20]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[20]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[20]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[20]_i_4_n_0 ),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[20]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[20]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[23]_0 [0]),
        .O(\mac_res_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[20]_i_3 
       (.I0(\mac_res_q[20]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[20]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[20]_i_4 
       (.I0(mac_res_signed__0[20]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[4]),
        .O(\mac_res_q[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \mac_res_q[20]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[20] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[20]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[20]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[19] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[19]_1 [3]),
        .O(\mac_res_q[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[21]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[21]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[21]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[21]_i_4_n_0 ),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[21]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[21]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[23]_0 [1]),
        .O(\mac_res_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[21]_i_3 
       (.I0(\mac_res_q[21]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[21]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[21]_i_4 
       (.I0(mac_res_signed__0[21]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[5]),
        .O(\mac_res_q[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[21]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[21] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[21]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[21]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[20] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[23]_0 [0]),
        .O(\mac_res_q[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[22]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[22]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[22]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[22]_i_4_n_0 ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[22]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[22]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[23]_0 [2]),
        .O(\mac_res_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[22]_i_3 
       (.I0(\mac_res_q[22]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[22]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[22]_i_4 
       (.I0(mac_res_signed__0[22]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[6]),
        .O(\mac_res_q[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[22]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[22] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[22]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[22]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[21] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[23]_0 [1]),
        .O(\mac_res_q[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[23]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[23]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[23]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[23]_i_4_n_0 ),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[23]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[23]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[23]_0 [3]),
        .O(\mac_res_q[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[23]_i_3 
       (.I0(\mac_res_q[23]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[23]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[23]_i_4 
       (.I0(mac_res_signed__0[23]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[7]),
        .O(\mac_res_q[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \mac_res_q[23]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[23] ),
        .I1(\mac_res_q[23]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[23]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[23]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[22] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[23]_0 [2]),
        .O(\mac_res_q[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mac_res_q[23]_i_7 
       (.I0(div_counter_q[3]),
        .I1(div_counter_q[4]),
        .O(\mac_res_q[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[24]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[24]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[24]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[24]_i_4_n_0 ),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[24]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[24]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[27]_0 [0]),
        .O(\mac_res_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[24]_i_3 
       (.I0(\mac_res_q[24]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[24]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[24]_i_4 
       (.I0(mac_res_signed__0[24]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[8]),
        .O(\mac_res_q[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mac_res_q[24]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[24] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[24]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[24]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[23] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[23]_0 [3]),
        .O(\mac_res_q[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[25]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[25]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[25]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[25]_i_4_n_0 ),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[25]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[25]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[27]_0 [1]),
        .O(\mac_res_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[25]_i_3 
       (.I0(\mac_res_q[25]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[25]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[25]_i_4 
       (.I0(mac_res_signed__0[25]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[9]),
        .O(\mac_res_q[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[25]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[25] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[25]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[25]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[24] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[27]_0 [0]),
        .O(\mac_res_q[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[26]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[26]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[26]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[26]_i_4_n_0 ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[26]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[26]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[27]_0 [2]),
        .O(\mac_res_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[26]_i_3 
       (.I0(\mac_res_q[26]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[26]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[26]_i_4 
       (.I0(mac_res_signed__0[26]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[10]),
        .O(\mac_res_q[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[26]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[26] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[26]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[26]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[25] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[27]_0 [1]),
        .O(\mac_res_q[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[27]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[27]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[27]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[27]_i_4_n_0 ),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[27]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[27]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[27]_0 [3]),
        .O(\mac_res_q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[27]_i_3 
       (.I0(\mac_res_q[27]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[27]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[27]_i_4 
       (.I0(mac_res_signed__0[27]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[11]),
        .O(\mac_res_q[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mac_res_q[27]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[27] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[27]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[27]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[26] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[27]_0 [2]),
        .O(\mac_res_q[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[28]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[28]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[28]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[28]_i_4_n_0 ),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[28]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[28]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[30]_0 [0]),
        .O(\mac_res_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[28]_i_3 
       (.I0(\mac_res_q[28]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[28]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[28]_i_4 
       (.I0(mac_res_signed__0[28]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[12]),
        .O(\mac_res_q[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \mac_res_q[28]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[28] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[28]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[28]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[27] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[27]_0 [3]),
        .O(\mac_res_q[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[29]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[29]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[29]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[29]_i_4_n_0 ),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[29]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[29]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[30]_0 [1]),
        .O(\mac_res_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[29]_i_3 
       (.I0(\mac_res_q[29]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[29]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[29]_i_4 
       (.I0(mac_res_signed__0[29]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[13]),
        .O(\mac_res_q[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[29]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[29] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[29]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[29]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[28] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[30]_0 [0]),
        .O(\mac_res_q[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[2]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[2]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[2]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[2]_i_4_n_0 ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[2]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[2]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(O[2]),
        .O(\mac_res_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[2]_i_3 
       (.I0(\mac_res_q[2]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[2]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[2]_i_4 
       (.I0(mac_res_signed__0[2]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[2] ),
        .O(\mac_res_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[2]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[2] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[2]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[2]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[1] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(O[1]),
        .O(\mac_res_q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[30]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[30]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[30]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[30]_i_4_n_0 ),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[30]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[30]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[30]_0 [2]),
        .O(\mac_res_q[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[30]_i_3 
       (.I0(\mac_res_q[30]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[30]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[30]_i_4 
       (.I0(mac_res_signed__0[30]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[14]),
        .O(\mac_res_q[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[30]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[30] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[30]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[30]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[29] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[30]_0 [1]),
        .O(\mac_res_q[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAFBBBAAAAAAAA)) 
    \mac_res_q[31]_i_1 
       (.I0(mult_en_ex),
        .I1(Q[0]),
        .I2(\mac_res_q[31]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(div_en_ex),
        .O(\mac_res_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mac_res_q[31]_i_10 
       (.I0(div_counter_q[4]),
        .I1(div_counter_q[3]),
        .O(\mac_res_q[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[31]_i_2 
       (.I0(div_en_ex),
        .I1(\mac_res_q[31]_i_4_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[31]_i_5_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q_reg[31]_0 ),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hBBFEEEFEFFFEAAFE)) 
    \mac_res_q[31]_i_3 
       (.I0(Q[1]),
        .I1(\instr_rdata_id_o_reg[14] ),
        .I2(is_greater_equal__0),
        .I3(Q[0]),
        .I4(p_0_in2_out),
        .I5(div_sign_b__0),
        .O(\mac_res_q[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[31]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[31]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[30]_0 [3]),
        .O(\mac_res_q[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[31]_i_5 
       (.I0(\mac_res_q[31]_i_9_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[31]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[31]_i_6 
       (.I0(mac_res_signed__0[31]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed__0[15]),
        .O(\mac_res_q_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \mac_res_q[31]_i_8 
       (.I0(\op_quotient_q_reg_n_0_[31] ),
        .I1(\mac_res_q[31]_i_10_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[31]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[31]_i_9 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[30] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[30]_0 [2]),
        .O(\mac_res_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h08FFFFFF08FF0000)) 
    \mac_res_q[32]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[32]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[32]_i_3_n_0 ),
        .I4(\md_state_q_reg[1]_0 ),
        .I5(\mac_res_q_reg_n_0_[32] ),
        .O(\mac_res_q[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \mac_res_q[32]_i_2 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg[30]_0 [3]),
        .I2(mac_res_signed_2),
        .I3(\mac_res_q[0]_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h28FFFFFF)) 
    \mac_res_q[32]_i_3 
       (.I0(\instr_rdata_id_o_reg[12] ),
        .I1(mac_res_signed_1),
        .I2(mac_res_signed_0),
        .I3(mac_res_signed__0[32]),
        .I4(mult_en_ex),
        .O(\mac_res_q[32]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F70)) 
    \mac_res_q[33]_i_1 
       (.I0(\mac_res_q[33]_i_2_n_0 ),
        .I1(\mac_res_q[33]_i_3_n_0 ),
        .I2(\md_state_q_reg[1]_0 ),
        .I3(mac_res_signed_3),
        .O(\mac_res_q[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mac_res_q[33]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\instr_rdata_id_o_reg[14] ),
        .I3(div_en_ex),
        .O(\mac_res_q[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h28FFFFFF)) 
    \mac_res_q[33]_i_3 
       (.I0(\instr_rdata_id_o_reg[12] ),
        .I1(mac_res_signed_1),
        .I2(mac_res_signed_0),
        .I3(mac_res_signed__0[33]),
        .I4(mult_en_ex),
        .O(\mac_res_q[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[3]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[3]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[3]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[3]_i_4_n_0 ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[3]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(O[3]),
        .O(\mac_res_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[3]_i_3 
       (.I0(\mac_res_q[3]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[3]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[3]_i_4 
       (.I0(mac_res_signed__0[3]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[3] ),
        .O(\mac_res_q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \mac_res_q[3]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[3] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[3]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[3]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[2] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(O[2]),
        .O(\mac_res_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[4]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[4]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[4]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[4]_i_4_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[4]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[7]_0 [0]),
        .O(\mac_res_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[4]_i_3 
       (.I0(\mac_res_q[4]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[4]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[4]_i_4 
       (.I0(mac_res_signed__0[4]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[4] ),
        .O(\mac_res_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \mac_res_q[4]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[4] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[4]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[3] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(O[3]),
        .O(\mac_res_q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[5]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[5]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[5]_i_4_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[5]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[7]_0 [1]),
        .O(\mac_res_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[5]_i_3 
       (.I0(\mac_res_q[5]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[5]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[5]_i_4 
       (.I0(mac_res_signed__0[5]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[5] ),
        .O(\mac_res_q[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[5]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[5] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[5]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[5]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[4] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[7]_0 [0]),
        .O(\mac_res_q[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[6]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[6]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[6]_i_4_n_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[6]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[7]_0 [2]),
        .O(\mac_res_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[6]_i_3 
       (.I0(\mac_res_q[6]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[6]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[6]_i_4 
       (.I0(mac_res_signed__0[6]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[6] ),
        .O(\mac_res_q[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mac_res_q[6]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[6] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[6]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[6]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[5] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[7]_0 [1]),
        .O(\mac_res_q[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[7]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[7]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[7]_i_4_n_0 ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[7]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[7]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[7]_0 [3]),
        .O(\mac_res_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[7]_i_3 
       (.I0(\mac_res_q[7]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[7]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[7]_i_4 
       (.I0(mac_res_signed__0[7]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[7] ),
        .O(\mac_res_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    \mac_res_q[7]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[7] ),
        .I1(\mac_res_q[7]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[7]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[7]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[6] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[7]_0 [2]),
        .O(\mac_res_q[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mac_res_q[7]_i_7 
       (.I0(div_counter_q[3]),
        .I1(div_counter_q[4]),
        .O(\mac_res_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[8]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[8]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[8]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[8]_i_4_n_0 ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[8]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[11]_0 [0]),
        .O(\mac_res_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[8]_i_3 
       (.I0(\mac_res_q[8]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[8]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[8]_i_4 
       (.I0(mac_res_signed__0[8]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[8] ),
        .O(\mac_res_q[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mac_res_q[8]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[8] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[1]),
        .I3(div_counter_q[0]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[8]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[8]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[7] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[7]_0 [3]),
        .O(\mac_res_q[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8A808A808A80)) 
    \mac_res_q[9]_i_1 
       (.I0(div_en_ex),
        .I1(\mac_res_q[9]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\mac_res_q[9]_i_3_n_0 ),
        .I4(mult_en_ex),
        .I5(\mac_res_q[9]_i_4_n_0 ),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hFFB8FFFF47000000)) 
    \mac_res_q[9]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(p_3_in[9]),
        .I4(\instr_rdata_id_o_reg[14] ),
        .I5(\mac_res_q_reg[11]_0 [1]),
        .O(\mac_res_q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABF8A80)) 
    \mac_res_q[9]_i_3 
       (.I0(\mac_res_q[9]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(multdiv_operand_a_ex[9]),
        .I5(\instr_rdata_id_o_reg[14] ),
        .O(\mac_res_q[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEAA82AA)) 
    \mac_res_q[9]_i_4 
       (.I0(mac_res_signed__0[9]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[9] ),
        .O(\mac_res_q[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \mac_res_q[9]_i_5 
       (.I0(\op_quotient_q_reg_n_0_[9] ),
        .I1(\mac_res_q[15]_i_7_n_0 ),
        .I2(div_counter_q[0]),
        .I3(div_counter_q[1]),
        .I4(div_counter_q[2]),
        .I5(is_greater_equal__0),
        .O(p_3_in[9]));
  LUT6 #(
    .INIT(64'h8AAA888A80008880)) 
    \mac_res_q[9]_i_6 
       (.I0(Q[0]),
        .I1(\mac_res_q_reg_n_0_[8] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .I3(\op_denominator_q_reg_n_0_[31] ),
        .I4(mac_res_signed_2),
        .I5(\mac_res_q_reg[11]_0 [0]),
        .O(\mac_res_q[9]_i_6_n_0 ));
  FDCE \mac_res_q_reg[0] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[0]),
        .Q(\mac_res_q_reg_n_0_[0] ));
  MUXF7 \mac_res_q_reg[0]_i_16 
       (.I0(\mac_res_q[0]_i_18_n_0 ),
        .I1(\mac_res_q[0]_i_19_n_0 ),
        .O(\mac_res_q_reg[0]_i_16_n_0 ),
        .S(\mac_res_q[0]_i_11_n_0 ));
  MUXF7 \mac_res_q_reg[0]_i_17 
       (.I0(\mac_res_q[0]_i_20_n_0 ),
        .I1(\mac_res_q[0]_i_21_n_0 ),
        .O(\mac_res_q_reg[0]_i_17_n_0 ),
        .S(\mac_res_q[0]_i_11_n_0 ));
  MUXF7 \mac_res_q_reg[0]_i_8 
       (.I0(\mac_res_q[0]_i_12_n_0 ),
        .I1(\mac_res_q[0]_i_13_n_0 ),
        .O(\mac_res_q_reg[0]_i_8_n_0 ),
        .S(\mac_res_q[0]_i_11_n_0 ));
  MUXF7 \mac_res_q_reg[0]_i_9 
       (.I0(\mac_res_q[0]_i_14_n_0 ),
        .I1(\mac_res_q[0]_i_15_n_0 ),
        .O(\mac_res_q_reg[0]_i_9_n_0 ),
        .S(\mac_res_q[0]_i_11_n_0 ));
  FDCE \mac_res_q_reg[10] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[10]),
        .Q(\mac_res_q_reg_n_0_[10] ));
  FDCE \mac_res_q_reg[11] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[11]),
        .Q(\mac_res_q_reg_n_0_[11] ));
  FDCE \mac_res_q_reg[12] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[12]),
        .Q(\mac_res_q_reg_n_0_[12] ));
  FDCE \mac_res_q_reg[13] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[13]),
        .Q(\mac_res_q_reg_n_0_[13] ));
  FDCE \mac_res_q_reg[14] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[14]),
        .Q(\mac_res_q_reg_n_0_[14] ));
  FDCE \mac_res_q_reg[15] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[15]),
        .Q(\mac_res_q_reg_n_0_[15] ));
  FDCE \mac_res_q_reg[16] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[16]),
        .Q(\mac_res_q_reg_n_0_[16] ));
  FDCE \mac_res_q_reg[17] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[17]),
        .Q(\mac_res_q_reg_n_0_[17] ));
  FDCE \mac_res_q_reg[18] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[18]),
        .Q(\mac_res_q_reg_n_0_[18] ));
  FDCE \mac_res_q_reg[19] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[19]),
        .Q(\mac_res_q_reg_n_0_[19] ));
  FDCE \mac_res_q_reg[1] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[1]),
        .Q(\mac_res_q_reg_n_0_[1] ));
  FDCE \mac_res_q_reg[20] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[20]),
        .Q(\mac_res_q_reg_n_0_[20] ));
  FDCE \mac_res_q_reg[21] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[21]),
        .Q(\mac_res_q_reg_n_0_[21] ));
  FDCE \mac_res_q_reg[22] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[22]),
        .Q(\mac_res_q_reg_n_0_[22] ));
  FDCE \mac_res_q_reg[23] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[23]),
        .Q(\mac_res_q_reg_n_0_[23] ));
  FDCE \mac_res_q_reg[24] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[24]),
        .Q(\mac_res_q_reg_n_0_[24] ));
  FDCE \mac_res_q_reg[25] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[25]),
        .Q(\mac_res_q_reg_n_0_[25] ));
  FDCE \mac_res_q_reg[26] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[26]),
        .Q(\mac_res_q_reg_n_0_[26] ));
  FDCE \mac_res_q_reg[27] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[27]),
        .Q(\mac_res_q_reg_n_0_[27] ));
  FDCE \mac_res_q_reg[28] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[28]),
        .Q(\mac_res_q_reg_n_0_[28] ));
  FDCE \mac_res_q_reg[29] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[29]),
        .Q(\mac_res_q_reg_n_0_[29] ));
  FDCE \mac_res_q_reg[2] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[2]),
        .Q(\mac_res_q_reg_n_0_[2] ));
  FDCE \mac_res_q_reg[30] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[30]),
        .Q(\mac_res_q_reg_n_0_[30] ));
  FDCE \mac_res_q_reg[31] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(p_1_in[31]),
        .Q(mac_res_signed_2));
  FDCE \mac_res_q_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\mac_res_q[32]_i_1_n_0 ),
        .Q(\mac_res_q_reg_n_0_[32] ));
  FDCE \mac_res_q_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\mac_res_q[33]_i_1_n_0 ),
        .Q(mac_res_signed_3));
  FDCE \mac_res_q_reg[3] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[3]),
        .Q(\mac_res_q_reg_n_0_[3] ));
  FDCE \mac_res_q_reg[4] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[4]),
        .Q(\mac_res_q_reg_n_0_[4] ));
  FDCE \mac_res_q_reg[5] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[5]),
        .Q(\mac_res_q_reg_n_0_[5] ));
  FDCE \mac_res_q_reg[6] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[6]),
        .Q(\mac_res_q_reg_n_0_[6] ));
  FDCE \mac_res_q_reg[7] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[7]),
        .Q(\mac_res_q_reg_n_0_[7] ));
  FDCE \mac_res_q_reg[8] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[8]),
        .Q(\mac_res_q_reg_n_0_[8] ));
  FDCE \mac_res_q_reg[9] 
       (.C(clk),
        .CE(\mac_res_q[31]_i_1_n_0 ),
        .CLR(axi_aresetn_0),
        .D(p_1_in[9]),
        .Q(\mac_res_q_reg_n_0_[9] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mac_res_signed
       (.A({A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A_1,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_res_signed_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B_0,B_0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_res_signed_BCOUT_UNCONNECTED[17:0]),
        .C({C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C[33],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_res_signed_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_res_signed_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_res_signed_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_res_signed_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_res_signed_P_UNCONNECTED[47:34],mac_res_signed__0}),
        .PATTERNBDETECT(NLW_mac_res_signed_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_res_signed_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_res_signed_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mac_res_signed_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mac_res_signed_i_1
       (.I0(mac_res_signed_1),
        .I1(div_sign_b__0),
        .O(B_0));
  LUT2 #(
    .INIT(4'h8)) 
    mac_res_signed_i_18
       (.I0(mac_res_signed_0),
        .I1(p_0_in2_out),
        .O(A_1));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_35
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(mac_res_signed_3),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[33]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_36
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[32] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[32]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_37
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(mac_res_signed_2),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[31]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_38
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[30] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[30]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_39
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[29] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[29]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_40
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[28] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[28]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_41
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[27] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[27]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_42
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[26] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[26]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_43
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[25] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[25]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_44
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[24] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[24]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_45
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[23] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[23]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_46
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[22] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[22]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_47
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[21] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[21]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_48
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[20] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[20]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_49
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[19] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[19]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_50
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[18] ),
        .I3(mac_res_signed_1),
        .I4(accum0__1),
        .O(C[18]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_51
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[17] ),
        .I3(mac_res_signed_1),
        .I4(mac_res_signed_3),
        .O(C[17]));
  LUT5 #(
    .INIT(32'hAA200020)) 
    mac_res_signed_i_52
       (.I0(mac_res_signed_0),
        .I1(\instr_rdata_id_o_reg[12] ),
        .I2(\mac_res_q_reg_n_0_[16] ),
        .I3(mac_res_signed_1),
        .I4(\mac_res_q_reg_n_0_[32] ),
        .O(C[16]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_53
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[15] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(mac_res_signed_2),
        .O(C[15]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_54
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[14] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[30] ),
        .O(C[14]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_55
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[13] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[29] ),
        .O(C[13]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_56
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[12] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[28] ),
        .O(C[12]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_57
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[11] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[27] ),
        .O(C[11]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_58
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[10] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[26] ),
        .O(C[10]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_59
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[9] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[25] ),
        .O(C[9]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_60
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[8] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[24] ),
        .O(C[8]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_61
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[7] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[23] ),
        .O(C[7]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_62
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[6] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[22] ),
        .O(C[6]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_63
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[5] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[21] ),
        .O(C[5]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_64
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[4] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[20] ),
        .O(C[4]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_65
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[3] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[19] ),
        .O(C[3]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_66
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[2] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[18] ),
        .O(C[2]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_67
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[1] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[17] ),
        .O(C[1]));
  LUT5 #(
    .INIT(32'hEEEA0040)) 
    mac_res_signed_i_68
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_0),
        .I2(\mac_res_q_reg_n_0_[0] ),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[16] ),
        .O(C[0]));
  LUT6 #(
    .INIT(64'h505555550000BBBB)) 
    \md_state_q[0]_i_1 
       (.I0(Q[2]),
        .I1(\mac_res_q_reg[19]_0 ),
        .I2(\md_state_q[1]_i_3_n_0 ),
        .I3(div_counter_q[0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\md_state_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F54540F5F5454)) 
    \md_state_q[1]_i_1 
       (.I0(Q[2]),
        .I1(\mac_res_q_reg[19]_0 ),
        .I2(Q[1]),
        .I3(div_counter_q[0]),
        .I4(Q[0]),
        .I5(\md_state_q[1]_i_3_n_0 ),
        .O(\md_state_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \md_state_q[1]_i_3 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[4]),
        .I2(div_counter_q[3]),
        .I3(div_counter_q[1]),
        .O(\md_state_q[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \md_state_q[2]_i_1 
       (.I0(\md_state_q[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\mac_res_q_reg[19]_0 ),
        .O(\md_state_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \md_state_q[2]_i_2 
       (.I0(div_counter_q[1]),
        .I1(Q[2]),
        .I2(div_counter_q[0]),
        .I3(Q[0]),
        .I4(div_counter_q[2]),
        .I5(\md_state_q[2]_i_4_n_0 ),
        .O(\md_state_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \md_state_q[2]_i_4 
       (.I0(div_counter_q[4]),
        .I1(div_counter_q[3]),
        .O(\md_state_q[2]_i_4_n_0 ));
  FDCE \md_state_q_reg[0] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\md_state_q[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \md_state_q_reg[1] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(axi_aresetn_0),
        .D(\md_state_q[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \md_state_q_reg[2] 
       (.C(clk),
        .CE(div_en_ex),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\md_state_q[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mult_state_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\mult_state_q_reg[1]_0 ),
        .Q(mac_res_signed_1));
  FDCE \mult_state_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\mult_state_q_reg[0]_0 ),
        .Q(mac_res_signed_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \op_denominator_q[31]_i_1 
       (.I0(div_en_ex),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(op_denominator_q));
  FDCE \op_denominator_q_reg[0] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[0]),
        .Q(\op_denominator_q_reg_n_0_[0] ));
  FDCE \op_denominator_q_reg[10] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[10]),
        .Q(\op_denominator_q_reg_n_0_[10] ));
  FDCE \op_denominator_q_reg[11] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[11]),
        .Q(\op_denominator_q_reg_n_0_[11] ));
  FDCE \op_denominator_q_reg[12] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[12]),
        .Q(\op_denominator_q_reg_n_0_[12] ));
  FDCE \op_denominator_q_reg[13] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[13]),
        .Q(\op_denominator_q_reg_n_0_[13] ));
  FDCE \op_denominator_q_reg[14] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[14]),
        .Q(\op_denominator_q_reg_n_0_[14] ));
  FDCE \op_denominator_q_reg[15] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[15]),
        .Q(\op_denominator_q_reg_n_0_[15] ));
  FDCE \op_denominator_q_reg[16] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[16]),
        .Q(\op_denominator_q_reg_n_0_[16] ));
  FDCE \op_denominator_q_reg[17] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[17]),
        .Q(\op_denominator_q_reg_n_0_[17] ));
  FDCE \op_denominator_q_reg[18] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[18]),
        .Q(\op_denominator_q_reg_n_0_[18] ));
  FDCE \op_denominator_q_reg[19] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[19]),
        .Q(\op_denominator_q_reg_n_0_[19] ));
  FDCE \op_denominator_q_reg[1] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[1]),
        .Q(\op_denominator_q_reg_n_0_[1] ));
  FDCE \op_denominator_q_reg[20] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[20]),
        .Q(\op_denominator_q_reg_n_0_[20] ));
  FDCE \op_denominator_q_reg[21] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[21]),
        .Q(\op_denominator_q_reg_n_0_[21] ));
  FDCE \op_denominator_q_reg[22] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[22]),
        .Q(\op_denominator_q_reg_n_0_[22] ));
  FDCE \op_denominator_q_reg[23] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[23]),
        .Q(\op_denominator_q_reg_n_0_[23] ));
  FDCE \op_denominator_q_reg[24] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[24]),
        .Q(\op_denominator_q_reg_n_0_[24] ));
  FDCE \op_denominator_q_reg[25] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[25]),
        .Q(\op_denominator_q_reg_n_0_[25] ));
  FDCE \op_denominator_q_reg[26] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[26]),
        .Q(\op_denominator_q_reg_n_0_[26] ));
  FDCE \op_denominator_q_reg[27] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[27]),
        .Q(\op_denominator_q_reg_n_0_[27] ));
  FDCE \op_denominator_q_reg[28] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[28]),
        .Q(\op_denominator_q_reg_n_0_[28] ));
  FDCE \op_denominator_q_reg[29] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[29]),
        .Q(\op_denominator_q_reg_n_0_[29] ));
  FDCE \op_denominator_q_reg[2] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[2]),
        .Q(\op_denominator_q_reg_n_0_[2] ));
  FDCE \op_denominator_q_reg[30] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[30]),
        .Q(\op_denominator_q_reg_n_0_[30] ));
  FDCE \op_denominator_q_reg[31] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[31]),
        .Q(\op_denominator_q_reg_n_0_[31] ));
  FDCE \op_denominator_q_reg[3] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[3]),
        .Q(\op_denominator_q_reg_n_0_[3] ));
  FDCE \op_denominator_q_reg[4] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[4]),
        .Q(\op_denominator_q_reg_n_0_[4] ));
  FDCE \op_denominator_q_reg[5] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[5]),
        .Q(\op_denominator_q_reg_n_0_[5] ));
  FDCE \op_denominator_q_reg[6] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[6]),
        .Q(\op_denominator_q_reg_n_0_[6] ));
  FDCE \op_denominator_q_reg[7] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[7]),
        .Q(\op_denominator_q_reg_n_0_[7] ));
  FDCE \op_denominator_q_reg[8] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[8]),
        .Q(\op_denominator_q_reg_n_0_[8] ));
  FDCE \op_denominator_q_reg[9] 
       (.C(clk),
        .CE(op_denominator_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(D[9]),
        .Q(\op_denominator_q_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0200)) 
    \op_numerator_q[31]_i_1 
       (.I0(div_en_ex),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(op_numerator_q));
  FDCE \op_numerator_q_reg[0] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [0]),
        .Q(\op_numerator_q_reg_n_0_[0] ));
  FDCE \op_numerator_q_reg[10] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [10]),
        .Q(\op_numerator_q_reg_n_0_[10] ));
  FDCE \op_numerator_q_reg[11] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [11]),
        .Q(\op_numerator_q_reg_n_0_[11] ));
  FDCE \op_numerator_q_reg[12] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [12]),
        .Q(\op_numerator_q_reg_n_0_[12] ));
  FDCE \op_numerator_q_reg[13] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [13]),
        .Q(\op_numerator_q_reg_n_0_[13] ));
  FDCE \op_numerator_q_reg[14] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [14]),
        .Q(\op_numerator_q_reg_n_0_[14] ));
  FDCE \op_numerator_q_reg[15] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [15]),
        .Q(\op_numerator_q_reg_n_0_[15] ));
  FDCE \op_numerator_q_reg[16] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [16]),
        .Q(\op_numerator_q_reg_n_0_[16] ));
  FDCE \op_numerator_q_reg[17] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [17]),
        .Q(\op_numerator_q_reg_n_0_[17] ));
  FDCE \op_numerator_q_reg[18] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [18]),
        .Q(\op_numerator_q_reg_n_0_[18] ));
  FDCE \op_numerator_q_reg[19] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [19]),
        .Q(\op_numerator_q_reg_n_0_[19] ));
  FDCE \op_numerator_q_reg[1] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [1]),
        .Q(\op_numerator_q_reg_n_0_[1] ));
  FDCE \op_numerator_q_reg[20] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [20]),
        .Q(\op_numerator_q_reg_n_0_[20] ));
  FDCE \op_numerator_q_reg[21] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [21]),
        .Q(\op_numerator_q_reg_n_0_[21] ));
  FDCE \op_numerator_q_reg[22] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [22]),
        .Q(\op_numerator_q_reg_n_0_[22] ));
  FDCE \op_numerator_q_reg[23] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [23]),
        .Q(\op_numerator_q_reg_n_0_[23] ));
  FDCE \op_numerator_q_reg[24] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [24]),
        .Q(\op_numerator_q_reg_n_0_[24] ));
  FDCE \op_numerator_q_reg[25] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [25]),
        .Q(\op_numerator_q_reg_n_0_[25] ));
  FDCE \op_numerator_q_reg[26] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [26]),
        .Q(\op_numerator_q_reg_n_0_[26] ));
  FDCE \op_numerator_q_reg[27] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [27]),
        .Q(\op_numerator_q_reg_n_0_[27] ));
  FDCE \op_numerator_q_reg[28] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [28]),
        .Q(\op_numerator_q_reg_n_0_[28] ));
  FDCE \op_numerator_q_reg[29] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [29]),
        .Q(\op_numerator_q_reg_n_0_[29] ));
  FDCE \op_numerator_q_reg[2] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [2]),
        .Q(\op_numerator_q_reg_n_0_[2] ));
  FDCE \op_numerator_q_reg[30] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [30]),
        .Q(\op_numerator_q_reg_n_0_[30] ));
  FDCE \op_numerator_q_reg[31] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [31]),
        .Q(p_5_in));
  FDCE \op_numerator_q_reg[3] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [3]),
        .Q(\op_numerator_q_reg_n_0_[3] ));
  FDCE \op_numerator_q_reg[4] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [4]),
        .Q(\op_numerator_q_reg_n_0_[4] ));
  FDCE \op_numerator_q_reg[5] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [5]),
        .Q(\op_numerator_q_reg_n_0_[5] ));
  FDCE \op_numerator_q_reg[6] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [6]),
        .Q(\op_numerator_q_reg_n_0_[6] ));
  FDCE \op_numerator_q_reg[7] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [7]),
        .Q(\op_numerator_q_reg_n_0_[7] ));
  FDCE \op_numerator_q_reg[8] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [8]),
        .Q(\op_numerator_q_reg_n_0_[8] ));
  FDCE \op_numerator_q_reg[9] 
       (.C(clk),
        .CE(op_numerator_q),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[19] [9]),
        .Q(\op_numerator_q_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[0]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\div_counter_q[4]_i_5_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[0] ),
        .O(\op_quotient_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[10]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[26]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[10] ),
        .O(\op_quotient_q[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[11]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[27]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[11] ),
        .O(\op_quotient_q[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[12]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[28]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[12] ),
        .O(\op_quotient_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[13]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[29]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[13] ),
        .O(\op_quotient_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[14]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[30]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[14] ),
        .O(\op_quotient_q[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[15]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[31]_i_4_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[15] ),
        .O(\op_quotient_q[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[16]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\div_counter_q[4]_i_5_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[16] ),
        .O(\op_quotient_q[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[17]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[25]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[17] ),
        .O(\op_quotient_q[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[18]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[26]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[18] ),
        .O(\op_quotient_q[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[19]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[27]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[19] ),
        .O(\op_quotient_q[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[1]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[25]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[1] ),
        .O(\op_quotient_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[20]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[28]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[20] ),
        .O(\op_quotient_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[21]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[29]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[21] ),
        .O(\op_quotient_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[22]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[30]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[22] ),
        .O(\op_quotient_q[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[23]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[31]_i_4_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[23] ),
        .O(\op_quotient_q[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[24]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\div_counter_q[4]_i_5_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[24] ),
        .O(\op_quotient_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[25]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[25]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[25] ),
        .O(\op_quotient_q[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \op_quotient_q[25]_i_2 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[1]),
        .I2(div_counter_q[0]),
        .O(\op_quotient_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[26]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[26]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[26] ),
        .O(\op_quotient_q[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \op_quotient_q[26]_i_2 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .O(\op_quotient_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[27]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[27]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[27] ),
        .O(\op_quotient_q[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \op_quotient_q[27]_i_2 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .O(\op_quotient_q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[28]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[28]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[28] ),
        .O(\op_quotient_q[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \op_quotient_q[28]_i_2 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .O(\op_quotient_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[29]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[29]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[29] ),
        .O(\op_quotient_q[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \op_quotient_q[29]_i_2 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[1]),
        .I2(div_counter_q[0]),
        .O(\op_quotient_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[2]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[26]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[2] ),
        .O(\op_quotient_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[30]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[30]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[30] ),
        .O(\op_quotient_q[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \op_quotient_q[30]_i_2 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .O(\op_quotient_q[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \op_quotient_q[31]_i_1 
       (.I0(div_en_ex),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(op_quotient_q));
  LUT6 #(
    .INIT(64'hAAAAAAAA08000000)) 
    \op_quotient_q[31]_i_2 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[31]_i_4_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[31] ),
        .O(\op_quotient_q[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2B)) 
    \op_quotient_q[31]_i_3 
       (.I0(mac_res_signed_2),
        .I1(\op_denominator_q_reg_n_0_[31] ),
        .I2(\mac_res_q_reg[30]_0 [3]),
        .O(is_greater_equal__0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \op_quotient_q[31]_i_4 
       (.I0(div_counter_q[2]),
        .I1(div_counter_q[0]),
        .I2(div_counter_q[1]),
        .O(\op_quotient_q[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[3]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[27]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[3] ),
        .O(\op_quotient_q[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[4]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[28]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[4] ),
        .O(\op_quotient_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[5]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[29]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[5] ),
        .O(\op_quotient_q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[6]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[30]_i_2_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[6] ),
        .O(\op_quotient_q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \op_quotient_q[7]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[31]_i_4_n_0 ),
        .I3(div_counter_q[3]),
        .I4(div_counter_q[4]),
        .I5(\op_quotient_q_reg_n_0_[7] ),
        .O(\op_quotient_q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[8]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\div_counter_q[4]_i_5_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[8] ),
        .O(\op_quotient_q[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080000)) 
    \op_quotient_q[9]_i_1 
       (.I0(Q[1]),
        .I1(is_greater_equal__0),
        .I2(\op_quotient_q[25]_i_2_n_0 ),
        .I3(div_counter_q[4]),
        .I4(div_counter_q[3]),
        .I5(\op_quotient_q_reg_n_0_[9] ),
        .O(\op_quotient_q[9]_i_1_n_0 ));
  FDCE \op_quotient_q_reg[0] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[0]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[0] ));
  FDCE \op_quotient_q_reg[10] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[10]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[10] ));
  FDCE \op_quotient_q_reg[11] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[11]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[11] ));
  FDCE \op_quotient_q_reg[12] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[12]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[12] ));
  FDCE \op_quotient_q_reg[13] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[13]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[13] ));
  FDCE \op_quotient_q_reg[14] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[14]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[14] ));
  FDCE \op_quotient_q_reg[15] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[15]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[15] ));
  FDCE \op_quotient_q_reg[16] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[16]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[16] ));
  FDCE \op_quotient_q_reg[17] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[17]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[17] ));
  FDCE \op_quotient_q_reg[18] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[18]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[18] ));
  FDCE \op_quotient_q_reg[19] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[19]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[19] ));
  FDCE \op_quotient_q_reg[1] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[1]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[1] ));
  FDCE \op_quotient_q_reg[20] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[20]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[20] ));
  FDCE \op_quotient_q_reg[21] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[21]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[21] ));
  FDCE \op_quotient_q_reg[22] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[22]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[22] ));
  FDCE \op_quotient_q_reg[23] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[23]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[23] ));
  FDCE \op_quotient_q_reg[24] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[24]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[24] ));
  FDCE \op_quotient_q_reg[25] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[25]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[25] ));
  FDCE \op_quotient_q_reg[26] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[26]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[26] ));
  FDCE \op_quotient_q_reg[27] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[27]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[27] ));
  FDCE \op_quotient_q_reg[28] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[28]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[28] ));
  FDCE \op_quotient_q_reg[29] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[29]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[29] ));
  FDCE \op_quotient_q_reg[2] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[2]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[2] ));
  FDCE \op_quotient_q_reg[30] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[30]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[30] ));
  FDCE \op_quotient_q_reg[31] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[31]_i_2_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[31] ));
  FDCE \op_quotient_q_reg[3] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[3]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[3] ));
  FDCE \op_quotient_q_reg[4] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[4]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[4] ));
  FDCE \op_quotient_q_reg[5] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[5]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[5] ));
  FDCE \op_quotient_q_reg[6] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[6]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[6] ));
  FDCE \op_quotient_q_reg[7] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[7]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[7] ));
  FDCE \op_quotient_q_reg[8] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[8]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[8] ));
  FDCE \op_quotient_q_reg[9] 
       (.C(clk),
        .CE(op_quotient_q),
        .CLR(\mac_res_q_reg[15]_0 ),
        .D(\op_quotient_q[9]_i_1_n_0 ),
        .Q(\op_quotient_q_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][0]_i_11 
       (.I0(mac_res_signed__0[0]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[0] ),
        .I5(div_en_ex),
        .O(multdiv_result[0]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][10]_i_10 
       (.I0(mac_res_signed__0[10]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[10] ),
        .I5(div_en_ex),
        .O(multdiv_result[10]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][11]_i_10 
       (.I0(mac_res_signed__0[11]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[11] ),
        .I5(div_en_ex),
        .O(multdiv_result[11]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][12]_i_11 
       (.I0(mac_res_signed__0[12]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[12] ),
        .I5(div_en_ex),
        .O(multdiv_result[12]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][13]_i_11 
       (.I0(mac_res_signed__0[13]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[13] ),
        .I5(div_en_ex),
        .O(multdiv_result[13]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][14]_i_11 
       (.I0(mac_res_signed__0[14]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[14] ),
        .I5(div_en_ex),
        .O(multdiv_result[14]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][15]_i_12 
       (.I0(mac_res_signed__0[15]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[15] ),
        .I5(div_en_ex),
        .O(multdiv_result[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][16]_i_9 
       (.I0(\mac_res_q_reg_n_0_[16] ),
        .I1(\mac_res_q[16]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][17]_i_8 
       (.I0(\mac_res_q_reg_n_0_[17] ),
        .I1(\mac_res_q[17]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[17]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][18]_i_9 
       (.I0(\mac_res_q_reg_n_0_[18] ),
        .I1(\mac_res_q[18]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[18]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][19]_i_10 
       (.I0(\mac_res_q_reg_n_0_[19] ),
        .I1(\mac_res_q[19]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[19]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][1]_i_12 
       (.I0(mac_res_signed__0[1]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[1] ),
        .I5(div_en_ex),
        .O(multdiv_result[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][20]_i_9 
       (.I0(\mac_res_q_reg_n_0_[20] ),
        .I1(\mac_res_q[20]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[20]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][21]_i_8 
       (.I0(\mac_res_q_reg_n_0_[21] ),
        .I1(\mac_res_q[21]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][22]_i_9 
       (.I0(\mac_res_q_reg_n_0_[22] ),
        .I1(\mac_res_q[22]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][23]_i_10 
       (.I0(\mac_res_q_reg_n_0_[23] ),
        .I1(\mac_res_q[23]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][24]_i_10 
       (.I0(\mac_res_q_reg_n_0_[24] ),
        .I1(\mac_res_q[24]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][25]_i_9 
       (.I0(\mac_res_q_reg_n_0_[25] ),
        .I1(\mac_res_q[25]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][26]_i_9 
       (.I0(\mac_res_q_reg_n_0_[26] ),
        .I1(\mac_res_q[26]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[26]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][27]_i_9 
       (.I0(\mac_res_q_reg_n_0_[27] ),
        .I1(\mac_res_q[27]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[27]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][28]_i_9 
       (.I0(\mac_res_q_reg_n_0_[28] ),
        .I1(\mac_res_q[28]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][29]_i_8 
       (.I0(\mac_res_q_reg_n_0_[29] ),
        .I1(\mac_res_q[29]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[29]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][2]_i_11 
       (.I0(mac_res_signed__0[2]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[2] ),
        .I5(div_en_ex),
        .O(multdiv_result[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \rf_reg_tmp[31][30]_i_9 
       (.I0(\mac_res_q_reg_n_0_[30] ),
        .I1(\mac_res_q[30]_i_4_n_0 ),
        .I2(div_en_ex),
        .O(multdiv_result[30]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][3]_i_11 
       (.I0(mac_res_signed__0[3]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[3] ),
        .I5(div_en_ex),
        .O(multdiv_result[3]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][4]_i_10 
       (.I0(mac_res_signed__0[4]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[4] ),
        .I5(div_en_ex),
        .O(multdiv_result[4]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][5]_i_11 
       (.I0(mac_res_signed__0[5]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[5] ),
        .I5(div_en_ex),
        .O(multdiv_result[5]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][6]_i_11 
       (.I0(mac_res_signed__0[6]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[6] ),
        .I5(div_en_ex),
        .O(multdiv_result[6]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][7]_i_12 
       (.I0(mac_res_signed__0[7]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[7] ),
        .I5(div_en_ex),
        .O(multdiv_result[7]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][8]_i_10 
       (.I0(mac_res_signed__0[8]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[8] ),
        .I5(div_en_ex),
        .O(multdiv_result[8]));
  LUT6 #(
    .INIT(64'hFFFF0000BEAA82AA)) 
    \rf_reg_tmp[31][9]_i_10 
       (.I0(mac_res_signed__0[9]),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(\instr_rdata_id_o_reg[12] ),
        .I4(\mac_res_q_reg_n_0_[9] ),
        .I5(div_en_ex),
        .O(multdiv_result[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_prefetch_buffer
   (offset_in_init_q_reg,
    \instr_rdata_id_o_reg[15]_rep__0 ,
    fetch_rdata,
    Q,
    \rdata_outstanding_q_reg[1]_0 ,
    valid_req_q_reg_0,
    \rdata_outstanding_q_reg[0]_0 ,
    \addr_last_q_reg[3] ,
    \md_state_q_reg[0] ,
    \md_state_q_reg[0]_0 ,
    exc_req_q_reg,
    \mtvec_q_reg[31] ,
    alu_operand_b_ex,
    \addr_last_q_reg[19] ,
    if_id_pipe_reg_we,
    D,
    instr_is_compressed_int,
    illegal_c_insn_id_o0,
    fetch_err,
    stored_addr_en07_out,
    instr_axi_araddr,
    \stored_addr_q_reg[31]_0 ,
    \instr_rdata_id_o_reg[21]_rep ,
    \instr_rdata_id_o_reg[21]_rep__0 ,
    \instr_rdata_id_o_reg[21]_rep__1 ,
    \instr_rdata_id_o_reg[16]_rep ,
    \instr_rdata_id_o_reg[16]_rep__0 ,
    CO,
    instr_valid_id_o_reg,
    instr_valid_id_o_reg_0,
    \mtvec_q_reg[31]_0 ,
    id_wb_fsm_cs_reg,
    \mtvec_q_reg[31]_1 ,
    \mtvec_q_reg[31]_2 ,
    id_wb_fsm_cs_reg_0,
    id_wb_fsm_cs_reg_1,
    \md_state_q_reg[0]_1 ,
    exc_req_q_reg_0,
    id_wb_fsm_cs_reg_2,
    exc_req_q_reg_1,
    exc_req_q_reg_2,
    exc_req_q_reg_3,
    illegal_insn_q_reg,
    \mcause_q_reg[3] ,
    \addr_last_q_reg[11] ,
    \addr_last_q_reg[31] ,
    \addr_last_q_reg[3]_0 ,
    \addr_last_q_reg[7] ,
    \addr_last_q_reg[11]_0 ,
    \addr_last_q_reg[15] ,
    \addr_last_q_reg[19]_0 ,
    \addr_last_q_reg[23] ,
    \addr_last_q_reg[27] ,
    clk,
    core_instr_bus_r_opc,
    \FSM_sequential_CS_reg[1] ,
    axi_aresetn,
    offset_in_init_q,
    offset_in_init_q_reg_0,
    instr_req_int,
    \FSM_sequential_CS_reg[2] ,
    instr_axi_rdata,
    instr_axi_arready,
    \instr_rdata_id_o_reg[29] ,
    \instr_rdata_id_o_reg[31] ,
    \instr_rdata_id_o_reg[21]_rep__0_0 ,
    \instr_rdata_id_o_reg[31]_0 ,
    lsu_err_q_reg,
    multdiv_operand_b_ex,
    \ctrl_fsm_cs_reg[2] ,
    pc_set,
    id_in_ready,
    \FSM_sequential_CS_reg[1]_0 ,
    core_instr_bus_r_valid,
    fetch_addr_n,
    S,
    \mepc_q_reg[1] ,
    instr_valid_id_o_reg_1,
    \ctrl_fsm_cs_reg[1] ,
    \dcsr_q_reg[step] ,
    \instr_rdata_id_o_reg[6] ,
    branch_decision,
    id_wb_fsm_cs,
    \ls_fsm_cs_reg[0] ,
    id_wb_fsm_cs_reg_3,
    instr_new_id,
    branch_set_q,
    \instr_rdata_id_o_reg[0] ,
    instr_multicycle_done_q,
    instr_fetch_err,
    \instr_rdata_id_o_reg[4] ,
    \instr_rdata_id_o_reg[4]_0 ,
    \instr_rdata_id_o_reg[27] ,
    \instr_rdata_id_o_reg[14] ,
    debug_mode_q_reg,
    \instr_rdata_id_o_reg[14]_0 ,
    \ctrl_fsm_cs_reg[3] ,
    csr_access,
    csr_op,
    \instr_rdata_id_o_reg[23] ,
    \instr_rdata_id_o_reg[6]_0 ,
    \instr_rdata_id_o_reg[21]_rep__0_1 ,
    \instr_rdata_id_o_reg[13] ,
    illegal_insn_q,
    \instr_rdata_id_o_reg[21]_rep_0 ,
    \instr_rdata_id_o_reg[23]_0 ,
    \instr_rdata_id_o_reg[14]_1 ,
    instr_new_id_o_reg,
    \instr_rdata_id_o_reg[3] ,
    instr_new_id_o_reg_0,
    \ls_fsm_cs_reg[2] ,
    lsu_addr_incr_req,
    alu_operand_a_ex,
    multdiv_alu_operand_a,
    \instr_rdata_id_o_reg[31]_1 ,
    multdiv_alu_operand_b,
    alu_operator_ex,
    adder_in_a,
    E,
    \instr_addr_q_reg[31] ,
    \fetch_addr_q_reg[31]_0 );
  output offset_in_init_q_reg;
  output \instr_rdata_id_o_reg[15]_rep__0 ;
  output [15:0]fetch_rdata;
  output [30:0]Q;
  output [1:0]\rdata_outstanding_q_reg[1]_0 ;
  output valid_req_q_reg_0;
  output \rdata_outstanding_q_reg[0]_0 ;
  output \addr_last_q_reg[3] ;
  output \md_state_q_reg[0] ;
  output \md_state_q_reg[0]_0 ;
  output exc_req_q_reg;
  output \mtvec_q_reg[31] ;
  output [18:0]alu_operand_b_ex;
  output \addr_last_q_reg[19] ;
  output if_id_pipe_reg_we;
  output [29:0]D;
  output instr_is_compressed_int;
  output illegal_c_insn_id_o0;
  output fetch_err;
  output stored_addr_en07_out;
  output [29:0]instr_axi_araddr;
  output [29:0]\stored_addr_q_reg[31]_0 ;
  output \instr_rdata_id_o_reg[21]_rep ;
  output \instr_rdata_id_o_reg[21]_rep__0 ;
  output \instr_rdata_id_o_reg[21]_rep__1 ;
  output \instr_rdata_id_o_reg[16]_rep ;
  output \instr_rdata_id_o_reg[16]_rep__0 ;
  output [0:0]CO;
  output instr_valid_id_o_reg;
  output instr_valid_id_o_reg_0;
  output \mtvec_q_reg[31]_0 ;
  output id_wb_fsm_cs_reg;
  output \mtvec_q_reg[31]_1 ;
  output \mtvec_q_reg[31]_2 ;
  output id_wb_fsm_cs_reg_0;
  output id_wb_fsm_cs_reg_1;
  output \md_state_q_reg[0]_1 ;
  output exc_req_q_reg_0;
  output id_wb_fsm_cs_reg_2;
  output exc_req_q_reg_1;
  output exc_req_q_reg_2;
  output exc_req_q_reg_3;
  output illegal_insn_q_reg;
  output \mcause_q_reg[3] ;
  output \addr_last_q_reg[11] ;
  output [3:0]\addr_last_q_reg[31] ;
  output [3:0]\addr_last_q_reg[3]_0 ;
  output [3:0]\addr_last_q_reg[7] ;
  output [3:0]\addr_last_q_reg[11]_0 ;
  output [3:0]\addr_last_q_reg[15] ;
  output [3:0]\addr_last_q_reg[19]_0 ;
  output [3:0]\addr_last_q_reg[23] ;
  output [3:0]\addr_last_q_reg[27] ;
  input clk;
  input core_instr_bus_r_opc;
  input \FSM_sequential_CS_reg[1] ;
  input axi_aresetn;
  input offset_in_init_q;
  input offset_in_init_q_reg_0;
  input instr_req_int;
  input \FSM_sequential_CS_reg[2] ;
  input [31:0]instr_axi_rdata;
  input instr_axi_arready;
  input \instr_rdata_id_o_reg[29] ;
  input [25:0]\instr_rdata_id_o_reg[31] ;
  input \instr_rdata_id_o_reg[21]_rep__0_0 ;
  input \instr_rdata_id_o_reg[31]_0 ;
  input lsu_err_q_reg;
  input [17:0]multdiv_operand_b_ex;
  input \ctrl_fsm_cs_reg[2] ;
  input pc_set;
  input id_in_ready;
  input \FSM_sequential_CS_reg[1]_0 ;
  input core_instr_bus_r_valid;
  input [29:0]fetch_addr_n;
  input [2:0]S;
  input \mepc_q_reg[1] ;
  input instr_valid_id_o_reg_1;
  input [1:0]\ctrl_fsm_cs_reg[1] ;
  input \dcsr_q_reg[step] ;
  input \instr_rdata_id_o_reg[6] ;
  input branch_decision;
  input id_wb_fsm_cs;
  input \ls_fsm_cs_reg[0] ;
  input id_wb_fsm_cs_reg_3;
  input instr_new_id;
  input branch_set_q;
  input \instr_rdata_id_o_reg[0] ;
  input instr_multicycle_done_q;
  input instr_fetch_err;
  input \instr_rdata_id_o_reg[4] ;
  input \instr_rdata_id_o_reg[4]_0 ;
  input \instr_rdata_id_o_reg[27] ;
  input \instr_rdata_id_o_reg[14] ;
  input debug_mode_q_reg;
  input \instr_rdata_id_o_reg[14]_0 ;
  input \ctrl_fsm_cs_reg[3] ;
  input csr_access;
  input [0:0]csr_op;
  input \instr_rdata_id_o_reg[23] ;
  input \instr_rdata_id_o_reg[6]_0 ;
  input \instr_rdata_id_o_reg[21]_rep__0_1 ;
  input \instr_rdata_id_o_reg[13] ;
  input illegal_insn_q;
  input \instr_rdata_id_o_reg[21]_rep_0 ;
  input \instr_rdata_id_o_reg[23]_0 ;
  input \instr_rdata_id_o_reg[14]_1 ;
  input instr_new_id_o_reg;
  input \instr_rdata_id_o_reg[3] ;
  input instr_new_id_o_reg_0;
  input \ls_fsm_cs_reg[2] ;
  input lsu_addr_incr_req;
  input [0:0]alu_operand_a_ex;
  input [0:0]multdiv_alu_operand_a;
  input [12:0]\instr_rdata_id_o_reg[31]_1 ;
  input [31:0]multdiv_alu_operand_b;
  input [3:0]alu_operator_ex;
  input [30:0]adder_in_a;
  input [0:0]E;
  input [26:0]\instr_addr_q_reg[31] ;
  input [29:0]\fetch_addr_q_reg[31]_0 ;

  wire [0:0]CO;
  wire [29:0]D;
  wire [0:0]E;
  wire \FSM_sequential_CS_reg[1] ;
  wire \FSM_sequential_CS_reg[1]_0 ;
  wire \FSM_sequential_CS_reg[2] ;
  wire [30:0]Q;
  wire [2:0]S;
  wire [30:0]adder_in_a;
  wire \addr_last_q_reg[11] ;
  wire [3:0]\addr_last_q_reg[11]_0 ;
  wire [3:0]\addr_last_q_reg[15] ;
  wire \addr_last_q_reg[19] ;
  wire [3:0]\addr_last_q_reg[19]_0 ;
  wire [3:0]\addr_last_q_reg[23] ;
  wire [3:0]\addr_last_q_reg[27] ;
  wire [3:0]\addr_last_q_reg[31] ;
  wire \addr_last_q_reg[3] ;
  wire [3:0]\addr_last_q_reg[3]_0 ;
  wire [3:0]\addr_last_q_reg[7] ;
  wire [0:0]alu_operand_a_ex;
  wire [18:0]alu_operand_b_ex;
  wire [3:0]alu_operator_ex;
  wire axi_aresetn;
  wire branch_decision;
  wire \branch_discard_q[0]_i_2_n_0 ;
  wire \branch_discard_q[1]_i_2_n_0 ;
  wire \branch_discard_q_reg_n_0_[0] ;
  wire [1:0]branch_discard_s;
  wire branch_set_q;
  wire clk;
  wire core_instr_bus_r_opc;
  wire core_instr_bus_r_valid;
  wire csr_access;
  wire [0:0]csr_op;
  wire [1:0]\ctrl_fsm_cs_reg[1] ;
  wire \ctrl_fsm_cs_reg[2] ;
  wire \ctrl_fsm_cs_reg[3] ;
  wire \dcsr_q_reg[step] ;
  wire debug_mode_q_reg;
  wire discard_req_d;
  wire discard_req_q;
  wire exc_req_q_reg;
  wire exc_req_q_reg_0;
  wire exc_req_q_reg_1;
  wire exc_req_q_reg_2;
  wire exc_req_q_reg_3;
  wire [29:0]fetch_addr_n;
  wire [29:0]\fetch_addr_q_reg[31]_0 ;
  wire fetch_err;
  wire [15:0]fetch_rdata;
  wire fifo_i_n_37;
  wire id_in_ready;
  wire id_wb_fsm_cs;
  wire id_wb_fsm_cs_reg;
  wire id_wb_fsm_cs_reg_0;
  wire id_wb_fsm_cs_reg_1;
  wire id_wb_fsm_cs_reg_2;
  wire id_wb_fsm_cs_reg_3;
  wire if_id_pipe_reg_we;
  wire illegal_c_insn_id_o0;
  wire illegal_insn_q;
  wire illegal_insn_q_reg;
  wire [26:0]\instr_addr_q_reg[31] ;
  wire [29:0]instr_axi_araddr;
  wire instr_axi_arready;
  wire [31:0]instr_axi_rdata;
  wire instr_fetch_err;
  wire instr_is_compressed_int;
  wire instr_multicycle_done_q;
  wire instr_new_id;
  wire instr_new_id_o_reg;
  wire instr_new_id_o_reg_0;
  wire \instr_rdata_id_o_reg[0] ;
  wire \instr_rdata_id_o_reg[13] ;
  wire \instr_rdata_id_o_reg[14] ;
  wire \instr_rdata_id_o_reg[14]_0 ;
  wire \instr_rdata_id_o_reg[14]_1 ;
  wire \instr_rdata_id_o_reg[15]_rep__0 ;
  wire \instr_rdata_id_o_reg[16]_rep ;
  wire \instr_rdata_id_o_reg[16]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep ;
  wire \instr_rdata_id_o_reg[21]_rep_0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0_0 ;
  wire \instr_rdata_id_o_reg[21]_rep__0_1 ;
  wire \instr_rdata_id_o_reg[21]_rep__1 ;
  wire \instr_rdata_id_o_reg[23] ;
  wire \instr_rdata_id_o_reg[23]_0 ;
  wire \instr_rdata_id_o_reg[27] ;
  wire \instr_rdata_id_o_reg[29] ;
  wire [25:0]\instr_rdata_id_o_reg[31] ;
  wire \instr_rdata_id_o_reg[31]_0 ;
  wire [12:0]\instr_rdata_id_o_reg[31]_1 ;
  wire \instr_rdata_id_o_reg[3] ;
  wire \instr_rdata_id_o_reg[4] ;
  wire \instr_rdata_id_o_reg[4]_0 ;
  wire \instr_rdata_id_o_reg[6] ;
  wire \instr_rdata_id_o_reg[6]_0 ;
  wire instr_req_int;
  wire instr_valid_id_o_reg;
  wire instr_valid_id_o_reg_0;
  wire instr_valid_id_o_reg_1;
  wire \ls_fsm_cs_reg[0] ;
  wire \ls_fsm_cs_reg[2] ;
  wire lsu_addr_incr_req;
  wire lsu_err_q_reg;
  wire \mcause_q_reg[3] ;
  wire \md_state_q_reg[0] ;
  wire \md_state_q_reg[0]_0 ;
  wire \md_state_q_reg[0]_1 ;
  wire \mepc_q_reg[1] ;
  wire \mtvec_q_reg[31] ;
  wire \mtvec_q_reg[31]_0 ;
  wire \mtvec_q_reg[31]_1 ;
  wire \mtvec_q_reg[31]_2 ;
  wire [0:0]multdiv_alu_operand_a;
  wire [31:0]multdiv_alu_operand_b;
  wire [17:0]multdiv_operand_b_ex;
  wire offset_in_init_q;
  wire offset_in_init_q_reg;
  wire offset_in_init_q_reg_0;
  wire p_2_in0_in;
  wire pc_set;
  wire \rdata_outstanding_q_reg[0]_0 ;
  wire [1:0]\rdata_outstanding_q_reg[1]_0 ;
  wire [1:0]rdata_outstanding_s;
  wire stored_addr_en;
  wire stored_addr_en07_out;
  wire [31:2]stored_addr_q;
  wire [29:0]\stored_addr_q_reg[31]_0 ;
  wire valid_req_q;
  wire valid_req_q_reg_0;

  LUT6 #(
    .INIT(64'hEF000000EFCFCFCF)) 
    \branch_discard_q[0]_i_1 
       (.I0(\rdata_outstanding_q_reg[1]_0 [0]),
        .I1(\branch_discard_q[1]_i_2_n_0 ),
        .I2(\FSM_sequential_CS_reg[2] ),
        .I3(discard_req_d),
        .I4(\FSM_sequential_CS_reg[1]_0 ),
        .I5(\branch_discard_q[0]_i_2_n_0 ),
        .O(branch_discard_s[0]));
  LUT4 #(
    .INIT(16'h1011)) 
    \branch_discard_q[0]_i_2 
       (.I0(\FSM_sequential_CS_reg[2] ),
        .I1(\branch_discard_q_reg_n_0_[0] ),
        .I2(offset_in_init_q_reg_0),
        .I3(\rdata_outstanding_q_reg[1]_0 [0]),
        .O(\branch_discard_q[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h54444444)) 
    \branch_discard_q[1]_i_1 
       (.I0(\FSM_sequential_CS_reg[2] ),
        .I1(\branch_discard_q[1]_i_2_n_0 ),
        .I2(\rdata_outstanding_q_reg[1]_0 [0]),
        .I3(\FSM_sequential_CS_reg[1]_0 ),
        .I4(discard_req_d),
        .O(branch_discard_s[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \branch_discard_q[1]_i_2 
       (.I0(p_2_in0_in),
        .I1(offset_in_init_q_reg_0),
        .I2(\rdata_outstanding_q_reg[1]_0 [1]),
        .O(\branch_discard_q[1]_i_2_n_0 ));
  FDCE \branch_discard_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(branch_discard_s[0]),
        .Q(\branch_discard_q_reg_n_0_[0] ));
  FDCE \branch_discard_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(branch_discard_s[1]),
        .Q(p_2_in0_in));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    discard_req_q_i_1
       (.I0(valid_req_q),
        .I1(discard_req_q),
        .I2(offset_in_init_q_reg_0),
        .O(discard_req_d));
  FDCE discard_req_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(discard_req_d),
        .Q(discard_req_q));
  FDRE \fetch_addr_q_reg[10] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [8]),
        .Q(\stored_addr_q_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[11] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [9]),
        .Q(\stored_addr_q_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[12] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [10]),
        .Q(\stored_addr_q_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[13] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [11]),
        .Q(\stored_addr_q_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[14] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [12]),
        .Q(\stored_addr_q_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[15] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [13]),
        .Q(\stored_addr_q_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[16] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [14]),
        .Q(\stored_addr_q_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[17] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [15]),
        .Q(\stored_addr_q_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[18] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [16]),
        .Q(\stored_addr_q_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[19] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [17]),
        .Q(\stored_addr_q_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[20] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [18]),
        .Q(\stored_addr_q_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[21] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [19]),
        .Q(\stored_addr_q_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[22] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [20]),
        .Q(\stored_addr_q_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[23] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [21]),
        .Q(\stored_addr_q_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[24] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [22]),
        .Q(\stored_addr_q_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[25] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [23]),
        .Q(\stored_addr_q_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[26] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [24]),
        .Q(\stored_addr_q_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[27] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [25]),
        .Q(\stored_addr_q_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[28] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [26]),
        .Q(\stored_addr_q_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[29] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [27]),
        .Q(\stored_addr_q_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[2] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [0]),
        .Q(\stored_addr_q_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[30] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [28]),
        .Q(\stored_addr_q_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[31] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [29]),
        .Q(\stored_addr_q_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[3] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [1]),
        .Q(\stored_addr_q_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[4] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [2]),
        .Q(\stored_addr_q_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[5] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [3]),
        .Q(\stored_addr_q_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[6] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [4]),
        .Q(\stored_addr_q_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[7] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [5]),
        .Q(\stored_addr_q_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[8] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [6]),
        .Q(\stored_addr_q_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \fetch_addr_q_reg[9] 
       (.C(clk),
        .CE(fifo_i_n_37),
        .D(\fetch_addr_q_reg[31]_0 [7]),
        .Q(\stored_addr_q_reg[31]_0 [7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_fetch_fifo fifo_i
       (.CO(CO),
        .D(rdata_outstanding_s),
        .E(fifo_i_n_37),
        .\FSM_sequential_CS_reg[1] (\FSM_sequential_CS_reg[1]_0 ),
        .\FSM_sequential_CS_reg[2] (\FSM_sequential_CS_reg[2] ),
        .Q(\branch_discard_q_reg_n_0_[0] ),
        .S(S),
        .adder_in_a(adder_in_a),
        .\addr_last_q_reg[11] (\addr_last_q_reg[11] ),
        .\addr_last_q_reg[11]_0 (\addr_last_q_reg[11]_0 ),
        .\addr_last_q_reg[15] (\addr_last_q_reg[15] ),
        .\addr_last_q_reg[19] (\addr_last_q_reg[19] ),
        .\addr_last_q_reg[19]_0 (\addr_last_q_reg[19]_0 ),
        .\addr_last_q_reg[23] (\addr_last_q_reg[23] ),
        .\addr_last_q_reg[27] (\addr_last_q_reg[27] ),
        .\addr_last_q_reg[31] (\addr_last_q_reg[31] ),
        .\addr_last_q_reg[3] (\addr_last_q_reg[3] ),
        .\addr_last_q_reg[3]_0 (\addr_last_q_reg[3]_0 ),
        .\addr_last_q_reg[7] (\addr_last_q_reg[7] ),
        .alu_operand_a_ex(alu_operand_a_ex),
        .alu_operand_b_ex(alu_operand_b_ex),
        .alu_operator_ex(alu_operator_ex),
        .axi_aresetn(axi_aresetn),
        .branch_decision(branch_decision),
        .branch_set_q(branch_set_q),
        .clk(clk),
        .core_instr_bus_r_opc(core_instr_bus_r_opc),
        .core_instr_bus_r_valid(core_instr_bus_r_valid),
        .csr_access(csr_access),
        .csr_op(csr_op),
        .\ctrl_fsm_cs_reg[0] (E),
        .\ctrl_fsm_cs_reg[1] (\ctrl_fsm_cs_reg[1] ),
        .\ctrl_fsm_cs_reg[2] (\ctrl_fsm_cs_reg[2] ),
        .\ctrl_fsm_cs_reg[3] (\ctrl_fsm_cs_reg[3] ),
        .\dcsr_q_reg[step] (\dcsr_q_reg[step] ),
        .debug_mode_q_reg(debug_mode_q_reg),
        .exc_req_q_reg(exc_req_q_reg),
        .exc_req_q_reg_0(exc_req_q_reg_0),
        .exc_req_q_reg_1(exc_req_q_reg_1),
        .exc_req_q_reg_2(exc_req_q_reg_2),
        .exc_req_q_reg_3(exc_req_q_reg_3),
        .fetch_err(fetch_err),
        .fetch_rdata(fetch_rdata[1]),
        .id_in_ready(id_in_ready),
        .id_wb_fsm_cs(id_wb_fsm_cs),
        .id_wb_fsm_cs_reg(id_wb_fsm_cs_reg),
        .id_wb_fsm_cs_reg_0(id_wb_fsm_cs_reg_0),
        .id_wb_fsm_cs_reg_1(id_wb_fsm_cs_reg_1),
        .id_wb_fsm_cs_reg_2(id_wb_fsm_cs_reg_2),
        .id_wb_fsm_cs_reg_3(id_wb_fsm_cs_reg_3),
        .if_id_pipe_reg_we(if_id_pipe_reg_we),
        .illegal_c_insn_id_o0(illegal_c_insn_id_o0),
        .illegal_insn_q(illegal_insn_q),
        .illegal_insn_q_reg(illegal_insn_q_reg),
        .\instr_addr_q_reg[31]_0 (\instr_addr_q_reg[31] ),
        .instr_axi_arready(instr_axi_arready),
        .instr_axi_rdata(instr_axi_rdata),
        .instr_fetch_err(instr_fetch_err),
        .instr_is_compressed_int(instr_is_compressed_int),
        .instr_multicycle_done_q(instr_multicycle_done_q),
        .instr_new_id(instr_new_id),
        .instr_new_id_o_reg(instr_new_id_o_reg),
        .instr_new_id_o_reg_0(instr_new_id_o_reg_0),
        .\instr_rdata_c_id_o_reg[0] (fetch_rdata[0]),
        .\instr_rdata_c_id_o_reg[10] (fetch_rdata[10]),
        .\instr_rdata_c_id_o_reg[11] (fetch_rdata[11]),
        .\instr_rdata_c_id_o_reg[12] (fetch_rdata[12]),
        .\instr_rdata_c_id_o_reg[13] (fetch_rdata[13]),
        .\instr_rdata_c_id_o_reg[14] (fetch_rdata[14]),
        .\instr_rdata_c_id_o_reg[15] (fetch_rdata[15]),
        .\instr_rdata_c_id_o_reg[2] (fetch_rdata[2]),
        .\instr_rdata_c_id_o_reg[3] (fetch_rdata[3]),
        .\instr_rdata_c_id_o_reg[4] (fetch_rdata[4]),
        .\instr_rdata_c_id_o_reg[5] (fetch_rdata[5]),
        .\instr_rdata_c_id_o_reg[6] (fetch_rdata[6]),
        .\instr_rdata_c_id_o_reg[7] (fetch_rdata[7]),
        .\instr_rdata_c_id_o_reg[8] (fetch_rdata[8]),
        .\instr_rdata_c_id_o_reg[9] (fetch_rdata[9]),
        .\instr_rdata_id_o_reg[0] (\instr_rdata_id_o_reg[0] ),
        .\instr_rdata_id_o_reg[13] (\instr_rdata_id_o_reg[13] ),
        .\instr_rdata_id_o_reg[14] (\instr_rdata_id_o_reg[14] ),
        .\instr_rdata_id_o_reg[14]_0 (\instr_rdata_id_o_reg[14]_0 ),
        .\instr_rdata_id_o_reg[14]_1 (\instr_rdata_id_o_reg[14]_1 ),
        .\instr_rdata_id_o_reg[15]_rep__0 (\instr_rdata_id_o_reg[15]_rep__0 ),
        .\instr_rdata_id_o_reg[16]_rep (\instr_rdata_id_o_reg[16]_rep ),
        .\instr_rdata_id_o_reg[16]_rep__0 (\instr_rdata_id_o_reg[16]_rep__0 ),
        .\instr_rdata_id_o_reg[21]_rep (\instr_rdata_id_o_reg[21]_rep ),
        .\instr_rdata_id_o_reg[21]_rep_0 (\instr_rdata_id_o_reg[21]_rep_0 ),
        .\instr_rdata_id_o_reg[21]_rep__0 (\instr_rdata_id_o_reg[21]_rep__0 ),
        .\instr_rdata_id_o_reg[21]_rep__0_0 (\instr_rdata_id_o_reg[21]_rep__0_0 ),
        .\instr_rdata_id_o_reg[21]_rep__0_1 (\instr_rdata_id_o_reg[21]_rep__0_1 ),
        .\instr_rdata_id_o_reg[21]_rep__1 (\instr_rdata_id_o_reg[21]_rep__1 ),
        .\instr_rdata_id_o_reg[23] (\instr_rdata_id_o_reg[23] ),
        .\instr_rdata_id_o_reg[23]_0 (\instr_rdata_id_o_reg[23]_0 ),
        .\instr_rdata_id_o_reg[27] (\instr_rdata_id_o_reg[27] ),
        .\instr_rdata_id_o_reg[29] (\instr_rdata_id_o_reg[29] ),
        .\instr_rdata_id_o_reg[31] (D),
        .\instr_rdata_id_o_reg[31]_0 (\instr_rdata_id_o_reg[31] ),
        .\instr_rdata_id_o_reg[31]_1 (\instr_rdata_id_o_reg[31]_0 ),
        .\instr_rdata_id_o_reg[31]_2 (\instr_rdata_id_o_reg[31]_1 ),
        .\instr_rdata_id_o_reg[3] (\instr_rdata_id_o_reg[3] ),
        .\instr_rdata_id_o_reg[4] (\instr_rdata_id_o_reg[4] ),
        .\instr_rdata_id_o_reg[4]_0 (\instr_rdata_id_o_reg[4]_0 ),
        .\instr_rdata_id_o_reg[6] (\instr_rdata_id_o_reg[6] ),
        .\instr_rdata_id_o_reg[6]_0 (\instr_rdata_id_o_reg[6]_0 ),
        .instr_req_int(instr_req_int),
        .instr_valid_id_o_reg(instr_valid_id_o_reg),
        .instr_valid_id_o_reg_0(instr_valid_id_o_reg_0),
        .instr_valid_id_o_reg_1(instr_valid_id_o_reg_1),
        .\ls_fsm_cs_reg[0] (\ls_fsm_cs_reg[0] ),
        .\ls_fsm_cs_reg[2] (\ls_fsm_cs_reg[2] ),
        .lsu_addr_incr_req(lsu_addr_incr_req),
        .lsu_err_q_reg(lsu_err_q_reg),
        .\mcause_q_reg[3] (\mcause_q_reg[3] ),
        .\md_state_q_reg[0] (\md_state_q_reg[0] ),
        .\md_state_q_reg[0]_0 (\md_state_q_reg[0]_0 ),
        .\md_state_q_reg[0]_1 (\md_state_q_reg[0]_1 ),
        .\mepc_q_reg[1] (\mepc_q_reg[1] ),
        .\mtvec_q_reg[31] (\mtvec_q_reg[31] ),
        .\mtvec_q_reg[31]_0 (\mtvec_q_reg[31]_0 ),
        .\mtvec_q_reg[31]_1 (\mtvec_q_reg[31]_1 ),
        .\mtvec_q_reg[31]_2 (\mtvec_q_reg[31]_2 ),
        .multdiv_alu_operand_a(multdiv_alu_operand_a),
        .multdiv_alu_operand_b(multdiv_alu_operand_b),
        .multdiv_operand_b_ex(multdiv_operand_b_ex),
        .offset_in_init_q(offset_in_init_q),
        .offset_in_init_q_reg(offset_in_init_q_reg),
        .offset_in_init_q_reg_0(offset_in_init_q_reg_0),
        .\pc_id_o_reg[31] (Q),
        .pc_set(pc_set),
        .\rdata_outstanding_q_reg[0] (\rdata_outstanding_q_reg[0]_0 ),
        .\rdata_outstanding_q_reg[1] (\rdata_outstanding_q_reg[1]_0 ),
        .stored_addr_en07_out(stored_addr_en07_out),
        .\stored_addr_q_reg[2] (stored_addr_en),
        .valid_req_q(valid_req_q),
        .valid_req_q_reg(valid_req_q_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[10]_INST_0 
       (.I0(stored_addr_q[10]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [8]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[8]),
        .O(instr_axi_araddr[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[11]_INST_0 
       (.I0(stored_addr_q[11]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [9]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[9]),
        .O(instr_axi_araddr[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[12]_INST_0 
       (.I0(stored_addr_q[12]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [10]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[10]),
        .O(instr_axi_araddr[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[13]_INST_0 
       (.I0(stored_addr_q[13]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [11]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[11]),
        .O(instr_axi_araddr[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[14]_INST_0 
       (.I0(stored_addr_q[14]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [12]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[12]),
        .O(instr_axi_araddr[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[15]_INST_0 
       (.I0(stored_addr_q[15]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [13]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[13]),
        .O(instr_axi_araddr[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[16]_INST_0 
       (.I0(stored_addr_q[16]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [14]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[14]),
        .O(instr_axi_araddr[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[17]_INST_0 
       (.I0(stored_addr_q[17]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [15]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[15]),
        .O(instr_axi_araddr[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[18]_INST_0 
       (.I0(stored_addr_q[18]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [16]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[16]),
        .O(instr_axi_araddr[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[19]_INST_0 
       (.I0(stored_addr_q[19]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [17]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[17]),
        .O(instr_axi_araddr[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[20]_INST_0 
       (.I0(stored_addr_q[20]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [18]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[18]),
        .O(instr_axi_araddr[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[21]_INST_0 
       (.I0(stored_addr_q[21]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [19]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[19]),
        .O(instr_axi_araddr[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[22]_INST_0 
       (.I0(stored_addr_q[22]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [20]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[20]),
        .O(instr_axi_araddr[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[23]_INST_0 
       (.I0(stored_addr_q[23]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [21]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[21]),
        .O(instr_axi_araddr[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[24]_INST_0 
       (.I0(stored_addr_q[24]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [22]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[22]),
        .O(instr_axi_araddr[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[25]_INST_0 
       (.I0(stored_addr_q[25]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [23]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[23]),
        .O(instr_axi_araddr[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[26]_INST_0 
       (.I0(stored_addr_q[26]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [24]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[24]),
        .O(instr_axi_araddr[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[27]_INST_0 
       (.I0(stored_addr_q[27]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [25]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[25]),
        .O(instr_axi_araddr[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[28]_INST_0 
       (.I0(stored_addr_q[28]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [26]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[26]),
        .O(instr_axi_araddr[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[29]_INST_0 
       (.I0(stored_addr_q[29]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [27]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[27]),
        .O(instr_axi_araddr[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[2]_INST_0 
       (.I0(stored_addr_q[2]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [0]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[0]),
        .O(instr_axi_araddr[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[30]_INST_0 
       (.I0(stored_addr_q[30]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [28]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[28]),
        .O(instr_axi_araddr[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[31]_INST_0 
       (.I0(stored_addr_q[31]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [29]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[29]),
        .O(instr_axi_araddr[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[3]_INST_0 
       (.I0(stored_addr_q[3]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [1]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[1]),
        .O(instr_axi_araddr[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[4]_INST_0 
       (.I0(stored_addr_q[4]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [2]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[2]),
        .O(instr_axi_araddr[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[5]_INST_0 
       (.I0(stored_addr_q[5]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [3]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[3]),
        .O(instr_axi_araddr[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[6]_INST_0 
       (.I0(stored_addr_q[6]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [4]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[4]),
        .O(instr_axi_araddr[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[7]_INST_0 
       (.I0(stored_addr_q[7]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [5]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[5]),
        .O(instr_axi_araddr[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[8]_INST_0 
       (.I0(stored_addr_q[8]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [6]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[6]),
        .O(instr_axi_araddr[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \instr_axi_araddr[9]_INST_0 
       (.I0(stored_addr_q[9]),
        .I1(valid_req_q),
        .I2(\stored_addr_q_reg[31]_0 [7]),
        .I3(offset_in_init_q_reg_0),
        .I4(fetch_addr_n[7]),
        .O(instr_axi_araddr[7]));
  FDCE \rdata_outstanding_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(rdata_outstanding_s[0]),
        .Q(\rdata_outstanding_q_reg[1]_0 [0]));
  FDCE \rdata_outstanding_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(rdata_outstanding_s[1]),
        .Q(\rdata_outstanding_q_reg[1]_0 [1]));
  FDRE \stored_addr_q_reg[10] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[8]),
        .Q(stored_addr_q[10]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[11] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[9]),
        .Q(stored_addr_q[11]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[12] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[10]),
        .Q(stored_addr_q[12]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[13] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[11]),
        .Q(stored_addr_q[13]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[14] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[12]),
        .Q(stored_addr_q[14]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[15] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[13]),
        .Q(stored_addr_q[15]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[16] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[14]),
        .Q(stored_addr_q[16]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[17] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[15]),
        .Q(stored_addr_q[17]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[18] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[16]),
        .Q(stored_addr_q[18]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[19] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[17]),
        .Q(stored_addr_q[19]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[20] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[18]),
        .Q(stored_addr_q[20]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[21] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[19]),
        .Q(stored_addr_q[21]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[22] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[20]),
        .Q(stored_addr_q[22]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[23] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[21]),
        .Q(stored_addr_q[23]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[24] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[22]),
        .Q(stored_addr_q[24]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[25] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[23]),
        .Q(stored_addr_q[25]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[26] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[24]),
        .Q(stored_addr_q[26]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[27] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[25]),
        .Q(stored_addr_q[27]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[28] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[26]),
        .Q(stored_addr_q[28]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[29] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[27]),
        .Q(stored_addr_q[29]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[2] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[0]),
        .Q(stored_addr_q[2]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[30] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[28]),
        .Q(stored_addr_q[30]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[31] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[29]),
        .Q(stored_addr_q[31]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[3] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[1]),
        .Q(stored_addr_q[3]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[4] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[2]),
        .Q(stored_addr_q[4]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[5] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[3]),
        .Q(stored_addr_q[5]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[6] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[4]),
        .Q(stored_addr_q[6]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[7] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[5]),
        .Q(stored_addr_q[7]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[8] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[6]),
        .Q(stored_addr_q[8]),
        .R(1'b0));
  FDRE \stored_addr_q_reg[9] 
       (.C(clk),
        .CE(stored_addr_en),
        .D(instr_axi_araddr[7]),
        .Q(stored_addr_q[9]),
        .R(1'b0));
  FDCE valid_req_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS_reg[1] ),
        .Q(valid_req_q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibex_register_file
   (\rf_reg_tmp_reg[26][3]_0 ,
    \rf_reg_tmp_reg[27][25]_0 ,
    \rf_reg_tmp_reg[28][29]_0 ,
    data_axi_wdata,
    mac_res_signed,
    mac_res_signed_0,
    mac_res_signed_1,
    mac_res_signed_2,
    mac_res_signed_3,
    mac_res_signed_4,
    mac_res_signed_5,
    mac_res_signed_6,
    mac_res_signed_7,
    mac_res_signed_8,
    mac_res_signed_9,
    mac_res_signed_10,
    mac_res_signed_11,
    mac_res_signed_12,
    mac_res_signed_13,
    mac_res_signed_14,
    mac_res_signed_15,
    mac_res_signed_16,
    mac_res_signed_17,
    mac_res_signed_18,
    mac_res_signed_19,
    mac_res_signed_20,
    mac_res_signed_21,
    mac_res_signed_22,
    mac_res_signed_23,
    mac_res_signed_24,
    mac_res_signed_25,
    mac_res_signed_26,
    mac_res_signed_27,
    mac_res_signed_28,
    mac_res_signed_29,
    mac_res_signed_30,
    multdiv_operand_a_ex,
    A,
    B,
    axi_aresetn,
    O,
    \instr_rdata_id_o_reg[24] ,
    \instr_rdata_id_o_reg[15]_rep ,
    \instr_rdata_id_o_reg[16]_rep ,
    \instr_rdata_id_o_reg[15]_rep__0 ,
    \instr_rdata_id_o_reg[16]_rep__0 ,
    \instr_rdata_id_o_reg[21]_rep__1 ,
    \instr_rdata_id_o_reg[21]_rep ,
    \instr_rdata_id_o_reg[21]_rep__0 ,
    mult_state_q,
    we_a_dec,
    \instr_rdata_id_o_reg[14] ,
    clk,
    axi_aresetn_0,
    \instr_rdata_id_o_reg[8] ,
    \instr_rdata_id_o_reg[8]_0 );
  output \rf_reg_tmp_reg[26][3]_0 ;
  output \rf_reg_tmp_reg[27][25]_0 ;
  output \rf_reg_tmp_reg[28][29]_0 ;
  output [31:0]data_axi_wdata;
  output mac_res_signed;
  output mac_res_signed_0;
  output mac_res_signed_1;
  output mac_res_signed_2;
  output mac_res_signed_3;
  output mac_res_signed_4;
  output mac_res_signed_5;
  output mac_res_signed_6;
  output mac_res_signed_7;
  output mac_res_signed_8;
  output mac_res_signed_9;
  output mac_res_signed_10;
  output mac_res_signed_11;
  output mac_res_signed_12;
  output mac_res_signed_13;
  output mac_res_signed_14;
  output mac_res_signed_15;
  output mac_res_signed_16;
  output mac_res_signed_17;
  output mac_res_signed_18;
  output mac_res_signed_19;
  output mac_res_signed_20;
  output mac_res_signed_21;
  output mac_res_signed_22;
  output mac_res_signed_23;
  output mac_res_signed_24;
  output mac_res_signed_25;
  output mac_res_signed_26;
  output mac_res_signed_27;
  output mac_res_signed_28;
  output mac_res_signed_29;
  output mac_res_signed_30;
  output [31:0]multdiv_operand_a_ex;
  output [15:0]A;
  output [15:0]B;
  input axi_aresetn;
  input [1:0]O;
  input [9:0]\instr_rdata_id_o_reg[24] ;
  input \instr_rdata_id_o_reg[15]_rep ;
  input \instr_rdata_id_o_reg[16]_rep ;
  input \instr_rdata_id_o_reg[15]_rep__0 ;
  input \instr_rdata_id_o_reg[16]_rep__0 ;
  input \instr_rdata_id_o_reg[21]_rep__1 ;
  input \instr_rdata_id_o_reg[21]_rep ;
  input \instr_rdata_id_o_reg[21]_rep__0 ;
  input [1:0]mult_state_q;
  input [28:0]we_a_dec;
  input [31:0]\instr_rdata_id_o_reg[14] ;
  input clk;
  input axi_aresetn_0;
  input [0:0]\instr_rdata_id_o_reg[8] ;
  input [0:0]\instr_rdata_id_o_reg[8]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [1:0]O;
  wire axi_aresetn;
  wire axi_aresetn_0;
  wire clk;
  wire [31:0]data_axi_wdata;
  wire \data_axi_wdata[24]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_52_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[24]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[25]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_52_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[26]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_52_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[27]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_52_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[28]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[29]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_52_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[30]_INST_0_i_9_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_10_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_11_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_12_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_13_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_14_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_15_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_16_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_17_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_18_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_19_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_20_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_21_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_22_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_23_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_24_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_25_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_26_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_27_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_28_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_29_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_30_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_31_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_32_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_33_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_34_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_35_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_36_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_37_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_38_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_39_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_40_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_41_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_42_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_43_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_44_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_45_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_46_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_47_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_48_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_49_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_50_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_51_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_52_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_5_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_6_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_7_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_8_n_0 ;
  wire \data_axi_wdata[31]_INST_0_i_9_n_0 ;
  wire [31:0]\instr_rdata_id_o_reg[14] ;
  wire \instr_rdata_id_o_reg[15]_rep ;
  wire \instr_rdata_id_o_reg[15]_rep__0 ;
  wire \instr_rdata_id_o_reg[16]_rep ;
  wire \instr_rdata_id_o_reg[16]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep ;
  wire \instr_rdata_id_o_reg[21]_rep__0 ;
  wire \instr_rdata_id_o_reg[21]_rep__1 ;
  wire [9:0]\instr_rdata_id_o_reg[24] ;
  wire [0:0]\instr_rdata_id_o_reg[8] ;
  wire [0:0]\instr_rdata_id_o_reg[8]_0 ;
  wire mac_res_signed;
  wire mac_res_signed_0;
  wire mac_res_signed_1;
  wire mac_res_signed_10;
  wire mac_res_signed_11;
  wire mac_res_signed_12;
  wire mac_res_signed_13;
  wire mac_res_signed_14;
  wire mac_res_signed_15;
  wire mac_res_signed_16;
  wire mac_res_signed_17;
  wire mac_res_signed_18;
  wire mac_res_signed_19;
  wire mac_res_signed_2;
  wire mac_res_signed_20;
  wire mac_res_signed_21;
  wire mac_res_signed_22;
  wire mac_res_signed_23;
  wire mac_res_signed_24;
  wire mac_res_signed_25;
  wire mac_res_signed_26;
  wire mac_res_signed_27;
  wire mac_res_signed_28;
  wire mac_res_signed_29;
  wire mac_res_signed_3;
  wire mac_res_signed_30;
  wire mac_res_signed_4;
  wire mac_res_signed_5;
  wire mac_res_signed_6;
  wire mac_res_signed_7;
  wire mac_res_signed_8;
  wire mac_res_signed_9;
  wire [1:0]mult_state_q;
  wire [31:0]multdiv_operand_a_ex;
  wire \op_numerator_q[0]_i_10_n_0 ;
  wire \op_numerator_q[0]_i_11_n_0 ;
  wire \op_numerator_q[0]_i_12_n_0 ;
  wire \op_numerator_q[0]_i_13_n_0 ;
  wire \op_numerator_q[0]_i_14_n_0 ;
  wire \op_numerator_q[0]_i_7_n_0 ;
  wire \op_numerator_q[0]_i_8_n_0 ;
  wire \op_numerator_q[0]_i_9_n_0 ;
  wire \op_numerator_q[10]_i_10_n_0 ;
  wire \op_numerator_q[10]_i_11_n_0 ;
  wire \op_numerator_q[10]_i_12_n_0 ;
  wire \op_numerator_q[10]_i_13_n_0 ;
  wire \op_numerator_q[10]_i_14_n_0 ;
  wire \op_numerator_q[10]_i_7_n_0 ;
  wire \op_numerator_q[10]_i_8_n_0 ;
  wire \op_numerator_q[10]_i_9_n_0 ;
  wire \op_numerator_q[11]_i_10_n_0 ;
  wire \op_numerator_q[11]_i_11_n_0 ;
  wire \op_numerator_q[11]_i_12_n_0 ;
  wire \op_numerator_q[11]_i_13_n_0 ;
  wire \op_numerator_q[11]_i_14_n_0 ;
  wire \op_numerator_q[11]_i_7_n_0 ;
  wire \op_numerator_q[11]_i_8_n_0 ;
  wire \op_numerator_q[11]_i_9_n_0 ;
  wire \op_numerator_q[12]_i_10_n_0 ;
  wire \op_numerator_q[12]_i_11_n_0 ;
  wire \op_numerator_q[12]_i_12_n_0 ;
  wire \op_numerator_q[12]_i_13_n_0 ;
  wire \op_numerator_q[12]_i_14_n_0 ;
  wire \op_numerator_q[12]_i_7_n_0 ;
  wire \op_numerator_q[12]_i_8_n_0 ;
  wire \op_numerator_q[12]_i_9_n_0 ;
  wire \op_numerator_q[13]_i_10_n_0 ;
  wire \op_numerator_q[13]_i_11_n_0 ;
  wire \op_numerator_q[13]_i_12_n_0 ;
  wire \op_numerator_q[13]_i_13_n_0 ;
  wire \op_numerator_q[13]_i_14_n_0 ;
  wire \op_numerator_q[13]_i_7_n_0 ;
  wire \op_numerator_q[13]_i_8_n_0 ;
  wire \op_numerator_q[13]_i_9_n_0 ;
  wire \op_numerator_q[14]_i_10_n_0 ;
  wire \op_numerator_q[14]_i_11_n_0 ;
  wire \op_numerator_q[14]_i_12_n_0 ;
  wire \op_numerator_q[14]_i_13_n_0 ;
  wire \op_numerator_q[14]_i_14_n_0 ;
  wire \op_numerator_q[14]_i_7_n_0 ;
  wire \op_numerator_q[14]_i_8_n_0 ;
  wire \op_numerator_q[14]_i_9_n_0 ;
  wire \op_numerator_q[15]_i_10_n_0 ;
  wire \op_numerator_q[15]_i_11_n_0 ;
  wire \op_numerator_q[15]_i_12_n_0 ;
  wire \op_numerator_q[15]_i_13_n_0 ;
  wire \op_numerator_q[15]_i_14_n_0 ;
  wire \op_numerator_q[15]_i_7_n_0 ;
  wire \op_numerator_q[15]_i_8_n_0 ;
  wire \op_numerator_q[15]_i_9_n_0 ;
  wire \op_numerator_q[16]_i_10_n_0 ;
  wire \op_numerator_q[16]_i_11_n_0 ;
  wire \op_numerator_q[16]_i_12_n_0 ;
  wire \op_numerator_q[16]_i_13_n_0 ;
  wire \op_numerator_q[16]_i_14_n_0 ;
  wire \op_numerator_q[16]_i_7_n_0 ;
  wire \op_numerator_q[16]_i_8_n_0 ;
  wire \op_numerator_q[16]_i_9_n_0 ;
  wire \op_numerator_q[17]_i_10_n_0 ;
  wire \op_numerator_q[17]_i_11_n_0 ;
  wire \op_numerator_q[17]_i_12_n_0 ;
  wire \op_numerator_q[17]_i_13_n_0 ;
  wire \op_numerator_q[17]_i_14_n_0 ;
  wire \op_numerator_q[17]_i_7_n_0 ;
  wire \op_numerator_q[17]_i_8_n_0 ;
  wire \op_numerator_q[17]_i_9_n_0 ;
  wire \op_numerator_q[18]_i_10_n_0 ;
  wire \op_numerator_q[18]_i_11_n_0 ;
  wire \op_numerator_q[18]_i_12_n_0 ;
  wire \op_numerator_q[18]_i_13_n_0 ;
  wire \op_numerator_q[18]_i_14_n_0 ;
  wire \op_numerator_q[18]_i_7_n_0 ;
  wire \op_numerator_q[18]_i_8_n_0 ;
  wire \op_numerator_q[18]_i_9_n_0 ;
  wire \op_numerator_q[19]_i_10_n_0 ;
  wire \op_numerator_q[19]_i_11_n_0 ;
  wire \op_numerator_q[19]_i_12_n_0 ;
  wire \op_numerator_q[19]_i_13_n_0 ;
  wire \op_numerator_q[19]_i_14_n_0 ;
  wire \op_numerator_q[19]_i_7_n_0 ;
  wire \op_numerator_q[19]_i_8_n_0 ;
  wire \op_numerator_q[19]_i_9_n_0 ;
  wire \op_numerator_q[1]_i_10_n_0 ;
  wire \op_numerator_q[1]_i_11_n_0 ;
  wire \op_numerator_q[1]_i_12_n_0 ;
  wire \op_numerator_q[1]_i_13_n_0 ;
  wire \op_numerator_q[1]_i_14_n_0 ;
  wire \op_numerator_q[1]_i_7_n_0 ;
  wire \op_numerator_q[1]_i_8_n_0 ;
  wire \op_numerator_q[1]_i_9_n_0 ;
  wire \op_numerator_q[20]_i_10_n_0 ;
  wire \op_numerator_q[20]_i_11_n_0 ;
  wire \op_numerator_q[20]_i_12_n_0 ;
  wire \op_numerator_q[20]_i_13_n_0 ;
  wire \op_numerator_q[20]_i_14_n_0 ;
  wire \op_numerator_q[20]_i_7_n_0 ;
  wire \op_numerator_q[20]_i_8_n_0 ;
  wire \op_numerator_q[20]_i_9_n_0 ;
  wire \op_numerator_q[21]_i_10_n_0 ;
  wire \op_numerator_q[21]_i_11_n_0 ;
  wire \op_numerator_q[21]_i_12_n_0 ;
  wire \op_numerator_q[21]_i_13_n_0 ;
  wire \op_numerator_q[21]_i_14_n_0 ;
  wire \op_numerator_q[21]_i_7_n_0 ;
  wire \op_numerator_q[21]_i_8_n_0 ;
  wire \op_numerator_q[21]_i_9_n_0 ;
  wire \op_numerator_q[22]_i_10_n_0 ;
  wire \op_numerator_q[22]_i_11_n_0 ;
  wire \op_numerator_q[22]_i_12_n_0 ;
  wire \op_numerator_q[22]_i_13_n_0 ;
  wire \op_numerator_q[22]_i_14_n_0 ;
  wire \op_numerator_q[22]_i_7_n_0 ;
  wire \op_numerator_q[22]_i_8_n_0 ;
  wire \op_numerator_q[22]_i_9_n_0 ;
  wire \op_numerator_q[23]_i_10_n_0 ;
  wire \op_numerator_q[23]_i_11_n_0 ;
  wire \op_numerator_q[23]_i_12_n_0 ;
  wire \op_numerator_q[23]_i_13_n_0 ;
  wire \op_numerator_q[23]_i_14_n_0 ;
  wire \op_numerator_q[23]_i_7_n_0 ;
  wire \op_numerator_q[23]_i_8_n_0 ;
  wire \op_numerator_q[23]_i_9_n_0 ;
  wire \op_numerator_q[24]_i_10_n_0 ;
  wire \op_numerator_q[24]_i_11_n_0 ;
  wire \op_numerator_q[24]_i_12_n_0 ;
  wire \op_numerator_q[24]_i_13_n_0 ;
  wire \op_numerator_q[24]_i_14_n_0 ;
  wire \op_numerator_q[24]_i_7_n_0 ;
  wire \op_numerator_q[24]_i_8_n_0 ;
  wire \op_numerator_q[24]_i_9_n_0 ;
  wire \op_numerator_q[25]_i_10_n_0 ;
  wire \op_numerator_q[25]_i_11_n_0 ;
  wire \op_numerator_q[25]_i_12_n_0 ;
  wire \op_numerator_q[25]_i_13_n_0 ;
  wire \op_numerator_q[25]_i_14_n_0 ;
  wire \op_numerator_q[25]_i_7_n_0 ;
  wire \op_numerator_q[25]_i_8_n_0 ;
  wire \op_numerator_q[25]_i_9_n_0 ;
  wire \op_numerator_q[26]_i_10_n_0 ;
  wire \op_numerator_q[26]_i_11_n_0 ;
  wire \op_numerator_q[26]_i_12_n_0 ;
  wire \op_numerator_q[26]_i_13_n_0 ;
  wire \op_numerator_q[26]_i_14_n_0 ;
  wire \op_numerator_q[26]_i_7_n_0 ;
  wire \op_numerator_q[26]_i_8_n_0 ;
  wire \op_numerator_q[26]_i_9_n_0 ;
  wire \op_numerator_q[27]_i_10_n_0 ;
  wire \op_numerator_q[27]_i_11_n_0 ;
  wire \op_numerator_q[27]_i_12_n_0 ;
  wire \op_numerator_q[27]_i_13_n_0 ;
  wire \op_numerator_q[27]_i_14_n_0 ;
  wire \op_numerator_q[27]_i_7_n_0 ;
  wire \op_numerator_q[27]_i_8_n_0 ;
  wire \op_numerator_q[27]_i_9_n_0 ;
  wire \op_numerator_q[28]_i_10_n_0 ;
  wire \op_numerator_q[28]_i_11_n_0 ;
  wire \op_numerator_q[28]_i_12_n_0 ;
  wire \op_numerator_q[28]_i_13_n_0 ;
  wire \op_numerator_q[28]_i_14_n_0 ;
  wire \op_numerator_q[28]_i_7_n_0 ;
  wire \op_numerator_q[28]_i_8_n_0 ;
  wire \op_numerator_q[28]_i_9_n_0 ;
  wire \op_numerator_q[29]_i_10_n_0 ;
  wire \op_numerator_q[29]_i_11_n_0 ;
  wire \op_numerator_q[29]_i_12_n_0 ;
  wire \op_numerator_q[29]_i_13_n_0 ;
  wire \op_numerator_q[29]_i_14_n_0 ;
  wire \op_numerator_q[29]_i_7_n_0 ;
  wire \op_numerator_q[29]_i_8_n_0 ;
  wire \op_numerator_q[29]_i_9_n_0 ;
  wire \op_numerator_q[2]_i_10_n_0 ;
  wire \op_numerator_q[2]_i_11_n_0 ;
  wire \op_numerator_q[2]_i_12_n_0 ;
  wire \op_numerator_q[2]_i_13_n_0 ;
  wire \op_numerator_q[2]_i_14_n_0 ;
  wire \op_numerator_q[2]_i_7_n_0 ;
  wire \op_numerator_q[2]_i_8_n_0 ;
  wire \op_numerator_q[2]_i_9_n_0 ;
  wire \op_numerator_q[30]_i_10_n_0 ;
  wire \op_numerator_q[30]_i_11_n_0 ;
  wire \op_numerator_q[30]_i_12_n_0 ;
  wire \op_numerator_q[30]_i_13_n_0 ;
  wire \op_numerator_q[30]_i_14_n_0 ;
  wire \op_numerator_q[30]_i_7_n_0 ;
  wire \op_numerator_q[30]_i_8_n_0 ;
  wire \op_numerator_q[30]_i_9_n_0 ;
  wire \op_numerator_q[31]_i_10_n_0 ;
  wire \op_numerator_q[31]_i_11_n_0 ;
  wire \op_numerator_q[31]_i_12_n_0 ;
  wire \op_numerator_q[31]_i_13_n_0 ;
  wire \op_numerator_q[31]_i_14_n_0 ;
  wire \op_numerator_q[31]_i_15_n_0 ;
  wire \op_numerator_q[31]_i_16_n_0 ;
  wire \op_numerator_q[31]_i_9_n_0 ;
  wire \op_numerator_q[3]_i_10_n_0 ;
  wire \op_numerator_q[3]_i_11_n_0 ;
  wire \op_numerator_q[3]_i_12_n_0 ;
  wire \op_numerator_q[3]_i_13_n_0 ;
  wire \op_numerator_q[3]_i_14_n_0 ;
  wire \op_numerator_q[3]_i_7_n_0 ;
  wire \op_numerator_q[3]_i_8_n_0 ;
  wire \op_numerator_q[3]_i_9_n_0 ;
  wire \op_numerator_q[4]_i_10_n_0 ;
  wire \op_numerator_q[4]_i_11_n_0 ;
  wire \op_numerator_q[4]_i_12_n_0 ;
  wire \op_numerator_q[4]_i_13_n_0 ;
  wire \op_numerator_q[4]_i_14_n_0 ;
  wire \op_numerator_q[4]_i_7_n_0 ;
  wire \op_numerator_q[4]_i_8_n_0 ;
  wire \op_numerator_q[4]_i_9_n_0 ;
  wire \op_numerator_q[5]_i_10_n_0 ;
  wire \op_numerator_q[5]_i_11_n_0 ;
  wire \op_numerator_q[5]_i_12_n_0 ;
  wire \op_numerator_q[5]_i_13_n_0 ;
  wire \op_numerator_q[5]_i_14_n_0 ;
  wire \op_numerator_q[5]_i_7_n_0 ;
  wire \op_numerator_q[5]_i_8_n_0 ;
  wire \op_numerator_q[5]_i_9_n_0 ;
  wire \op_numerator_q[6]_i_10_n_0 ;
  wire \op_numerator_q[6]_i_11_n_0 ;
  wire \op_numerator_q[6]_i_12_n_0 ;
  wire \op_numerator_q[6]_i_13_n_0 ;
  wire \op_numerator_q[6]_i_14_n_0 ;
  wire \op_numerator_q[6]_i_7_n_0 ;
  wire \op_numerator_q[6]_i_8_n_0 ;
  wire \op_numerator_q[6]_i_9_n_0 ;
  wire \op_numerator_q[7]_i_10_n_0 ;
  wire \op_numerator_q[7]_i_11_n_0 ;
  wire \op_numerator_q[7]_i_12_n_0 ;
  wire \op_numerator_q[7]_i_13_n_0 ;
  wire \op_numerator_q[7]_i_14_n_0 ;
  wire \op_numerator_q[7]_i_7_n_0 ;
  wire \op_numerator_q[7]_i_8_n_0 ;
  wire \op_numerator_q[7]_i_9_n_0 ;
  wire \op_numerator_q[8]_i_10_n_0 ;
  wire \op_numerator_q[8]_i_11_n_0 ;
  wire \op_numerator_q[8]_i_12_n_0 ;
  wire \op_numerator_q[8]_i_13_n_0 ;
  wire \op_numerator_q[8]_i_14_n_0 ;
  wire \op_numerator_q[8]_i_7_n_0 ;
  wire \op_numerator_q[8]_i_8_n_0 ;
  wire \op_numerator_q[8]_i_9_n_0 ;
  wire \op_numerator_q[9]_i_10_n_0 ;
  wire \op_numerator_q[9]_i_11_n_0 ;
  wire \op_numerator_q[9]_i_12_n_0 ;
  wire \op_numerator_q[9]_i_13_n_0 ;
  wire \op_numerator_q[9]_i_14_n_0 ;
  wire \op_numerator_q[9]_i_7_n_0 ;
  wire \op_numerator_q[9]_i_8_n_0 ;
  wire \op_numerator_q[9]_i_9_n_0 ;
  wire \op_numerator_q_reg[0]_i_3_n_0 ;
  wire \op_numerator_q_reg[0]_i_4_n_0 ;
  wire \op_numerator_q_reg[0]_i_5_n_0 ;
  wire \op_numerator_q_reg[0]_i_6_n_0 ;
  wire \op_numerator_q_reg[10]_i_3_n_0 ;
  wire \op_numerator_q_reg[10]_i_4_n_0 ;
  wire \op_numerator_q_reg[10]_i_5_n_0 ;
  wire \op_numerator_q_reg[10]_i_6_n_0 ;
  wire \op_numerator_q_reg[11]_i_3_n_0 ;
  wire \op_numerator_q_reg[11]_i_4_n_0 ;
  wire \op_numerator_q_reg[11]_i_5_n_0 ;
  wire \op_numerator_q_reg[11]_i_6_n_0 ;
  wire \op_numerator_q_reg[12]_i_3_n_0 ;
  wire \op_numerator_q_reg[12]_i_4_n_0 ;
  wire \op_numerator_q_reg[12]_i_5_n_0 ;
  wire \op_numerator_q_reg[12]_i_6_n_0 ;
  wire \op_numerator_q_reg[13]_i_3_n_0 ;
  wire \op_numerator_q_reg[13]_i_4_n_0 ;
  wire \op_numerator_q_reg[13]_i_5_n_0 ;
  wire \op_numerator_q_reg[13]_i_6_n_0 ;
  wire \op_numerator_q_reg[14]_i_3_n_0 ;
  wire \op_numerator_q_reg[14]_i_4_n_0 ;
  wire \op_numerator_q_reg[14]_i_5_n_0 ;
  wire \op_numerator_q_reg[14]_i_6_n_0 ;
  wire \op_numerator_q_reg[15]_i_3_n_0 ;
  wire \op_numerator_q_reg[15]_i_4_n_0 ;
  wire \op_numerator_q_reg[15]_i_5_n_0 ;
  wire \op_numerator_q_reg[15]_i_6_n_0 ;
  wire \op_numerator_q_reg[16]_i_3_n_0 ;
  wire \op_numerator_q_reg[16]_i_4_n_0 ;
  wire \op_numerator_q_reg[16]_i_5_n_0 ;
  wire \op_numerator_q_reg[16]_i_6_n_0 ;
  wire \op_numerator_q_reg[17]_i_3_n_0 ;
  wire \op_numerator_q_reg[17]_i_4_n_0 ;
  wire \op_numerator_q_reg[17]_i_5_n_0 ;
  wire \op_numerator_q_reg[17]_i_6_n_0 ;
  wire \op_numerator_q_reg[18]_i_3_n_0 ;
  wire \op_numerator_q_reg[18]_i_4_n_0 ;
  wire \op_numerator_q_reg[18]_i_5_n_0 ;
  wire \op_numerator_q_reg[18]_i_6_n_0 ;
  wire \op_numerator_q_reg[19]_i_3_n_0 ;
  wire \op_numerator_q_reg[19]_i_4_n_0 ;
  wire \op_numerator_q_reg[19]_i_5_n_0 ;
  wire \op_numerator_q_reg[19]_i_6_n_0 ;
  wire \op_numerator_q_reg[1]_i_3_n_0 ;
  wire \op_numerator_q_reg[1]_i_4_n_0 ;
  wire \op_numerator_q_reg[1]_i_5_n_0 ;
  wire \op_numerator_q_reg[1]_i_6_n_0 ;
  wire \op_numerator_q_reg[20]_i_3_n_0 ;
  wire \op_numerator_q_reg[20]_i_4_n_0 ;
  wire \op_numerator_q_reg[20]_i_5_n_0 ;
  wire \op_numerator_q_reg[20]_i_6_n_0 ;
  wire \op_numerator_q_reg[21]_i_3_n_0 ;
  wire \op_numerator_q_reg[21]_i_4_n_0 ;
  wire \op_numerator_q_reg[21]_i_5_n_0 ;
  wire \op_numerator_q_reg[21]_i_6_n_0 ;
  wire \op_numerator_q_reg[22]_i_3_n_0 ;
  wire \op_numerator_q_reg[22]_i_4_n_0 ;
  wire \op_numerator_q_reg[22]_i_5_n_0 ;
  wire \op_numerator_q_reg[22]_i_6_n_0 ;
  wire \op_numerator_q_reg[23]_i_3_n_0 ;
  wire \op_numerator_q_reg[23]_i_4_n_0 ;
  wire \op_numerator_q_reg[23]_i_5_n_0 ;
  wire \op_numerator_q_reg[23]_i_6_n_0 ;
  wire \op_numerator_q_reg[24]_i_3_n_0 ;
  wire \op_numerator_q_reg[24]_i_4_n_0 ;
  wire \op_numerator_q_reg[24]_i_5_n_0 ;
  wire \op_numerator_q_reg[24]_i_6_n_0 ;
  wire \op_numerator_q_reg[25]_i_3_n_0 ;
  wire \op_numerator_q_reg[25]_i_4_n_0 ;
  wire \op_numerator_q_reg[25]_i_5_n_0 ;
  wire \op_numerator_q_reg[25]_i_6_n_0 ;
  wire \op_numerator_q_reg[26]_i_3_n_0 ;
  wire \op_numerator_q_reg[26]_i_4_n_0 ;
  wire \op_numerator_q_reg[26]_i_5_n_0 ;
  wire \op_numerator_q_reg[26]_i_6_n_0 ;
  wire \op_numerator_q_reg[27]_i_3_n_0 ;
  wire \op_numerator_q_reg[27]_i_4_n_0 ;
  wire \op_numerator_q_reg[27]_i_5_n_0 ;
  wire \op_numerator_q_reg[27]_i_6_n_0 ;
  wire \op_numerator_q_reg[28]_i_3_n_0 ;
  wire \op_numerator_q_reg[28]_i_4_n_0 ;
  wire \op_numerator_q_reg[28]_i_5_n_0 ;
  wire \op_numerator_q_reg[28]_i_6_n_0 ;
  wire \op_numerator_q_reg[29]_i_3_n_0 ;
  wire \op_numerator_q_reg[29]_i_4_n_0 ;
  wire \op_numerator_q_reg[29]_i_5_n_0 ;
  wire \op_numerator_q_reg[29]_i_6_n_0 ;
  wire \op_numerator_q_reg[2]_i_3_n_0 ;
  wire \op_numerator_q_reg[2]_i_4_n_0 ;
  wire \op_numerator_q_reg[2]_i_5_n_0 ;
  wire \op_numerator_q_reg[2]_i_6_n_0 ;
  wire \op_numerator_q_reg[30]_i_3_n_0 ;
  wire \op_numerator_q_reg[30]_i_4_n_0 ;
  wire \op_numerator_q_reg[30]_i_5_n_0 ;
  wire \op_numerator_q_reg[30]_i_6_n_0 ;
  wire \op_numerator_q_reg[31]_i_5_n_0 ;
  wire \op_numerator_q_reg[31]_i_6_n_0 ;
  wire \op_numerator_q_reg[31]_i_7_n_0 ;
  wire \op_numerator_q_reg[31]_i_8_n_0 ;
  wire \op_numerator_q_reg[3]_i_3_n_0 ;
  wire \op_numerator_q_reg[3]_i_4_n_0 ;
  wire \op_numerator_q_reg[3]_i_5_n_0 ;
  wire \op_numerator_q_reg[3]_i_6_n_0 ;
  wire \op_numerator_q_reg[4]_i_3_n_0 ;
  wire \op_numerator_q_reg[4]_i_4_n_0 ;
  wire \op_numerator_q_reg[4]_i_5_n_0 ;
  wire \op_numerator_q_reg[4]_i_6_n_0 ;
  wire \op_numerator_q_reg[5]_i_3_n_0 ;
  wire \op_numerator_q_reg[5]_i_4_n_0 ;
  wire \op_numerator_q_reg[5]_i_5_n_0 ;
  wire \op_numerator_q_reg[5]_i_6_n_0 ;
  wire \op_numerator_q_reg[6]_i_3_n_0 ;
  wire \op_numerator_q_reg[6]_i_4_n_0 ;
  wire \op_numerator_q_reg[6]_i_5_n_0 ;
  wire \op_numerator_q_reg[6]_i_6_n_0 ;
  wire \op_numerator_q_reg[7]_i_3_n_0 ;
  wire \op_numerator_q_reg[7]_i_4_n_0 ;
  wire \op_numerator_q_reg[7]_i_5_n_0 ;
  wire \op_numerator_q_reg[7]_i_6_n_0 ;
  wire \op_numerator_q_reg[8]_i_3_n_0 ;
  wire \op_numerator_q_reg[8]_i_4_n_0 ;
  wire \op_numerator_q_reg[8]_i_5_n_0 ;
  wire \op_numerator_q_reg[8]_i_6_n_0 ;
  wire \op_numerator_q_reg[9]_i_3_n_0 ;
  wire \op_numerator_q_reg[9]_i_4_n_0 ;
  wire \op_numerator_q_reg[9]_i_5_n_0 ;
  wire \op_numerator_q_reg[9]_i_6_n_0 ;
  wire \rf_reg_tmp[31][11]_i_2_n_0 ;
  wire \rf_reg_tmp[31][15]_i_2_n_0 ;
  wire \rf_reg_tmp[31][19]_i_2_n_0 ;
  wire \rf_reg_tmp[31][23]_i_2_n_0 ;
  wire \rf_reg_tmp[31][7]_i_2_n_0 ;
  wire [31:0]\rf_reg_tmp_reg[10]_25 ;
  wire [31:0]\rf_reg_tmp_reg[11]_24 ;
  wire [31:0]\rf_reg_tmp_reg[12]_23 ;
  wire [31:0]\rf_reg_tmp_reg[13]_22 ;
  wire [31:0]\rf_reg_tmp_reg[14]_21 ;
  wire [31:0]\rf_reg_tmp_reg[15]_20 ;
  wire [31:0]\rf_reg_tmp_reg[16]_19 ;
  wire [31:0]\rf_reg_tmp_reg[17]_18 ;
  wire [31:0]\rf_reg_tmp_reg[18]_17 ;
  wire [31:0]\rf_reg_tmp_reg[19]_16 ;
  wire [31:0]\rf_reg_tmp_reg[1]_34 ;
  wire [31:0]\rf_reg_tmp_reg[20]_15 ;
  wire [31:0]\rf_reg_tmp_reg[21]_14 ;
  wire [31:0]\rf_reg_tmp_reg[22]_13 ;
  wire [31:0]\rf_reg_tmp_reg[23]_12 ;
  wire [31:0]\rf_reg_tmp_reg[24]_11 ;
  wire [31:0]\rf_reg_tmp_reg[25]_10 ;
  wire \rf_reg_tmp_reg[26][3]_0 ;
  wire [31:0]\rf_reg_tmp_reg[26]_9 ;
  wire \rf_reg_tmp_reg[27][25]_0 ;
  wire [31:0]\rf_reg_tmp_reg[27]_8 ;
  wire \rf_reg_tmp_reg[28][29]_0 ;
  wire [31:0]\rf_reg_tmp_reg[28]_7 ;
  wire [31:0]\rf_reg_tmp_reg[29]_6 ;
  wire [31:0]\rf_reg_tmp_reg[2]_33 ;
  wire [31:0]\rf_reg_tmp_reg[30]_5 ;
  wire [31:0]\rf_reg_tmp_reg[31]_4 ;
  wire [31:0]\rf_reg_tmp_reg[3]_32 ;
  wire [31:0]\rf_reg_tmp_reg[4]_31 ;
  wire [31:0]\rf_reg_tmp_reg[5]_30 ;
  wire [31:0]\rf_reg_tmp_reg[6]_29 ;
  wire [31:0]\rf_reg_tmp_reg[7]_28 ;
  wire [31:0]\rf_reg_tmp_reg[8]_27 ;
  wire [31:0]\rf_reg_tmp_reg[9]_26 ;
  wire [28:0]we_a_dec;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[0]_INST_0 
       (.I0(mac_res_signed_30),
        .I1(mac_res_signed_27),
        .I2(mac_res_signed_28),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_29),
        .O(data_axi_wdata[0]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[10]_INST_0 
       (.I0(mac_res_signed_22),
        .I1(mac_res_signed_21),
        .I2(mac_res_signed_20),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_19),
        .O(data_axi_wdata[10]));
  LUT6 #(
    .INIT(64'hF0FF33AAF00033AA)) 
    \data_axi_wdata[11]_INST_0 
       (.I0(mac_res_signed_18),
        .I1(mac_res_signed_17),
        .I2(mac_res_signed_16),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_15),
        .O(data_axi_wdata[11]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[12]_INST_0 
       (.I0(mac_res_signed_13),
        .I1(mac_res_signed_14),
        .I2(mac_res_signed_11),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_12),
        .O(data_axi_wdata[12]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \data_axi_wdata[13]_INST_0 
       (.I0(mac_res_signed_10),
        .I1(mac_res_signed_9),
        .I2(mac_res_signed_8),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_7),
        .O(data_axi_wdata[13]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[14]_INST_0 
       (.I0(mac_res_signed_6),
        .I1(mac_res_signed_5),
        .I2(mac_res_signed_4),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_3),
        .O(data_axi_wdata[14]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[15]_INST_0 
       (.I0(mac_res_signed_1),
        .I1(mac_res_signed_2),
        .I2(mac_res_signed_0),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed),
        .O(data_axi_wdata[15]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[16]_INST_0 
       (.I0(mac_res_signed_28),
        .I1(mac_res_signed_29),
        .I2(mac_res_signed_27),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_30),
        .O(data_axi_wdata[16]));
  LUT6 #(
    .INIT(64'h00CCAAF0FFCCAAF0)) 
    \data_axi_wdata[17]_INST_0 
       (.I0(mac_res_signed_26),
        .I1(mac_res_signed_25),
        .I2(mac_res_signed_24),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_23),
        .O(data_axi_wdata[17]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[18]_INST_0 
       (.I0(mac_res_signed_20),
        .I1(mac_res_signed_22),
        .I2(mac_res_signed_19),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_21),
        .O(data_axi_wdata[18]));
  LUT6 #(
    .INIT(64'hFFCC0FAA00CC0FAA)) 
    \data_axi_wdata[19]_INST_0 
       (.I0(mac_res_signed_16),
        .I1(mac_res_signed_18),
        .I2(mac_res_signed_17),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_15),
        .O(data_axi_wdata[19]));
  LUT6 #(
    .INIT(64'hFFCC55F000CC55F0)) 
    \data_axi_wdata[1]_INST_0 
       (.I0(mac_res_signed_23),
        .I1(mac_res_signed_24),
        .I2(mac_res_signed_25),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_26),
        .O(data_axi_wdata[1]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[20]_INST_0 
       (.I0(mac_res_signed_12),
        .I1(mac_res_signed_13),
        .I2(mac_res_signed_14),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_11),
        .O(data_axi_wdata[20]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \data_axi_wdata[21]_INST_0 
       (.I0(mac_res_signed_8),
        .I1(mac_res_signed_10),
        .I2(mac_res_signed_7),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_9),
        .O(data_axi_wdata[21]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[22]_INST_0 
       (.I0(mac_res_signed_4),
        .I1(mac_res_signed_6),
        .I2(mac_res_signed_3),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_5),
        .O(data_axi_wdata[22]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[23]_INST_0 
       (.I0(mac_res_signed_0),
        .I1(mac_res_signed_1),
        .I2(mac_res_signed),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_2),
        .O(data_axi_wdata[23]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[24]_INST_0 
       (.I0(mac_res_signed_27),
        .I1(mac_res_signed_28),
        .I2(mac_res_signed_29),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_30),
        .O(data_axi_wdata[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_1 
       (.I0(\data_axi_wdata[24]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[24]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[24]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_27));
  MUXF7 \data_axi_wdata[24]_INST_0_i_10 
       (.I0(\data_axi_wdata[24]_INST_0_i_31_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_32_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_11 
       (.I0(\data_axi_wdata[24]_INST_0_i_33_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_34_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_12 
       (.I0(\data_axi_wdata[24]_INST_0_i_35_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_36_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_13 
       (.I0(\data_axi_wdata[24]_INST_0_i_37_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_38_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_14 
       (.I0(\data_axi_wdata[24]_INST_0_i_39_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_40_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_15 
       (.I0(\data_axi_wdata[24]_INST_0_i_41_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_42_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_15_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_16 
       (.I0(\data_axi_wdata[24]_INST_0_i_43_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_44_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_17 
       (.I0(\data_axi_wdata[24]_INST_0_i_45_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_46_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_18 
       (.I0(\data_axi_wdata[24]_INST_0_i_47_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_48_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_19 
       (.I0(\data_axi_wdata[24]_INST_0_i_49_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_50_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_2 
       (.I0(\data_axi_wdata[24]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[24]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[24]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_28));
  MUXF7 \data_axi_wdata[24]_INST_0_i_20 
       (.I0(\data_axi_wdata[24]_INST_0_i_51_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_52_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_20_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[27]_8 [24]),
        .I1(\rf_reg_tmp_reg[26]_9 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[31]_4 [24]),
        .I1(\rf_reg_tmp_reg[30]_5 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[19]_16 [24]),
        .I1(\rf_reg_tmp_reg[18]_17 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[23]_12 [24]),
        .I1(\rf_reg_tmp_reg[22]_13 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[11]_24 [24]),
        .I1(\rf_reg_tmp_reg[10]_25 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[15]_20 [24]),
        .I1(\rf_reg_tmp_reg[14]_21 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[24]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[3]_32 [24]),
        .I1(\rf_reg_tmp_reg[2]_33 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[7]_28 [24]),
        .I1(\rf_reg_tmp_reg[6]_29 [24]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [24]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [24]),
        .O(\data_axi_wdata[24]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[27]_8 [16]),
        .I1(\rf_reg_tmp_reg[26]_9 [16]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [16]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [16]),
        .O(\data_axi_wdata[24]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_3 
       (.I0(\data_axi_wdata[24]_INST_0_i_13_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_14_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[24]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[24]_INST_0_i_16_n_0 ),
        .O(mac_res_signed_29));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[31]_4 [16]),
        .I1(\rf_reg_tmp_reg[30]_5 [16]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [16]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [16]),
        .O(\data_axi_wdata[24]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[19]_16 [16]),
        .I1(\rf_reg_tmp_reg[18]_17 [16]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [16]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [16]),
        .O(\data_axi_wdata[24]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[23]_12 [16]),
        .I1(\rf_reg_tmp_reg[22]_13 [16]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [16]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [16]),
        .O(\data_axi_wdata[24]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \data_axi_wdata[24]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[9]_26 [16]),
        .I1(\rf_reg_tmp_reg[8]_27 [16]),
        .I2(\rf_reg_tmp_reg[11]_24 [16]),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[10]_25 [16]),
        .I5(\instr_rdata_id_o_reg[21]_rep__0 ),
        .O(\data_axi_wdata[24]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \data_axi_wdata[24]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[15]_20 [16]),
        .I1(\rf_reg_tmp_reg[14]_21 [16]),
        .I2(\rf_reg_tmp_reg[13]_22 [16]),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[12]_23 [16]),
        .I5(\instr_rdata_id_o_reg[21]_rep__0 ),
        .O(\data_axi_wdata[24]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[24]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[3]_32 [16]),
        .I1(\rf_reg_tmp_reg[2]_33 [16]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [16]),
        .O(\data_axi_wdata[24]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[7]_28 [16]),
        .I1(\rf_reg_tmp_reg[6]_29 [16]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [16]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [16]),
        .O(\data_axi_wdata[24]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[27]_8 [8]),
        .I1(\rf_reg_tmp_reg[26]_9 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[31]_4 [8]),
        .I1(\rf_reg_tmp_reg[30]_5 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[19]_16 [8]),
        .I1(\rf_reg_tmp_reg[18]_17 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_4 
       (.I0(\data_axi_wdata[24]_INST_0_i_17_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_18_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[24]_INST_0_i_19_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[24]_INST_0_i_20_n_0 ),
        .O(mac_res_signed_30));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[23]_12 [8]),
        .I1(\rf_reg_tmp_reg[22]_13 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[11]_24 [8]),
        .I1(\rf_reg_tmp_reg[10]_25 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[15]_20 [8]),
        .I1(\rf_reg_tmp_reg[14]_21 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[24]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [8]),
        .I1(\rf_reg_tmp_reg[2]_33 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[7]_28 [8]),
        .I1(\rf_reg_tmp_reg[6]_29 [8]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [8]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [8]),
        .O(\data_axi_wdata[24]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[27]_8 [0]),
        .I1(\rf_reg_tmp_reg[26]_9 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[31]_4 [0]),
        .I1(\rf_reg_tmp_reg[30]_5 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[19]_16 [0]),
        .I1(\rf_reg_tmp_reg[18]_17 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[23]_12 [0]),
        .I1(\rf_reg_tmp_reg[22]_13 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[11]_24 [0]),
        .I1(\rf_reg_tmp_reg[10]_25 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[24]_INST_0_i_5 
       (.I0(\data_axi_wdata[24]_INST_0_i_21_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_22_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[15]_20 [0]),
        .I1(\rf_reg_tmp_reg[14]_21 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[24]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[3]_32 [0]),
        .I1(\rf_reg_tmp_reg[2]_33 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[24]_INST_0_i_52 
       (.I0(\rf_reg_tmp_reg[7]_28 [0]),
        .I1(\rf_reg_tmp_reg[6]_29 [0]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [0]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [0]),
        .O(\data_axi_wdata[24]_INST_0_i_52_n_0 ));
  MUXF7 \data_axi_wdata[24]_INST_0_i_6 
       (.I0(\data_axi_wdata[24]_INST_0_i_23_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_24_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_7 
       (.I0(\data_axi_wdata[24]_INST_0_i_25_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_26_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_8 
       (.I0(\data_axi_wdata[24]_INST_0_i_27_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_28_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[24]_INST_0_i_9 
       (.I0(\data_axi_wdata[24]_INST_0_i_29_n_0 ),
        .I1(\data_axi_wdata[24]_INST_0_i_30_n_0 ),
        .O(\data_axi_wdata[24]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hFCA0FCAF0CA00CAF)) 
    \data_axi_wdata[25]_INST_0 
       (.I0(mac_res_signed_24),
        .I1(mac_res_signed_26),
        .I2(O[0]),
        .I3(O[1]),
        .I4(mac_res_signed_23),
        .I5(mac_res_signed_25),
        .O(data_axi_wdata[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_1 
       (.I0(\data_axi_wdata[25]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[25]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[25]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_24));
  MUXF7 \data_axi_wdata[25]_INST_0_i_10 
       (.I0(\data_axi_wdata[25]_INST_0_i_30_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_31_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_11 
       (.I0(\data_axi_wdata[25]_INST_0_i_32_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_33_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_12 
       (.I0(\data_axi_wdata[25]_INST_0_i_34_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_35_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_13 
       (.I0(\data_axi_wdata[25]_INST_0_i_36_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_37_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_14 
       (.I0(\data_axi_wdata[25]_INST_0_i_38_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_39_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_axi_wdata[25]_INST_0_i_15 
       (.I0(\data_axi_wdata[25]_INST_0_i_40_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_41_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [8]),
        .I3(\data_axi_wdata[25]_INST_0_i_42_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [7]),
        .I5(\data_axi_wdata[25]_INST_0_i_43_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_15_n_0 ));
  MUXF7 \data_axi_wdata[25]_INST_0_i_16 
       (.I0(\data_axi_wdata[25]_INST_0_i_44_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_45_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_17 
       (.I0(\data_axi_wdata[25]_INST_0_i_46_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_47_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_18 
       (.I0(\data_axi_wdata[25]_INST_0_i_48_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_49_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_19 
       (.I0(\data_axi_wdata[25]_INST_0_i_50_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_51_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_2 
       (.I0(\data_axi_wdata[25]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[25]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[25]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_26));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_20 
       (.I0(\rf_reg_tmp_reg[27]_8 [17]),
        .I1(\rf_reg_tmp_reg[26]_9 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[31]_4 [17]),
        .I1(\rf_reg_tmp_reg[30]_5 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[19]_16 [17]),
        .I1(\rf_reg_tmp_reg[18]_17 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[23]_12 [17]),
        .I1(\rf_reg_tmp_reg[22]_13 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[11]_24 [17]),
        .I1(\rf_reg_tmp_reg[10]_25 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[15]_20 [17]),
        .I1(\rf_reg_tmp_reg[14]_21 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[25]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[3]_32 [17]),
        .I1(\rf_reg_tmp_reg[2]_33 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[7]_28 [17]),
        .I1(\rf_reg_tmp_reg[6]_29 [17]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [17]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [17]),
        .O(\data_axi_wdata[25]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[27]_8 [9]),
        .I1(\rf_reg_tmp_reg[26]_9 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[31]_4 [9]),
        .I1(\rf_reg_tmp_reg[30]_5 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFF004747)) 
    \data_axi_wdata[25]_INST_0_i_3 
       (.I0(\data_axi_wdata[25]_INST_0_i_13_n_0 ),
        .I1(\instr_rdata_id_o_reg[24] [8]),
        .I2(\data_axi_wdata[25]_INST_0_i_14_n_0 ),
        .I3(\data_axi_wdata[25]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [9]),
        .O(mac_res_signed_23));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[19]_16 [9]),
        .I1(\rf_reg_tmp_reg[18]_17 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[23]_12 [9]),
        .I1(\rf_reg_tmp_reg[22]_13 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[11]_24 [9]),
        .I1(\rf_reg_tmp_reg[10]_25 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[15]_20 [9]),
        .I1(\rf_reg_tmp_reg[14]_21 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[25]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[3]_32 [9]),
        .I1(\rf_reg_tmp_reg[2]_33 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[7]_28 [9]),
        .I1(\rf_reg_tmp_reg[6]_29 [9]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [9]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [9]),
        .O(\data_axi_wdata[25]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[11]_24 [25]),
        .I1(\rf_reg_tmp_reg[10]_25 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[15]_20 [25]),
        .I1(\rf_reg_tmp_reg[14]_21 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[25]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[3]_32 [25]),
        .I1(\rf_reg_tmp_reg[2]_33 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[7]_28 [25]),
        .I1(\rf_reg_tmp_reg[6]_29 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_4 
       (.I0(\data_axi_wdata[25]_INST_0_i_16_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_17_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[25]_INST_0_i_18_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[25]_INST_0_i_19_n_0 ),
        .O(mac_res_signed_25));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[31]_4 [25]),
        .I1(\rf_reg_tmp_reg[30]_5 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[27]_8 [25]),
        .I1(\rf_reg_tmp_reg[26]_9 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[23]_12 [25]),
        .I1(\rf_reg_tmp_reg[22]_13 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[19]_16 [25]),
        .I1(\rf_reg_tmp_reg[18]_17 [25]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [25]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [25]),
        .O(\data_axi_wdata[25]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[27]_8 [1]),
        .I1(\rf_reg_tmp_reg[26]_9 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[31]_4 [1]),
        .I1(\rf_reg_tmp_reg[30]_5 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[19]_16 [1]),
        .I1(\rf_reg_tmp_reg[18]_17 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[23]_12 [1]),
        .I1(\rf_reg_tmp_reg[22]_13 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[11]_24 [1]),
        .I1(\rf_reg_tmp_reg[10]_25 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[15]_20 [1]),
        .I1(\rf_reg_tmp_reg[14]_21 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[25]_INST_0_i_5 
       (.I0(\data_axi_wdata[25]_INST_0_i_20_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_21_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[25]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[3]_32 [1]),
        .I1(\rf_reg_tmp_reg[2]_33 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[25]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[7]_28 [1]),
        .I1(\rf_reg_tmp_reg[6]_29 [1]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [1]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [1]),
        .O(\data_axi_wdata[25]_INST_0_i_51_n_0 ));
  MUXF7 \data_axi_wdata[25]_INST_0_i_6 
       (.I0(\data_axi_wdata[25]_INST_0_i_22_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_23_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_7 
       (.I0(\data_axi_wdata[25]_INST_0_i_24_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_25_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_8 
       (.I0(\data_axi_wdata[25]_INST_0_i_26_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_27_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[25]_INST_0_i_9 
       (.I0(\data_axi_wdata[25]_INST_0_i_28_n_0 ),
        .I1(\data_axi_wdata[25]_INST_0_i_29_n_0 ),
        .O(\data_axi_wdata[25]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[26]_INST_0 
       (.I0(mac_res_signed_19),
        .I1(mac_res_signed_20),
        .I2(mac_res_signed_21),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_22),
        .O(data_axi_wdata[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_1 
       (.I0(\data_axi_wdata[26]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[26]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[26]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_19));
  MUXF7 \data_axi_wdata[26]_INST_0_i_10 
       (.I0(\data_axi_wdata[26]_INST_0_i_31_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_32_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_11 
       (.I0(\data_axi_wdata[26]_INST_0_i_33_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_34_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_12 
       (.I0(\data_axi_wdata[26]_INST_0_i_35_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_36_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_13 
       (.I0(\data_axi_wdata[26]_INST_0_i_37_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_38_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_14 
       (.I0(\data_axi_wdata[26]_INST_0_i_39_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_40_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_15 
       (.I0(\data_axi_wdata[26]_INST_0_i_41_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_42_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_15_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_16 
       (.I0(\data_axi_wdata[26]_INST_0_i_43_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_44_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_17 
       (.I0(\data_axi_wdata[26]_INST_0_i_45_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_46_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_18 
       (.I0(\data_axi_wdata[26]_INST_0_i_47_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_48_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_19 
       (.I0(\data_axi_wdata[26]_INST_0_i_49_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_50_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_2 
       (.I0(\data_axi_wdata[26]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[26]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[26]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_20));
  MUXF7 \data_axi_wdata[26]_INST_0_i_20 
       (.I0(\data_axi_wdata[26]_INST_0_i_51_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_52_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_20_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[27]_8 [26]),
        .I1(\rf_reg_tmp_reg[26]_9 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[31]_4 [26]),
        .I1(\rf_reg_tmp_reg[30]_5 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[19]_16 [26]),
        .I1(\rf_reg_tmp_reg[18]_17 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[23]_12 [26]),
        .I1(\rf_reg_tmp_reg[22]_13 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[11]_24 [26]),
        .I1(\rf_reg_tmp_reg[10]_25 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[15]_20 [26]),
        .I1(\rf_reg_tmp_reg[14]_21 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[26]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[3]_32 [26]),
        .I1(\rf_reg_tmp_reg[2]_33 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[7]_28 [26]),
        .I1(\rf_reg_tmp_reg[6]_29 [26]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [26]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [26]),
        .O(\data_axi_wdata[26]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[27]_8 [18]),
        .I1(\rf_reg_tmp_reg[26]_9 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_3 
       (.I0(\data_axi_wdata[26]_INST_0_i_13_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_14_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[26]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[26]_INST_0_i_16_n_0 ),
        .O(mac_res_signed_21));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[31]_4 [18]),
        .I1(\rf_reg_tmp_reg[30]_5 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[19]_16 [18]),
        .I1(\rf_reg_tmp_reg[18]_17 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[23]_12 [18]),
        .I1(\rf_reg_tmp_reg[22]_13 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[11]_24 [18]),
        .I1(\rf_reg_tmp_reg[10]_25 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[15]_20 [18]),
        .I1(\rf_reg_tmp_reg[14]_21 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[26]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[3]_32 [18]),
        .I1(\rf_reg_tmp_reg[2]_33 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[7]_28 [18]),
        .I1(\rf_reg_tmp_reg[6]_29 [18]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [18]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [18]),
        .O(\data_axi_wdata[26]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[27]_8 [2]),
        .I1(\rf_reg_tmp_reg[26]_9 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[31]_4 [2]),
        .I1(\rf_reg_tmp_reg[30]_5 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[19]_16 [2]),
        .I1(\rf_reg_tmp_reg[18]_17 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_4 
       (.I0(\data_axi_wdata[26]_INST_0_i_17_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_18_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[26]_INST_0_i_19_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[26]_INST_0_i_20_n_0 ),
        .O(mac_res_signed_22));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[23]_12 [2]),
        .I1(\rf_reg_tmp_reg[22]_13 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[11]_24 [2]),
        .I1(\rf_reg_tmp_reg[10]_25 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[15]_20 [2]),
        .I1(\rf_reg_tmp_reg[14]_21 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[26]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [2]),
        .I1(\rf_reg_tmp_reg[2]_33 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[7]_28 [2]),
        .I1(\rf_reg_tmp_reg[6]_29 [2]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [2]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [2]),
        .O(\data_axi_wdata[26]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[27]_8 [10]),
        .I1(\rf_reg_tmp_reg[26]_9 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[31]_4 [10]),
        .I1(\rf_reg_tmp_reg[30]_5 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[19]_16 [10]),
        .I1(\rf_reg_tmp_reg[18]_17 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[23]_12 [10]),
        .I1(\rf_reg_tmp_reg[22]_13 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[11]_24 [10]),
        .I1(\rf_reg_tmp_reg[10]_25 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[26]_INST_0_i_5 
       (.I0(\data_axi_wdata[26]_INST_0_i_21_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_22_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[15]_20 [10]),
        .I1(\rf_reg_tmp_reg[14]_21 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[26]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[3]_32 [10]),
        .I1(\rf_reg_tmp_reg[2]_33 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[26]_INST_0_i_52 
       (.I0(\rf_reg_tmp_reg[7]_28 [10]),
        .I1(\rf_reg_tmp_reg[6]_29 [10]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [10]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [10]),
        .O(\data_axi_wdata[26]_INST_0_i_52_n_0 ));
  MUXF7 \data_axi_wdata[26]_INST_0_i_6 
       (.I0(\data_axi_wdata[26]_INST_0_i_23_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_24_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_7 
       (.I0(\data_axi_wdata[26]_INST_0_i_25_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_26_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_8 
       (.I0(\data_axi_wdata[26]_INST_0_i_27_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_28_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[26]_INST_0_i_9 
       (.I0(\data_axi_wdata[26]_INST_0_i_29_n_0 ),
        .I1(\data_axi_wdata[26]_INST_0_i_30_n_0 ),
        .O(\data_axi_wdata[26]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'h0FFFCCAA0F00CCAA)) 
    \data_axi_wdata[27]_INST_0 
       (.I0(mac_res_signed_15),
        .I1(mac_res_signed_16),
        .I2(mac_res_signed_17),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_18),
        .O(data_axi_wdata[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_1 
       (.I0(\data_axi_wdata[27]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[27]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[27]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_15));
  MUXF7 \data_axi_wdata[27]_INST_0_i_10 
       (.I0(\data_axi_wdata[27]_INST_0_i_31_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_32_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_11 
       (.I0(\data_axi_wdata[27]_INST_0_i_33_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_34_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_12 
       (.I0(\data_axi_wdata[27]_INST_0_i_35_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_36_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_13 
       (.I0(\data_axi_wdata[27]_INST_0_i_37_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_38_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_14 
       (.I0(\data_axi_wdata[27]_INST_0_i_39_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_40_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_15 
       (.I0(\data_axi_wdata[27]_INST_0_i_41_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_42_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_15_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_16 
       (.I0(\data_axi_wdata[27]_INST_0_i_43_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_44_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_17 
       (.I0(\data_axi_wdata[27]_INST_0_i_45_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_46_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_18 
       (.I0(\data_axi_wdata[27]_INST_0_i_47_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_48_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_19 
       (.I0(\data_axi_wdata[27]_INST_0_i_49_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_50_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_2 
       (.I0(\data_axi_wdata[27]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[27]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[27]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_16));
  MUXF7 \data_axi_wdata[27]_INST_0_i_20 
       (.I0(\data_axi_wdata[27]_INST_0_i_51_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_52_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_20_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[27]_8 [27]),
        .I1(\rf_reg_tmp_reg[26]_9 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[31]_4 [27]),
        .I1(\rf_reg_tmp_reg[30]_5 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[19]_16 [27]),
        .I1(\rf_reg_tmp_reg[18]_17 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[23]_12 [27]),
        .I1(\rf_reg_tmp_reg[22]_13 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[11]_24 [27]),
        .I1(\rf_reg_tmp_reg[10]_25 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[15]_20 [27]),
        .I1(\rf_reg_tmp_reg[14]_21 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[27]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[3]_32 [27]),
        .I1(\rf_reg_tmp_reg[2]_33 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[7]_28 [27]),
        .I1(\rf_reg_tmp_reg[6]_29 [27]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [27]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [27]),
        .O(\data_axi_wdata[27]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[27]_8 [19]),
        .I1(\rf_reg_tmp_reg[26]_9 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_axi_wdata[27]_INST_0_i_3 
       (.I0(\data_axi_wdata[27]_INST_0_i_13_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_14_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[27]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[27]_INST_0_i_16_n_0 ),
        .O(mac_res_signed_17));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[31]_4 [19]),
        .I1(\rf_reg_tmp_reg[30]_5 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[19]_16 [19]),
        .I1(\rf_reg_tmp_reg[18]_17 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[23]_12 [19]),
        .I1(\rf_reg_tmp_reg[22]_13 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[11]_24 [19]),
        .I1(\rf_reg_tmp_reg[10]_25 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[15]_20 [19]),
        .I1(\rf_reg_tmp_reg[14]_21 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[27]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[3]_32 [19]),
        .I1(\rf_reg_tmp_reg[2]_33 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[7]_28 [19]),
        .I1(\rf_reg_tmp_reg[6]_29 [19]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [19]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [19]),
        .O(\data_axi_wdata[27]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[27]_8 [3]),
        .I1(\rf_reg_tmp_reg[26]_9 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[31]_4 [3]),
        .I1(\rf_reg_tmp_reg[30]_5 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[19]_16 [3]),
        .I1(\rf_reg_tmp_reg[18]_17 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_4 
       (.I0(\data_axi_wdata[27]_INST_0_i_17_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_18_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[27]_INST_0_i_19_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[27]_INST_0_i_20_n_0 ),
        .O(mac_res_signed_18));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[23]_12 [3]),
        .I1(\rf_reg_tmp_reg[22]_13 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[11]_24 [3]),
        .I1(\rf_reg_tmp_reg[10]_25 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[15]_20 [3]),
        .I1(\rf_reg_tmp_reg[14]_21 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[27]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [3]),
        .I1(\rf_reg_tmp_reg[2]_33 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[7]_28 [3]),
        .I1(\rf_reg_tmp_reg[6]_29 [3]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [3]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [3]),
        .O(\data_axi_wdata[27]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[27]_8 [11]),
        .I1(\rf_reg_tmp_reg[26]_9 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[31]_4 [11]),
        .I1(\rf_reg_tmp_reg[30]_5 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[19]_16 [11]),
        .I1(\rf_reg_tmp_reg[18]_17 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[23]_12 [11]),
        .I1(\rf_reg_tmp_reg[22]_13 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[11]_24 [11]),
        .I1(\rf_reg_tmp_reg[10]_25 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[27]_INST_0_i_5 
       (.I0(\data_axi_wdata[27]_INST_0_i_21_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_22_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[15]_20 [11]),
        .I1(\rf_reg_tmp_reg[14]_21 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[27]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[3]_32 [11]),
        .I1(\rf_reg_tmp_reg[2]_33 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[27]_INST_0_i_52 
       (.I0(\rf_reg_tmp_reg[7]_28 [11]),
        .I1(\rf_reg_tmp_reg[6]_29 [11]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [11]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [11]),
        .O(\data_axi_wdata[27]_INST_0_i_52_n_0 ));
  MUXF7 \data_axi_wdata[27]_INST_0_i_6 
       (.I0(\data_axi_wdata[27]_INST_0_i_23_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_24_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_7 
       (.I0(\data_axi_wdata[27]_INST_0_i_25_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_26_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_8 
       (.I0(\data_axi_wdata[27]_INST_0_i_27_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_28_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[27]_INST_0_i_9 
       (.I0(\data_axi_wdata[27]_INST_0_i_29_n_0 ),
        .I1(\data_axi_wdata[27]_INST_0_i_30_n_0 ),
        .O(\data_axi_wdata[27]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[28]_INST_0 
       (.I0(mac_res_signed_11),
        .I1(mac_res_signed_12),
        .I2(mac_res_signed_13),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_14),
        .O(data_axi_wdata[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_1 
       (.I0(\data_axi_wdata[28]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[28]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[28]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_11));
  MUXF7 \data_axi_wdata[28]_INST_0_i_10 
       (.I0(\data_axi_wdata[28]_INST_0_i_31_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_32_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_11 
       (.I0(\data_axi_wdata[28]_INST_0_i_33_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_34_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_12 
       (.I0(\data_axi_wdata[28]_INST_0_i_35_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_36_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_13 
       (.I0(\data_axi_wdata[28]_INST_0_i_37_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_38_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_14 
       (.I0(\data_axi_wdata[28]_INST_0_i_39_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_40_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_15 
       (.I0(\data_axi_wdata[28]_INST_0_i_41_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_42_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_15_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_16 
       (.I0(\data_axi_wdata[28]_INST_0_i_43_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_44_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_17 
       (.I0(\data_axi_wdata[28]_INST_0_i_45_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_46_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_18 
       (.I0(\data_axi_wdata[28]_INST_0_i_47_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_48_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_19 
       (.I0(\data_axi_wdata[28]_INST_0_i_49_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_50_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_2 
       (.I0(\data_axi_wdata[28]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[28]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[28]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_12));
  MUXF7 \data_axi_wdata[28]_INST_0_i_20 
       (.I0(\data_axi_wdata[28]_INST_0_i_51_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_52_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_20_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[27]_8 [28]),
        .I1(\rf_reg_tmp_reg[26]_9 [28]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [28]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [28]),
        .O(\data_axi_wdata[28]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[31]_4 [28]),
        .I1(\rf_reg_tmp_reg[30]_5 [28]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [28]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [28]),
        .O(\data_axi_wdata[28]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[19]_16 [28]),
        .I1(\rf_reg_tmp_reg[18]_17 [28]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [28]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [28]),
        .O(\data_axi_wdata[28]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[23]_12 [28]),
        .I1(\rf_reg_tmp_reg[22]_13 [28]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [28]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [28]),
        .O(\data_axi_wdata[28]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \data_axi_wdata[28]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[9]_26 [28]),
        .I1(\rf_reg_tmp_reg[8]_27 [28]),
        .I2(\rf_reg_tmp_reg[11]_24 [28]),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[10]_25 [28]),
        .I5(\instr_rdata_id_o_reg[21]_rep ),
        .O(\data_axi_wdata[28]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \data_axi_wdata[28]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[13]_22 [28]),
        .I1(\rf_reg_tmp_reg[12]_23 [28]),
        .I2(\rf_reg_tmp_reg[15]_20 [28]),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[14]_21 [28]),
        .I5(\instr_rdata_id_o_reg[21]_rep ),
        .O(\data_axi_wdata[28]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[28]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[3]_32 [28]),
        .I1(\rf_reg_tmp_reg[2]_33 [28]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [28]),
        .O(\data_axi_wdata[28]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[7]_28 [28]),
        .I1(\rf_reg_tmp_reg[6]_29 [28]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [28]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [28]),
        .O(\data_axi_wdata[28]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[27]_8 [20]),
        .I1(\rf_reg_tmp_reg[26]_9 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_3 
       (.I0(\data_axi_wdata[28]_INST_0_i_13_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_14_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[28]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[28]_INST_0_i_16_n_0 ),
        .O(mac_res_signed_13));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[31]_4 [20]),
        .I1(\rf_reg_tmp_reg[30]_5 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[19]_16 [20]),
        .I1(\rf_reg_tmp_reg[18]_17 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[23]_12 [20]),
        .I1(\rf_reg_tmp_reg[22]_13 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[11]_24 [20]),
        .I1(\rf_reg_tmp_reg[10]_25 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[15]_20 [20]),
        .I1(\rf_reg_tmp_reg[14]_21 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[28]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[3]_32 [20]),
        .I1(\rf_reg_tmp_reg[2]_33 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[7]_28 [20]),
        .I1(\rf_reg_tmp_reg[6]_29 [20]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [20]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [20]),
        .O(\data_axi_wdata[28]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[27]_8 [12]),
        .I1(\rf_reg_tmp_reg[26]_9 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[31]_4 [12]),
        .I1(\rf_reg_tmp_reg[30]_5 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[19]_16 [12]),
        .I1(\rf_reg_tmp_reg[18]_17 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_4 
       (.I0(\data_axi_wdata[28]_INST_0_i_17_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_18_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[28]_INST_0_i_19_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[28]_INST_0_i_20_n_0 ),
        .O(mac_res_signed_14));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[23]_12 [12]),
        .I1(\rf_reg_tmp_reg[22]_13 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[11]_24 [12]),
        .I1(\rf_reg_tmp_reg[10]_25 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[15]_20 [12]),
        .I1(\rf_reg_tmp_reg[14]_21 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[28]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [12]),
        .I1(\rf_reg_tmp_reg[2]_33 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[7]_28 [12]),
        .I1(\rf_reg_tmp_reg[6]_29 [12]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [12]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [12]),
        .O(\data_axi_wdata[28]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[27]_8 [4]),
        .I1(\rf_reg_tmp_reg[26]_9 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[31]_4 [4]),
        .I1(\rf_reg_tmp_reg[30]_5 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[19]_16 [4]),
        .I1(\rf_reg_tmp_reg[18]_17 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[23]_12 [4]),
        .I1(\rf_reg_tmp_reg[22]_13 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[11]_24 [4]),
        .I1(\rf_reg_tmp_reg[10]_25 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[28]_INST_0_i_5 
       (.I0(\data_axi_wdata[28]_INST_0_i_21_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_22_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[15]_20 [4]),
        .I1(\rf_reg_tmp_reg[14]_21 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[28]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[3]_32 [4]),
        .I1(\rf_reg_tmp_reg[2]_33 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[28]_INST_0_i_52 
       (.I0(\rf_reg_tmp_reg[7]_28 [4]),
        .I1(\rf_reg_tmp_reg[6]_29 [4]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [4]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [4]),
        .O(\data_axi_wdata[28]_INST_0_i_52_n_0 ));
  MUXF7 \data_axi_wdata[28]_INST_0_i_6 
       (.I0(\data_axi_wdata[28]_INST_0_i_23_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_24_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_7 
       (.I0(\data_axi_wdata[28]_INST_0_i_25_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_26_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_8 
       (.I0(\data_axi_wdata[28]_INST_0_i_27_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_28_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[28]_INST_0_i_9 
       (.I0(\data_axi_wdata[28]_INST_0_i_29_n_0 ),
        .I1(\data_axi_wdata[28]_INST_0_i_30_n_0 ),
        .O(\data_axi_wdata[28]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \data_axi_wdata[29]_INST_0 
       (.I0(mac_res_signed_7),
        .I1(mac_res_signed_8),
        .I2(mac_res_signed_9),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_10),
        .O(data_axi_wdata[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_1 
       (.I0(\data_axi_wdata[29]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[29]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[29]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_7));
  MUXF7 \data_axi_wdata[29]_INST_0_i_10 
       (.I0(\data_axi_wdata[29]_INST_0_i_30_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_31_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_11 
       (.I0(\data_axi_wdata[29]_INST_0_i_32_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_33_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_12 
       (.I0(\data_axi_wdata[29]_INST_0_i_34_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_35_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_13 
       (.I0(\data_axi_wdata[29]_INST_0_i_36_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_37_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_14 
       (.I0(\data_axi_wdata[29]_INST_0_i_38_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_39_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \data_axi_wdata[29]_INST_0_i_15 
       (.I0(\data_axi_wdata[29]_INST_0_i_40_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_41_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [8]),
        .I3(\data_axi_wdata[29]_INST_0_i_42_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [7]),
        .I5(\data_axi_wdata[29]_INST_0_i_43_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_15_n_0 ));
  MUXF7 \data_axi_wdata[29]_INST_0_i_16 
       (.I0(\data_axi_wdata[29]_INST_0_i_44_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_45_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_17 
       (.I0(\data_axi_wdata[29]_INST_0_i_46_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_47_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_18 
       (.I0(\data_axi_wdata[29]_INST_0_i_48_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_49_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_19 
       (.I0(\data_axi_wdata[29]_INST_0_i_50_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_51_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_2 
       (.I0(\data_axi_wdata[29]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[29]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[29]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_20 
       (.I0(\rf_reg_tmp_reg[27]_8 [21]),
        .I1(\rf_reg_tmp_reg[26]_9 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[31]_4 [21]),
        .I1(\rf_reg_tmp_reg[30]_5 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[19]_16 [21]),
        .I1(\rf_reg_tmp_reg[18]_17 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[23]_12 [21]),
        .I1(\rf_reg_tmp_reg[22]_13 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[11]_24 [21]),
        .I1(\rf_reg_tmp_reg[10]_25 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[15]_20 [21]),
        .I1(\rf_reg_tmp_reg[14]_21 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[29]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[3]_32 [21]),
        .I1(\rf_reg_tmp_reg[2]_33 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[7]_28 [21]),
        .I1(\rf_reg_tmp_reg[6]_29 [21]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [21]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [21]),
        .O(\data_axi_wdata[29]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[27]_8 [13]),
        .I1(\rf_reg_tmp_reg[26]_9 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[31]_4 [13]),
        .I1(\rf_reg_tmp_reg[30]_5 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \data_axi_wdata[29]_INST_0_i_3 
       (.I0(\data_axi_wdata[29]_INST_0_i_13_n_0 ),
        .I1(\instr_rdata_id_o_reg[24] [8]),
        .I2(\data_axi_wdata[29]_INST_0_i_14_n_0 ),
        .I3(\instr_rdata_id_o_reg[24] [9]),
        .I4(\data_axi_wdata[29]_INST_0_i_15_n_0 ),
        .O(mac_res_signed_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[19]_16 [13]),
        .I1(\rf_reg_tmp_reg[18]_17 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[23]_12 [13]),
        .I1(\rf_reg_tmp_reg[22]_13 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[11]_24 [13]),
        .I1(\rf_reg_tmp_reg[10]_25 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[15]_20 [13]),
        .I1(\rf_reg_tmp_reg[14]_21 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[29]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[3]_32 [13]),
        .I1(\rf_reg_tmp_reg[2]_33 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[7]_28 [13]),
        .I1(\rf_reg_tmp_reg[6]_29 [13]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [13]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [13]),
        .O(\data_axi_wdata[29]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[27]_8 [29]),
        .I1(\rf_reg_tmp_reg[26]_9 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[31]_4 [29]),
        .I1(\rf_reg_tmp_reg[30]_5 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[19]_16 [29]),
        .I1(\rf_reg_tmp_reg[18]_17 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[23]_12 [29]),
        .I1(\rf_reg_tmp_reg[22]_13 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_4 
       (.I0(\data_axi_wdata[29]_INST_0_i_16_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_17_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[29]_INST_0_i_18_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[29]_INST_0_i_19_n_0 ),
        .O(mac_res_signed_10));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[11]_24 [29]),
        .I1(\rf_reg_tmp_reg[10]_25 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[15]_20 [29]),
        .I1(\rf_reg_tmp_reg[14]_21 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[7]_28 [29]),
        .I1(\rf_reg_tmp_reg[6]_29 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [29]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[29]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [29]),
        .I1(\rf_reg_tmp_reg[2]_33 [29]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [29]),
        .O(\data_axi_wdata[29]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[27]_8 [5]),
        .I1(\rf_reg_tmp_reg[26]_9 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[31]_4 [5]),
        .I1(\rf_reg_tmp_reg[30]_5 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[19]_16 [5]),
        .I1(\rf_reg_tmp_reg[18]_17 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[23]_12 [5]),
        .I1(\rf_reg_tmp_reg[22]_13 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[11]_24 [5]),
        .I1(\rf_reg_tmp_reg[10]_25 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[15]_20 [5]),
        .I1(\rf_reg_tmp_reg[14]_21 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[29]_INST_0_i_5 
       (.I0(\data_axi_wdata[29]_INST_0_i_20_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_21_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[29]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[3]_32 [5]),
        .I1(\rf_reg_tmp_reg[2]_33 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[29]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[7]_28 [5]),
        .I1(\rf_reg_tmp_reg[6]_29 [5]),
        .I2(\instr_rdata_id_o_reg[21]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [5]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [5]),
        .O(\data_axi_wdata[29]_INST_0_i_51_n_0 ));
  MUXF7 \data_axi_wdata[29]_INST_0_i_6 
       (.I0(\data_axi_wdata[29]_INST_0_i_22_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_23_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_7 
       (.I0(\data_axi_wdata[29]_INST_0_i_24_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_25_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_8 
       (.I0(\data_axi_wdata[29]_INST_0_i_26_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_27_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[29]_INST_0_i_9 
       (.I0(\data_axi_wdata[29]_INST_0_i_28_n_0 ),
        .I1(\data_axi_wdata[29]_INST_0_i_29_n_0 ),
        .O(\data_axi_wdata[29]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[2]_INST_0 
       (.I0(mac_res_signed_21),
        .I1(mac_res_signed_19),
        .I2(mac_res_signed_22),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_20),
        .O(data_axi_wdata[2]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[30]_INST_0 
       (.I0(mac_res_signed_3),
        .I1(mac_res_signed_4),
        .I2(mac_res_signed_5),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_6),
        .O(data_axi_wdata[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_1 
       (.I0(\data_axi_wdata[30]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[30]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[30]_INST_0_i_8_n_0 ),
        .O(mac_res_signed_3));
  MUXF7 \data_axi_wdata[30]_INST_0_i_10 
       (.I0(\data_axi_wdata[30]_INST_0_i_31_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_32_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_11 
       (.I0(\data_axi_wdata[30]_INST_0_i_33_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_34_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_12 
       (.I0(\data_axi_wdata[30]_INST_0_i_35_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_36_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_13 
       (.I0(\data_axi_wdata[30]_INST_0_i_37_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_38_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_14 
       (.I0(\data_axi_wdata[30]_INST_0_i_39_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_40_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_15 
       (.I0(\data_axi_wdata[30]_INST_0_i_41_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_42_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_15_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_16 
       (.I0(\data_axi_wdata[30]_INST_0_i_43_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_44_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_17 
       (.I0(\data_axi_wdata[30]_INST_0_i_45_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_46_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_18 
       (.I0(\data_axi_wdata[30]_INST_0_i_47_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_48_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_19 
       (.I0(\data_axi_wdata[30]_INST_0_i_49_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_50_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_2 
       (.I0(\data_axi_wdata[30]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[30]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[30]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_4));
  MUXF7 \data_axi_wdata[30]_INST_0_i_20 
       (.I0(\data_axi_wdata[30]_INST_0_i_51_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_52_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_20_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[27]_8 [30]),
        .I1(\rf_reg_tmp_reg[26]_9 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[31]_4 [30]),
        .I1(\rf_reg_tmp_reg[30]_5 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[19]_16 [30]),
        .I1(\rf_reg_tmp_reg[18]_17 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[23]_12 [30]),
        .I1(\rf_reg_tmp_reg[22]_13 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[11]_24 [30]),
        .I1(\rf_reg_tmp_reg[10]_25 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[15]_20 [30]),
        .I1(\rf_reg_tmp_reg[14]_21 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[30]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[3]_32 [30]),
        .I1(\rf_reg_tmp_reg[2]_33 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[7]_28 [30]),
        .I1(\rf_reg_tmp_reg[6]_29 [30]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [30]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [30]),
        .O(\data_axi_wdata[30]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[27]_8 [22]),
        .I1(\rf_reg_tmp_reg[26]_9 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_3 
       (.I0(\data_axi_wdata[30]_INST_0_i_13_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_14_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[30]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[30]_INST_0_i_16_n_0 ),
        .O(mac_res_signed_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[31]_4 [22]),
        .I1(\rf_reg_tmp_reg[30]_5 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[19]_16 [22]),
        .I1(\rf_reg_tmp_reg[18]_17 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[23]_12 [22]),
        .I1(\rf_reg_tmp_reg[22]_13 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[11]_24 [22]),
        .I1(\rf_reg_tmp_reg[10]_25 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[15]_20 [22]),
        .I1(\rf_reg_tmp_reg[14]_21 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[30]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[3]_32 [22]),
        .I1(\rf_reg_tmp_reg[2]_33 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[7]_28 [22]),
        .I1(\rf_reg_tmp_reg[6]_29 [22]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [22]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [22]),
        .O(\data_axi_wdata[30]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[27]_8 [6]),
        .I1(\rf_reg_tmp_reg[26]_9 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[31]_4 [6]),
        .I1(\rf_reg_tmp_reg[30]_5 [6]),
        .I2(\instr_rdata_id_o_reg[24] [6]),
        .I3(\rf_reg_tmp_reg[29]_6 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[19]_16 [6]),
        .I1(\rf_reg_tmp_reg[18]_17 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_4 
       (.I0(\data_axi_wdata[30]_INST_0_i_17_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_18_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[30]_INST_0_i_19_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[30]_INST_0_i_20_n_0 ),
        .O(mac_res_signed_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[23]_12 [6]),
        .I1(\rf_reg_tmp_reg[22]_13 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[11]_24 [6]),
        .I1(\rf_reg_tmp_reg[10]_25 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[15]_20 [6]),
        .I1(\rf_reg_tmp_reg[14]_21 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[30]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [6]),
        .I1(\rf_reg_tmp_reg[2]_33 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[7]_28 [6]),
        .I1(\rf_reg_tmp_reg[6]_29 [6]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [6]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [6]),
        .O(\data_axi_wdata[30]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[27]_8 [14]),
        .I1(\rf_reg_tmp_reg[26]_9 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[31]_4 [14]),
        .I1(\rf_reg_tmp_reg[30]_5 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[19]_16 [14]),
        .I1(\rf_reg_tmp_reg[18]_17 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[23]_12 [14]),
        .I1(\rf_reg_tmp_reg[22]_13 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[11]_24 [14]),
        .I1(\rf_reg_tmp_reg[10]_25 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[30]_INST_0_i_5 
       (.I0(\data_axi_wdata[30]_INST_0_i_21_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_22_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[15]_20 [14]),
        .I1(\rf_reg_tmp_reg[14]_21 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[30]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[3]_32 [14]),
        .I1(\rf_reg_tmp_reg[2]_33 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[30]_INST_0_i_52 
       (.I0(\rf_reg_tmp_reg[7]_28 [14]),
        .I1(\rf_reg_tmp_reg[6]_29 [14]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [14]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [14]),
        .O(\data_axi_wdata[30]_INST_0_i_52_n_0 ));
  MUXF7 \data_axi_wdata[30]_INST_0_i_6 
       (.I0(\data_axi_wdata[30]_INST_0_i_23_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_24_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_7 
       (.I0(\data_axi_wdata[30]_INST_0_i_25_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_26_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_8 
       (.I0(\data_axi_wdata[30]_INST_0_i_27_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_28_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[30]_INST_0_i_9 
       (.I0(\data_axi_wdata[30]_INST_0_i_29_n_0 ),
        .I1(\data_axi_wdata[30]_INST_0_i_30_n_0 ),
        .O(\data_axi_wdata[30]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[31]_INST_0 
       (.I0(mac_res_signed),
        .I1(mac_res_signed_0),
        .I2(mac_res_signed_1),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_2),
        .O(data_axi_wdata[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_1 
       (.I0(\data_axi_wdata[31]_INST_0_i_5_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[31]_INST_0_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[31]_INST_0_i_8_n_0 ),
        .O(mac_res_signed));
  MUXF7 \data_axi_wdata[31]_INST_0_i_10 
       (.I0(\data_axi_wdata[31]_INST_0_i_31_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_32_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_10_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_11 
       (.I0(\data_axi_wdata[31]_INST_0_i_33_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_34_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_11_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_12 
       (.I0(\data_axi_wdata[31]_INST_0_i_35_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_36_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_12_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_13 
       (.I0(\data_axi_wdata[31]_INST_0_i_37_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_38_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_13_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_14 
       (.I0(\data_axi_wdata[31]_INST_0_i_39_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_40_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_14_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_15 
       (.I0(\data_axi_wdata[31]_INST_0_i_41_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_42_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_15_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_16 
       (.I0(\data_axi_wdata[31]_INST_0_i_43_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_44_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_16_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_17 
       (.I0(\data_axi_wdata[31]_INST_0_i_45_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_46_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_17_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_18 
       (.I0(\data_axi_wdata[31]_INST_0_i_47_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_48_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_18_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_19 
       (.I0(\data_axi_wdata[31]_INST_0_i_49_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_50_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_19_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_2 
       (.I0(\data_axi_wdata[31]_INST_0_i_9_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_10_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[31]_INST_0_i_11_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[31]_INST_0_i_12_n_0 ),
        .O(mac_res_signed_0));
  MUXF7 \data_axi_wdata[31]_INST_0_i_20 
       (.I0(\data_axi_wdata[31]_INST_0_i_51_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_52_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_20_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_21 
       (.I0(\rf_reg_tmp_reg[27]_8 [31]),
        .I1(\rf_reg_tmp_reg[26]_9 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_22 
       (.I0(\rf_reg_tmp_reg[31]_4 [31]),
        .I1(\rf_reg_tmp_reg[30]_5 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_23 
       (.I0(\rf_reg_tmp_reg[19]_16 [31]),
        .I1(\rf_reg_tmp_reg[18]_17 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_24 
       (.I0(\rf_reg_tmp_reg[23]_12 [31]),
        .I1(\rf_reg_tmp_reg[22]_13 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_25 
       (.I0(\rf_reg_tmp_reg[11]_24 [31]),
        .I1(\rf_reg_tmp_reg[10]_25 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_26 
       (.I0(\rf_reg_tmp_reg[15]_20 [31]),
        .I1(\rf_reg_tmp_reg[14]_21 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[31]_INST_0_i_27 
       (.I0(\rf_reg_tmp_reg[3]_32 [31]),
        .I1(\rf_reg_tmp_reg[2]_33 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_28 
       (.I0(\rf_reg_tmp_reg[7]_28 [31]),
        .I1(\rf_reg_tmp_reg[6]_29 [31]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [31]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [31]),
        .O(\data_axi_wdata[31]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_29 
       (.I0(\rf_reg_tmp_reg[27]_8 [23]),
        .I1(\rf_reg_tmp_reg[26]_9 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_3 
       (.I0(\data_axi_wdata[31]_INST_0_i_13_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_14_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[31]_INST_0_i_15_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[31]_INST_0_i_16_n_0 ),
        .O(mac_res_signed_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_30 
       (.I0(\rf_reg_tmp_reg[31]_4 [23]),
        .I1(\rf_reg_tmp_reg[30]_5 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_31 
       (.I0(\rf_reg_tmp_reg[19]_16 [23]),
        .I1(\rf_reg_tmp_reg[18]_17 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_32 
       (.I0(\rf_reg_tmp_reg[23]_12 [23]),
        .I1(\rf_reg_tmp_reg[22]_13 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_33 
       (.I0(\rf_reg_tmp_reg[11]_24 [23]),
        .I1(\rf_reg_tmp_reg[10]_25 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_34 
       (.I0(\rf_reg_tmp_reg[15]_20 [23]),
        .I1(\rf_reg_tmp_reg[14]_21 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[31]_INST_0_i_35 
       (.I0(\rf_reg_tmp_reg[3]_32 [23]),
        .I1(\rf_reg_tmp_reg[2]_33 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_36 
       (.I0(\rf_reg_tmp_reg[7]_28 [23]),
        .I1(\rf_reg_tmp_reg[6]_29 [23]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [23]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [23]),
        .O(\data_axi_wdata[31]_INST_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_37 
       (.I0(\rf_reg_tmp_reg[27]_8 [15]),
        .I1(\rf_reg_tmp_reg[26]_9 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_38 
       (.I0(\rf_reg_tmp_reg[31]_4 [15]),
        .I1(\rf_reg_tmp_reg[30]_5 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_39 
       (.I0(\rf_reg_tmp_reg[19]_16 [15]),
        .I1(\rf_reg_tmp_reg[18]_17 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_4 
       (.I0(\data_axi_wdata[31]_INST_0_i_17_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_18_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [9]),
        .I3(\data_axi_wdata[31]_INST_0_i_19_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [8]),
        .I5(\data_axi_wdata[31]_INST_0_i_20_n_0 ),
        .O(mac_res_signed_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_40 
       (.I0(\rf_reg_tmp_reg[23]_12 [15]),
        .I1(\rf_reg_tmp_reg[22]_13 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_41 
       (.I0(\rf_reg_tmp_reg[11]_24 [15]),
        .I1(\rf_reg_tmp_reg[10]_25 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_42 
       (.I0(\rf_reg_tmp_reg[15]_20 [15]),
        .I1(\rf_reg_tmp_reg[14]_21 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[31]_INST_0_i_43 
       (.I0(\rf_reg_tmp_reg[3]_32 [15]),
        .I1(\rf_reg_tmp_reg[2]_33 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_44 
       (.I0(\rf_reg_tmp_reg[7]_28 [15]),
        .I1(\rf_reg_tmp_reg[6]_29 [15]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [15]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [15]),
        .O(\data_axi_wdata[31]_INST_0_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_45 
       (.I0(\rf_reg_tmp_reg[27]_8 [7]),
        .I1(\rf_reg_tmp_reg[26]_9 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[25]_10 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[24]_11 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_46 
       (.I0(\rf_reg_tmp_reg[31]_4 [7]),
        .I1(\rf_reg_tmp_reg[30]_5 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[29]_6 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[28]_7 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_47 
       (.I0(\rf_reg_tmp_reg[19]_16 [7]),
        .I1(\rf_reg_tmp_reg[18]_17 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[17]_18 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[16]_19 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_48 
       (.I0(\rf_reg_tmp_reg[23]_12 [7]),
        .I1(\rf_reg_tmp_reg[22]_13 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[21]_14 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[20]_15 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_49 
       (.I0(\rf_reg_tmp_reg[11]_24 [7]),
        .I1(\rf_reg_tmp_reg[10]_25 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[9]_26 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[8]_27 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_49_n_0 ));
  MUXF7 \data_axi_wdata[31]_INST_0_i_5 
       (.I0(\data_axi_wdata[31]_INST_0_i_21_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_22_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_50 
       (.I0(\rf_reg_tmp_reg[15]_20 [7]),
        .I1(\rf_reg_tmp_reg[14]_21 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[13]_22 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[12]_23 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_axi_wdata[31]_INST_0_i_51 
       (.I0(\rf_reg_tmp_reg[3]_32 [7]),
        .I1(\rf_reg_tmp_reg[2]_33 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\instr_rdata_id_o_reg[24] [5]),
        .I4(\rf_reg_tmp_reg[1]_34 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_axi_wdata[31]_INST_0_i_52 
       (.I0(\rf_reg_tmp_reg[7]_28 [7]),
        .I1(\rf_reg_tmp_reg[6]_29 [7]),
        .I2(\instr_rdata_id_o_reg[21]_rep__1 ),
        .I3(\rf_reg_tmp_reg[5]_30 [7]),
        .I4(\instr_rdata_id_o_reg[24] [5]),
        .I5(\rf_reg_tmp_reg[4]_31 [7]),
        .O(\data_axi_wdata[31]_INST_0_i_52_n_0 ));
  MUXF7 \data_axi_wdata[31]_INST_0_i_6 
       (.I0(\data_axi_wdata[31]_INST_0_i_23_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_24_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_7 
       (.I0(\data_axi_wdata[31]_INST_0_i_25_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_26_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_8 
       (.I0(\data_axi_wdata[31]_INST_0_i_27_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_28_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  MUXF7 \data_axi_wdata[31]_INST_0_i_9 
       (.I0(\data_axi_wdata[31]_INST_0_i_29_n_0 ),
        .I1(\data_axi_wdata[31]_INST_0_i_30_n_0 ),
        .O(\data_axi_wdata[31]_INST_0_i_9_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [7]));
  LUT6 #(
    .INIT(64'hFFCCF05500CCF055)) 
    \data_axi_wdata[3]_INST_0 
       (.I0(mac_res_signed_17),
        .I1(mac_res_signed_15),
        .I2(mac_res_signed_16),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_18),
        .O(data_axi_wdata[3]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[4]_INST_0 
       (.I0(mac_res_signed_14),
        .I1(mac_res_signed_11),
        .I2(mac_res_signed_12),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_13),
        .O(data_axi_wdata[4]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \data_axi_wdata[5]_INST_0 
       (.I0(mac_res_signed_9),
        .I1(mac_res_signed_7),
        .I2(mac_res_signed_10),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_8),
        .O(data_axi_wdata[5]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[6]_INST_0 
       (.I0(mac_res_signed_5),
        .I1(mac_res_signed_3),
        .I2(mac_res_signed_6),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_4),
        .O(data_axi_wdata[6]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \data_axi_wdata[7]_INST_0 
       (.I0(mac_res_signed_2),
        .I1(mac_res_signed),
        .I2(mac_res_signed_1),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_0),
        .O(data_axi_wdata[7]));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \data_axi_wdata[8]_INST_0 
       (.I0(mac_res_signed_29),
        .I1(mac_res_signed_30),
        .I2(mac_res_signed_27),
        .I3(O[1]),
        .I4(O[0]),
        .I5(mac_res_signed_28),
        .O(data_axi_wdata[8]));
  LUT6 #(
    .INIT(64'hFF33AAF00033AAF0)) 
    \data_axi_wdata[9]_INST_0 
       (.I0(mac_res_signed_25),
        .I1(mac_res_signed_23),
        .I2(mac_res_signed_26),
        .I3(O[0]),
        .I4(O[1]),
        .I5(mac_res_signed_24),
        .O(data_axi_wdata[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \instr_rdata_id_o[21]_rep__0_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp_reg[28][29]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \instr_rdata_id_o[21]_rep__1_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp_reg[27][25]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_10
       (.I0(mac_res_signed_0),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_2),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_11
       (.I0(mac_res_signed_4),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_5),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_12
       (.I0(mac_res_signed_7),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_10),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_13
       (.I0(mac_res_signed_12),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_14),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h8B)) 
    mac_res_signed_i_14
       (.I0(mac_res_signed_16),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_17),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_15
       (.I0(mac_res_signed_20),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_21),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_16
       (.I0(mac_res_signed_24),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_25),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_17
       (.I0(mac_res_signed_28),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_30),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_19
       (.I0(multdiv_operand_a_ex[15]),
        .I1(multdiv_operand_a_ex[31]),
        .I2(mult_state_q[1]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_2
       (.I0(mac_res_signed),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_1),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_20
       (.I0(multdiv_operand_a_ex[14]),
        .I1(multdiv_operand_a_ex[30]),
        .I2(mult_state_q[1]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_21
       (.I0(multdiv_operand_a_ex[13]),
        .I1(multdiv_operand_a_ex[29]),
        .I2(mult_state_q[1]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_22
       (.I0(multdiv_operand_a_ex[12]),
        .I1(multdiv_operand_a_ex[28]),
        .I2(mult_state_q[1]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_23
       (.I0(multdiv_operand_a_ex[11]),
        .I1(multdiv_operand_a_ex[27]),
        .I2(mult_state_q[1]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_24
       (.I0(multdiv_operand_a_ex[10]),
        .I1(multdiv_operand_a_ex[26]),
        .I2(mult_state_q[1]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_25
       (.I0(multdiv_operand_a_ex[9]),
        .I1(multdiv_operand_a_ex[25]),
        .I2(mult_state_q[1]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_26
       (.I0(multdiv_operand_a_ex[8]),
        .I1(multdiv_operand_a_ex[24]),
        .I2(mult_state_q[1]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_27
       (.I0(multdiv_operand_a_ex[7]),
        .I1(multdiv_operand_a_ex[23]),
        .I2(mult_state_q[1]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_28
       (.I0(multdiv_operand_a_ex[6]),
        .I1(multdiv_operand_a_ex[22]),
        .I2(mult_state_q[1]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_29
       (.I0(multdiv_operand_a_ex[5]),
        .I1(multdiv_operand_a_ex[21]),
        .I2(mult_state_q[1]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_3
       (.I0(mac_res_signed_3),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_6),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_30
       (.I0(multdiv_operand_a_ex[4]),
        .I1(multdiv_operand_a_ex[20]),
        .I2(mult_state_q[1]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_31
       (.I0(multdiv_operand_a_ex[3]),
        .I1(multdiv_operand_a_ex[19]),
        .I2(mult_state_q[1]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_32
       (.I0(multdiv_operand_a_ex[2]),
        .I1(multdiv_operand_a_ex[18]),
        .I2(mult_state_q[1]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_33
       (.I0(multdiv_operand_a_ex[1]),
        .I1(multdiv_operand_a_ex[17]),
        .I2(mult_state_q[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    mac_res_signed_i_34
       (.I0(multdiv_operand_a_ex[0]),
        .I1(multdiv_operand_a_ex[16]),
        .I2(mult_state_q[1]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_4
       (.I0(mac_res_signed_9),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_8),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_5
       (.I0(mac_res_signed_11),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_13),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_6
       (.I0(mac_res_signed_15),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_18),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_7
       (.I0(mac_res_signed_19),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_22),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h72)) 
    mac_res_signed_i_8
       (.I0(mult_state_q[0]),
        .I1(mac_res_signed_23),
        .I2(mac_res_signed_26),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mac_res_signed_i_9
       (.I0(mac_res_signed_27),
        .I1(mult_state_q[0]),
        .I2(mac_res_signed_29),
        .O(B[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [0]),
        .I1(\rf_reg_tmp_reg[22]_13 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [0]),
        .O(\op_numerator_q[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [0]),
        .I1(\rf_reg_tmp_reg[10]_25 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [0]),
        .O(\op_numerator_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [0]),
        .I1(\rf_reg_tmp_reg[14]_21 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [0]),
        .O(\op_numerator_q[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[0]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [0]),
        .I1(\rf_reg_tmp_reg[2]_33 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [0]),
        .O(\op_numerator_q[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [0]),
        .I1(\rf_reg_tmp_reg[6]_29 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [0]),
        .O(\op_numerator_q[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_2 
       (.I0(\op_numerator_q_reg[0]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[0]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[0]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[0]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [0]),
        .I1(\rf_reg_tmp_reg[26]_9 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [0]),
        .O(\op_numerator_q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [0]),
        .I1(\rf_reg_tmp_reg[30]_5 [0]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [0]),
        .O(\op_numerator_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[0]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [0]),
        .I1(\rf_reg_tmp_reg[18]_17 [0]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [0]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [0]),
        .O(\op_numerator_q[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [10]),
        .I1(\rf_reg_tmp_reg[22]_13 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [10]),
        .O(\op_numerator_q[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [10]),
        .I1(\rf_reg_tmp_reg[10]_25 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [10]),
        .O(\op_numerator_q[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [10]),
        .I1(\rf_reg_tmp_reg[14]_21 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [10]),
        .O(\op_numerator_q[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[10]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [10]),
        .I1(\rf_reg_tmp_reg[2]_33 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [10]),
        .O(\op_numerator_q[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [10]),
        .I1(\rf_reg_tmp_reg[6]_29 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [10]),
        .O(\op_numerator_q[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_2 
       (.I0(\op_numerator_q_reg[10]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[10]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[10]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[10]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [10]),
        .I1(\rf_reg_tmp_reg[26]_9 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [10]),
        .O(\op_numerator_q[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [10]),
        .I1(\rf_reg_tmp_reg[30]_5 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [10]),
        .O(\op_numerator_q[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[10]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [10]),
        .I1(\rf_reg_tmp_reg[18]_17 [10]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [10]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [10]),
        .O(\op_numerator_q[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [11]),
        .I1(\rf_reg_tmp_reg[22]_13 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [11]),
        .O(\op_numerator_q[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [11]),
        .I1(\rf_reg_tmp_reg[10]_25 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [11]),
        .O(\op_numerator_q[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [11]),
        .I1(\rf_reg_tmp_reg[14]_21 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [11]),
        .O(\op_numerator_q[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[11]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [11]),
        .I1(\rf_reg_tmp_reg[2]_33 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [11]),
        .O(\op_numerator_q[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [11]),
        .I1(\rf_reg_tmp_reg[6]_29 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [11]),
        .O(\op_numerator_q[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_2 
       (.I0(\op_numerator_q_reg[11]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[11]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[11]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[11]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [11]),
        .I1(\rf_reg_tmp_reg[26]_9 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [11]),
        .O(\op_numerator_q[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [11]),
        .I1(\rf_reg_tmp_reg[30]_5 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [11]),
        .O(\op_numerator_q[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[11]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [11]),
        .I1(\rf_reg_tmp_reg[18]_17 [11]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [11]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [11]),
        .O(\op_numerator_q[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [12]),
        .I1(\rf_reg_tmp_reg[22]_13 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [12]),
        .O(\op_numerator_q[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [12]),
        .I1(\rf_reg_tmp_reg[10]_25 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [12]),
        .O(\op_numerator_q[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [12]),
        .I1(\rf_reg_tmp_reg[14]_21 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [12]),
        .O(\op_numerator_q[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[12]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [12]),
        .I1(\rf_reg_tmp_reg[2]_33 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [12]),
        .O(\op_numerator_q[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [12]),
        .I1(\rf_reg_tmp_reg[6]_29 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [12]),
        .O(\op_numerator_q[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_2 
       (.I0(\op_numerator_q_reg[12]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[12]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[12]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[12]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [12]),
        .I1(\rf_reg_tmp_reg[26]_9 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [12]),
        .O(\op_numerator_q[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [12]),
        .I1(\rf_reg_tmp_reg[30]_5 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [12]),
        .O(\op_numerator_q[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[12]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [12]),
        .I1(\rf_reg_tmp_reg[18]_17 [12]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [12]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [12]),
        .O(\op_numerator_q[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [13]),
        .I1(\rf_reg_tmp_reg[22]_13 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [13]),
        .O(\op_numerator_q[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [13]),
        .I1(\rf_reg_tmp_reg[10]_25 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [13]),
        .O(\op_numerator_q[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [13]),
        .I1(\rf_reg_tmp_reg[14]_21 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [13]),
        .O(\op_numerator_q[13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[13]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [13]),
        .I1(\rf_reg_tmp_reg[2]_33 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [13]),
        .O(\op_numerator_q[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [13]),
        .I1(\rf_reg_tmp_reg[6]_29 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [13]),
        .O(\op_numerator_q[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_2 
       (.I0(\op_numerator_q_reg[13]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[13]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[13]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[13]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [13]),
        .I1(\rf_reg_tmp_reg[26]_9 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [13]),
        .O(\op_numerator_q[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [13]),
        .I1(\rf_reg_tmp_reg[30]_5 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [13]),
        .O(\op_numerator_q[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[13]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [13]),
        .I1(\rf_reg_tmp_reg[18]_17 [13]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [13]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [13]),
        .O(\op_numerator_q[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [14]),
        .I1(\rf_reg_tmp_reg[22]_13 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [14]),
        .O(\op_numerator_q[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [14]),
        .I1(\rf_reg_tmp_reg[10]_25 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [14]),
        .O(\op_numerator_q[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [14]),
        .I1(\rf_reg_tmp_reg[14]_21 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [14]),
        .O(\op_numerator_q[14]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[14]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [14]),
        .I1(\rf_reg_tmp_reg[2]_33 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [14]),
        .O(\op_numerator_q[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [14]),
        .I1(\rf_reg_tmp_reg[6]_29 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [14]),
        .O(\op_numerator_q[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_2 
       (.I0(\op_numerator_q_reg[14]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[14]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[14]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[14]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [14]),
        .I1(\rf_reg_tmp_reg[26]_9 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [14]),
        .O(\op_numerator_q[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [14]),
        .I1(\rf_reg_tmp_reg[30]_5 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [14]),
        .O(\op_numerator_q[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[14]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [14]),
        .I1(\rf_reg_tmp_reg[18]_17 [14]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [14]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [14]),
        .O(\op_numerator_q[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [15]),
        .I1(\rf_reg_tmp_reg[22]_13 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [15]),
        .O(\op_numerator_q[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [15]),
        .I1(\rf_reg_tmp_reg[10]_25 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [15]),
        .O(\op_numerator_q[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [15]),
        .I1(\rf_reg_tmp_reg[14]_21 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [15]),
        .O(\op_numerator_q[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[15]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [15]),
        .I1(\rf_reg_tmp_reg[2]_33 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [15]),
        .O(\op_numerator_q[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [15]),
        .I1(\rf_reg_tmp_reg[6]_29 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [15]),
        .O(\op_numerator_q[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_2 
       (.I0(\op_numerator_q_reg[15]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[15]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[15]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[15]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [15]),
        .I1(\rf_reg_tmp_reg[26]_9 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [15]),
        .O(\op_numerator_q[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [15]),
        .I1(\rf_reg_tmp_reg[30]_5 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [15]),
        .O(\op_numerator_q[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[15]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [15]),
        .I1(\rf_reg_tmp_reg[18]_17 [15]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [15]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [15]),
        .O(\op_numerator_q[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [16]),
        .I1(\rf_reg_tmp_reg[22]_13 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [16]),
        .O(\op_numerator_q[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [16]),
        .I1(\rf_reg_tmp_reg[10]_25 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [16]),
        .O(\op_numerator_q[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [16]),
        .I1(\rf_reg_tmp_reg[14]_21 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [16]),
        .O(\op_numerator_q[16]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[16]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [16]),
        .I1(\rf_reg_tmp_reg[2]_33 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [16]),
        .O(\op_numerator_q[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [16]),
        .I1(\rf_reg_tmp_reg[6]_29 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [16]),
        .O(\op_numerator_q[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_2 
       (.I0(\op_numerator_q_reg[16]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[16]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[16]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[16]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [16]),
        .I1(\rf_reg_tmp_reg[26]_9 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [16]),
        .O(\op_numerator_q[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [16]),
        .I1(\rf_reg_tmp_reg[30]_5 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [16]),
        .O(\op_numerator_q[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[16]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [16]),
        .I1(\rf_reg_tmp_reg[18]_17 [16]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [16]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [16]),
        .O(\op_numerator_q[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [17]),
        .I1(\rf_reg_tmp_reg[22]_13 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [17]),
        .O(\op_numerator_q[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [17]),
        .I1(\rf_reg_tmp_reg[10]_25 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [17]),
        .O(\op_numerator_q[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [17]),
        .I1(\rf_reg_tmp_reg[14]_21 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [17]),
        .O(\op_numerator_q[17]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[17]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [17]),
        .I1(\rf_reg_tmp_reg[2]_33 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [17]),
        .O(\op_numerator_q[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [17]),
        .I1(\rf_reg_tmp_reg[6]_29 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [17]),
        .O(\op_numerator_q[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_2 
       (.I0(\op_numerator_q_reg[17]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[17]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[17]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[17]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [17]),
        .I1(\rf_reg_tmp_reg[26]_9 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [17]),
        .O(\op_numerator_q[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [17]),
        .I1(\rf_reg_tmp_reg[30]_5 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [17]),
        .O(\op_numerator_q[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[17]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [17]),
        .I1(\rf_reg_tmp_reg[18]_17 [17]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [17]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [17]),
        .O(\op_numerator_q[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [18]),
        .I1(\rf_reg_tmp_reg[22]_13 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [18]),
        .O(\op_numerator_q[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [18]),
        .I1(\rf_reg_tmp_reg[10]_25 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [18]),
        .O(\op_numerator_q[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [18]),
        .I1(\rf_reg_tmp_reg[14]_21 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [18]),
        .O(\op_numerator_q[18]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[18]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [18]),
        .I1(\rf_reg_tmp_reg[2]_33 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [18]),
        .O(\op_numerator_q[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [18]),
        .I1(\rf_reg_tmp_reg[6]_29 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [18]),
        .O(\op_numerator_q[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_2 
       (.I0(\op_numerator_q_reg[18]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[18]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[18]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[18]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [18]),
        .I1(\rf_reg_tmp_reg[26]_9 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [18]),
        .O(\op_numerator_q[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [18]),
        .I1(\rf_reg_tmp_reg[30]_5 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [18]),
        .O(\op_numerator_q[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[18]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [18]),
        .I1(\rf_reg_tmp_reg[18]_17 [18]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [18]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [18]),
        .O(\op_numerator_q[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [19]),
        .I1(\rf_reg_tmp_reg[22]_13 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [19]),
        .O(\op_numerator_q[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [19]),
        .I1(\rf_reg_tmp_reg[10]_25 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [19]),
        .O(\op_numerator_q[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [19]),
        .I1(\rf_reg_tmp_reg[14]_21 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [19]),
        .O(\op_numerator_q[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[19]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [19]),
        .I1(\rf_reg_tmp_reg[2]_33 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [19]),
        .O(\op_numerator_q[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [19]),
        .I1(\rf_reg_tmp_reg[6]_29 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [19]),
        .O(\op_numerator_q[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_2 
       (.I0(\op_numerator_q_reg[19]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[19]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[19]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[19]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [19]),
        .I1(\rf_reg_tmp_reg[26]_9 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [19]),
        .O(\op_numerator_q[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [19]),
        .I1(\rf_reg_tmp_reg[30]_5 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [19]),
        .O(\op_numerator_q[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[19]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [19]),
        .I1(\rf_reg_tmp_reg[18]_17 [19]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [19]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [19]),
        .O(\op_numerator_q[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [1]),
        .I1(\rf_reg_tmp_reg[22]_13 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [1]),
        .O(\op_numerator_q[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [1]),
        .I1(\rf_reg_tmp_reg[10]_25 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [1]),
        .O(\op_numerator_q[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [1]),
        .I1(\rf_reg_tmp_reg[14]_21 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [1]),
        .O(\op_numerator_q[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[1]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [1]),
        .I1(\rf_reg_tmp_reg[2]_33 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [1]),
        .O(\op_numerator_q[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [1]),
        .I1(\rf_reg_tmp_reg[6]_29 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [1]),
        .O(\op_numerator_q[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_2 
       (.I0(\op_numerator_q_reg[1]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[1]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[1]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[1]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [1]),
        .I1(\rf_reg_tmp_reg[26]_9 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [1]),
        .O(\op_numerator_q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [1]),
        .I1(\rf_reg_tmp_reg[30]_5 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [1]),
        .O(\op_numerator_q[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[1]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [1]),
        .I1(\rf_reg_tmp_reg[18]_17 [1]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [1]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [1]),
        .O(\op_numerator_q[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [20]),
        .I1(\rf_reg_tmp_reg[22]_13 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [20]),
        .O(\op_numerator_q[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [20]),
        .I1(\rf_reg_tmp_reg[10]_25 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [20]),
        .O(\op_numerator_q[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [20]),
        .I1(\rf_reg_tmp_reg[14]_21 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [20]),
        .O(\op_numerator_q[20]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[20]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [20]),
        .I1(\rf_reg_tmp_reg[2]_33 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [20]),
        .O(\op_numerator_q[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [20]),
        .I1(\rf_reg_tmp_reg[6]_29 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [20]),
        .O(\op_numerator_q[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_2 
       (.I0(\op_numerator_q_reg[20]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[20]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[20]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[20]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [20]),
        .I1(\rf_reg_tmp_reg[26]_9 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [20]),
        .O(\op_numerator_q[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [20]),
        .I1(\rf_reg_tmp_reg[30]_5 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [20]),
        .O(\op_numerator_q[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[20]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [20]),
        .I1(\rf_reg_tmp_reg[18]_17 [20]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [20]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [20]),
        .O(\op_numerator_q[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [21]),
        .I1(\rf_reg_tmp_reg[22]_13 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [21]),
        .O(\op_numerator_q[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [21]),
        .I1(\rf_reg_tmp_reg[10]_25 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [21]),
        .O(\op_numerator_q[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [21]),
        .I1(\rf_reg_tmp_reg[14]_21 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [21]),
        .O(\op_numerator_q[21]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[21]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [21]),
        .I1(\rf_reg_tmp_reg[2]_33 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [21]),
        .O(\op_numerator_q[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [21]),
        .I1(\rf_reg_tmp_reg[6]_29 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [21]),
        .O(\op_numerator_q[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_2 
       (.I0(\op_numerator_q_reg[21]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[21]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[21]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[21]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [21]),
        .I1(\rf_reg_tmp_reg[26]_9 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [21]),
        .O(\op_numerator_q[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [21]),
        .I1(\rf_reg_tmp_reg[30]_5 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [21]),
        .O(\op_numerator_q[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[21]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [21]),
        .I1(\rf_reg_tmp_reg[18]_17 [21]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [21]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [21]),
        .O(\op_numerator_q[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [22]),
        .I1(\rf_reg_tmp_reg[22]_13 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [22]),
        .O(\op_numerator_q[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [22]),
        .I1(\rf_reg_tmp_reg[10]_25 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [22]),
        .O(\op_numerator_q[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [22]),
        .I1(\rf_reg_tmp_reg[14]_21 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [22]),
        .O(\op_numerator_q[22]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[22]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [22]),
        .I1(\rf_reg_tmp_reg[2]_33 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [22]),
        .O(\op_numerator_q[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [22]),
        .I1(\rf_reg_tmp_reg[6]_29 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [22]),
        .O(\op_numerator_q[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_2 
       (.I0(\op_numerator_q_reg[22]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[22]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[22]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[22]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [22]),
        .I1(\rf_reg_tmp_reg[26]_9 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [22]),
        .O(\op_numerator_q[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [22]),
        .I1(\rf_reg_tmp_reg[30]_5 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [22]),
        .O(\op_numerator_q[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[22]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [22]),
        .I1(\rf_reg_tmp_reg[18]_17 [22]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [22]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [22]),
        .O(\op_numerator_q[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [23]),
        .I1(\rf_reg_tmp_reg[22]_13 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [23]),
        .O(\op_numerator_q[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [23]),
        .I1(\rf_reg_tmp_reg[10]_25 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [23]),
        .O(\op_numerator_q[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [23]),
        .I1(\rf_reg_tmp_reg[14]_21 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [23]),
        .O(\op_numerator_q[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[23]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [23]),
        .I1(\rf_reg_tmp_reg[2]_33 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [23]),
        .O(\op_numerator_q[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [23]),
        .I1(\rf_reg_tmp_reg[6]_29 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [23]),
        .O(\op_numerator_q[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_2 
       (.I0(\op_numerator_q_reg[23]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[23]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[23]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[23]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [23]),
        .I1(\rf_reg_tmp_reg[26]_9 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [23]),
        .O(\op_numerator_q[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [23]),
        .I1(\rf_reg_tmp_reg[30]_5 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [23]),
        .O(\op_numerator_q[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[23]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [23]),
        .I1(\rf_reg_tmp_reg[18]_17 [23]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [23]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [23]),
        .O(\op_numerator_q[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [24]),
        .I1(\rf_reg_tmp_reg[22]_13 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [24]),
        .O(\op_numerator_q[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [24]),
        .I1(\rf_reg_tmp_reg[10]_25 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [24]),
        .O(\op_numerator_q[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [24]),
        .I1(\rf_reg_tmp_reg[14]_21 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [24]),
        .O(\op_numerator_q[24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[24]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [24]),
        .I1(\rf_reg_tmp_reg[2]_33 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [24]),
        .O(\op_numerator_q[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [24]),
        .I1(\rf_reg_tmp_reg[6]_29 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [24]),
        .O(\op_numerator_q[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_2 
       (.I0(\op_numerator_q_reg[24]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[24]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[24]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[24]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [24]),
        .I1(\rf_reg_tmp_reg[26]_9 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [24]),
        .O(\op_numerator_q[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [24]),
        .I1(\rf_reg_tmp_reg[30]_5 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [24]),
        .O(\op_numerator_q[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[24]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [24]),
        .I1(\rf_reg_tmp_reg[18]_17 [24]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [24]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [24]),
        .O(\op_numerator_q[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [25]),
        .I1(\rf_reg_tmp_reg[22]_13 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [25]),
        .O(\op_numerator_q[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [25]),
        .I1(\rf_reg_tmp_reg[10]_25 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [25]),
        .O(\op_numerator_q[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [25]),
        .I1(\rf_reg_tmp_reg[14]_21 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [25]),
        .O(\op_numerator_q[25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[25]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [25]),
        .I1(\rf_reg_tmp_reg[2]_33 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [25]),
        .O(\op_numerator_q[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [25]),
        .I1(\rf_reg_tmp_reg[6]_29 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [25]),
        .O(\op_numerator_q[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_2 
       (.I0(\op_numerator_q_reg[25]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[25]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[25]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[25]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [25]),
        .I1(\rf_reg_tmp_reg[26]_9 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [25]),
        .O(\op_numerator_q[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [25]),
        .I1(\rf_reg_tmp_reg[30]_5 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [25]),
        .O(\op_numerator_q[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[25]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [25]),
        .I1(\rf_reg_tmp_reg[18]_17 [25]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [25]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [25]),
        .O(\op_numerator_q[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [26]),
        .I1(\rf_reg_tmp_reg[22]_13 [26]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [26]),
        .O(\op_numerator_q[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [26]),
        .I1(\rf_reg_tmp_reg[10]_25 [26]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [26]),
        .O(\op_numerator_q[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [26]),
        .I1(\rf_reg_tmp_reg[14]_21 [26]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [26]),
        .O(\op_numerator_q[26]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[26]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [26]),
        .I1(\rf_reg_tmp_reg[2]_33 [26]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [26]),
        .O(\op_numerator_q[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [26]),
        .I1(\rf_reg_tmp_reg[6]_29 [26]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [26]),
        .O(\op_numerator_q[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_2 
       (.I0(\op_numerator_q_reg[26]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[26]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[26]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[26]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [26]),
        .I1(\rf_reg_tmp_reg[26]_9 [26]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [26]),
        .O(\op_numerator_q[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [26]),
        .I1(\rf_reg_tmp_reg[30]_5 [26]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [26]),
        .O(\op_numerator_q[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[26]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [26]),
        .I1(\rf_reg_tmp_reg[18]_17 [26]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [26]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [26]),
        .O(\op_numerator_q[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [27]),
        .I1(\rf_reg_tmp_reg[22]_13 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [27]),
        .O(\op_numerator_q[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [27]),
        .I1(\rf_reg_tmp_reg[10]_25 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [27]),
        .O(\op_numerator_q[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [27]),
        .I1(\rf_reg_tmp_reg[14]_21 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [27]),
        .O(\op_numerator_q[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[27]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [27]),
        .I1(\rf_reg_tmp_reg[2]_33 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [27]),
        .O(\op_numerator_q[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [27]),
        .I1(\rf_reg_tmp_reg[6]_29 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [27]),
        .O(\op_numerator_q[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_2 
       (.I0(\op_numerator_q_reg[27]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[27]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[27]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[27]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [27]),
        .I1(\rf_reg_tmp_reg[26]_9 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [27]),
        .O(\op_numerator_q[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [27]),
        .I1(\rf_reg_tmp_reg[30]_5 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [27]),
        .O(\op_numerator_q[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[27]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [27]),
        .I1(\rf_reg_tmp_reg[18]_17 [27]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [27]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [27]),
        .O(\op_numerator_q[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [28]),
        .I1(\rf_reg_tmp_reg[22]_13 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [28]),
        .O(\op_numerator_q[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [28]),
        .I1(\rf_reg_tmp_reg[10]_25 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [28]),
        .O(\op_numerator_q[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [28]),
        .I1(\rf_reg_tmp_reg[14]_21 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [28]),
        .O(\op_numerator_q[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[28]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [28]),
        .I1(\rf_reg_tmp_reg[2]_33 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [28]),
        .O(\op_numerator_q[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [28]),
        .I1(\rf_reg_tmp_reg[6]_29 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [28]),
        .O(\op_numerator_q[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_2 
       (.I0(\op_numerator_q_reg[28]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[28]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[28]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[28]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [28]),
        .I1(\rf_reg_tmp_reg[26]_9 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [28]),
        .O(\op_numerator_q[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [28]),
        .I1(\rf_reg_tmp_reg[30]_5 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [28]),
        .O(\op_numerator_q[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[28]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [28]),
        .I1(\rf_reg_tmp_reg[18]_17 [28]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [28]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [28]),
        .O(\op_numerator_q[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [29]),
        .I1(\rf_reg_tmp_reg[22]_13 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [29]),
        .O(\op_numerator_q[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [29]),
        .I1(\rf_reg_tmp_reg[10]_25 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [29]),
        .O(\op_numerator_q[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [29]),
        .I1(\rf_reg_tmp_reg[14]_21 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [29]),
        .O(\op_numerator_q[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[29]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [29]),
        .I1(\rf_reg_tmp_reg[2]_33 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [29]),
        .O(\op_numerator_q[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [29]),
        .I1(\rf_reg_tmp_reg[6]_29 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [29]),
        .O(\op_numerator_q[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_2 
       (.I0(\op_numerator_q_reg[29]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[29]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[29]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[29]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [29]),
        .I1(\rf_reg_tmp_reg[26]_9 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [29]),
        .O(\op_numerator_q[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [29]),
        .I1(\rf_reg_tmp_reg[30]_5 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [29]),
        .O(\op_numerator_q[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[29]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [29]),
        .I1(\rf_reg_tmp_reg[18]_17 [29]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [29]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [29]),
        .O(\op_numerator_q[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [2]),
        .I1(\rf_reg_tmp_reg[22]_13 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [2]),
        .O(\op_numerator_q[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [2]),
        .I1(\rf_reg_tmp_reg[10]_25 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [2]),
        .O(\op_numerator_q[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [2]),
        .I1(\rf_reg_tmp_reg[14]_21 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [2]),
        .O(\op_numerator_q[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[2]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [2]),
        .I1(\rf_reg_tmp_reg[2]_33 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [2]),
        .O(\op_numerator_q[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [2]),
        .I1(\rf_reg_tmp_reg[6]_29 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [2]),
        .O(\op_numerator_q[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_2 
       (.I0(\op_numerator_q_reg[2]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[2]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[2]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[2]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [2]),
        .I1(\rf_reg_tmp_reg[26]_9 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [2]),
        .O(\op_numerator_q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [2]),
        .I1(\rf_reg_tmp_reg[30]_5 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [2]),
        .O(\op_numerator_q[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[2]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [2]),
        .I1(\rf_reg_tmp_reg[18]_17 [2]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [2]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [2]),
        .O(\op_numerator_q[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [30]),
        .I1(\rf_reg_tmp_reg[22]_13 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [30]),
        .O(\op_numerator_q[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [30]),
        .I1(\rf_reg_tmp_reg[10]_25 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [30]),
        .O(\op_numerator_q[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [30]),
        .I1(\rf_reg_tmp_reg[14]_21 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [30]),
        .O(\op_numerator_q[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[30]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [30]),
        .I1(\rf_reg_tmp_reg[2]_33 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [30]),
        .O(\op_numerator_q[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [30]),
        .I1(\rf_reg_tmp_reg[6]_29 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [30]),
        .O(\op_numerator_q[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_2 
       (.I0(\op_numerator_q_reg[30]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[30]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[30]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[30]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [30]),
        .I1(\rf_reg_tmp_reg[26]_9 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [30]),
        .O(\op_numerator_q[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [30]),
        .I1(\rf_reg_tmp_reg[30]_5 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [30]),
        .O(\op_numerator_q[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[30]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [30]),
        .I1(\rf_reg_tmp_reg[18]_17 [30]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [30]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [30]),
        .O(\op_numerator_q[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_10 
       (.I0(\rf_reg_tmp_reg[31]_4 [31]),
        .I1(\rf_reg_tmp_reg[30]_5 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[29]_6 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[28]_7 [31]),
        .O(\op_numerator_q[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_11 
       (.I0(\rf_reg_tmp_reg[19]_16 [31]),
        .I1(\rf_reg_tmp_reg[18]_17 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[17]_18 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[16]_19 [31]),
        .O(\op_numerator_q[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_12 
       (.I0(\rf_reg_tmp_reg[23]_12 [31]),
        .I1(\rf_reg_tmp_reg[22]_13 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[21]_14 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[20]_15 [31]),
        .O(\op_numerator_q[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_13 
       (.I0(\rf_reg_tmp_reg[11]_24 [31]),
        .I1(\rf_reg_tmp_reg[10]_25 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[9]_26 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[8]_27 [31]),
        .O(\op_numerator_q[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_14 
       (.I0(\rf_reg_tmp_reg[15]_20 [31]),
        .I1(\rf_reg_tmp_reg[14]_21 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[13]_22 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[12]_23 [31]),
        .O(\op_numerator_q[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[31]_i_15 
       (.I0(\rf_reg_tmp_reg[3]_32 [31]),
        .I1(\rf_reg_tmp_reg[2]_33 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\instr_rdata_id_o_reg[24] [0]),
        .I4(\rf_reg_tmp_reg[1]_34 [31]),
        .O(\op_numerator_q[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_16 
       (.I0(\rf_reg_tmp_reg[7]_28 [31]),
        .I1(\rf_reg_tmp_reg[6]_29 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[5]_30 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[4]_31 [31]),
        .O(\op_numerator_q[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_3 
       (.I0(\op_numerator_q_reg[31]_i_5_n_0 ),
        .I1(\op_numerator_q_reg[31]_i_6_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[31]_i_7_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[31]_i_8_n_0 ),
        .O(multdiv_operand_a_ex[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[31]_i_9 
       (.I0(\rf_reg_tmp_reg[27]_8 [31]),
        .I1(\rf_reg_tmp_reg[26]_9 [31]),
        .I2(\instr_rdata_id_o_reg[24] [1]),
        .I3(\rf_reg_tmp_reg[25]_10 [31]),
        .I4(\instr_rdata_id_o_reg[24] [0]),
        .I5(\rf_reg_tmp_reg[24]_11 [31]),
        .O(\op_numerator_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [3]),
        .I1(\rf_reg_tmp_reg[22]_13 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [3]),
        .O(\op_numerator_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [3]),
        .I1(\rf_reg_tmp_reg[10]_25 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [3]),
        .O(\op_numerator_q[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [3]),
        .I1(\rf_reg_tmp_reg[14]_21 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [3]),
        .O(\op_numerator_q[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[3]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [3]),
        .I1(\rf_reg_tmp_reg[2]_33 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [3]),
        .O(\op_numerator_q[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [3]),
        .I1(\rf_reg_tmp_reg[6]_29 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [3]),
        .O(\op_numerator_q[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_2 
       (.I0(\op_numerator_q_reg[3]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[3]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[3]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[3]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [3]),
        .I1(\rf_reg_tmp_reg[26]_9 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [3]),
        .O(\op_numerator_q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [3]),
        .I1(\rf_reg_tmp_reg[30]_5 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [3]),
        .O(\op_numerator_q[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[3]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [3]),
        .I1(\rf_reg_tmp_reg[18]_17 [3]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [3]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [3]),
        .O(\op_numerator_q[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [4]),
        .I1(\rf_reg_tmp_reg[22]_13 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [4]),
        .O(\op_numerator_q[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [4]),
        .I1(\rf_reg_tmp_reg[10]_25 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[9]_26 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [4]),
        .O(\op_numerator_q[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [4]),
        .I1(\rf_reg_tmp_reg[14]_21 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[13]_22 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [4]),
        .O(\op_numerator_q[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[4]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [4]),
        .I1(\rf_reg_tmp_reg[2]_33 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [4]),
        .O(\op_numerator_q[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [4]),
        .I1(\rf_reg_tmp_reg[6]_29 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[5]_30 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [4]),
        .O(\op_numerator_q[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_2 
       (.I0(\op_numerator_q_reg[4]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[4]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[4]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[4]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [4]),
        .I1(\rf_reg_tmp_reg[26]_9 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [4]),
        .O(\op_numerator_q[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [4]),
        .I1(\rf_reg_tmp_reg[30]_5 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [4]),
        .O(\op_numerator_q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[4]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [4]),
        .I1(\rf_reg_tmp_reg[18]_17 [4]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [4]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [4]),
        .O(\op_numerator_q[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [5]),
        .I1(\rf_reg_tmp_reg[22]_13 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[21]_14 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[20]_15 [5]),
        .O(\op_numerator_q[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [5]),
        .I1(\rf_reg_tmp_reg[10]_25 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[8]_27 [5]),
        .O(\op_numerator_q[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [5]),
        .I1(\rf_reg_tmp_reg[14]_21 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[12]_23 [5]),
        .O(\op_numerator_q[5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[5]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [5]),
        .I1(\rf_reg_tmp_reg[2]_33 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I4(\rf_reg_tmp_reg[1]_34 [5]),
        .O(\op_numerator_q[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [5]),
        .I1(\rf_reg_tmp_reg[6]_29 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[4]_31 [5]),
        .O(\op_numerator_q[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_2 
       (.I0(\op_numerator_q_reg[5]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[5]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[5]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[5]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [5]),
        .I1(\rf_reg_tmp_reg[26]_9 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[25]_10 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[24]_11 [5]),
        .O(\op_numerator_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [5]),
        .I1(\rf_reg_tmp_reg[30]_5 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[29]_6 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[28]_7 [5]),
        .O(\op_numerator_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[5]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [5]),
        .I1(\rf_reg_tmp_reg[18]_17 [5]),
        .I2(\instr_rdata_id_o_reg[16]_rep__0 ),
        .I3(\rf_reg_tmp_reg[17]_18 [5]),
        .I4(\instr_rdata_id_o_reg[15]_rep__0 ),
        .I5(\rf_reg_tmp_reg[16]_19 [5]),
        .O(\op_numerator_q[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [6]),
        .I1(\rf_reg_tmp_reg[22]_13 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [6]),
        .O(\op_numerator_q[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [6]),
        .I1(\rf_reg_tmp_reg[10]_25 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [6]),
        .O(\op_numerator_q[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [6]),
        .I1(\rf_reg_tmp_reg[14]_21 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [6]),
        .O(\op_numerator_q[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[6]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [6]),
        .I1(\rf_reg_tmp_reg[2]_33 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [6]),
        .O(\op_numerator_q[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [6]),
        .I1(\rf_reg_tmp_reg[6]_29 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [6]),
        .O(\op_numerator_q[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_2 
       (.I0(\op_numerator_q_reg[6]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[6]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[6]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[6]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [6]),
        .I1(\rf_reg_tmp_reg[26]_9 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [6]),
        .O(\op_numerator_q[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [6]),
        .I1(\rf_reg_tmp_reg[30]_5 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [6]),
        .O(\op_numerator_q[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[6]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [6]),
        .I1(\rf_reg_tmp_reg[18]_17 [6]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [6]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [6]),
        .O(\op_numerator_q[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [7]),
        .I1(\rf_reg_tmp_reg[22]_13 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [7]),
        .O(\op_numerator_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [7]),
        .I1(\rf_reg_tmp_reg[10]_25 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [7]),
        .O(\op_numerator_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [7]),
        .I1(\rf_reg_tmp_reg[14]_21 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [7]),
        .O(\op_numerator_q[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[7]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [7]),
        .I1(\rf_reg_tmp_reg[2]_33 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [7]),
        .O(\op_numerator_q[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [7]),
        .I1(\rf_reg_tmp_reg[6]_29 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [7]),
        .O(\op_numerator_q[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_2 
       (.I0(\op_numerator_q_reg[7]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[7]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[7]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[7]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [7]),
        .I1(\rf_reg_tmp_reg[26]_9 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [7]),
        .O(\op_numerator_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [7]),
        .I1(\rf_reg_tmp_reg[30]_5 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [7]),
        .O(\op_numerator_q[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[7]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [7]),
        .I1(\rf_reg_tmp_reg[18]_17 [7]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [7]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [7]),
        .O(\op_numerator_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [8]),
        .I1(\rf_reg_tmp_reg[22]_13 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [8]),
        .O(\op_numerator_q[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [8]),
        .I1(\rf_reg_tmp_reg[10]_25 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [8]),
        .O(\op_numerator_q[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [8]),
        .I1(\rf_reg_tmp_reg[14]_21 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [8]),
        .O(\op_numerator_q[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[8]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [8]),
        .I1(\rf_reg_tmp_reg[2]_33 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [8]),
        .O(\op_numerator_q[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [8]),
        .I1(\rf_reg_tmp_reg[6]_29 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [8]),
        .O(\op_numerator_q[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_2 
       (.I0(\op_numerator_q_reg[8]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[8]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[8]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[8]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [8]),
        .I1(\rf_reg_tmp_reg[26]_9 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [8]),
        .O(\op_numerator_q[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [8]),
        .I1(\rf_reg_tmp_reg[30]_5 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [8]),
        .O(\op_numerator_q[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[8]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [8]),
        .I1(\rf_reg_tmp_reg[18]_17 [8]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [8]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [8]),
        .O(\op_numerator_q[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_10 
       (.I0(\rf_reg_tmp_reg[23]_12 [9]),
        .I1(\rf_reg_tmp_reg[22]_13 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[21]_14 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[20]_15 [9]),
        .O(\op_numerator_q[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_11 
       (.I0(\rf_reg_tmp_reg[11]_24 [9]),
        .I1(\rf_reg_tmp_reg[10]_25 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[9]_26 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[8]_27 [9]),
        .O(\op_numerator_q[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_12 
       (.I0(\rf_reg_tmp_reg[15]_20 [9]),
        .I1(\rf_reg_tmp_reg[14]_21 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[13]_22 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[12]_23 [9]),
        .O(\op_numerator_q[9]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \op_numerator_q[9]_i_13 
       (.I0(\rf_reg_tmp_reg[3]_32 [9]),
        .I1(\rf_reg_tmp_reg[2]_33 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\instr_rdata_id_o_reg[15]_rep ),
        .I4(\rf_reg_tmp_reg[1]_34 [9]),
        .O(\op_numerator_q[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_14 
       (.I0(\rf_reg_tmp_reg[7]_28 [9]),
        .I1(\rf_reg_tmp_reg[6]_29 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[5]_30 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[4]_31 [9]),
        .O(\op_numerator_q[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_2 
       (.I0(\op_numerator_q_reg[9]_i_3_n_0 ),
        .I1(\op_numerator_q_reg[9]_i_4_n_0 ),
        .I2(\instr_rdata_id_o_reg[24] [4]),
        .I3(\op_numerator_q_reg[9]_i_5_n_0 ),
        .I4(\instr_rdata_id_o_reg[24] [3]),
        .I5(\op_numerator_q_reg[9]_i_6_n_0 ),
        .O(multdiv_operand_a_ex[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_7 
       (.I0(\rf_reg_tmp_reg[27]_8 [9]),
        .I1(\rf_reg_tmp_reg[26]_9 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[25]_10 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[24]_11 [9]),
        .O(\op_numerator_q[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_8 
       (.I0(\rf_reg_tmp_reg[31]_4 [9]),
        .I1(\rf_reg_tmp_reg[30]_5 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[29]_6 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[28]_7 [9]),
        .O(\op_numerator_q[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \op_numerator_q[9]_i_9 
       (.I0(\rf_reg_tmp_reg[19]_16 [9]),
        .I1(\rf_reg_tmp_reg[18]_17 [9]),
        .I2(\instr_rdata_id_o_reg[16]_rep ),
        .I3(\rf_reg_tmp_reg[17]_18 [9]),
        .I4(\instr_rdata_id_o_reg[15]_rep ),
        .I5(\rf_reg_tmp_reg[16]_19 [9]),
        .O(\op_numerator_q[9]_i_9_n_0 ));
  MUXF7 \op_numerator_q_reg[0]_i_3 
       (.I0(\op_numerator_q[0]_i_7_n_0 ),
        .I1(\op_numerator_q[0]_i_8_n_0 ),
        .O(\op_numerator_q_reg[0]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[0]_i_4 
       (.I0(\op_numerator_q[0]_i_9_n_0 ),
        .I1(\op_numerator_q[0]_i_10_n_0 ),
        .O(\op_numerator_q_reg[0]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[0]_i_5 
       (.I0(\op_numerator_q[0]_i_11_n_0 ),
        .I1(\op_numerator_q[0]_i_12_n_0 ),
        .O(\op_numerator_q_reg[0]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[0]_i_6 
       (.I0(\op_numerator_q[0]_i_13_n_0 ),
        .I1(\op_numerator_q[0]_i_14_n_0 ),
        .O(\op_numerator_q_reg[0]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[10]_i_3 
       (.I0(\op_numerator_q[10]_i_7_n_0 ),
        .I1(\op_numerator_q[10]_i_8_n_0 ),
        .O(\op_numerator_q_reg[10]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[10]_i_4 
       (.I0(\op_numerator_q[10]_i_9_n_0 ),
        .I1(\op_numerator_q[10]_i_10_n_0 ),
        .O(\op_numerator_q_reg[10]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[10]_i_5 
       (.I0(\op_numerator_q[10]_i_11_n_0 ),
        .I1(\op_numerator_q[10]_i_12_n_0 ),
        .O(\op_numerator_q_reg[10]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[10]_i_6 
       (.I0(\op_numerator_q[10]_i_13_n_0 ),
        .I1(\op_numerator_q[10]_i_14_n_0 ),
        .O(\op_numerator_q_reg[10]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[11]_i_3 
       (.I0(\op_numerator_q[11]_i_7_n_0 ),
        .I1(\op_numerator_q[11]_i_8_n_0 ),
        .O(\op_numerator_q_reg[11]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[11]_i_4 
       (.I0(\op_numerator_q[11]_i_9_n_0 ),
        .I1(\op_numerator_q[11]_i_10_n_0 ),
        .O(\op_numerator_q_reg[11]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[11]_i_5 
       (.I0(\op_numerator_q[11]_i_11_n_0 ),
        .I1(\op_numerator_q[11]_i_12_n_0 ),
        .O(\op_numerator_q_reg[11]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[11]_i_6 
       (.I0(\op_numerator_q[11]_i_13_n_0 ),
        .I1(\op_numerator_q[11]_i_14_n_0 ),
        .O(\op_numerator_q_reg[11]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[12]_i_3 
       (.I0(\op_numerator_q[12]_i_7_n_0 ),
        .I1(\op_numerator_q[12]_i_8_n_0 ),
        .O(\op_numerator_q_reg[12]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[12]_i_4 
       (.I0(\op_numerator_q[12]_i_9_n_0 ),
        .I1(\op_numerator_q[12]_i_10_n_0 ),
        .O(\op_numerator_q_reg[12]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[12]_i_5 
       (.I0(\op_numerator_q[12]_i_11_n_0 ),
        .I1(\op_numerator_q[12]_i_12_n_0 ),
        .O(\op_numerator_q_reg[12]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[12]_i_6 
       (.I0(\op_numerator_q[12]_i_13_n_0 ),
        .I1(\op_numerator_q[12]_i_14_n_0 ),
        .O(\op_numerator_q_reg[12]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[13]_i_3 
       (.I0(\op_numerator_q[13]_i_7_n_0 ),
        .I1(\op_numerator_q[13]_i_8_n_0 ),
        .O(\op_numerator_q_reg[13]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[13]_i_4 
       (.I0(\op_numerator_q[13]_i_9_n_0 ),
        .I1(\op_numerator_q[13]_i_10_n_0 ),
        .O(\op_numerator_q_reg[13]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[13]_i_5 
       (.I0(\op_numerator_q[13]_i_11_n_0 ),
        .I1(\op_numerator_q[13]_i_12_n_0 ),
        .O(\op_numerator_q_reg[13]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[13]_i_6 
       (.I0(\op_numerator_q[13]_i_13_n_0 ),
        .I1(\op_numerator_q[13]_i_14_n_0 ),
        .O(\op_numerator_q_reg[13]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[14]_i_3 
       (.I0(\op_numerator_q[14]_i_7_n_0 ),
        .I1(\op_numerator_q[14]_i_8_n_0 ),
        .O(\op_numerator_q_reg[14]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[14]_i_4 
       (.I0(\op_numerator_q[14]_i_9_n_0 ),
        .I1(\op_numerator_q[14]_i_10_n_0 ),
        .O(\op_numerator_q_reg[14]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[14]_i_5 
       (.I0(\op_numerator_q[14]_i_11_n_0 ),
        .I1(\op_numerator_q[14]_i_12_n_0 ),
        .O(\op_numerator_q_reg[14]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[14]_i_6 
       (.I0(\op_numerator_q[14]_i_13_n_0 ),
        .I1(\op_numerator_q[14]_i_14_n_0 ),
        .O(\op_numerator_q_reg[14]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[15]_i_3 
       (.I0(\op_numerator_q[15]_i_7_n_0 ),
        .I1(\op_numerator_q[15]_i_8_n_0 ),
        .O(\op_numerator_q_reg[15]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[15]_i_4 
       (.I0(\op_numerator_q[15]_i_9_n_0 ),
        .I1(\op_numerator_q[15]_i_10_n_0 ),
        .O(\op_numerator_q_reg[15]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[15]_i_5 
       (.I0(\op_numerator_q[15]_i_11_n_0 ),
        .I1(\op_numerator_q[15]_i_12_n_0 ),
        .O(\op_numerator_q_reg[15]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[15]_i_6 
       (.I0(\op_numerator_q[15]_i_13_n_0 ),
        .I1(\op_numerator_q[15]_i_14_n_0 ),
        .O(\op_numerator_q_reg[15]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[16]_i_3 
       (.I0(\op_numerator_q[16]_i_7_n_0 ),
        .I1(\op_numerator_q[16]_i_8_n_0 ),
        .O(\op_numerator_q_reg[16]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[16]_i_4 
       (.I0(\op_numerator_q[16]_i_9_n_0 ),
        .I1(\op_numerator_q[16]_i_10_n_0 ),
        .O(\op_numerator_q_reg[16]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[16]_i_5 
       (.I0(\op_numerator_q[16]_i_11_n_0 ),
        .I1(\op_numerator_q[16]_i_12_n_0 ),
        .O(\op_numerator_q_reg[16]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[16]_i_6 
       (.I0(\op_numerator_q[16]_i_13_n_0 ),
        .I1(\op_numerator_q[16]_i_14_n_0 ),
        .O(\op_numerator_q_reg[16]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[17]_i_3 
       (.I0(\op_numerator_q[17]_i_7_n_0 ),
        .I1(\op_numerator_q[17]_i_8_n_0 ),
        .O(\op_numerator_q_reg[17]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[17]_i_4 
       (.I0(\op_numerator_q[17]_i_9_n_0 ),
        .I1(\op_numerator_q[17]_i_10_n_0 ),
        .O(\op_numerator_q_reg[17]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[17]_i_5 
       (.I0(\op_numerator_q[17]_i_11_n_0 ),
        .I1(\op_numerator_q[17]_i_12_n_0 ),
        .O(\op_numerator_q_reg[17]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[17]_i_6 
       (.I0(\op_numerator_q[17]_i_13_n_0 ),
        .I1(\op_numerator_q[17]_i_14_n_0 ),
        .O(\op_numerator_q_reg[17]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[18]_i_3 
       (.I0(\op_numerator_q[18]_i_7_n_0 ),
        .I1(\op_numerator_q[18]_i_8_n_0 ),
        .O(\op_numerator_q_reg[18]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[18]_i_4 
       (.I0(\op_numerator_q[18]_i_9_n_0 ),
        .I1(\op_numerator_q[18]_i_10_n_0 ),
        .O(\op_numerator_q_reg[18]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[18]_i_5 
       (.I0(\op_numerator_q[18]_i_11_n_0 ),
        .I1(\op_numerator_q[18]_i_12_n_0 ),
        .O(\op_numerator_q_reg[18]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[18]_i_6 
       (.I0(\op_numerator_q[18]_i_13_n_0 ),
        .I1(\op_numerator_q[18]_i_14_n_0 ),
        .O(\op_numerator_q_reg[18]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[19]_i_3 
       (.I0(\op_numerator_q[19]_i_7_n_0 ),
        .I1(\op_numerator_q[19]_i_8_n_0 ),
        .O(\op_numerator_q_reg[19]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[19]_i_4 
       (.I0(\op_numerator_q[19]_i_9_n_0 ),
        .I1(\op_numerator_q[19]_i_10_n_0 ),
        .O(\op_numerator_q_reg[19]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[19]_i_5 
       (.I0(\op_numerator_q[19]_i_11_n_0 ),
        .I1(\op_numerator_q[19]_i_12_n_0 ),
        .O(\op_numerator_q_reg[19]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[19]_i_6 
       (.I0(\op_numerator_q[19]_i_13_n_0 ),
        .I1(\op_numerator_q[19]_i_14_n_0 ),
        .O(\op_numerator_q_reg[19]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[1]_i_3 
       (.I0(\op_numerator_q[1]_i_7_n_0 ),
        .I1(\op_numerator_q[1]_i_8_n_0 ),
        .O(\op_numerator_q_reg[1]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[1]_i_4 
       (.I0(\op_numerator_q[1]_i_9_n_0 ),
        .I1(\op_numerator_q[1]_i_10_n_0 ),
        .O(\op_numerator_q_reg[1]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[1]_i_5 
       (.I0(\op_numerator_q[1]_i_11_n_0 ),
        .I1(\op_numerator_q[1]_i_12_n_0 ),
        .O(\op_numerator_q_reg[1]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[1]_i_6 
       (.I0(\op_numerator_q[1]_i_13_n_0 ),
        .I1(\op_numerator_q[1]_i_14_n_0 ),
        .O(\op_numerator_q_reg[1]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[20]_i_3 
       (.I0(\op_numerator_q[20]_i_7_n_0 ),
        .I1(\op_numerator_q[20]_i_8_n_0 ),
        .O(\op_numerator_q_reg[20]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[20]_i_4 
       (.I0(\op_numerator_q[20]_i_9_n_0 ),
        .I1(\op_numerator_q[20]_i_10_n_0 ),
        .O(\op_numerator_q_reg[20]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[20]_i_5 
       (.I0(\op_numerator_q[20]_i_11_n_0 ),
        .I1(\op_numerator_q[20]_i_12_n_0 ),
        .O(\op_numerator_q_reg[20]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[20]_i_6 
       (.I0(\op_numerator_q[20]_i_13_n_0 ),
        .I1(\op_numerator_q[20]_i_14_n_0 ),
        .O(\op_numerator_q_reg[20]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[21]_i_3 
       (.I0(\op_numerator_q[21]_i_7_n_0 ),
        .I1(\op_numerator_q[21]_i_8_n_0 ),
        .O(\op_numerator_q_reg[21]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[21]_i_4 
       (.I0(\op_numerator_q[21]_i_9_n_0 ),
        .I1(\op_numerator_q[21]_i_10_n_0 ),
        .O(\op_numerator_q_reg[21]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[21]_i_5 
       (.I0(\op_numerator_q[21]_i_11_n_0 ),
        .I1(\op_numerator_q[21]_i_12_n_0 ),
        .O(\op_numerator_q_reg[21]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[21]_i_6 
       (.I0(\op_numerator_q[21]_i_13_n_0 ),
        .I1(\op_numerator_q[21]_i_14_n_0 ),
        .O(\op_numerator_q_reg[21]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[22]_i_3 
       (.I0(\op_numerator_q[22]_i_7_n_0 ),
        .I1(\op_numerator_q[22]_i_8_n_0 ),
        .O(\op_numerator_q_reg[22]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[22]_i_4 
       (.I0(\op_numerator_q[22]_i_9_n_0 ),
        .I1(\op_numerator_q[22]_i_10_n_0 ),
        .O(\op_numerator_q_reg[22]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[22]_i_5 
       (.I0(\op_numerator_q[22]_i_11_n_0 ),
        .I1(\op_numerator_q[22]_i_12_n_0 ),
        .O(\op_numerator_q_reg[22]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[22]_i_6 
       (.I0(\op_numerator_q[22]_i_13_n_0 ),
        .I1(\op_numerator_q[22]_i_14_n_0 ),
        .O(\op_numerator_q_reg[22]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[23]_i_3 
       (.I0(\op_numerator_q[23]_i_7_n_0 ),
        .I1(\op_numerator_q[23]_i_8_n_0 ),
        .O(\op_numerator_q_reg[23]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[23]_i_4 
       (.I0(\op_numerator_q[23]_i_9_n_0 ),
        .I1(\op_numerator_q[23]_i_10_n_0 ),
        .O(\op_numerator_q_reg[23]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[23]_i_5 
       (.I0(\op_numerator_q[23]_i_11_n_0 ),
        .I1(\op_numerator_q[23]_i_12_n_0 ),
        .O(\op_numerator_q_reg[23]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[23]_i_6 
       (.I0(\op_numerator_q[23]_i_13_n_0 ),
        .I1(\op_numerator_q[23]_i_14_n_0 ),
        .O(\op_numerator_q_reg[23]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[24]_i_3 
       (.I0(\op_numerator_q[24]_i_7_n_0 ),
        .I1(\op_numerator_q[24]_i_8_n_0 ),
        .O(\op_numerator_q_reg[24]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[24]_i_4 
       (.I0(\op_numerator_q[24]_i_9_n_0 ),
        .I1(\op_numerator_q[24]_i_10_n_0 ),
        .O(\op_numerator_q_reg[24]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[24]_i_5 
       (.I0(\op_numerator_q[24]_i_11_n_0 ),
        .I1(\op_numerator_q[24]_i_12_n_0 ),
        .O(\op_numerator_q_reg[24]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[24]_i_6 
       (.I0(\op_numerator_q[24]_i_13_n_0 ),
        .I1(\op_numerator_q[24]_i_14_n_0 ),
        .O(\op_numerator_q_reg[24]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[25]_i_3 
       (.I0(\op_numerator_q[25]_i_7_n_0 ),
        .I1(\op_numerator_q[25]_i_8_n_0 ),
        .O(\op_numerator_q_reg[25]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[25]_i_4 
       (.I0(\op_numerator_q[25]_i_9_n_0 ),
        .I1(\op_numerator_q[25]_i_10_n_0 ),
        .O(\op_numerator_q_reg[25]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[25]_i_5 
       (.I0(\op_numerator_q[25]_i_11_n_0 ),
        .I1(\op_numerator_q[25]_i_12_n_0 ),
        .O(\op_numerator_q_reg[25]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[25]_i_6 
       (.I0(\op_numerator_q[25]_i_13_n_0 ),
        .I1(\op_numerator_q[25]_i_14_n_0 ),
        .O(\op_numerator_q_reg[25]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[26]_i_3 
       (.I0(\op_numerator_q[26]_i_7_n_0 ),
        .I1(\op_numerator_q[26]_i_8_n_0 ),
        .O(\op_numerator_q_reg[26]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[26]_i_4 
       (.I0(\op_numerator_q[26]_i_9_n_0 ),
        .I1(\op_numerator_q[26]_i_10_n_0 ),
        .O(\op_numerator_q_reg[26]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[26]_i_5 
       (.I0(\op_numerator_q[26]_i_11_n_0 ),
        .I1(\op_numerator_q[26]_i_12_n_0 ),
        .O(\op_numerator_q_reg[26]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[26]_i_6 
       (.I0(\op_numerator_q[26]_i_13_n_0 ),
        .I1(\op_numerator_q[26]_i_14_n_0 ),
        .O(\op_numerator_q_reg[26]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[27]_i_3 
       (.I0(\op_numerator_q[27]_i_7_n_0 ),
        .I1(\op_numerator_q[27]_i_8_n_0 ),
        .O(\op_numerator_q_reg[27]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[27]_i_4 
       (.I0(\op_numerator_q[27]_i_9_n_0 ),
        .I1(\op_numerator_q[27]_i_10_n_0 ),
        .O(\op_numerator_q_reg[27]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[27]_i_5 
       (.I0(\op_numerator_q[27]_i_11_n_0 ),
        .I1(\op_numerator_q[27]_i_12_n_0 ),
        .O(\op_numerator_q_reg[27]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[27]_i_6 
       (.I0(\op_numerator_q[27]_i_13_n_0 ),
        .I1(\op_numerator_q[27]_i_14_n_0 ),
        .O(\op_numerator_q_reg[27]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[28]_i_3 
       (.I0(\op_numerator_q[28]_i_7_n_0 ),
        .I1(\op_numerator_q[28]_i_8_n_0 ),
        .O(\op_numerator_q_reg[28]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[28]_i_4 
       (.I0(\op_numerator_q[28]_i_9_n_0 ),
        .I1(\op_numerator_q[28]_i_10_n_0 ),
        .O(\op_numerator_q_reg[28]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[28]_i_5 
       (.I0(\op_numerator_q[28]_i_11_n_0 ),
        .I1(\op_numerator_q[28]_i_12_n_0 ),
        .O(\op_numerator_q_reg[28]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[28]_i_6 
       (.I0(\op_numerator_q[28]_i_13_n_0 ),
        .I1(\op_numerator_q[28]_i_14_n_0 ),
        .O(\op_numerator_q_reg[28]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[29]_i_3 
       (.I0(\op_numerator_q[29]_i_7_n_0 ),
        .I1(\op_numerator_q[29]_i_8_n_0 ),
        .O(\op_numerator_q_reg[29]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[29]_i_4 
       (.I0(\op_numerator_q[29]_i_9_n_0 ),
        .I1(\op_numerator_q[29]_i_10_n_0 ),
        .O(\op_numerator_q_reg[29]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[29]_i_5 
       (.I0(\op_numerator_q[29]_i_11_n_0 ),
        .I1(\op_numerator_q[29]_i_12_n_0 ),
        .O(\op_numerator_q_reg[29]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[29]_i_6 
       (.I0(\op_numerator_q[29]_i_13_n_0 ),
        .I1(\op_numerator_q[29]_i_14_n_0 ),
        .O(\op_numerator_q_reg[29]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[2]_i_3 
       (.I0(\op_numerator_q[2]_i_7_n_0 ),
        .I1(\op_numerator_q[2]_i_8_n_0 ),
        .O(\op_numerator_q_reg[2]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[2]_i_4 
       (.I0(\op_numerator_q[2]_i_9_n_0 ),
        .I1(\op_numerator_q[2]_i_10_n_0 ),
        .O(\op_numerator_q_reg[2]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[2]_i_5 
       (.I0(\op_numerator_q[2]_i_11_n_0 ),
        .I1(\op_numerator_q[2]_i_12_n_0 ),
        .O(\op_numerator_q_reg[2]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[2]_i_6 
       (.I0(\op_numerator_q[2]_i_13_n_0 ),
        .I1(\op_numerator_q[2]_i_14_n_0 ),
        .O(\op_numerator_q_reg[2]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[30]_i_3 
       (.I0(\op_numerator_q[30]_i_7_n_0 ),
        .I1(\op_numerator_q[30]_i_8_n_0 ),
        .O(\op_numerator_q_reg[30]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[30]_i_4 
       (.I0(\op_numerator_q[30]_i_9_n_0 ),
        .I1(\op_numerator_q[30]_i_10_n_0 ),
        .O(\op_numerator_q_reg[30]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[30]_i_5 
       (.I0(\op_numerator_q[30]_i_11_n_0 ),
        .I1(\op_numerator_q[30]_i_12_n_0 ),
        .O(\op_numerator_q_reg[30]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[30]_i_6 
       (.I0(\op_numerator_q[30]_i_13_n_0 ),
        .I1(\op_numerator_q[30]_i_14_n_0 ),
        .O(\op_numerator_q_reg[30]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[31]_i_5 
       (.I0(\op_numerator_q[31]_i_9_n_0 ),
        .I1(\op_numerator_q[31]_i_10_n_0 ),
        .O(\op_numerator_q_reg[31]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[31]_i_6 
       (.I0(\op_numerator_q[31]_i_11_n_0 ),
        .I1(\op_numerator_q[31]_i_12_n_0 ),
        .O(\op_numerator_q_reg[31]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[31]_i_7 
       (.I0(\op_numerator_q[31]_i_13_n_0 ),
        .I1(\op_numerator_q[31]_i_14_n_0 ),
        .O(\op_numerator_q_reg[31]_i_7_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[31]_i_8 
       (.I0(\op_numerator_q[31]_i_15_n_0 ),
        .I1(\op_numerator_q[31]_i_16_n_0 ),
        .O(\op_numerator_q_reg[31]_i_8_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[3]_i_3 
       (.I0(\op_numerator_q[3]_i_7_n_0 ),
        .I1(\op_numerator_q[3]_i_8_n_0 ),
        .O(\op_numerator_q_reg[3]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[3]_i_4 
       (.I0(\op_numerator_q[3]_i_9_n_0 ),
        .I1(\op_numerator_q[3]_i_10_n_0 ),
        .O(\op_numerator_q_reg[3]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[3]_i_5 
       (.I0(\op_numerator_q[3]_i_11_n_0 ),
        .I1(\op_numerator_q[3]_i_12_n_0 ),
        .O(\op_numerator_q_reg[3]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[3]_i_6 
       (.I0(\op_numerator_q[3]_i_13_n_0 ),
        .I1(\op_numerator_q[3]_i_14_n_0 ),
        .O(\op_numerator_q_reg[3]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[4]_i_3 
       (.I0(\op_numerator_q[4]_i_7_n_0 ),
        .I1(\op_numerator_q[4]_i_8_n_0 ),
        .O(\op_numerator_q_reg[4]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[4]_i_4 
       (.I0(\op_numerator_q[4]_i_9_n_0 ),
        .I1(\op_numerator_q[4]_i_10_n_0 ),
        .O(\op_numerator_q_reg[4]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[4]_i_5 
       (.I0(\op_numerator_q[4]_i_11_n_0 ),
        .I1(\op_numerator_q[4]_i_12_n_0 ),
        .O(\op_numerator_q_reg[4]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[4]_i_6 
       (.I0(\op_numerator_q[4]_i_13_n_0 ),
        .I1(\op_numerator_q[4]_i_14_n_0 ),
        .O(\op_numerator_q_reg[4]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[5]_i_3 
       (.I0(\op_numerator_q[5]_i_7_n_0 ),
        .I1(\op_numerator_q[5]_i_8_n_0 ),
        .O(\op_numerator_q_reg[5]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[5]_i_4 
       (.I0(\op_numerator_q[5]_i_9_n_0 ),
        .I1(\op_numerator_q[5]_i_10_n_0 ),
        .O(\op_numerator_q_reg[5]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[5]_i_5 
       (.I0(\op_numerator_q[5]_i_11_n_0 ),
        .I1(\op_numerator_q[5]_i_12_n_0 ),
        .O(\op_numerator_q_reg[5]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[5]_i_6 
       (.I0(\op_numerator_q[5]_i_13_n_0 ),
        .I1(\op_numerator_q[5]_i_14_n_0 ),
        .O(\op_numerator_q_reg[5]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[6]_i_3 
       (.I0(\op_numerator_q[6]_i_7_n_0 ),
        .I1(\op_numerator_q[6]_i_8_n_0 ),
        .O(\op_numerator_q_reg[6]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[6]_i_4 
       (.I0(\op_numerator_q[6]_i_9_n_0 ),
        .I1(\op_numerator_q[6]_i_10_n_0 ),
        .O(\op_numerator_q_reg[6]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[6]_i_5 
       (.I0(\op_numerator_q[6]_i_11_n_0 ),
        .I1(\op_numerator_q[6]_i_12_n_0 ),
        .O(\op_numerator_q_reg[6]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[6]_i_6 
       (.I0(\op_numerator_q[6]_i_13_n_0 ),
        .I1(\op_numerator_q[6]_i_14_n_0 ),
        .O(\op_numerator_q_reg[6]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[7]_i_3 
       (.I0(\op_numerator_q[7]_i_7_n_0 ),
        .I1(\op_numerator_q[7]_i_8_n_0 ),
        .O(\op_numerator_q_reg[7]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[7]_i_4 
       (.I0(\op_numerator_q[7]_i_9_n_0 ),
        .I1(\op_numerator_q[7]_i_10_n_0 ),
        .O(\op_numerator_q_reg[7]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[7]_i_5 
       (.I0(\op_numerator_q[7]_i_11_n_0 ),
        .I1(\op_numerator_q[7]_i_12_n_0 ),
        .O(\op_numerator_q_reg[7]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[7]_i_6 
       (.I0(\op_numerator_q[7]_i_13_n_0 ),
        .I1(\op_numerator_q[7]_i_14_n_0 ),
        .O(\op_numerator_q_reg[7]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[8]_i_3 
       (.I0(\op_numerator_q[8]_i_7_n_0 ),
        .I1(\op_numerator_q[8]_i_8_n_0 ),
        .O(\op_numerator_q_reg[8]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[8]_i_4 
       (.I0(\op_numerator_q[8]_i_9_n_0 ),
        .I1(\op_numerator_q[8]_i_10_n_0 ),
        .O(\op_numerator_q_reg[8]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[8]_i_5 
       (.I0(\op_numerator_q[8]_i_11_n_0 ),
        .I1(\op_numerator_q[8]_i_12_n_0 ),
        .O(\op_numerator_q_reg[8]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[8]_i_6 
       (.I0(\op_numerator_q[8]_i_13_n_0 ),
        .I1(\op_numerator_q[8]_i_14_n_0 ),
        .O(\op_numerator_q_reg[8]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[9]_i_3 
       (.I0(\op_numerator_q[9]_i_7_n_0 ),
        .I1(\op_numerator_q[9]_i_8_n_0 ),
        .O(\op_numerator_q_reg[9]_i_3_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[9]_i_4 
       (.I0(\op_numerator_q[9]_i_9_n_0 ),
        .I1(\op_numerator_q[9]_i_10_n_0 ),
        .O(\op_numerator_q_reg[9]_i_4_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[9]_i_5 
       (.I0(\op_numerator_q[9]_i_11_n_0 ),
        .I1(\op_numerator_q[9]_i_12_n_0 ),
        .O(\op_numerator_q_reg[9]_i_5_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  MUXF7 \op_numerator_q_reg[9]_i_6 
       (.I0(\op_numerator_q[9]_i_13_n_0 ),
        .I1(\op_numerator_q[9]_i_14_n_0 ),
        .O(\op_numerator_q_reg[9]_i_6_n_0 ),
        .S(\instr_rdata_id_o_reg[24] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rf_reg_tmp[31][11]_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp[31][11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rf_reg_tmp[31][15]_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp[31][15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rf_reg_tmp[31][19]_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp[31][19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rf_reg_tmp[31][23]_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp[31][23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rf_reg_tmp[31][3]_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp_reg[26][3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rf_reg_tmp[31][7]_i_2 
       (.I0(axi_aresetn),
        .O(\rf_reg_tmp[31][7]_i_2_n_0 ));
  FDCE \rf_reg_tmp_reg[10][0] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[10]_25 [0]));
  FDCE \rf_reg_tmp_reg[10][10] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[10]_25 [10]));
  FDCE \rf_reg_tmp_reg[10][11] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[10]_25 [11]));
  FDCE \rf_reg_tmp_reg[10][12] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[10]_25 [12]));
  FDCE \rf_reg_tmp_reg[10][13] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[10]_25 [13]));
  FDCE \rf_reg_tmp_reg[10][14] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[10]_25 [14]));
  FDCE \rf_reg_tmp_reg[10][15] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[10]_25 [15]));
  FDCE \rf_reg_tmp_reg[10][16] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[10]_25 [16]));
  FDCE \rf_reg_tmp_reg[10][17] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[10]_25 [17]));
  FDCE \rf_reg_tmp_reg[10][18] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[10]_25 [18]));
  FDCE \rf_reg_tmp_reg[10][19] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[10]_25 [19]));
  FDCE \rf_reg_tmp_reg[10][1] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[10]_25 [1]));
  FDCE \rf_reg_tmp_reg[10][20] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[10]_25 [20]));
  FDCE \rf_reg_tmp_reg[10][21] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[10]_25 [21]));
  FDCE \rf_reg_tmp_reg[10][22] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[10]_25 [22]));
  FDCE \rf_reg_tmp_reg[10][23] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[10]_25 [23]));
  FDCE \rf_reg_tmp_reg[10][24] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[10]_25 [24]));
  FDCE \rf_reg_tmp_reg[10][25] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[10]_25 [25]));
  FDCE \rf_reg_tmp_reg[10][26] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[10]_25 [26]));
  FDCE \rf_reg_tmp_reg[10][27] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[10]_25 [27]));
  FDCE \rf_reg_tmp_reg[10][28] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[10]_25 [28]));
  FDCE \rf_reg_tmp_reg[10][29] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[10]_25 [29]));
  FDCE \rf_reg_tmp_reg[10][2] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[10]_25 [2]));
  FDCE \rf_reg_tmp_reg[10][30] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[10]_25 [30]));
  FDCE \rf_reg_tmp_reg[10][31] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[10]_25 [31]));
  FDCE \rf_reg_tmp_reg[10][3] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[10]_25 [3]));
  FDCE \rf_reg_tmp_reg[10][4] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[10]_25 [4]));
  FDCE \rf_reg_tmp_reg[10][5] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[10]_25 [5]));
  FDCE \rf_reg_tmp_reg[10][6] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[10]_25 [6]));
  FDCE \rf_reg_tmp_reg[10][7] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[10]_25 [7]));
  FDCE \rf_reg_tmp_reg[10][8] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[10]_25 [8]));
  FDCE \rf_reg_tmp_reg[10][9] 
       (.C(clk),
        .CE(we_a_dec[7]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[10]_25 [9]));
  FDCE \rf_reg_tmp_reg[11][0] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[11]_24 [0]));
  FDCE \rf_reg_tmp_reg[11][10] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[11]_24 [10]));
  FDCE \rf_reg_tmp_reg[11][11] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[11]_24 [11]));
  FDCE \rf_reg_tmp_reg[11][12] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[11]_24 [12]));
  FDCE \rf_reg_tmp_reg[11][13] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[11]_24 [13]));
  FDCE \rf_reg_tmp_reg[11][14] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[11]_24 [14]));
  FDCE \rf_reg_tmp_reg[11][15] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[11]_24 [15]));
  FDCE \rf_reg_tmp_reg[11][16] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[11]_24 [16]));
  FDCE \rf_reg_tmp_reg[11][17] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[11]_24 [17]));
  FDCE \rf_reg_tmp_reg[11][18] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[11]_24 [18]));
  FDCE \rf_reg_tmp_reg[11][19] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[11]_24 [19]));
  FDCE \rf_reg_tmp_reg[11][1] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[11]_24 [1]));
  FDCE \rf_reg_tmp_reg[11][20] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[11]_24 [20]));
  FDCE \rf_reg_tmp_reg[11][21] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[11]_24 [21]));
  FDCE \rf_reg_tmp_reg[11][22] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[11]_24 [22]));
  FDCE \rf_reg_tmp_reg[11][23] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[11]_24 [23]));
  FDCE \rf_reg_tmp_reg[11][24] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[11]_24 [24]));
  FDCE \rf_reg_tmp_reg[11][25] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[11]_24 [25]));
  FDCE \rf_reg_tmp_reg[11][26] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[11]_24 [26]));
  FDCE \rf_reg_tmp_reg[11][27] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[11]_24 [27]));
  FDCE \rf_reg_tmp_reg[11][28] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[11]_24 [28]));
  FDCE \rf_reg_tmp_reg[11][29] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[11]_24 [29]));
  FDCE \rf_reg_tmp_reg[11][2] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[11]_24 [2]));
  FDCE \rf_reg_tmp_reg[11][30] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[11]_24 [30]));
  FDCE \rf_reg_tmp_reg[11][31] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[11]_24 [31]));
  FDCE \rf_reg_tmp_reg[11][3] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[11]_24 [3]));
  FDCE \rf_reg_tmp_reg[11][4] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[11]_24 [4]));
  FDCE \rf_reg_tmp_reg[11][5] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[11]_24 [5]));
  FDCE \rf_reg_tmp_reg[11][6] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[11]_24 [6]));
  FDCE \rf_reg_tmp_reg[11][7] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[11]_24 [7]));
  FDCE \rf_reg_tmp_reg[11][8] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[11]_24 [8]));
  FDCE \rf_reg_tmp_reg[11][9] 
       (.C(clk),
        .CE(we_a_dec[8]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[11]_24 [9]));
  FDCE \rf_reg_tmp_reg[12][0] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[12]_23 [0]));
  FDCE \rf_reg_tmp_reg[12][10] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[12]_23 [10]));
  FDCE \rf_reg_tmp_reg[12][11] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[12]_23 [11]));
  FDCE \rf_reg_tmp_reg[12][12] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[12]_23 [12]));
  FDCE \rf_reg_tmp_reg[12][13] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[12]_23 [13]));
  FDCE \rf_reg_tmp_reg[12][14] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[12]_23 [14]));
  FDCE \rf_reg_tmp_reg[12][15] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[12]_23 [15]));
  FDCE \rf_reg_tmp_reg[12][16] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[12]_23 [16]));
  FDCE \rf_reg_tmp_reg[12][17] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[12]_23 [17]));
  FDCE \rf_reg_tmp_reg[12][18] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[12]_23 [18]));
  FDCE \rf_reg_tmp_reg[12][19] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[12]_23 [19]));
  FDCE \rf_reg_tmp_reg[12][1] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[12]_23 [1]));
  FDCE \rf_reg_tmp_reg[12][20] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[12]_23 [20]));
  FDCE \rf_reg_tmp_reg[12][21] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[12]_23 [21]));
  FDCE \rf_reg_tmp_reg[12][22] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[12]_23 [22]));
  FDCE \rf_reg_tmp_reg[12][23] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[12]_23 [23]));
  FDCE \rf_reg_tmp_reg[12][24] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[12]_23 [24]));
  FDCE \rf_reg_tmp_reg[12][25] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[12]_23 [25]));
  FDCE \rf_reg_tmp_reg[12][26] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[12]_23 [26]));
  FDCE \rf_reg_tmp_reg[12][27] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[12]_23 [27]));
  FDCE \rf_reg_tmp_reg[12][28] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[12]_23 [28]));
  FDCE \rf_reg_tmp_reg[12][29] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[12]_23 [29]));
  FDCE \rf_reg_tmp_reg[12][2] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[12]_23 [2]));
  FDCE \rf_reg_tmp_reg[12][30] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[12]_23 [30]));
  FDCE \rf_reg_tmp_reg[12][31] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[12]_23 [31]));
  FDCE \rf_reg_tmp_reg[12][3] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[12]_23 [3]));
  FDCE \rf_reg_tmp_reg[12][4] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[12]_23 [4]));
  FDCE \rf_reg_tmp_reg[12][5] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[12]_23 [5]));
  FDCE \rf_reg_tmp_reg[12][6] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[12]_23 [6]));
  FDCE \rf_reg_tmp_reg[12][7] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[12]_23 [7]));
  FDCE \rf_reg_tmp_reg[12][8] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[12]_23 [8]));
  FDCE \rf_reg_tmp_reg[12][9] 
       (.C(clk),
        .CE(we_a_dec[9]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[12]_23 [9]));
  FDCE \rf_reg_tmp_reg[13][0] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[13]_22 [0]));
  FDCE \rf_reg_tmp_reg[13][10] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[13]_22 [10]));
  FDCE \rf_reg_tmp_reg[13][11] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[13]_22 [11]));
  FDCE \rf_reg_tmp_reg[13][12] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[13]_22 [12]));
  FDCE \rf_reg_tmp_reg[13][13] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[13]_22 [13]));
  FDCE \rf_reg_tmp_reg[13][14] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[13]_22 [14]));
  FDCE \rf_reg_tmp_reg[13][15] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[13]_22 [15]));
  FDCE \rf_reg_tmp_reg[13][16] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[13]_22 [16]));
  FDCE \rf_reg_tmp_reg[13][17] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[13]_22 [17]));
  FDCE \rf_reg_tmp_reg[13][18] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[13]_22 [18]));
  FDCE \rf_reg_tmp_reg[13][19] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[13]_22 [19]));
  FDCE \rf_reg_tmp_reg[13][1] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[13]_22 [1]));
  FDCE \rf_reg_tmp_reg[13][20] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[13]_22 [20]));
  FDCE \rf_reg_tmp_reg[13][21] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[13]_22 [21]));
  FDCE \rf_reg_tmp_reg[13][22] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[13]_22 [22]));
  FDCE \rf_reg_tmp_reg[13][23] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[13]_22 [23]));
  FDCE \rf_reg_tmp_reg[13][24] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[13]_22 [24]));
  FDCE \rf_reg_tmp_reg[13][25] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[13]_22 [25]));
  FDCE \rf_reg_tmp_reg[13][26] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[13]_22 [26]));
  FDCE \rf_reg_tmp_reg[13][27] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[13]_22 [27]));
  FDCE \rf_reg_tmp_reg[13][28] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[13]_22 [28]));
  FDCE \rf_reg_tmp_reg[13][29] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[13]_22 [29]));
  FDCE \rf_reg_tmp_reg[13][2] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[13]_22 [2]));
  FDCE \rf_reg_tmp_reg[13][30] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[13]_22 [30]));
  FDCE \rf_reg_tmp_reg[13][31] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[13]_22 [31]));
  FDCE \rf_reg_tmp_reg[13][3] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[13]_22 [3]));
  FDCE \rf_reg_tmp_reg[13][4] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[13]_22 [4]));
  FDCE \rf_reg_tmp_reg[13][5] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[13]_22 [5]));
  FDCE \rf_reg_tmp_reg[13][6] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[13]_22 [6]));
  FDCE \rf_reg_tmp_reg[13][7] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[13]_22 [7]));
  FDCE \rf_reg_tmp_reg[13][8] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[13]_22 [8]));
  FDCE \rf_reg_tmp_reg[13][9] 
       (.C(clk),
        .CE(we_a_dec[10]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[13]_22 [9]));
  FDCE \rf_reg_tmp_reg[14][0] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[14]_21 [0]));
  FDCE \rf_reg_tmp_reg[14][10] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[14]_21 [10]));
  FDCE \rf_reg_tmp_reg[14][11] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[14]_21 [11]));
  FDCE \rf_reg_tmp_reg[14][12] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[14]_21 [12]));
  FDCE \rf_reg_tmp_reg[14][13] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[14]_21 [13]));
  FDCE \rf_reg_tmp_reg[14][14] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[14]_21 [14]));
  FDCE \rf_reg_tmp_reg[14][15] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[14]_21 [15]));
  FDCE \rf_reg_tmp_reg[14][16] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[14]_21 [16]));
  FDCE \rf_reg_tmp_reg[14][17] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[14]_21 [17]));
  FDCE \rf_reg_tmp_reg[14][18] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[14]_21 [18]));
  FDCE \rf_reg_tmp_reg[14][19] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[14]_21 [19]));
  FDCE \rf_reg_tmp_reg[14][1] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[14]_21 [1]));
  FDCE \rf_reg_tmp_reg[14][20] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[14]_21 [20]));
  FDCE \rf_reg_tmp_reg[14][21] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[14]_21 [21]));
  FDCE \rf_reg_tmp_reg[14][22] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[14]_21 [22]));
  FDCE \rf_reg_tmp_reg[14][23] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[14]_21 [23]));
  FDCE \rf_reg_tmp_reg[14][24] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[14]_21 [24]));
  FDCE \rf_reg_tmp_reg[14][25] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[14]_21 [25]));
  FDCE \rf_reg_tmp_reg[14][26] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[14]_21 [26]));
  FDCE \rf_reg_tmp_reg[14][27] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[14]_21 [27]));
  FDCE \rf_reg_tmp_reg[14][28] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[14]_21 [28]));
  FDCE \rf_reg_tmp_reg[14][29] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[14]_21 [29]));
  FDCE \rf_reg_tmp_reg[14][2] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[14]_21 [2]));
  FDCE \rf_reg_tmp_reg[14][30] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[14]_21 [30]));
  FDCE \rf_reg_tmp_reg[14][31] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[14]_21 [31]));
  FDCE \rf_reg_tmp_reg[14][3] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[14]_21 [3]));
  FDCE \rf_reg_tmp_reg[14][4] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[14]_21 [4]));
  FDCE \rf_reg_tmp_reg[14][5] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[14]_21 [5]));
  FDCE \rf_reg_tmp_reg[14][6] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[14]_21 [6]));
  FDCE \rf_reg_tmp_reg[14][7] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[14]_21 [7]));
  FDCE \rf_reg_tmp_reg[14][8] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[14]_21 [8]));
  FDCE \rf_reg_tmp_reg[14][9] 
       (.C(clk),
        .CE(we_a_dec[11]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[14]_21 [9]));
  FDCE \rf_reg_tmp_reg[15][0] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[15]_20 [0]));
  FDCE \rf_reg_tmp_reg[15][10] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[15]_20 [10]));
  FDCE \rf_reg_tmp_reg[15][11] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[15]_20 [11]));
  FDCE \rf_reg_tmp_reg[15][12] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[15]_20 [12]));
  FDCE \rf_reg_tmp_reg[15][13] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[15]_20 [13]));
  FDCE \rf_reg_tmp_reg[15][14] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[15]_20 [14]));
  FDCE \rf_reg_tmp_reg[15][15] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[15]_20 [15]));
  FDCE \rf_reg_tmp_reg[15][16] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[15]_20 [16]));
  FDCE \rf_reg_tmp_reg[15][17] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[15]_20 [17]));
  FDCE \rf_reg_tmp_reg[15][18] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[15]_20 [18]));
  FDCE \rf_reg_tmp_reg[15][19] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[15]_20 [19]));
  FDCE \rf_reg_tmp_reg[15][1] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[15]_20 [1]));
  FDCE \rf_reg_tmp_reg[15][20] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[15]_20 [20]));
  FDCE \rf_reg_tmp_reg[15][21] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[15]_20 [21]));
  FDCE \rf_reg_tmp_reg[15][22] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[15]_20 [22]));
  FDCE \rf_reg_tmp_reg[15][23] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[15]_20 [23]));
  FDCE \rf_reg_tmp_reg[15][24] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[15]_20 [24]));
  FDCE \rf_reg_tmp_reg[15][25] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[15]_20 [25]));
  FDCE \rf_reg_tmp_reg[15][26] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[15]_20 [26]));
  FDCE \rf_reg_tmp_reg[15][27] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[15]_20 [27]));
  FDCE \rf_reg_tmp_reg[15][28] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[15]_20 [28]));
  FDCE \rf_reg_tmp_reg[15][29] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[15]_20 [29]));
  FDCE \rf_reg_tmp_reg[15][2] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[15]_20 [2]));
  FDCE \rf_reg_tmp_reg[15][30] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[15]_20 [30]));
  FDCE \rf_reg_tmp_reg[15][31] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[15]_20 [31]));
  FDCE \rf_reg_tmp_reg[15][3] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[15]_20 [3]));
  FDCE \rf_reg_tmp_reg[15][4] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[15]_20 [4]));
  FDCE \rf_reg_tmp_reg[15][5] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[15]_20 [5]));
  FDCE \rf_reg_tmp_reg[15][6] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[15]_20 [6]));
  FDCE \rf_reg_tmp_reg[15][7] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[15]_20 [7]));
  FDCE \rf_reg_tmp_reg[15][8] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[15]_20 [8]));
  FDCE \rf_reg_tmp_reg[15][9] 
       (.C(clk),
        .CE(we_a_dec[12]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[15]_20 [9]));
  FDCE \rf_reg_tmp_reg[16][0] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[16]_19 [0]));
  FDCE \rf_reg_tmp_reg[16][10] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[16]_19 [10]));
  FDCE \rf_reg_tmp_reg[16][11] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[16]_19 [11]));
  FDCE \rf_reg_tmp_reg[16][12] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[16]_19 [12]));
  FDCE \rf_reg_tmp_reg[16][13] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[16]_19 [13]));
  FDCE \rf_reg_tmp_reg[16][14] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[16]_19 [14]));
  FDCE \rf_reg_tmp_reg[16][15] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[16]_19 [15]));
  FDCE \rf_reg_tmp_reg[16][16] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[16]_19 [16]));
  FDCE \rf_reg_tmp_reg[16][17] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[16]_19 [17]));
  FDCE \rf_reg_tmp_reg[16][18] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[16]_19 [18]));
  FDCE \rf_reg_tmp_reg[16][19] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[16]_19 [19]));
  FDCE \rf_reg_tmp_reg[16][1] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[16]_19 [1]));
  FDCE \rf_reg_tmp_reg[16][20] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[16]_19 [20]));
  FDCE \rf_reg_tmp_reg[16][21] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[16]_19 [21]));
  FDCE \rf_reg_tmp_reg[16][22] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[16]_19 [22]));
  FDCE \rf_reg_tmp_reg[16][23] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[16]_19 [23]));
  FDCE \rf_reg_tmp_reg[16][24] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[16]_19 [24]));
  FDCE \rf_reg_tmp_reg[16][25] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[16]_19 [25]));
  FDCE \rf_reg_tmp_reg[16][26] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[16]_19 [26]));
  FDCE \rf_reg_tmp_reg[16][27] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[16]_19 [27]));
  FDCE \rf_reg_tmp_reg[16][28] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[16]_19 [28]));
  FDCE \rf_reg_tmp_reg[16][29] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[16]_19 [29]));
  FDCE \rf_reg_tmp_reg[16][2] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[16]_19 [2]));
  FDCE \rf_reg_tmp_reg[16][30] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[16]_19 [30]));
  FDCE \rf_reg_tmp_reg[16][31] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[16]_19 [31]));
  FDCE \rf_reg_tmp_reg[16][3] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[16]_19 [3]));
  FDCE \rf_reg_tmp_reg[16][4] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[16]_19 [4]));
  FDCE \rf_reg_tmp_reg[16][5] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[16]_19 [5]));
  FDCE \rf_reg_tmp_reg[16][6] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[16]_19 [6]));
  FDCE \rf_reg_tmp_reg[16][7] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[16]_19 [7]));
  FDCE \rf_reg_tmp_reg[16][8] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[16]_19 [8]));
  FDCE \rf_reg_tmp_reg[16][9] 
       (.C(clk),
        .CE(we_a_dec[13]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[16]_19 [9]));
  FDCE \rf_reg_tmp_reg[17][0] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[17]_18 [0]));
  FDCE \rf_reg_tmp_reg[17][10] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[17]_18 [10]));
  FDCE \rf_reg_tmp_reg[17][11] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[17]_18 [11]));
  FDCE \rf_reg_tmp_reg[17][12] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[17]_18 [12]));
  FDCE \rf_reg_tmp_reg[17][13] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[17]_18 [13]));
  FDCE \rf_reg_tmp_reg[17][14] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[17]_18 [14]));
  FDCE \rf_reg_tmp_reg[17][15] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[17]_18 [15]));
  FDCE \rf_reg_tmp_reg[17][16] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[17]_18 [16]));
  FDCE \rf_reg_tmp_reg[17][17] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[17]_18 [17]));
  FDCE \rf_reg_tmp_reg[17][18] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[17]_18 [18]));
  FDCE \rf_reg_tmp_reg[17][19] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[17]_18 [19]));
  FDCE \rf_reg_tmp_reg[17][1] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[17]_18 [1]));
  FDCE \rf_reg_tmp_reg[17][20] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[17]_18 [20]));
  FDCE \rf_reg_tmp_reg[17][21] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[17]_18 [21]));
  FDCE \rf_reg_tmp_reg[17][22] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[17]_18 [22]));
  FDCE \rf_reg_tmp_reg[17][23] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[17]_18 [23]));
  FDCE \rf_reg_tmp_reg[17][24] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[17]_18 [24]));
  FDCE \rf_reg_tmp_reg[17][25] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[17]_18 [25]));
  FDCE \rf_reg_tmp_reg[17][26] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[17]_18 [26]));
  FDCE \rf_reg_tmp_reg[17][27] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[17]_18 [27]));
  FDCE \rf_reg_tmp_reg[17][28] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[17]_18 [28]));
  FDCE \rf_reg_tmp_reg[17][29] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[17]_18 [29]));
  FDCE \rf_reg_tmp_reg[17][2] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[17]_18 [2]));
  FDCE \rf_reg_tmp_reg[17][30] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[17]_18 [30]));
  FDCE \rf_reg_tmp_reg[17][31] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[17]_18 [31]));
  FDCE \rf_reg_tmp_reg[17][3] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[17]_18 [3]));
  FDCE \rf_reg_tmp_reg[17][4] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[17]_18 [4]));
  FDCE \rf_reg_tmp_reg[17][5] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[17]_18 [5]));
  FDCE \rf_reg_tmp_reg[17][6] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[17]_18 [6]));
  FDCE \rf_reg_tmp_reg[17][7] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[17]_18 [7]));
  FDCE \rf_reg_tmp_reg[17][8] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[17]_18 [8]));
  FDCE \rf_reg_tmp_reg[17][9] 
       (.C(clk),
        .CE(we_a_dec[14]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[17]_18 [9]));
  FDCE \rf_reg_tmp_reg[18][0] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[18]_17 [0]));
  FDCE \rf_reg_tmp_reg[18][10] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[18]_17 [10]));
  FDCE \rf_reg_tmp_reg[18][11] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[18]_17 [11]));
  FDCE \rf_reg_tmp_reg[18][12] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[18]_17 [12]));
  FDCE \rf_reg_tmp_reg[18][13] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[18]_17 [13]));
  FDCE \rf_reg_tmp_reg[18][14] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[18]_17 [14]));
  FDCE \rf_reg_tmp_reg[18][15] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[18]_17 [15]));
  FDCE \rf_reg_tmp_reg[18][16] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[18]_17 [16]));
  FDCE \rf_reg_tmp_reg[18][17] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[18]_17 [17]));
  FDCE \rf_reg_tmp_reg[18][18] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[18]_17 [18]));
  FDCE \rf_reg_tmp_reg[18][19] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[18]_17 [19]));
  FDCE \rf_reg_tmp_reg[18][1] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[18]_17 [1]));
  FDCE \rf_reg_tmp_reg[18][20] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[18]_17 [20]));
  FDCE \rf_reg_tmp_reg[18][21] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[18]_17 [21]));
  FDCE \rf_reg_tmp_reg[18][22] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[18]_17 [22]));
  FDCE \rf_reg_tmp_reg[18][23] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[18]_17 [23]));
  FDCE \rf_reg_tmp_reg[18][24] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[18]_17 [24]));
  FDCE \rf_reg_tmp_reg[18][25] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[18]_17 [25]));
  FDCE \rf_reg_tmp_reg[18][26] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[18]_17 [26]));
  FDCE \rf_reg_tmp_reg[18][27] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[18]_17 [27]));
  FDCE \rf_reg_tmp_reg[18][28] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[18]_17 [28]));
  FDCE \rf_reg_tmp_reg[18][29] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[18]_17 [29]));
  FDCE \rf_reg_tmp_reg[18][2] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[18]_17 [2]));
  FDCE \rf_reg_tmp_reg[18][30] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[18]_17 [30]));
  FDCE \rf_reg_tmp_reg[18][31] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[18]_17 [31]));
  FDCE \rf_reg_tmp_reg[18][3] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[18]_17 [3]));
  FDCE \rf_reg_tmp_reg[18][4] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[18]_17 [4]));
  FDCE \rf_reg_tmp_reg[18][5] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[18]_17 [5]));
  FDCE \rf_reg_tmp_reg[18][6] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[18]_17 [6]));
  FDCE \rf_reg_tmp_reg[18][7] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[18]_17 [7]));
  FDCE \rf_reg_tmp_reg[18][8] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[18]_17 [8]));
  FDCE \rf_reg_tmp_reg[18][9] 
       (.C(clk),
        .CE(we_a_dec[15]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[18]_17 [9]));
  FDCE \rf_reg_tmp_reg[19][0] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[19]_16 [0]));
  FDCE \rf_reg_tmp_reg[19][10] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[19]_16 [10]));
  FDCE \rf_reg_tmp_reg[19][11] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[19]_16 [11]));
  FDCE \rf_reg_tmp_reg[19][12] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[19]_16 [12]));
  FDCE \rf_reg_tmp_reg[19][13] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[19]_16 [13]));
  FDCE \rf_reg_tmp_reg[19][14] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[19]_16 [14]));
  FDCE \rf_reg_tmp_reg[19][15] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[19]_16 [15]));
  FDCE \rf_reg_tmp_reg[19][16] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[19]_16 [16]));
  FDCE \rf_reg_tmp_reg[19][17] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[19]_16 [17]));
  FDCE \rf_reg_tmp_reg[19][18] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[19]_16 [18]));
  FDCE \rf_reg_tmp_reg[19][19] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[19]_16 [19]));
  FDCE \rf_reg_tmp_reg[19][1] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[19]_16 [1]));
  FDCE \rf_reg_tmp_reg[19][20] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[19]_16 [20]));
  FDCE \rf_reg_tmp_reg[19][21] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[19]_16 [21]));
  FDCE \rf_reg_tmp_reg[19][22] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[19]_16 [22]));
  FDCE \rf_reg_tmp_reg[19][23] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[19]_16 [23]));
  FDCE \rf_reg_tmp_reg[19][24] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[19]_16 [24]));
  FDCE \rf_reg_tmp_reg[19][25] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[19]_16 [25]));
  FDCE \rf_reg_tmp_reg[19][26] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[19]_16 [26]));
  FDCE \rf_reg_tmp_reg[19][27] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[19]_16 [27]));
  FDCE \rf_reg_tmp_reg[19][28] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[19]_16 [28]));
  FDCE \rf_reg_tmp_reg[19][29] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[19]_16 [29]));
  FDCE \rf_reg_tmp_reg[19][2] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[19]_16 [2]));
  FDCE \rf_reg_tmp_reg[19][30] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[19]_16 [30]));
  FDCE \rf_reg_tmp_reg[19][31] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[19]_16 [31]));
  FDCE \rf_reg_tmp_reg[19][3] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[19]_16 [3]));
  FDCE \rf_reg_tmp_reg[19][4] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[19]_16 [4]));
  FDCE \rf_reg_tmp_reg[19][5] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[19]_16 [5]));
  FDCE \rf_reg_tmp_reg[19][6] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[19]_16 [6]));
  FDCE \rf_reg_tmp_reg[19][7] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[19]_16 [7]));
  FDCE \rf_reg_tmp_reg[19][8] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[19]_16 [8]));
  FDCE \rf_reg_tmp_reg[19][9] 
       (.C(clk),
        .CE(we_a_dec[16]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[19]_16 [9]));
  FDCE \rf_reg_tmp_reg[1][0] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[1]_34 [0]));
  FDCE \rf_reg_tmp_reg[1][10] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[1]_34 [10]));
  FDCE \rf_reg_tmp_reg[1][11] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[1]_34 [11]));
  FDCE \rf_reg_tmp_reg[1][12] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[1]_34 [12]));
  FDCE \rf_reg_tmp_reg[1][13] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[1]_34 [13]));
  FDCE \rf_reg_tmp_reg[1][14] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[1]_34 [14]));
  FDCE \rf_reg_tmp_reg[1][15] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[1]_34 [15]));
  FDCE \rf_reg_tmp_reg[1][16] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[1]_34 [16]));
  FDCE \rf_reg_tmp_reg[1][17] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[1]_34 [17]));
  FDCE \rf_reg_tmp_reg[1][18] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[1]_34 [18]));
  FDCE \rf_reg_tmp_reg[1][19] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[1]_34 [19]));
  FDCE \rf_reg_tmp_reg[1][1] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[1]_34 [1]));
  FDCE \rf_reg_tmp_reg[1][20] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[1]_34 [20]));
  FDCE \rf_reg_tmp_reg[1][21] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[1]_34 [21]));
  FDCE \rf_reg_tmp_reg[1][22] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[1]_34 [22]));
  FDCE \rf_reg_tmp_reg[1][23] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[1]_34 [23]));
  FDCE \rf_reg_tmp_reg[1][24] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[1]_34 [24]));
  FDCE \rf_reg_tmp_reg[1][25] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[1]_34 [25]));
  FDCE \rf_reg_tmp_reg[1][26] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[1]_34 [26]));
  FDCE \rf_reg_tmp_reg[1][27] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[1]_34 [27]));
  FDCE \rf_reg_tmp_reg[1][28] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[1]_34 [28]));
  FDCE \rf_reg_tmp_reg[1][29] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[1]_34 [29]));
  FDCE \rf_reg_tmp_reg[1][2] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[1]_34 [2]));
  FDCE \rf_reg_tmp_reg[1][30] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[1]_34 [30]));
  FDCE \rf_reg_tmp_reg[1][31] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[1]_34 [31]));
  FDCE \rf_reg_tmp_reg[1][3] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[1]_34 [3]));
  FDCE \rf_reg_tmp_reg[1][4] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[1]_34 [4]));
  FDCE \rf_reg_tmp_reg[1][5] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[1]_34 [5]));
  FDCE \rf_reg_tmp_reg[1][6] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[1]_34 [6]));
  FDCE \rf_reg_tmp_reg[1][7] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[1]_34 [7]));
  FDCE \rf_reg_tmp_reg[1][8] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[1]_34 [8]));
  FDCE \rf_reg_tmp_reg[1][9] 
       (.C(clk),
        .CE(we_a_dec[0]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[1]_34 [9]));
  FDCE \rf_reg_tmp_reg[20][0] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[20]_15 [0]));
  FDCE \rf_reg_tmp_reg[20][10] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[20]_15 [10]));
  FDCE \rf_reg_tmp_reg[20][11] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[20]_15 [11]));
  FDCE \rf_reg_tmp_reg[20][12] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[20]_15 [12]));
  FDCE \rf_reg_tmp_reg[20][13] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[20]_15 [13]));
  FDCE \rf_reg_tmp_reg[20][14] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[20]_15 [14]));
  FDCE \rf_reg_tmp_reg[20][15] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[20]_15 [15]));
  FDCE \rf_reg_tmp_reg[20][16] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[20]_15 [16]));
  FDCE \rf_reg_tmp_reg[20][17] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[20]_15 [17]));
  FDCE \rf_reg_tmp_reg[20][18] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[20]_15 [18]));
  FDCE \rf_reg_tmp_reg[20][19] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[20]_15 [19]));
  FDCE \rf_reg_tmp_reg[20][1] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[20]_15 [1]));
  FDCE \rf_reg_tmp_reg[20][20] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[20]_15 [20]));
  FDCE \rf_reg_tmp_reg[20][21] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[20]_15 [21]));
  FDCE \rf_reg_tmp_reg[20][22] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[20]_15 [22]));
  FDCE \rf_reg_tmp_reg[20][23] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[20]_15 [23]));
  FDCE \rf_reg_tmp_reg[20][24] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[20]_15 [24]));
  FDCE \rf_reg_tmp_reg[20][25] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[20]_15 [25]));
  FDCE \rf_reg_tmp_reg[20][26] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[20]_15 [26]));
  FDCE \rf_reg_tmp_reg[20][27] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[20]_15 [27]));
  FDCE \rf_reg_tmp_reg[20][28] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[20]_15 [28]));
  FDCE \rf_reg_tmp_reg[20][29] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[20]_15 [29]));
  FDCE \rf_reg_tmp_reg[20][2] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[20]_15 [2]));
  FDCE \rf_reg_tmp_reg[20][30] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[20]_15 [30]));
  FDCE \rf_reg_tmp_reg[20][31] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[20]_15 [31]));
  FDCE \rf_reg_tmp_reg[20][3] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[20]_15 [3]));
  FDCE \rf_reg_tmp_reg[20][4] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[20]_15 [4]));
  FDCE \rf_reg_tmp_reg[20][5] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[20]_15 [5]));
  FDCE \rf_reg_tmp_reg[20][6] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[20]_15 [6]));
  FDCE \rf_reg_tmp_reg[20][7] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[20]_15 [7]));
  FDCE \rf_reg_tmp_reg[20][8] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[20]_15 [8]));
  FDCE \rf_reg_tmp_reg[20][9] 
       (.C(clk),
        .CE(we_a_dec[17]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[20]_15 [9]));
  FDCE \rf_reg_tmp_reg[21][0] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[21]_14 [0]));
  FDCE \rf_reg_tmp_reg[21][10] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[21]_14 [10]));
  FDCE \rf_reg_tmp_reg[21][11] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[21]_14 [11]));
  FDCE \rf_reg_tmp_reg[21][12] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[21]_14 [12]));
  FDCE \rf_reg_tmp_reg[21][13] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[21]_14 [13]));
  FDCE \rf_reg_tmp_reg[21][14] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[21]_14 [14]));
  FDCE \rf_reg_tmp_reg[21][15] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[21]_14 [15]));
  FDCE \rf_reg_tmp_reg[21][16] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[21]_14 [16]));
  FDCE \rf_reg_tmp_reg[21][17] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[21]_14 [17]));
  FDCE \rf_reg_tmp_reg[21][18] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[21]_14 [18]));
  FDCE \rf_reg_tmp_reg[21][19] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[21]_14 [19]));
  FDCE \rf_reg_tmp_reg[21][1] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[21]_14 [1]));
  FDCE \rf_reg_tmp_reg[21][20] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[21]_14 [20]));
  FDCE \rf_reg_tmp_reg[21][21] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[21]_14 [21]));
  FDCE \rf_reg_tmp_reg[21][22] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[21]_14 [22]));
  FDCE \rf_reg_tmp_reg[21][23] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[21]_14 [23]));
  FDCE \rf_reg_tmp_reg[21][24] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[21]_14 [24]));
  FDCE \rf_reg_tmp_reg[21][25] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[21]_14 [25]));
  FDCE \rf_reg_tmp_reg[21][26] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[21]_14 [26]));
  FDCE \rf_reg_tmp_reg[21][27] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[21]_14 [27]));
  FDCE \rf_reg_tmp_reg[21][28] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[21]_14 [28]));
  FDCE \rf_reg_tmp_reg[21][29] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[21]_14 [29]));
  FDCE \rf_reg_tmp_reg[21][2] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[21]_14 [2]));
  FDCE \rf_reg_tmp_reg[21][30] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[21]_14 [30]));
  FDCE \rf_reg_tmp_reg[21][31] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[21]_14 [31]));
  FDCE \rf_reg_tmp_reg[21][3] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[21]_14 [3]));
  FDCE \rf_reg_tmp_reg[21][4] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[21]_14 [4]));
  FDCE \rf_reg_tmp_reg[21][5] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[21]_14 [5]));
  FDCE \rf_reg_tmp_reg[21][6] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[21]_14 [6]));
  FDCE \rf_reg_tmp_reg[21][7] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[21]_14 [7]));
  FDCE \rf_reg_tmp_reg[21][8] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[21]_14 [8]));
  FDCE \rf_reg_tmp_reg[21][9] 
       (.C(clk),
        .CE(we_a_dec[18]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[21]_14 [9]));
  FDCE \rf_reg_tmp_reg[22][0] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[22]_13 [0]));
  FDCE \rf_reg_tmp_reg[22][10] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[22]_13 [10]));
  FDCE \rf_reg_tmp_reg[22][11] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[22]_13 [11]));
  FDCE \rf_reg_tmp_reg[22][12] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[22]_13 [12]));
  FDCE \rf_reg_tmp_reg[22][13] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[22]_13 [13]));
  FDCE \rf_reg_tmp_reg[22][14] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[22]_13 [14]));
  FDCE \rf_reg_tmp_reg[22][15] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[22]_13 [15]));
  FDCE \rf_reg_tmp_reg[22][16] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[22]_13 [16]));
  FDCE \rf_reg_tmp_reg[22][17] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[22]_13 [17]));
  FDCE \rf_reg_tmp_reg[22][18] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[22]_13 [18]));
  FDCE \rf_reg_tmp_reg[22][19] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[22]_13 [19]));
  FDCE \rf_reg_tmp_reg[22][1] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[22]_13 [1]));
  FDCE \rf_reg_tmp_reg[22][20] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[22]_13 [20]));
  FDCE \rf_reg_tmp_reg[22][21] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[22]_13 [21]));
  FDCE \rf_reg_tmp_reg[22][22] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[22]_13 [22]));
  FDCE \rf_reg_tmp_reg[22][23] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[22]_13 [23]));
  FDCE \rf_reg_tmp_reg[22][24] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[22]_13 [24]));
  FDCE \rf_reg_tmp_reg[22][25] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[22]_13 [25]));
  FDCE \rf_reg_tmp_reg[22][26] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[22]_13 [26]));
  FDCE \rf_reg_tmp_reg[22][27] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[22]_13 [27]));
  FDCE \rf_reg_tmp_reg[22][28] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[22]_13 [28]));
  FDCE \rf_reg_tmp_reg[22][29] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[22]_13 [29]));
  FDCE \rf_reg_tmp_reg[22][2] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[22]_13 [2]));
  FDCE \rf_reg_tmp_reg[22][30] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[22]_13 [30]));
  FDCE \rf_reg_tmp_reg[22][31] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[22]_13 [31]));
  FDCE \rf_reg_tmp_reg[22][3] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[22]_13 [3]));
  FDCE \rf_reg_tmp_reg[22][4] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[22]_13 [4]));
  FDCE \rf_reg_tmp_reg[22][5] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[22]_13 [5]));
  FDCE \rf_reg_tmp_reg[22][6] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[22]_13 [6]));
  FDCE \rf_reg_tmp_reg[22][7] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[22]_13 [7]));
  FDCE \rf_reg_tmp_reg[22][8] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[22]_13 [8]));
  FDCE \rf_reg_tmp_reg[22][9] 
       (.C(clk),
        .CE(we_a_dec[19]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[22]_13 [9]));
  FDCE \rf_reg_tmp_reg[23][0] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[23]_12 [0]));
  FDCE \rf_reg_tmp_reg[23][10] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[23]_12 [10]));
  FDCE \rf_reg_tmp_reg[23][11] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[23]_12 [11]));
  FDCE \rf_reg_tmp_reg[23][12] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[23]_12 [12]));
  FDCE \rf_reg_tmp_reg[23][13] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[23]_12 [13]));
  FDCE \rf_reg_tmp_reg[23][14] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[23]_12 [14]));
  FDCE \rf_reg_tmp_reg[23][15] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[23]_12 [15]));
  FDCE \rf_reg_tmp_reg[23][16] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[23]_12 [16]));
  FDCE \rf_reg_tmp_reg[23][17] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[23]_12 [17]));
  FDCE \rf_reg_tmp_reg[23][18] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[23]_12 [18]));
  FDCE \rf_reg_tmp_reg[23][19] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[23]_12 [19]));
  FDCE \rf_reg_tmp_reg[23][1] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[23]_12 [1]));
  FDCE \rf_reg_tmp_reg[23][20] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[23]_12 [20]));
  FDCE \rf_reg_tmp_reg[23][21] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[23]_12 [21]));
  FDCE \rf_reg_tmp_reg[23][22] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[23]_12 [22]));
  FDCE \rf_reg_tmp_reg[23][23] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[23]_12 [23]));
  FDCE \rf_reg_tmp_reg[23][24] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[23]_12 [24]));
  FDCE \rf_reg_tmp_reg[23][25] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[23]_12 [25]));
  FDCE \rf_reg_tmp_reg[23][26] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[23]_12 [26]));
  FDCE \rf_reg_tmp_reg[23][27] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[23]_12 [27]));
  FDCE \rf_reg_tmp_reg[23][28] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[23]_12 [28]));
  FDCE \rf_reg_tmp_reg[23][29] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[23]_12 [29]));
  FDCE \rf_reg_tmp_reg[23][2] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[23]_12 [2]));
  FDCE \rf_reg_tmp_reg[23][30] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[23]_12 [30]));
  FDCE \rf_reg_tmp_reg[23][31] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[23]_12 [31]));
  FDCE \rf_reg_tmp_reg[23][3] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[23]_12 [3]));
  FDCE \rf_reg_tmp_reg[23][4] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[23]_12 [4]));
  FDCE \rf_reg_tmp_reg[23][5] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[23]_12 [5]));
  FDCE \rf_reg_tmp_reg[23][6] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[23]_12 [6]));
  FDCE \rf_reg_tmp_reg[23][7] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[23]_12 [7]));
  FDCE \rf_reg_tmp_reg[23][8] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[23]_12 [8]));
  FDCE \rf_reg_tmp_reg[23][9] 
       (.C(clk),
        .CE(we_a_dec[20]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[23]_12 [9]));
  FDCE \rf_reg_tmp_reg[24][0] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[24]_11 [0]));
  FDCE \rf_reg_tmp_reg[24][10] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[24]_11 [10]));
  FDCE \rf_reg_tmp_reg[24][11] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[24]_11 [11]));
  FDCE \rf_reg_tmp_reg[24][12] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[24]_11 [12]));
  FDCE \rf_reg_tmp_reg[24][13] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[24]_11 [13]));
  FDCE \rf_reg_tmp_reg[24][14] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[24]_11 [14]));
  FDCE \rf_reg_tmp_reg[24][15] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[24]_11 [15]));
  FDCE \rf_reg_tmp_reg[24][16] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[24]_11 [16]));
  FDCE \rf_reg_tmp_reg[24][17] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[24]_11 [17]));
  FDCE \rf_reg_tmp_reg[24][18] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[24]_11 [18]));
  FDCE \rf_reg_tmp_reg[24][19] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[24]_11 [19]));
  FDCE \rf_reg_tmp_reg[24][1] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[24]_11 [1]));
  FDCE \rf_reg_tmp_reg[24][20] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[24]_11 [20]));
  FDCE \rf_reg_tmp_reg[24][21] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[24]_11 [21]));
  FDCE \rf_reg_tmp_reg[24][22] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[24]_11 [22]));
  FDCE \rf_reg_tmp_reg[24][23] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[24]_11 [23]));
  FDCE \rf_reg_tmp_reg[24][24] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[24]_11 [24]));
  FDCE \rf_reg_tmp_reg[24][25] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[24]_11 [25]));
  FDCE \rf_reg_tmp_reg[24][26] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[24]_11 [26]));
  FDCE \rf_reg_tmp_reg[24][27] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[24]_11 [27]));
  FDCE \rf_reg_tmp_reg[24][28] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[24]_11 [28]));
  FDCE \rf_reg_tmp_reg[24][29] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[24]_11 [29]));
  FDCE \rf_reg_tmp_reg[24][2] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[24]_11 [2]));
  FDCE \rf_reg_tmp_reg[24][30] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[24]_11 [30]));
  FDCE \rf_reg_tmp_reg[24][31] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[24]_11 [31]));
  FDCE \rf_reg_tmp_reg[24][3] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[24]_11 [3]));
  FDCE \rf_reg_tmp_reg[24][4] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[24]_11 [4]));
  FDCE \rf_reg_tmp_reg[24][5] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[24]_11 [5]));
  FDCE \rf_reg_tmp_reg[24][6] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[24]_11 [6]));
  FDCE \rf_reg_tmp_reg[24][7] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[24]_11 [7]));
  FDCE \rf_reg_tmp_reg[24][8] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[24]_11 [8]));
  FDCE \rf_reg_tmp_reg[24][9] 
       (.C(clk),
        .CE(we_a_dec[21]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[24]_11 [9]));
  FDCE \rf_reg_tmp_reg[25][0] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[25]_10 [0]));
  FDCE \rf_reg_tmp_reg[25][10] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[25]_10 [10]));
  FDCE \rf_reg_tmp_reg[25][11] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[25]_10 [11]));
  FDCE \rf_reg_tmp_reg[25][12] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[25]_10 [12]));
  FDCE \rf_reg_tmp_reg[25][13] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[25]_10 [13]));
  FDCE \rf_reg_tmp_reg[25][14] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[25]_10 [14]));
  FDCE \rf_reg_tmp_reg[25][15] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[25]_10 [15]));
  FDCE \rf_reg_tmp_reg[25][16] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[25]_10 [16]));
  FDCE \rf_reg_tmp_reg[25][17] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[25]_10 [17]));
  FDCE \rf_reg_tmp_reg[25][18] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[25]_10 [18]));
  FDCE \rf_reg_tmp_reg[25][19] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[25]_10 [19]));
  FDCE \rf_reg_tmp_reg[25][1] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[25]_10 [1]));
  FDCE \rf_reg_tmp_reg[25][20] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[25]_10 [20]));
  FDCE \rf_reg_tmp_reg[25][21] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[25]_10 [21]));
  FDCE \rf_reg_tmp_reg[25][22] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[25]_10 [22]));
  FDCE \rf_reg_tmp_reg[25][23] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[25]_10 [23]));
  FDCE \rf_reg_tmp_reg[25][24] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[25]_10 [24]));
  FDCE \rf_reg_tmp_reg[25][25] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[25]_10 [25]));
  FDCE \rf_reg_tmp_reg[25][26] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[25]_10 [26]));
  FDCE \rf_reg_tmp_reg[25][27] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[25]_10 [27]));
  FDCE \rf_reg_tmp_reg[25][28] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[25]_10 [28]));
  FDCE \rf_reg_tmp_reg[25][29] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[25]_10 [29]));
  FDCE \rf_reg_tmp_reg[25][2] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[25]_10 [2]));
  FDCE \rf_reg_tmp_reg[25][30] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[25]_10 [30]));
  FDCE \rf_reg_tmp_reg[25][31] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[25]_10 [31]));
  FDCE \rf_reg_tmp_reg[25][3] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[25]_10 [3]));
  FDCE \rf_reg_tmp_reg[25][4] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[25]_10 [4]));
  FDCE \rf_reg_tmp_reg[25][5] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[25]_10 [5]));
  FDCE \rf_reg_tmp_reg[25][6] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[25]_10 [6]));
  FDCE \rf_reg_tmp_reg[25][7] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[25]_10 [7]));
  FDCE \rf_reg_tmp_reg[25][8] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[25]_10 [8]));
  FDCE \rf_reg_tmp_reg[25][9] 
       (.C(clk),
        .CE(we_a_dec[22]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[25]_10 [9]));
  FDCE \rf_reg_tmp_reg[26][0] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[26]_9 [0]));
  FDCE \rf_reg_tmp_reg[26][10] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[26]_9 [10]));
  FDCE \rf_reg_tmp_reg[26][11] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[26]_9 [11]));
  FDCE \rf_reg_tmp_reg[26][12] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[26]_9 [12]));
  FDCE \rf_reg_tmp_reg[26][13] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[26]_9 [13]));
  FDCE \rf_reg_tmp_reg[26][14] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[26]_9 [14]));
  FDCE \rf_reg_tmp_reg[26][15] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[26]_9 [15]));
  FDCE \rf_reg_tmp_reg[26][16] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[26]_9 [16]));
  FDCE \rf_reg_tmp_reg[26][17] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[26]_9 [17]));
  FDCE \rf_reg_tmp_reg[26][18] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[26]_9 [18]));
  FDCE \rf_reg_tmp_reg[26][19] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[26]_9 [19]));
  FDCE \rf_reg_tmp_reg[26][1] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[26]_9 [1]));
  FDCE \rf_reg_tmp_reg[26][20] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[26]_9 [20]));
  FDCE \rf_reg_tmp_reg[26][21] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[26]_9 [21]));
  FDCE \rf_reg_tmp_reg[26][22] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[26]_9 [22]));
  FDCE \rf_reg_tmp_reg[26][23] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[26]_9 [23]));
  FDCE \rf_reg_tmp_reg[26][24] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[26]_9 [24]));
  FDCE \rf_reg_tmp_reg[26][25] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[26]_9 [25]));
  FDCE \rf_reg_tmp_reg[26][26] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[26]_9 [26]));
  FDCE \rf_reg_tmp_reg[26][27] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[26]_9 [27]));
  FDCE \rf_reg_tmp_reg[26][28] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[26]_9 [28]));
  FDCE \rf_reg_tmp_reg[26][29] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[26]_9 [29]));
  FDCE \rf_reg_tmp_reg[26][2] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[26]_9 [2]));
  FDCE \rf_reg_tmp_reg[26][30] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[26]_9 [30]));
  FDCE \rf_reg_tmp_reg[26][31] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[26]_9 [31]));
  FDCE \rf_reg_tmp_reg[26][3] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[26]_9 [3]));
  FDCE \rf_reg_tmp_reg[26][4] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[26]_9 [4]));
  FDCE \rf_reg_tmp_reg[26][5] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[26]_9 [5]));
  FDCE \rf_reg_tmp_reg[26][6] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[26]_9 [6]));
  FDCE \rf_reg_tmp_reg[26][7] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[26]_9 [7]));
  FDCE \rf_reg_tmp_reg[26][8] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[26]_9 [8]));
  FDCE \rf_reg_tmp_reg[26][9] 
       (.C(clk),
        .CE(we_a_dec[23]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[26]_9 [9]));
  FDCE \rf_reg_tmp_reg[27][0] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[27]_8 [0]));
  FDCE \rf_reg_tmp_reg[27][10] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[27]_8 [10]));
  FDCE \rf_reg_tmp_reg[27][11] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[27]_8 [11]));
  FDCE \rf_reg_tmp_reg[27][12] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[27]_8 [12]));
  FDCE \rf_reg_tmp_reg[27][13] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[27]_8 [13]));
  FDCE \rf_reg_tmp_reg[27][14] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[27]_8 [14]));
  FDCE \rf_reg_tmp_reg[27][15] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[27]_8 [15]));
  FDCE \rf_reg_tmp_reg[27][16] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[27]_8 [16]));
  FDCE \rf_reg_tmp_reg[27][17] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[27]_8 [17]));
  FDCE \rf_reg_tmp_reg[27][18] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[27]_8 [18]));
  FDCE \rf_reg_tmp_reg[27][19] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[27]_8 [19]));
  FDCE \rf_reg_tmp_reg[27][1] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[27]_8 [1]));
  FDCE \rf_reg_tmp_reg[27][20] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[27]_8 [20]));
  FDCE \rf_reg_tmp_reg[27][21] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[27]_8 [21]));
  FDCE \rf_reg_tmp_reg[27][22] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[27]_8 [22]));
  FDCE \rf_reg_tmp_reg[27][23] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[27]_8 [23]));
  FDCE \rf_reg_tmp_reg[27][24] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[27]_8 [24]));
  FDCE \rf_reg_tmp_reg[27][25] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[27]_8 [25]));
  FDCE \rf_reg_tmp_reg[27][26] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[27]_8 [26]));
  FDCE \rf_reg_tmp_reg[27][27] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[27]_8 [27]));
  FDCE \rf_reg_tmp_reg[27][28] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[27]_8 [28]));
  FDCE \rf_reg_tmp_reg[27][29] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[27]_8 [29]));
  FDCE \rf_reg_tmp_reg[27][2] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[27]_8 [2]));
  FDCE \rf_reg_tmp_reg[27][30] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[27]_8 [30]));
  FDCE \rf_reg_tmp_reg[27][31] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[27]_8 [31]));
  FDCE \rf_reg_tmp_reg[27][3] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[27]_8 [3]));
  FDCE \rf_reg_tmp_reg[27][4] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[27]_8 [4]));
  FDCE \rf_reg_tmp_reg[27][5] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[27]_8 [5]));
  FDCE \rf_reg_tmp_reg[27][6] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[27]_8 [6]));
  FDCE \rf_reg_tmp_reg[27][7] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[27]_8 [7]));
  FDCE \rf_reg_tmp_reg[27][8] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[27]_8 [8]));
  FDCE \rf_reg_tmp_reg[27][9] 
       (.C(clk),
        .CE(we_a_dec[24]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[27]_8 [9]));
  FDCE \rf_reg_tmp_reg[28][0] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[28]_7 [0]));
  FDCE \rf_reg_tmp_reg[28][10] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[28]_7 [10]));
  FDCE \rf_reg_tmp_reg[28][11] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[28]_7 [11]));
  FDCE \rf_reg_tmp_reg[28][12] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[28]_7 [12]));
  FDCE \rf_reg_tmp_reg[28][13] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[28]_7 [13]));
  FDCE \rf_reg_tmp_reg[28][14] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[28]_7 [14]));
  FDCE \rf_reg_tmp_reg[28][15] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[28]_7 [15]));
  FDCE \rf_reg_tmp_reg[28][16] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[28]_7 [16]));
  FDCE \rf_reg_tmp_reg[28][17] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[28]_7 [17]));
  FDCE \rf_reg_tmp_reg[28][18] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[28]_7 [18]));
  FDCE \rf_reg_tmp_reg[28][19] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[28]_7 [19]));
  FDCE \rf_reg_tmp_reg[28][1] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[28]_7 [1]));
  FDCE \rf_reg_tmp_reg[28][20] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[28]_7 [20]));
  FDCE \rf_reg_tmp_reg[28][21] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[28]_7 [21]));
  FDCE \rf_reg_tmp_reg[28][22] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[28]_7 [22]));
  FDCE \rf_reg_tmp_reg[28][23] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[28]_7 [23]));
  FDCE \rf_reg_tmp_reg[28][24] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[28]_7 [24]));
  FDCE \rf_reg_tmp_reg[28][25] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[28]_7 [25]));
  FDCE \rf_reg_tmp_reg[28][26] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[28]_7 [26]));
  FDCE \rf_reg_tmp_reg[28][27] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[28]_7 [27]));
  FDCE \rf_reg_tmp_reg[28][28] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[28]_7 [28]));
  FDCE \rf_reg_tmp_reg[28][29] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[28]_7 [29]));
  FDCE \rf_reg_tmp_reg[28][2] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[28]_7 [2]));
  FDCE \rf_reg_tmp_reg[28][30] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[28]_7 [30]));
  FDCE \rf_reg_tmp_reg[28][31] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[28]_7 [31]));
  FDCE \rf_reg_tmp_reg[28][3] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[28]_7 [3]));
  FDCE \rf_reg_tmp_reg[28][4] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[28]_7 [4]));
  FDCE \rf_reg_tmp_reg[28][5] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[28]_7 [5]));
  FDCE \rf_reg_tmp_reg[28][6] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[28]_7 [6]));
  FDCE \rf_reg_tmp_reg[28][7] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[28]_7 [7]));
  FDCE \rf_reg_tmp_reg[28][8] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[28]_7 [8]));
  FDCE \rf_reg_tmp_reg[28][9] 
       (.C(clk),
        .CE(we_a_dec[25]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[28]_7 [9]));
  FDCE \rf_reg_tmp_reg[29][0] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[29]_6 [0]));
  FDCE \rf_reg_tmp_reg[29][10] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[29]_6 [10]));
  FDCE \rf_reg_tmp_reg[29][11] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[29]_6 [11]));
  FDCE \rf_reg_tmp_reg[29][12] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[29]_6 [12]));
  FDCE \rf_reg_tmp_reg[29][13] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[29]_6 [13]));
  FDCE \rf_reg_tmp_reg[29][14] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[29]_6 [14]));
  FDCE \rf_reg_tmp_reg[29][15] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[29]_6 [15]));
  FDCE \rf_reg_tmp_reg[29][16] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[29]_6 [16]));
  FDCE \rf_reg_tmp_reg[29][17] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[29]_6 [17]));
  FDCE \rf_reg_tmp_reg[29][18] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[29]_6 [18]));
  FDCE \rf_reg_tmp_reg[29][19] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[29]_6 [19]));
  FDCE \rf_reg_tmp_reg[29][1] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[29]_6 [1]));
  FDCE \rf_reg_tmp_reg[29][20] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[29]_6 [20]));
  FDCE \rf_reg_tmp_reg[29][21] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[29]_6 [21]));
  FDCE \rf_reg_tmp_reg[29][22] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[29]_6 [22]));
  FDCE \rf_reg_tmp_reg[29][23] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[29]_6 [23]));
  FDCE \rf_reg_tmp_reg[29][24] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[29]_6 [24]));
  FDCE \rf_reg_tmp_reg[29][25] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[29]_6 [25]));
  FDCE \rf_reg_tmp_reg[29][26] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[29]_6 [26]));
  FDCE \rf_reg_tmp_reg[29][27] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[29]_6 [27]));
  FDCE \rf_reg_tmp_reg[29][28] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[29]_6 [28]));
  FDCE \rf_reg_tmp_reg[29][29] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[29]_6 [29]));
  FDCE \rf_reg_tmp_reg[29][2] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[29]_6 [2]));
  FDCE \rf_reg_tmp_reg[29][30] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[29]_6 [30]));
  FDCE \rf_reg_tmp_reg[29][31] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[29]_6 [31]));
  FDCE \rf_reg_tmp_reg[29][3] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[29]_6 [3]));
  FDCE \rf_reg_tmp_reg[29][4] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[29]_6 [4]));
  FDCE \rf_reg_tmp_reg[29][5] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[29]_6 [5]));
  FDCE \rf_reg_tmp_reg[29][6] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[29]_6 [6]));
  FDCE \rf_reg_tmp_reg[29][7] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[29]_6 [7]));
  FDCE \rf_reg_tmp_reg[29][8] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[29]_6 [8]));
  FDCE \rf_reg_tmp_reg[29][9] 
       (.C(clk),
        .CE(we_a_dec[26]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[29]_6 [9]));
  FDCE \rf_reg_tmp_reg[2][0] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[2]_33 [0]));
  FDCE \rf_reg_tmp_reg[2][10] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[2]_33 [10]));
  FDCE \rf_reg_tmp_reg[2][11] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[2]_33 [11]));
  FDCE \rf_reg_tmp_reg[2][12] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[2]_33 [12]));
  FDCE \rf_reg_tmp_reg[2][13] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[2]_33 [13]));
  FDCE \rf_reg_tmp_reg[2][14] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[2]_33 [14]));
  FDCE \rf_reg_tmp_reg[2][15] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[2]_33 [15]));
  FDCE \rf_reg_tmp_reg[2][16] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[2]_33 [16]));
  FDCE \rf_reg_tmp_reg[2][17] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[2]_33 [17]));
  FDCE \rf_reg_tmp_reg[2][18] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[2]_33 [18]));
  FDCE \rf_reg_tmp_reg[2][19] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[2]_33 [19]));
  FDCE \rf_reg_tmp_reg[2][1] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[2]_33 [1]));
  FDCE \rf_reg_tmp_reg[2][20] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[2]_33 [20]));
  FDCE \rf_reg_tmp_reg[2][21] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[2]_33 [21]));
  FDCE \rf_reg_tmp_reg[2][22] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[2]_33 [22]));
  FDCE \rf_reg_tmp_reg[2][23] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[2]_33 [23]));
  FDCE \rf_reg_tmp_reg[2][24] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[2]_33 [24]));
  FDCE \rf_reg_tmp_reg[2][25] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[2]_33 [25]));
  FDCE \rf_reg_tmp_reg[2][26] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[2]_33 [26]));
  FDCE \rf_reg_tmp_reg[2][27] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[2]_33 [27]));
  FDCE \rf_reg_tmp_reg[2][28] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[2]_33 [28]));
  FDCE \rf_reg_tmp_reg[2][29] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[2]_33 [29]));
  FDCE \rf_reg_tmp_reg[2][2] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[2]_33 [2]));
  FDCE \rf_reg_tmp_reg[2][30] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[2]_33 [30]));
  FDCE \rf_reg_tmp_reg[2][31] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[2]_33 [31]));
  FDCE \rf_reg_tmp_reg[2][3] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[2]_33 [3]));
  FDCE \rf_reg_tmp_reg[2][4] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[2]_33 [4]));
  FDCE \rf_reg_tmp_reg[2][5] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[2]_33 [5]));
  FDCE \rf_reg_tmp_reg[2][6] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[2]_33 [6]));
  FDCE \rf_reg_tmp_reg[2][7] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[2]_33 [7]));
  FDCE \rf_reg_tmp_reg[2][8] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[2]_33 [8]));
  FDCE \rf_reg_tmp_reg[2][9] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8]_0 ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[2]_33 [9]));
  FDCE \rf_reg_tmp_reg[30][0] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[30]_5 [0]));
  FDCE \rf_reg_tmp_reg[30][10] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[30]_5 [10]));
  FDCE \rf_reg_tmp_reg[30][11] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[30]_5 [11]));
  FDCE \rf_reg_tmp_reg[30][12] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[30]_5 [12]));
  FDCE \rf_reg_tmp_reg[30][13] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[30]_5 [13]));
  FDCE \rf_reg_tmp_reg[30][14] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[30]_5 [14]));
  FDCE \rf_reg_tmp_reg[30][15] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[30]_5 [15]));
  FDCE \rf_reg_tmp_reg[30][16] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[30]_5 [16]));
  FDCE \rf_reg_tmp_reg[30][17] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[30]_5 [17]));
  FDCE \rf_reg_tmp_reg[30][18] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[30]_5 [18]));
  FDCE \rf_reg_tmp_reg[30][19] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[30]_5 [19]));
  FDCE \rf_reg_tmp_reg[30][1] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[30]_5 [1]));
  FDCE \rf_reg_tmp_reg[30][20] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[30]_5 [20]));
  FDCE \rf_reg_tmp_reg[30][21] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[30]_5 [21]));
  FDCE \rf_reg_tmp_reg[30][22] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[30]_5 [22]));
  FDCE \rf_reg_tmp_reg[30][23] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[30]_5 [23]));
  FDCE \rf_reg_tmp_reg[30][24] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[30]_5 [24]));
  FDCE \rf_reg_tmp_reg[30][25] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[30]_5 [25]));
  FDCE \rf_reg_tmp_reg[30][26] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[30]_5 [26]));
  FDCE \rf_reg_tmp_reg[30][27] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[30]_5 [27]));
  FDCE \rf_reg_tmp_reg[30][28] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[30]_5 [28]));
  FDCE \rf_reg_tmp_reg[30][29] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[30]_5 [29]));
  FDCE \rf_reg_tmp_reg[30][2] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[30]_5 [2]));
  FDCE \rf_reg_tmp_reg[30][30] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[30]_5 [30]));
  FDCE \rf_reg_tmp_reg[30][31] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[30]_5 [31]));
  FDCE \rf_reg_tmp_reg[30][3] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[30]_5 [3]));
  FDCE \rf_reg_tmp_reg[30][4] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[30]_5 [4]));
  FDCE \rf_reg_tmp_reg[30][5] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[30]_5 [5]));
  FDCE \rf_reg_tmp_reg[30][6] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[30]_5 [6]));
  FDCE \rf_reg_tmp_reg[30][7] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[30]_5 [7]));
  FDCE \rf_reg_tmp_reg[30][8] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[30]_5 [8]));
  FDCE \rf_reg_tmp_reg[30][9] 
       (.C(clk),
        .CE(we_a_dec[27]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[30]_5 [9]));
  FDCE \rf_reg_tmp_reg[31][0] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[31]_4 [0]));
  FDCE \rf_reg_tmp_reg[31][10] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[31]_4 [10]));
  FDCE \rf_reg_tmp_reg[31][11] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[31]_4 [11]));
  FDCE \rf_reg_tmp_reg[31][12] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[31]_4 [12]));
  FDCE \rf_reg_tmp_reg[31][13] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[31]_4 [13]));
  FDCE \rf_reg_tmp_reg[31][14] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[31]_4 [14]));
  FDCE \rf_reg_tmp_reg[31][15] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[31]_4 [15]));
  FDCE \rf_reg_tmp_reg[31][16] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[31]_4 [16]));
  FDCE \rf_reg_tmp_reg[31][17] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[31]_4 [17]));
  FDCE \rf_reg_tmp_reg[31][18] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[31]_4 [18]));
  FDCE \rf_reg_tmp_reg[31][19] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[31]_4 [19]));
  FDCE \rf_reg_tmp_reg[31][1] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[31]_4 [1]));
  FDCE \rf_reg_tmp_reg[31][20] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[31]_4 [20]));
  FDCE \rf_reg_tmp_reg[31][21] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[31]_4 [21]));
  FDCE \rf_reg_tmp_reg[31][22] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[31]_4 [22]));
  FDCE \rf_reg_tmp_reg[31][23] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[31]_4 [23]));
  FDCE \rf_reg_tmp_reg[31][24] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[31]_4 [24]));
  FDCE \rf_reg_tmp_reg[31][25] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[31]_4 [25]));
  FDCE \rf_reg_tmp_reg[31][26] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[31]_4 [26]));
  FDCE \rf_reg_tmp_reg[31][27] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[31]_4 [27]));
  FDCE \rf_reg_tmp_reg[31][28] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[31]_4 [28]));
  FDCE \rf_reg_tmp_reg[31][29] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[31]_4 [29]));
  FDCE \rf_reg_tmp_reg[31][2] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[31]_4 [2]));
  FDCE \rf_reg_tmp_reg[31][30] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[31]_4 [30]));
  FDCE \rf_reg_tmp_reg[31][31] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[31]_4 [31]));
  FDCE \rf_reg_tmp_reg[31][3] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[31]_4 [3]));
  FDCE \rf_reg_tmp_reg[31][4] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[31]_4 [4]));
  FDCE \rf_reg_tmp_reg[31][5] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[31]_4 [5]));
  FDCE \rf_reg_tmp_reg[31][6] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[31]_4 [6]));
  FDCE \rf_reg_tmp_reg[31][7] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[31]_4 [7]));
  FDCE \rf_reg_tmp_reg[31][8] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[31]_4 [8]));
  FDCE \rf_reg_tmp_reg[31][9] 
       (.C(clk),
        .CE(we_a_dec[28]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[31]_4 [9]));
  FDCE \rf_reg_tmp_reg[3][0] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[3]_32 [0]));
  FDCE \rf_reg_tmp_reg[3][10] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[3]_32 [10]));
  FDCE \rf_reg_tmp_reg[3][11] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[3]_32 [11]));
  FDCE \rf_reg_tmp_reg[3][12] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[3]_32 [12]));
  FDCE \rf_reg_tmp_reg[3][13] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[3]_32 [13]));
  FDCE \rf_reg_tmp_reg[3][14] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[3]_32 [14]));
  FDCE \rf_reg_tmp_reg[3][15] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[3]_32 [15]));
  FDCE \rf_reg_tmp_reg[3][16] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[3]_32 [16]));
  FDCE \rf_reg_tmp_reg[3][17] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[3]_32 [17]));
  FDCE \rf_reg_tmp_reg[3][18] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[3]_32 [18]));
  FDCE \rf_reg_tmp_reg[3][19] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[3]_32 [19]));
  FDCE \rf_reg_tmp_reg[3][1] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[3]_32 [1]));
  FDCE \rf_reg_tmp_reg[3][20] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[3]_32 [20]));
  FDCE \rf_reg_tmp_reg[3][21] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[3]_32 [21]));
  FDCE \rf_reg_tmp_reg[3][22] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[3]_32 [22]));
  FDCE \rf_reg_tmp_reg[3][23] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[3]_32 [23]));
  FDCE \rf_reg_tmp_reg[3][24] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[3]_32 [24]));
  FDCE \rf_reg_tmp_reg[3][25] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[3]_32 [25]));
  FDCE \rf_reg_tmp_reg[3][26] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[3]_32 [26]));
  FDCE \rf_reg_tmp_reg[3][27] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[3]_32 [27]));
  FDCE \rf_reg_tmp_reg[3][28] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[3]_32 [28]));
  FDCE \rf_reg_tmp_reg[3][29] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[3]_32 [29]));
  FDCE \rf_reg_tmp_reg[3][2] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[3]_32 [2]));
  FDCE \rf_reg_tmp_reg[3][30] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[3]_32 [30]));
  FDCE \rf_reg_tmp_reg[3][31] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[3]_32 [31]));
  FDCE \rf_reg_tmp_reg[3][3] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[3]_32 [3]));
  FDCE \rf_reg_tmp_reg[3][4] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[3]_32 [4]));
  FDCE \rf_reg_tmp_reg[3][5] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[3]_32 [5]));
  FDCE \rf_reg_tmp_reg[3][6] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[3]_32 [6]));
  FDCE \rf_reg_tmp_reg[3][7] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[3]_32 [7]));
  FDCE \rf_reg_tmp_reg[3][8] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[3]_32 [8]));
  FDCE \rf_reg_tmp_reg[3][9] 
       (.C(clk),
        .CE(we_a_dec[1]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[3]_32 [9]));
  FDCE \rf_reg_tmp_reg[4][0] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[4]_31 [0]));
  FDCE \rf_reg_tmp_reg[4][10] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[4]_31 [10]));
  FDCE \rf_reg_tmp_reg[4][11] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[4]_31 [11]));
  FDCE \rf_reg_tmp_reg[4][12] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[4]_31 [12]));
  FDCE \rf_reg_tmp_reg[4][13] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[4]_31 [13]));
  FDCE \rf_reg_tmp_reg[4][14] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[4]_31 [14]));
  FDCE \rf_reg_tmp_reg[4][15] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[4]_31 [15]));
  FDCE \rf_reg_tmp_reg[4][16] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[4]_31 [16]));
  FDCE \rf_reg_tmp_reg[4][17] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[4]_31 [17]));
  FDCE \rf_reg_tmp_reg[4][18] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[4]_31 [18]));
  FDCE \rf_reg_tmp_reg[4][19] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[4]_31 [19]));
  FDCE \rf_reg_tmp_reg[4][1] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[4]_31 [1]));
  FDCE \rf_reg_tmp_reg[4][20] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[4]_31 [20]));
  FDCE \rf_reg_tmp_reg[4][21] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[4]_31 [21]));
  FDCE \rf_reg_tmp_reg[4][22] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[4]_31 [22]));
  FDCE \rf_reg_tmp_reg[4][23] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[4]_31 [23]));
  FDCE \rf_reg_tmp_reg[4][24] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[4]_31 [24]));
  FDCE \rf_reg_tmp_reg[4][25] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[4]_31 [25]));
  FDCE \rf_reg_tmp_reg[4][26] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[4]_31 [26]));
  FDCE \rf_reg_tmp_reg[4][27] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[4]_31 [27]));
  FDCE \rf_reg_tmp_reg[4][28] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[4]_31 [28]));
  FDCE \rf_reg_tmp_reg[4][29] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[4]_31 [29]));
  FDCE \rf_reg_tmp_reg[4][2] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[4]_31 [2]));
  FDCE \rf_reg_tmp_reg[4][30] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[4]_31 [30]));
  FDCE \rf_reg_tmp_reg[4][31] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[4]_31 [31]));
  FDCE \rf_reg_tmp_reg[4][3] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[4]_31 [3]));
  FDCE \rf_reg_tmp_reg[4][4] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[4]_31 [4]));
  FDCE \rf_reg_tmp_reg[4][5] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[4]_31 [5]));
  FDCE \rf_reg_tmp_reg[4][6] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[4]_31 [6]));
  FDCE \rf_reg_tmp_reg[4][7] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[4]_31 [7]));
  FDCE \rf_reg_tmp_reg[4][8] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[4]_31 [8]));
  FDCE \rf_reg_tmp_reg[4][9] 
       (.C(clk),
        .CE(we_a_dec[2]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[4]_31 [9]));
  FDCE \rf_reg_tmp_reg[5][0] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[5]_30 [0]));
  FDCE \rf_reg_tmp_reg[5][10] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[5]_30 [10]));
  FDCE \rf_reg_tmp_reg[5][11] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[5]_30 [11]));
  FDCE \rf_reg_tmp_reg[5][12] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[5]_30 [12]));
  FDCE \rf_reg_tmp_reg[5][13] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[5]_30 [13]));
  FDCE \rf_reg_tmp_reg[5][14] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[5]_30 [14]));
  FDCE \rf_reg_tmp_reg[5][15] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[5]_30 [15]));
  FDCE \rf_reg_tmp_reg[5][16] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[5]_30 [16]));
  FDCE \rf_reg_tmp_reg[5][17] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[5]_30 [17]));
  FDCE \rf_reg_tmp_reg[5][18] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[5]_30 [18]));
  FDCE \rf_reg_tmp_reg[5][19] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[5]_30 [19]));
  FDCE \rf_reg_tmp_reg[5][1] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[5]_30 [1]));
  FDCE \rf_reg_tmp_reg[5][20] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[5]_30 [20]));
  FDCE \rf_reg_tmp_reg[5][21] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[5]_30 [21]));
  FDCE \rf_reg_tmp_reg[5][22] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[5]_30 [22]));
  FDCE \rf_reg_tmp_reg[5][23] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[5]_30 [23]));
  FDCE \rf_reg_tmp_reg[5][24] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[5]_30 [24]));
  FDCE \rf_reg_tmp_reg[5][25] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[5]_30 [25]));
  FDCE \rf_reg_tmp_reg[5][26] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[5]_30 [26]));
  FDCE \rf_reg_tmp_reg[5][27] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[5]_30 [27]));
  FDCE \rf_reg_tmp_reg[5][28] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[5]_30 [28]));
  FDCE \rf_reg_tmp_reg[5][29] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[5]_30 [29]));
  FDCE \rf_reg_tmp_reg[5][2] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[5]_30 [2]));
  FDCE \rf_reg_tmp_reg[5][30] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[5]_30 [30]));
  FDCE \rf_reg_tmp_reg[5][31] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[5]_30 [31]));
  FDCE \rf_reg_tmp_reg[5][3] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[5]_30 [3]));
  FDCE \rf_reg_tmp_reg[5][4] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[5]_30 [4]));
  FDCE \rf_reg_tmp_reg[5][5] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[5]_30 [5]));
  FDCE \rf_reg_tmp_reg[5][6] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[5]_30 [6]));
  FDCE \rf_reg_tmp_reg[5][7] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[5]_30 [7]));
  FDCE \rf_reg_tmp_reg[5][8] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[5]_30 [8]));
  FDCE \rf_reg_tmp_reg[5][9] 
       (.C(clk),
        .CE(we_a_dec[3]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[5]_30 [9]));
  FDCE \rf_reg_tmp_reg[6][0] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[6]_29 [0]));
  FDCE \rf_reg_tmp_reg[6][10] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[6]_29 [10]));
  FDCE \rf_reg_tmp_reg[6][11] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[6]_29 [11]));
  FDCE \rf_reg_tmp_reg[6][12] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[6]_29 [12]));
  FDCE \rf_reg_tmp_reg[6][13] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[6]_29 [13]));
  FDCE \rf_reg_tmp_reg[6][14] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[6]_29 [14]));
  FDCE \rf_reg_tmp_reg[6][15] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[6]_29 [15]));
  FDCE \rf_reg_tmp_reg[6][16] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[6]_29 [16]));
  FDCE \rf_reg_tmp_reg[6][17] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[6]_29 [17]));
  FDCE \rf_reg_tmp_reg[6][18] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[6]_29 [18]));
  FDCE \rf_reg_tmp_reg[6][19] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[6]_29 [19]));
  FDCE \rf_reg_tmp_reg[6][1] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[6]_29 [1]));
  FDCE \rf_reg_tmp_reg[6][20] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[6]_29 [20]));
  FDCE \rf_reg_tmp_reg[6][21] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[6]_29 [21]));
  FDCE \rf_reg_tmp_reg[6][22] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[6]_29 [22]));
  FDCE \rf_reg_tmp_reg[6][23] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[6]_29 [23]));
  FDCE \rf_reg_tmp_reg[6][24] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[6]_29 [24]));
  FDCE \rf_reg_tmp_reg[6][25] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[6]_29 [25]));
  FDCE \rf_reg_tmp_reg[6][26] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[6]_29 [26]));
  FDCE \rf_reg_tmp_reg[6][27] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[6]_29 [27]));
  FDCE \rf_reg_tmp_reg[6][28] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[6]_29 [28]));
  FDCE \rf_reg_tmp_reg[6][29] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[6]_29 [29]));
  FDCE \rf_reg_tmp_reg[6][2] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[6]_29 [2]));
  FDCE \rf_reg_tmp_reg[6][30] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[6]_29 [30]));
  FDCE \rf_reg_tmp_reg[6][31] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[6]_29 [31]));
  FDCE \rf_reg_tmp_reg[6][3] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[6]_29 [3]));
  FDCE \rf_reg_tmp_reg[6][4] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[6]_29 [4]));
  FDCE \rf_reg_tmp_reg[6][5] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[6]_29 [5]));
  FDCE \rf_reg_tmp_reg[6][6] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[6]_29 [6]));
  FDCE \rf_reg_tmp_reg[6][7] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[6]_29 [7]));
  FDCE \rf_reg_tmp_reg[6][8] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[6]_29 [8]));
  FDCE \rf_reg_tmp_reg[6][9] 
       (.C(clk),
        .CE(we_a_dec[4]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[6]_29 [9]));
  FDCE \rf_reg_tmp_reg[7][0] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[7]_28 [0]));
  FDCE \rf_reg_tmp_reg[7][10] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[7]_28 [10]));
  FDCE \rf_reg_tmp_reg[7][11] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[7]_28 [11]));
  FDCE \rf_reg_tmp_reg[7][12] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[7]_28 [12]));
  FDCE \rf_reg_tmp_reg[7][13] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[7]_28 [13]));
  FDCE \rf_reg_tmp_reg[7][14] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[7]_28 [14]));
  FDCE \rf_reg_tmp_reg[7][15] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[7]_28 [15]));
  FDCE \rf_reg_tmp_reg[7][16] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[7]_28 [16]));
  FDCE \rf_reg_tmp_reg[7][17] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[7]_28 [17]));
  FDCE \rf_reg_tmp_reg[7][18] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[7]_28 [18]));
  FDCE \rf_reg_tmp_reg[7][19] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[7]_28 [19]));
  FDCE \rf_reg_tmp_reg[7][1] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[7]_28 [1]));
  FDCE \rf_reg_tmp_reg[7][20] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[7]_28 [20]));
  FDCE \rf_reg_tmp_reg[7][21] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[7]_28 [21]));
  FDCE \rf_reg_tmp_reg[7][22] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[7]_28 [22]));
  FDCE \rf_reg_tmp_reg[7][23] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[7]_28 [23]));
  FDCE \rf_reg_tmp_reg[7][24] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[7]_28 [24]));
  FDCE \rf_reg_tmp_reg[7][25] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[7]_28 [25]));
  FDCE \rf_reg_tmp_reg[7][26] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[7]_28 [26]));
  FDCE \rf_reg_tmp_reg[7][27] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[7]_28 [27]));
  FDCE \rf_reg_tmp_reg[7][28] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[7]_28 [28]));
  FDCE \rf_reg_tmp_reg[7][29] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[7]_28 [29]));
  FDCE \rf_reg_tmp_reg[7][2] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[7]_28 [2]));
  FDCE \rf_reg_tmp_reg[7][30] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[7]_28 [30]));
  FDCE \rf_reg_tmp_reg[7][31] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[7]_28 [31]));
  FDCE \rf_reg_tmp_reg[7][3] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[7]_28 [3]));
  FDCE \rf_reg_tmp_reg[7][4] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[7]_28 [4]));
  FDCE \rf_reg_tmp_reg[7][5] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[7]_28 [5]));
  FDCE \rf_reg_tmp_reg[7][6] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[7]_28 [6]));
  FDCE \rf_reg_tmp_reg[7][7] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[7]_28 [7]));
  FDCE \rf_reg_tmp_reg[7][8] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[7]_28 [8]));
  FDCE \rf_reg_tmp_reg[7][9] 
       (.C(clk),
        .CE(\instr_rdata_id_o_reg[8] ),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[7]_28 [9]));
  FDCE \rf_reg_tmp_reg[8][0] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[8]_27 [0]));
  FDCE \rf_reg_tmp_reg[8][10] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[8]_27 [10]));
  FDCE \rf_reg_tmp_reg[8][11] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[8]_27 [11]));
  FDCE \rf_reg_tmp_reg[8][12] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[8]_27 [12]));
  FDCE \rf_reg_tmp_reg[8][13] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[8]_27 [13]));
  FDCE \rf_reg_tmp_reg[8][14] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[8]_27 [14]));
  FDCE \rf_reg_tmp_reg[8][15] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[8]_27 [15]));
  FDCE \rf_reg_tmp_reg[8][16] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[8]_27 [16]));
  FDCE \rf_reg_tmp_reg[8][17] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[8]_27 [17]));
  FDCE \rf_reg_tmp_reg[8][18] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[8]_27 [18]));
  FDCE \rf_reg_tmp_reg[8][19] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[8]_27 [19]));
  FDCE \rf_reg_tmp_reg[8][1] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[8]_27 [1]));
  FDCE \rf_reg_tmp_reg[8][20] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[8]_27 [20]));
  FDCE \rf_reg_tmp_reg[8][21] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[8]_27 [21]));
  FDCE \rf_reg_tmp_reg[8][22] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[8]_27 [22]));
  FDCE \rf_reg_tmp_reg[8][23] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[8]_27 [23]));
  FDCE \rf_reg_tmp_reg[8][24] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[8]_27 [24]));
  FDCE \rf_reg_tmp_reg[8][25] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[8]_27 [25]));
  FDCE \rf_reg_tmp_reg[8][26] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[8]_27 [26]));
  FDCE \rf_reg_tmp_reg[8][27] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[8]_27 [27]));
  FDCE \rf_reg_tmp_reg[8][28] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[8]_27 [28]));
  FDCE \rf_reg_tmp_reg[8][29] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[8]_27 [29]));
  FDCE \rf_reg_tmp_reg[8][2] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[8]_27 [2]));
  FDCE \rf_reg_tmp_reg[8][30] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[8]_27 [30]));
  FDCE \rf_reg_tmp_reg[8][31] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[8]_27 [31]));
  FDCE \rf_reg_tmp_reg[8][3] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[8]_27 [3]));
  FDCE \rf_reg_tmp_reg[8][4] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[8]_27 [4]));
  FDCE \rf_reg_tmp_reg[8][5] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[8]_27 [5]));
  FDCE \rf_reg_tmp_reg[8][6] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[8]_27 [6]));
  FDCE \rf_reg_tmp_reg[8][7] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[8]_27 [7]));
  FDCE \rf_reg_tmp_reg[8][8] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[8]_27 [8]));
  FDCE \rf_reg_tmp_reg[8][9] 
       (.C(clk),
        .CE(we_a_dec[5]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[8]_27 [9]));
  FDCE \rf_reg_tmp_reg[9][0] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [0]),
        .Q(\rf_reg_tmp_reg[9]_26 [0]));
  FDCE \rf_reg_tmp_reg[9][10] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [10]),
        .Q(\rf_reg_tmp_reg[9]_26 [10]));
  FDCE \rf_reg_tmp_reg[9][11] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [11]),
        .Q(\rf_reg_tmp_reg[9]_26 [11]));
  FDCE \rf_reg_tmp_reg[9][12] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [12]),
        .Q(\rf_reg_tmp_reg[9]_26 [12]));
  FDCE \rf_reg_tmp_reg[9][13] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [13]),
        .Q(\rf_reg_tmp_reg[9]_26 [13]));
  FDCE \rf_reg_tmp_reg[9][14] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][15]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [14]),
        .Q(\rf_reg_tmp_reg[9]_26 [14]));
  FDCE \rf_reg_tmp_reg[9][15] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [15]),
        .Q(\rf_reg_tmp_reg[9]_26 [15]));
  FDCE \rf_reg_tmp_reg[9][16] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [16]),
        .Q(\rf_reg_tmp_reg[9]_26 [16]));
  FDCE \rf_reg_tmp_reg[9][17] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [17]),
        .Q(\rf_reg_tmp_reg[9]_26 [17]));
  FDCE \rf_reg_tmp_reg[9][18] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][19]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [18]),
        .Q(\rf_reg_tmp_reg[9]_26 [18]));
  FDCE \rf_reg_tmp_reg[9][19] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [19]),
        .Q(\rf_reg_tmp_reg[9]_26 [19]));
  FDCE \rf_reg_tmp_reg[9][1] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [1]),
        .Q(\rf_reg_tmp_reg[9]_26 [1]));
  FDCE \rf_reg_tmp_reg[9][20] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [20]),
        .Q(\rf_reg_tmp_reg[9]_26 [20]));
  FDCE \rf_reg_tmp_reg[9][21] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [21]),
        .Q(\rf_reg_tmp_reg[9]_26 [21]));
  FDCE \rf_reg_tmp_reg[9][22] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][23]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [22]),
        .Q(\rf_reg_tmp_reg[9]_26 [22]));
  FDCE \rf_reg_tmp_reg[9][23] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [23]),
        .Q(\rf_reg_tmp_reg[9]_26 [23]));
  FDCE \rf_reg_tmp_reg[9][24] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [24]),
        .Q(\rf_reg_tmp_reg[9]_26 [24]));
  FDCE \rf_reg_tmp_reg[9][25] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [25]),
        .Q(\rf_reg_tmp_reg[9]_26 [25]));
  FDCE \rf_reg_tmp_reg[9][26] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [26]),
        .Q(\rf_reg_tmp_reg[9]_26 [26]));
  FDCE \rf_reg_tmp_reg[9][27] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [27]),
        .Q(\rf_reg_tmp_reg[9]_26 [27]));
  FDCE \rf_reg_tmp_reg[9][28] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[28][29]_0 ),
        .D(\instr_rdata_id_o_reg[14] [28]),
        .Q(\rf_reg_tmp_reg[9]_26 [28]));
  FDCE \rf_reg_tmp_reg[9][29] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(axi_aresetn_0),
        .D(\instr_rdata_id_o_reg[14] [29]),
        .Q(\rf_reg_tmp_reg[9]_26 [29]));
  FDCE \rf_reg_tmp_reg[9][2] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[26][3]_0 ),
        .D(\instr_rdata_id_o_reg[14] [2]),
        .Q(\rf_reg_tmp_reg[9]_26 [2]));
  FDCE \rf_reg_tmp_reg[9][30] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [30]),
        .Q(\rf_reg_tmp_reg[9]_26 [30]));
  FDCE \rf_reg_tmp_reg[9][31] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp_reg[27][25]_0 ),
        .D(\instr_rdata_id_o_reg[14] [31]),
        .Q(\rf_reg_tmp_reg[9]_26 [31]));
  FDCE \rf_reg_tmp_reg[9][3] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [3]),
        .Q(\rf_reg_tmp_reg[9]_26 [3]));
  FDCE \rf_reg_tmp_reg[9][4] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [4]),
        .Q(\rf_reg_tmp_reg[9]_26 [4]));
  FDCE \rf_reg_tmp_reg[9][5] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [5]),
        .Q(\rf_reg_tmp_reg[9]_26 [5]));
  FDCE \rf_reg_tmp_reg[9][6] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][7]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [6]),
        .Q(\rf_reg_tmp_reg[9]_26 [6]));
  FDCE \rf_reg_tmp_reg[9][7] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [7]),
        .Q(\rf_reg_tmp_reg[9]_26 [7]));
  FDCE \rf_reg_tmp_reg[9][8] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [8]),
        .Q(\rf_reg_tmp_reg[9]_26 [8]));
  FDCE \rf_reg_tmp_reg[9][9] 
       (.C(clk),
        .CE(we_a_dec[6]),
        .CLR(\rf_reg_tmp[31][11]_i_2_n_0 ),
        .D(\instr_rdata_id_o_reg[14] [9]),
        .Q(\rf_reg_tmp_reg[9]_26 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lint_2_axi
   (out,
    data_axi_arvalid,
    handle_misaligned_q_reg,
    \addr_last_q_reg[0] ,
    core_data_bus_r_valid,
    core_data_bus_r_opc,
    load_err_q_reg,
    data_axi_awvalid,
    data_axi_wvalid,
    data_axi_rready,
    data_axi_bready,
    \ls_fsm_cs_reg[2] ,
    \instr_rdata_id_o_reg[5] ,
    data_axi_arready,
    \FSM_sequential_CS_reg[1]_0 ,
    data_axi_wready,
    data_axi_rvalid,
    ls_fsm_cs,
    data_axi_bvalid,
    data_axi_awready,
    data_axi_bresp,
    data_axi_rresp,
    axi_aclk,
    axi_aresetn);
  output [0:0]out;
  output data_axi_arvalid;
  output handle_misaligned_q_reg;
  output \addr_last_q_reg[0] ;
  output core_data_bus_r_valid;
  output core_data_bus_r_opc;
  output load_err_q_reg;
  output data_axi_awvalid;
  output data_axi_wvalid;
  output data_axi_rready;
  output data_axi_bready;
  input \ls_fsm_cs_reg[2] ;
  input \instr_rdata_id_o_reg[5] ;
  input data_axi_arready;
  input \FSM_sequential_CS_reg[1]_0 ;
  input data_axi_wready;
  input data_axi_rvalid;
  input [2:0]ls_fsm_cs;
  input data_axi_bvalid;
  input data_axi_awready;
  input [0:0]data_axi_bresp;
  input [0:0]data_axi_rresp;
  input axi_aclk;
  input axi_aresetn;

  (* RTL_KEEP = "yes" *) wire [2:0]CS;
  wire \FSM_sequential_CS[0]_i_1__0_n_0 ;
  wire \FSM_sequential_CS[0]_i_2_n_0 ;
  wire \FSM_sequential_CS[1]_i_1__0_n_0 ;
  wire \FSM_sequential_CS[1]_i_2_n_0 ;
  wire \FSM_sequential_CS[2]_i_1__0_n_0 ;
  wire \FSM_sequential_CS[2]_i_2__0_n_0 ;
  wire \FSM_sequential_CS[2]_i_3__0_n_0 ;
  wire \FSM_sequential_CS_reg[1]_0 ;
  wire \addr_last_q_reg[0] ;
  wire axi_aclk;
  wire axi_aresetn;
  wire core_data_bus_r_opc;
  wire core_data_bus_r_valid;
  wire data_axi_arready;
  wire data_axi_arvalid;
  wire data_axi_awready;
  wire data_axi_awvalid;
  wire data_axi_bready;
  wire [0:0]data_axi_bresp;
  wire data_axi_bvalid;
  wire data_axi_rready;
  wire [0:0]data_axi_rresp;
  wire data_axi_rvalid;
  wire data_axi_wready;
  wire data_axi_wvalid;
  wire handle_misaligned_q_reg;
  wire \instr_rdata_id_o_reg[5] ;
  wire load_err_q_reg;
  wire [2:0]ls_fsm_cs;
  wire \ls_fsm_cs_reg[2] ;
  (* RTL_KEEP = "yes" *) wire [0:0]out;
  wire store_err_q_i_4_n_0;

  LUT5 #(
    .INIT(32'hFF47B800)) 
    \FSM_sequential_CS[0]_i_1__0 
       (.I0(data_axi_rvalid),
        .I1(CS[2]),
        .I2(\FSM_sequential_CS[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_CS[0]_i_2_n_0 ),
        .I4(CS[0]),
        .O(\FSM_sequential_CS[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000555555554000)) 
    \FSM_sequential_CS[0]_i_2 
       (.I0(CS[2]),
        .I1(\instr_rdata_id_o_reg[5] ),
        .I2(data_axi_awready),
        .I3(\ls_fsm_cs_reg[2] ),
        .I4(out),
        .I5(CS[0]),
        .O(\FSM_sequential_CS[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF47B800)) 
    \FSM_sequential_CS[1]_i_1__0 
       (.I0(data_axi_rvalid),
        .I1(CS[2]),
        .I2(\FSM_sequential_CS[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_CS[1]_i_2_n_0 ),
        .I4(out),
        .O(\FSM_sequential_CS[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000555555554000)) 
    \FSM_sequential_CS[1]_i_2 
       (.I0(CS[2]),
        .I1(\instr_rdata_id_o_reg[5] ),
        .I2(data_axi_wready),
        .I3(\ls_fsm_cs_reg[2] ),
        .I4(out),
        .I5(CS[0]),
        .O(\FSM_sequential_CS[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF47B800)) 
    \FSM_sequential_CS[2]_i_1__0 
       (.I0(data_axi_rvalid),
        .I1(CS[2]),
        .I2(\FSM_sequential_CS[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_CS[2]_i_3__0_n_0 ),
        .I4(CS[2]),
        .O(\FSM_sequential_CS[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \FSM_sequential_CS[2]_i_2__0 
       (.I0(data_axi_bvalid),
        .I1(data_axi_awready),
        .I2(out),
        .I3(data_axi_wready),
        .I4(CS[0]),
        .O(\FSM_sequential_CS[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \FSM_sequential_CS[2]_i_3__0 
       (.I0(CS[2]),
        .I1(out),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(data_axi_arready),
        .I4(CS[0]),
        .I5(\instr_rdata_id_o_reg[5] ),
        .O(\FSM_sequential_CS[2]_i_3__0_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_DATA:001,WRITE_ADDR:010,WRITE_WAIT:011,READ_WAIT:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CS_reg[0] 
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS[0]_i_1__0_n_0 ),
        .Q(CS[0]));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_DATA:001,WRITE_ADDR:010,WRITE_WAIT:011,READ_WAIT:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CS_reg[1] 
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS[1]_i_1__0_n_0 ),
        .Q(out));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_DATA:001,WRITE_ADDR:010,WRITE_WAIT:011,READ_WAIT:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CS_reg[2] 
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS[2]_i_1__0_n_0 ),
        .Q(CS[2]));
  LUT6 #(
    .INIT(64'h000000000A000080)) 
    \addr_last_q[31]_i_2 
       (.I0(core_data_bus_r_valid),
        .I1(handle_misaligned_q_reg),
        .I2(ls_fsm_cs[1]),
        .I3(ls_fsm_cs[2]),
        .I4(ls_fsm_cs[0]),
        .I5(core_data_bus_r_opc),
        .O(\addr_last_q_reg[0] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    data_axi_arvalid_INST_0
       (.I0(CS[2]),
        .I1(CS[0]),
        .I2(\ls_fsm_cs_reg[2] ),
        .I3(\instr_rdata_id_o_reg[5] ),
        .I4(out),
        .O(data_axi_arvalid));
  LUT5 #(
    .INIT(32'h000000F8)) 
    data_axi_awvalid_INST_0
       (.I0(\ls_fsm_cs_reg[2] ),
        .I1(\instr_rdata_id_o_reg[5] ),
        .I2(out),
        .I3(CS[2]),
        .I4(CS[0]),
        .O(data_axi_awvalid));
  LUT3 #(
    .INIT(8'h40)) 
    data_axi_bready_INST_0
       (.I0(CS[2]),
        .I1(CS[0]),
        .I2(out),
        .O(data_axi_bready));
  LUT4 #(
    .INIT(16'h1000)) 
    data_axi_rready_INST_0
       (.I0(CS[0]),
        .I1(out),
        .I2(data_axi_rvalid),
        .I3(CS[2]),
        .O(data_axi_rready));
  LUT5 #(
    .INIT(32'h000000F8)) 
    data_axi_wvalid_INST_0
       (.I0(\ls_fsm_cs_reg[2] ),
        .I1(\instr_rdata_id_o_reg[5] ),
        .I2(CS[0]),
        .I3(CS[2]),
        .I4(out),
        .O(data_axi_wvalid));
  LUT5 #(
    .INIT(32'h00002E22)) 
    \ls_fsm_cs[0]_i_2 
       (.I0(\FSM_sequential_CS_reg[1]_0 ),
        .I1(CS[0]),
        .I2(out),
        .I3(data_axi_wready),
        .I4(CS[2]),
        .O(handle_misaligned_q_reg));
  LUT5 #(
    .INIT(32'h03008080)) 
    \ls_fsm_cs[0]_i_3 
       (.I0(data_axi_bvalid),
        .I1(CS[0]),
        .I2(out),
        .I3(data_axi_rvalid),
        .I4(CS[2]),
        .O(core_data_bus_r_valid));
  LUT6 #(
    .INIT(64'hEEFFFFBFFFFFFFBF)) 
    store_err_q_i_2
       (.I0(ls_fsm_cs[0]),
        .I1(CS[2]),
        .I2(data_axi_rvalid),
        .I3(out),
        .I4(CS[0]),
        .I5(data_axi_bvalid),
        .O(load_err_q_reg));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    store_err_q_i_3
       (.I0(CS[2]),
        .I1(out),
        .I2(data_axi_bvalid),
        .I3(data_axi_bresp),
        .I4(CS[0]),
        .I5(store_err_q_i_4_n_0),
        .O(core_data_bus_r_opc));
  LUT4 #(
    .INIT(16'h4000)) 
    store_err_q_i_4
       (.I0(out),
        .I1(data_axi_rvalid),
        .I2(data_axi_rresp),
        .I3(CS[2]),
        .O(store_err_q_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "lint_2_axi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lint_2_axi_0
   (valid_req_q_reg,
    valid_req_q_reg_0,
    instr_axi_arvalid,
    \g_fifo_regs[2].err_q_reg[2] ,
    core_instr_bus_r_opc,
    core_instr_bus_r_valid,
    instr_axi_rready,
    instr_axi_bready,
    instr_axi_wvalid,
    instr_axi_awvalid,
    valid_req_q_reg_1,
    \valid_q_reg[1] ,
    instr_axi_awready,
    instr_axi_wready,
    instr_axi_rvalid,
    instr_axi_bvalid,
    Q,
    instr_axi_arready,
    axi_aclk,
    axi_aresetn,
    instr_axi_bresp,
    instr_axi_rresp);
  output valid_req_q_reg;
  output valid_req_q_reg_0;
  output instr_axi_arvalid;
  output \g_fifo_regs[2].err_q_reg[2] ;
  output core_instr_bus_r_opc;
  output core_instr_bus_r_valid;
  output instr_axi_rready;
  output instr_axi_bready;
  output instr_axi_wvalid;
  output instr_axi_awvalid;
  input valid_req_q_reg_1;
  input \valid_q_reg[1] ;
  input instr_axi_awready;
  input instr_axi_wready;
  input instr_axi_rvalid;
  input instr_axi_bvalid;
  input [0:0]Q;
  input instr_axi_arready;
  input axi_aclk;
  input axi_aresetn;
  input [0:0]instr_axi_bresp;
  input [0:0]instr_axi_rresp;

  (* RTL_KEEP = "yes" *) wire [2:0]CS;
  wire \FSM_sequential_CS[0]_i_1_n_0 ;
  wire \FSM_sequential_CS[1]_i_1_n_0 ;
  wire \FSM_sequential_CS[2]_i_1_n_0 ;
  wire \FSM_sequential_CS[2]_i_2_n_0 ;
  wire \FSM_sequential_CS[2]_i_3_n_0 ;
  wire \FSM_sequential_CS[2]_i_4_n_0 ;
  wire [0:0]Q;
  wire axi_aclk;
  wire axi_aresetn;
  wire core_instr_bus_r_opc;
  wire core_instr_bus_r_valid;
  wire \g_fifo_regs[2].err_q[2]_i_2_n_0 ;
  wire \g_fifo_regs[2].err_q_reg[2] ;
  wire instr_axi_arready;
  wire instr_axi_arvalid;
  wire instr_axi_awready;
  wire instr_axi_awvalid;
  wire instr_axi_bready;
  wire [0:0]instr_axi_bresp;
  wire instr_axi_bvalid;
  wire instr_axi_rready;
  wire [0:0]instr_axi_rresp;
  wire instr_axi_rvalid;
  wire instr_axi_wready;
  wire instr_axi_wvalid;
  wire \valid_q_reg[1] ;
  wire valid_req_q_reg;
  wire valid_req_q_reg_0;
  wire valid_req_q_reg_1;

  LUT5 #(
    .INIT(32'h14FF1400)) 
    \FSM_sequential_CS[0]_i_1 
       (.I0(CS[2]),
        .I1(CS[1]),
        .I2(CS[0]),
        .I3(\FSM_sequential_CS[2]_i_3_n_0 ),
        .I4(CS[0]),
        .O(\FSM_sequential_CS[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1400)) 
    \FSM_sequential_CS[1]_i_1 
       (.I0(CS[2]),
        .I1(CS[1]),
        .I2(CS[0]),
        .I3(\FSM_sequential_CS[2]_i_3_n_0 ),
        .I4(CS[1]),
        .O(\FSM_sequential_CS[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \FSM_sequential_CS[2]_i_1 
       (.I0(\FSM_sequential_CS[2]_i_2_n_0 ),
        .I1(valid_req_q_reg_1),
        .I2(instr_axi_arready),
        .I3(CS[0]),
        .I4(\FSM_sequential_CS[2]_i_3_n_0 ),
        .I5(CS[2]),
        .O(\FSM_sequential_CS[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_CS[2]_i_2 
       (.I0(CS[1]),
        .I1(CS[2]),
        .O(\FSM_sequential_CS[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_CS[2]_i_3 
       (.I0(instr_axi_rvalid),
        .I1(CS[2]),
        .I2(\FSM_sequential_CS[2]_i_4_n_0 ),
        .O(\FSM_sequential_CS[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \FSM_sequential_CS[2]_i_4 
       (.I0(instr_axi_bvalid),
        .I1(instr_axi_awready),
        .I2(CS[1]),
        .I3(instr_axi_wready),
        .I4(CS[0]),
        .O(\FSM_sequential_CS[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_DATA:001,WRITE_ADDR:010,WRITE_WAIT:011,READ_WAIT:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CS_reg[0] 
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS[0]_i_1_n_0 ),
        .Q(CS[0]));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_DATA:001,WRITE_ADDR:010,WRITE_WAIT:011,READ_WAIT:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CS_reg[1] 
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS[1]_i_1_n_0 ),
        .Q(CS[1]));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_DATA:001,WRITE_ADDR:010,WRITE_WAIT:011,READ_WAIT:100" *) 
  (* KEEP = "yes" *) 
  FDCE \FSM_sequential_CS_reg[2] 
       (.C(axi_aclk),
        .CE(1'b1),
        .CLR(axi_aresetn),
        .D(\FSM_sequential_CS[2]_i_1_n_0 ),
        .Q(CS[2]));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    \g_fifo_regs[2].err_q[2]_i_1 
       (.I0(CS[2]),
        .I1(CS[1]),
        .I2(instr_axi_bvalid),
        .I3(instr_axi_bresp),
        .I4(CS[0]),
        .I5(\g_fifo_regs[2].err_q[2]_i_2_n_0 ),
        .O(core_instr_bus_r_opc));
  LUT4 #(
    .INIT(16'h4000)) 
    \g_fifo_regs[2].err_q[2]_i_2 
       (.I0(CS[1]),
        .I1(instr_axi_rvalid),
        .I2(instr_axi_rresp),
        .I3(CS[2]),
        .O(\g_fifo_regs[2].err_q[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    instr_axi_arvalid_INST_0
       (.I0(CS[2]),
        .I1(CS[0]),
        .I2(valid_req_q_reg_1),
        .I3(CS[1]),
        .O(instr_axi_arvalid));
  LUT3 #(
    .INIT(8'h02)) 
    instr_axi_awvalid_INST_0
       (.I0(CS[1]),
        .I1(CS[2]),
        .I2(CS[0]),
        .O(instr_axi_awvalid));
  LUT3 #(
    .INIT(8'h40)) 
    instr_axi_bready_INST_0
       (.I0(CS[2]),
        .I1(CS[0]),
        .I2(CS[1]),
        .O(instr_axi_bready));
  LUT4 #(
    .INIT(16'h1000)) 
    instr_axi_rready_INST_0
       (.I0(CS[0]),
        .I1(CS[1]),
        .I2(instr_axi_rvalid),
        .I3(CS[2]),
        .O(instr_axi_rready));
  LUT3 #(
    .INIT(8'h02)) 
    instr_axi_wvalid_INST_0
       (.I0(CS[0]),
        .I1(CS[2]),
        .I2(CS[1]),
        .O(instr_axi_wvalid));
  LUT5 #(
    .INIT(32'h03008080)) 
    \rdata_outstanding_q[0]_i_2 
       (.I0(instr_axi_bvalid),
        .I1(CS[0]),
        .I2(CS[1]),
        .I3(instr_axi_rvalid),
        .I4(CS[2]),
        .O(core_instr_bus_r_valid));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata_outstanding_q[1]_i_2 
       (.I0(\valid_q_reg[1] ),
        .I1(CS[1]),
        .I2(instr_axi_awready),
        .I3(CS[0]),
        .I4(instr_axi_wready),
        .I5(CS[2]),
        .O(valid_req_q_reg_0));
  LUT6 #(
    .INIT(64'h5008000800000000)) 
    \valid_q[2]_i_4 
       (.I0(CS[2]),
        .I1(instr_axi_rvalid),
        .I2(CS[1]),
        .I3(CS[0]),
        .I4(instr_axi_bvalid),
        .I5(Q),
        .O(\g_fifo_regs[2].err_q_reg[2] ));
  LUT2 #(
    .INIT(4'h1)) 
    valid_req_q_i_1
       (.I0(valid_req_q_reg_0),
        .I1(valid_req_q_reg_1),
        .O(valid_req_q_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
