module shifter (
    input a[16],
    input b[16], 
    input alufn[6],
    
    output shift[16]
  ) {

  always {
  
    shift=0;
    
    case(alufn[1:0]){
      
      //shift left
      b00:
        shift=a<<b[3:0]; 
      
      //shift right
      b01:
        shift=a>>b[3:0];
      
      //shift right signed
      b11:
        shift=$signed(a)>>>b[3:0]; 
        
    }
  }
  //sdadasdasdasdd
}
