# FPGAs
**Mis cosas de FPGAs**

## Índice de iconos para bloques Icestudio

| Símbolo | Descarga | Descripción |
|---------|----------|-------------|
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/AND-cs.svg?sanitize=true) |  [AND-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/AND-cs.svg) | **Puerta AND Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/OR-cs.svg?sanitize=true) |  [OR-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/OR-cs.svg) | **Puerta OR Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/XOR-cs.svg?sanitize=true) |  [XOR-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/XOR-cs.svg) | **Puerta XOR Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/INVERTER-cs.svg?sanitize=true) |  [INVERTER-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/INVERTER-cs.svg) | **INVERSOR Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/SWITCH-cs.svg?sanitize=true) |  [SWITCH-cs.svg](https://github.com/fgcoca/FPGAs/blob/master/Circuit-scramble/SWITCH-cs.svg) | **SWITCH Circuit Scramble** |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/or3.svg?sanitize=true) |  [or3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/or3.svg) | **Puerta OR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nand3.svg?sanitize=true) |  [nand.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nand3.svg) | **Puerta NAND** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nor3.svg?sanitize=true) |  [nor3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/nor3.svg) | **Puerta NOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xor3.svg?sanitize=true) |  [xor3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xor3.svg) | **Puerta XOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xnor3.svg?sanitize=true) |  [xnor3.svg](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/iconos/xnor3.svg) | **Puerta XNOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Courses/icons/First-course.svg?sanitize=true) |  [First-course.svg](https://github.com/fgcoca/FPGAs/blob/master/Courses/icons/First-course.svg) | Icono del **Primer curso** de la Academia Jedi de Hardware) |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Courses/icons/Second-course.svg?sanitize=true) |  [First-course.svg](https://github.com/fgcoca/FPGAs/blob/master/Courses/icons/Second-course.svg) | Icono del **Segundo curso** de la Academia Jedi de Hardware) |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Courses/icons/Third-course.svg?sanitize=true) |  [Third-course.svg](https://github.com/fgcoca/FPGAs/blob/master/Courses/icons/Third-course.svg) | Icono del **Tercer curso** de la Academia Jedi de Hardware) |

## Bloques para Icestudio

| Bloque | Descarga | Descripción |
|--------|----------|-------------|
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/block-or3.svg?sanitize=true) | [or3.ice](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/or3.ice) | **Puerta OR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/block-nand3.svg?sanitize=true) | [nand3.ice](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/nand3.ice) | **Puerta NAND** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/block-nor3.svg?sanitize=true) | [nor3.ice](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/nor3.ice) | **Puerta NOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/block-xor3.svg?sanitize=true) | [xor3.ice](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/xor3.ice) | **Puerta XOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/block-xnor3.svg?sanitize=true) | [xnor3.ice](https://github.com/fgcoca/FPGAs/blob/master/Logic-Gates/bloques/xnor3.ice) | **Puerta XNOR** de 3 entradas |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Courses/blocks/block-First-course.svg?sanitize=true) | [First-course.ice](https://github.com/fgcoca/FPGAs/blob/master/Courses/blocks/First-course.ice) | **Primer curso** de la Academia Jedi de Hardware) |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Courses/blocks/block-Second-course.svg?sanitize=true) | [Second-course.ice](https://github.com/fgcoca/FPGAs/blob/master/Courses/blocks/Second-course.ice) | **Segundo curso** de la Academia Jedi de Hardware) |
| ![](https://github.com/fgcoca/FPGAs/blob/master/Courses/blocks/block-Third-course.svg?sanitize=true) | [Third-course.ice](https://github.com/fgcoca/FPGAs/blob/master/Courses/blocks/Third-course.ice) | **Tercer curso** de la Academia Jedi de Hardware) |

## Icestudio 3D

El logotipo de Icestudio diseñado en 3D queda así:  
![Image][10] 

 [10]: https://github.com/fgcoca/FPGAs/blob/master/icestudio-3D/images/icestudio-3D-mini.jpg [Ampliar](https://github.com/fgcoca/FPGAs/blob/master/icestudio-3D/images/icestudio-3D.jpg)


## **Author**

[Federico Coca Caba](https://github.com/fgcoca)


## **License**
<a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png" /></a><br /> <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>.


