// Seed: 1551515404
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
  tri1 id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input  uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  tri1 id_5;
  assign id_5 = id_5;
  assign id_5 = 1;
endmodule
module module_2 (
    inout uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    output wire id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13,
    input uwire id_14,
    input wor id_15,
    output tri id_16
);
  assign id_7  = id_15;
  assign id_10 = id_4;
  module_0 modCall_1 ();
  supply0 id_18;
  tri1 id_19 = id_5;
  assign id_9 = id_18;
  wire id_20;
  wire id_21 = 1;
  assign id_19 = 1;
endmodule
