//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_elu_19 // -- Begin function triton_poi_fused__unsafe_index_elu_19
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused__unsafe_index_elu_19
.visible .entry triton_poi_fused__unsafe_index_elu_19(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_elu_19_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_elu_19_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_elu_19_param_2,
	.param .u32 triton_poi_fused__unsafe_index_elu_19_param_3
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<71>;
	.reg .b32 	%r<54>;
	.reg .f32 	%f<208>;
	.reg .b64 	%rd<105>;
	.loc	1 19 0                          // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:19:0

// %bb.0:                               // %__nv_expm1f.exit
	ld.param.u64 	%rd39, [triton_poi_fused__unsafe_index_elu_19_param_0];
	ld.param.u64 	%rd40, [triton_poi_fused__unsafe_index_elu_19_param_1];
$L__tmp0:
	.loc	1 21 28                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:21:33
	shl.b32 	%r18, %r1, 10;
	ld.param.u64 	%rd41, [triton_poi_fused__unsafe_index_elu_19_param_2];
	.loc	1 22 36                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:22:36
	mov.u32 	%r19, %tid.x;
	shl.b32 	%r20, %r19, 2;
	and.b32  	%r21, %r20, 508;
	.loc	1 22 23                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:22:23
	or.b32  	%r22, %r18, %r21;
	or.b32  	%r23, %r22, 2;
	or.b32  	%r24, %r22, 512;
	.loc	1 24 21                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:24:21
	shr.s32 	%r26, %r22, 31;
	shr.u32 	%r27, %r26, 29;
	add.s32 	%r28, %r22, %r27;
	shr.s32 	%r29, %r28, 3;
	bfe.s32 	%r30, %r1, 21, 1;
	.loc	1 25 19                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:25:19
	shr.u32 	%r31, %r30, 29;
	.loc	1 24 21                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:24:21
	add.s32 	%r32, %r24, %r31;
	shr.s32 	%r33, %r32, 3;
	.loc	1 24 26                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:24:26
	shr.u32 	%r34, %r29, 29;
	add.s32 	%r35, %r29, %r34;
	and.b32  	%r36, %r35, -8;
	sub.s32 	%r37, %r29, %r36;
	shr.u32 	%r38, %r33, 29;
	add.s32 	%r39, %r33, %r38;
	and.b32  	%r40, %r39, -8;
	sub.s32 	%r41, %r33, %r40;
	.loc	1 25 19                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:25:19
	and.b32  	%r42, %r28, -8;
	sub.s32 	%r43, %r22, %r42;
	add.s32 	%r44, %r23, %r31;
	and.b32  	%r45, %r44, -8;
	sub.s32 	%r46, %r23, %r45;
	.loc	1 26 19                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:26:19
	shr.u32 	%r47, %r30, 26;
	add.s32 	%r48, %r22, %r47;
	shr.s32 	%r49, %r48, 6;
	add.s32 	%r50, %r24, %r47;
	shr.s32 	%r51, %r50, 6;
	.loc	1 28 30                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:28:30
	mul.wide.s32 	%rd42, %r37, 8;
	add.s64 	%rd2, %rd39, %rd42;
	mul.wide.s32 	%rd43, %r41, 8;
	add.s64 	%rd10, %rd39, %rd43;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 29 30                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:29:30
	mul.wide.s32 	%rd44, %r43, 8;
	add.s64 	%rd19, %rd39, %rd44;
	mul.wide.s32 	%rd45, %r46, 8;
	add.s64 	%rd22, %rd39, %rd45;
	.loc	1 29 35                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:29:35
	// begin inline asm
	mov.u64 %rd17, 0x0;
	mov.u64 %rd18, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd17, %rd18 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd20, 0x0;
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd20, %rd21 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd23, 0x0;
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd23, %rd24 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd26, 0x0;
	mov.u64 %rd27, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd26, %rd27 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 33 32                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:33:32
	shr.u64 	%rd46, %rd1, 61;
	and.b64  	%rd47, %rd46, 4;
	add.s64 	%rd48, %rd47, %rd1;
	shr.u64 	%rd49, %rd9, 61;
	and.b64  	%rd50, %rd49, 4;
	add.s64 	%rd51, %rd50, %rd9;
	.loc	1 37 49                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:37:49
	shl.b32 	%r52, %r49, 4;
	shl.b32 	%r53, %r51, 4;
	.loc	1 37 30                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:37:30
	shl.b64 	%rd52, %rd17, 2;
	add.s64 	%rd53, %rd40, %rd52;
	shr.u64 	%rd54, %rd17, 59;
	and.b64  	%rd55, %rd54, 16;
	add.s64 	%rd56, %rd53, %rd55;
	shl.b64 	%rd57, %rd48, 4;
	add.s64 	%rd58, %rd56, %rd57;
	mul.wide.s32 	%rd59, %r52, 4;
	add.s64 	%rd29, %rd58, %rd59;
	shl.b64 	%rd60, %rd18, 2;
	add.s64 	%rd61, %rd40, %rd60;
	shr.u64 	%rd62, %rd18, 59;
	and.b64  	%rd63, %rd62, 16;
	add.s64 	%rd64, %rd61, %rd63;
	add.s64 	%rd65, %rd64, %rd57;
	add.s64 	%rd30, %rd65, %rd59;
	shl.b64 	%rd66, %rd20, 2;
	add.s64 	%rd67, %rd40, %rd66;
	shr.u64 	%rd68, %rd20, 59;
	and.b64  	%rd69, %rd68, 16;
	add.s64 	%rd70, %rd67, %rd69;
	add.s64 	%rd71, %rd70, %rd57;
	add.s64 	%rd31, %rd71, %rd59;
	shl.b64 	%rd72, %rd21, 2;
	add.s64 	%rd73, %rd40, %rd72;
	shr.u64 	%rd74, %rd21, 59;
	and.b64  	%rd75, %rd74, 16;
	add.s64 	%rd76, %rd73, %rd75;
	add.s64 	%rd77, %rd76, %rd57;
	add.s64 	%rd32, %rd77, %rd59;
	shl.b64 	%rd78, %rd23, 2;
	add.s64 	%rd79, %rd40, %rd78;
	shr.u64 	%rd80, %rd23, 59;
	and.b64  	%rd81, %rd80, 16;
	add.s64 	%rd82, %rd79, %rd81;
	shl.b64 	%rd83, %rd51, 4;
	add.s64 	%rd84, %rd82, %rd83;
	mul.wide.s32 	%rd85, %r53, 4;
	add.s64 	%rd33, %rd84, %rd85;
	shl.b64 	%rd86, %rd24, 2;
	add.s64 	%rd87, %rd40, %rd86;
	shr.u64 	%rd88, %rd24, 59;
	and.b64  	%rd89, %rd88, 16;
	add.s64 	%rd90, %rd87, %rd89;
	add.s64 	%rd91, %rd90, %rd83;
	add.s64 	%rd34, %rd91, %rd85;
	shl.b64 	%rd92, %rd26, 2;
	add.s64 	%rd93, %rd40, %rd92;
	shr.u64 	%rd94, %rd26, 59;
	and.b64  	%rd95, %rd94, 16;
	add.s64 	%rd96, %rd93, %rd95;
	add.s64 	%rd97, %rd96, %rd83;
	add.s64 	%rd35, %rd97, %rd85;
	shl.b64 	%rd98, %rd27, 2;
	add.s64 	%rd99, %rd40, %rd98;
	shr.u64 	%rd100, %rd27, 59;
	and.b64  	%rd101, %rd100, 16;
	add.s64 	%rd102, %rd99, %rd101;
	add.s64 	%rd103, %rd102, %rd83;
	add.s64 	%rd36, %rd103, %rd85;
	.loc	1 37 54                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:37:54
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd29 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd30 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd31 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd32 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd33 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd34 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r7;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd35 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd36 + 0 ];
	// end inline asm
	mov.b32 	%f8, %r9;
	.loc	1 42 28                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:42:28
	mul.f32 	%f9, %f1, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f10, %f9;
	abs.ftz.f32 	%f11, %f1;
	setp.lt.f32 	%p23, %f11, 0f3ED1EB85;
	selp.f32 	%f12, 0f00000000, %f10, %p23;
	setp.eq.f32 	%p24, %f12, 0f43000000;
	selp.f32 	%f13, 0f42FE0000, %f12, %p24;
	ex2.approx.ftz.f32 	%f14, %f13;
	mul.f32 	%f15, %f2, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f16, %f15;
	abs.ftz.f32 	%f17, %f2;
	setp.lt.f32 	%p25, %f17, 0f3ED1EB85;
	selp.f32 	%f18, 0f00000000, %f16, %p25;
	setp.eq.f32 	%p26, %f18, 0f43000000;
	selp.f32 	%f19, 0f42FE0000, %f18, %p26;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f21, %f3, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f22, %f21;
	abs.ftz.f32 	%f23, %f3;
	setp.lt.f32 	%p27, %f23, 0f3ED1EB85;
	selp.f32 	%f24, 0f00000000, %f22, %p27;
	setp.eq.f32 	%p28, %f24, 0f43000000;
	selp.f32 	%f25, 0f42FE0000, %f24, %p28;
	ex2.approx.ftz.f32 	%f26, %f25;
	mul.f32 	%f27, %f4, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f28, %f27;
	abs.ftz.f32 	%f29, %f4;
	setp.lt.f32 	%p29, %f29, 0f3ED1EB85;
	selp.f32 	%f30, 0f00000000, %f28, %p29;
	setp.eq.f32 	%p30, %f30, 0f43000000;
	selp.f32 	%f31, 0f42FE0000, %f30, %p30;
	ex2.approx.ftz.f32 	%f32, %f31;
	mul.f32 	%f33, %f5, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f34, %f33;
	abs.ftz.f32 	%f35, %f5;
	setp.lt.f32 	%p31, %f35, 0f3ED1EB85;
	selp.f32 	%f36, 0f00000000, %f34, %p31;
	setp.eq.f32 	%p32, %f36, 0f43000000;
	selp.f32 	%f37, 0f42FE0000, %f36, %p32;
	ex2.approx.ftz.f32 	%f38, %f37;
	mul.f32 	%f39, %f6, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f40, %f39;
	abs.ftz.f32 	%f41, %f6;
	setp.lt.f32 	%p33, %f41, 0f3ED1EB85;
	selp.f32 	%f42, 0f00000000, %f40, %p33;
	setp.eq.f32 	%p34, %f42, 0f43000000;
	selp.f32 	%f43, 0f42FE0000, %f42, %p34;
	ex2.approx.ftz.f32 	%f44, %f43;
	mul.f32 	%f45, %f7, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f46, %f45;
	abs.ftz.f32 	%f47, %f7;
	setp.lt.f32 	%p35, %f47, 0f3ED1EB85;
	selp.f32 	%f48, 0f00000000, %f46, %p35;
	setp.eq.f32 	%p36, %f48, 0f43000000;
	selp.f32 	%f49, 0f42FE0000, %f48, %p36;
	ex2.approx.ftz.f32 	%f50, %f49;
	mul.f32 	%f51, %f8, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f52, %f51;
	abs.ftz.f32 	%f53, %f8;
	setp.lt.f32 	%p37, %f53, 0f3ED1EB85;
	selp.f32 	%f54, 0f00000000, %f52, %p37;
	setp.eq.f32 	%p38, %f54, 0f43000000;
	selp.f32 	%f55, 0f42FE0000, %f54, %p38;
	ex2.approx.ftz.f32 	%f56, %f55;
	setp.eq.f32 	%p39, %f7, 0f00000000;
	add.f32 	%f57, %f7, %f7;
	setp.lt.f32 	%p40, %f49, 0fC1C80000;
	setp.gt.f32 	%p41, %f49, 0f43000000;
	neg.f32 	%f58, %f48;
	mov.f32 	%f59, 0f3F317200;
	fma.rn.ftz.f32 	%f60, %f58, %f59, %f7;
	mov.f32 	%f61, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f62, %f58, %f61, %f60;
	mov.f32 	%f63, 0f3C095663;
	mov.f32 	%f64, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f65, %f64, %f62, %f63;
	mov.f32 	%f66, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f67, %f65, %f62, %f66;
	mov.f32 	%f68, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f69, %f67, %f62, %f68;
	mov.f32 	%f70, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f71, %f69, %f62, %f70;
	mul.f32 	%f72, %f62, %f71;
	fma.rn.ftz.f32 	%f73, %f72, %f62, %f62;
	add.f32 	%f74, %f50, 0fBF800000;
	fma.rn.ftz.f32 	%f75, %f73, %f50, %f74;
	add.f32 	%f76, %f75, %f75;
	selp.f32 	%f77, %f76, %f75, %p36;
	selp.f32 	%f78, 0f7F800000, %f77, %p41;
	selp.f32 	%f79, 0fBF800000, %f78, %p40;
	selp.f32 	%f80, %f57, %f79, %p39;
	setp.eq.f32 	%p42, %f6, 0f00000000;
	add.f32 	%f81, %f6, %f6;
	setp.lt.f32 	%p43, %f43, 0fC1C80000;
	setp.gt.f32 	%p44, %f43, 0f43000000;
	neg.f32 	%f82, %f42;
	fma.rn.ftz.f32 	%f83, %f82, %f59, %f6;
	fma.rn.ftz.f32 	%f84, %f82, %f61, %f83;
	fma.rn.ftz.f32 	%f85, %f64, %f84, %f63;
	fma.rn.ftz.f32 	%f86, %f85, %f84, %f66;
	fma.rn.ftz.f32 	%f87, %f86, %f84, %f68;
	fma.rn.ftz.f32 	%f88, %f87, %f84, %f70;
	mul.f32 	%f89, %f84, %f88;
	fma.rn.ftz.f32 	%f90, %f89, %f84, %f84;
	add.f32 	%f91, %f44, 0fBF800000;
	fma.rn.ftz.f32 	%f92, %f90, %f44, %f91;
	add.f32 	%f93, %f92, %f92;
	selp.f32 	%f94, %f93, %f92, %p34;
	selp.f32 	%f95, 0f7F800000, %f94, %p44;
	selp.f32 	%f96, 0fBF800000, %f95, %p43;
	selp.f32 	%f97, %f81, %f96, %p42;
	setp.eq.f32 	%p45, %f5, 0f00000000;
	add.f32 	%f98, %f5, %f5;
	setp.lt.f32 	%p46, %f37, 0fC1C80000;
	setp.gt.f32 	%p47, %f37, 0f43000000;
	neg.f32 	%f99, %f36;
	fma.rn.ftz.f32 	%f100, %f99, %f59, %f5;
	fma.rn.ftz.f32 	%f101, %f99, %f61, %f100;
	fma.rn.ftz.f32 	%f102, %f64, %f101, %f63;
	fma.rn.ftz.f32 	%f103, %f102, %f101, %f66;
	fma.rn.ftz.f32 	%f104, %f103, %f101, %f68;
	fma.rn.ftz.f32 	%f105, %f104, %f101, %f70;
	mul.f32 	%f106, %f101, %f105;
	fma.rn.ftz.f32 	%f107, %f106, %f101, %f101;
	add.f32 	%f108, %f38, 0fBF800000;
	fma.rn.ftz.f32 	%f109, %f107, %f38, %f108;
	add.f32 	%f110, %f109, %f109;
	selp.f32 	%f111, %f110, %f109, %p32;
	selp.f32 	%f112, 0f7F800000, %f111, %p47;
	selp.f32 	%f113, 0fBF800000, %f112, %p46;
	selp.f32 	%f114, %f98, %f113, %p45;
	setp.eq.f32 	%p48, %f4, 0f00000000;
	add.f32 	%f115, %f4, %f4;
	setp.lt.f32 	%p49, %f31, 0fC1C80000;
	setp.gt.f32 	%p50, %f31, 0f43000000;
	neg.f32 	%f116, %f30;
	fma.rn.ftz.f32 	%f117, %f116, %f59, %f4;
	fma.rn.ftz.f32 	%f118, %f116, %f61, %f117;
	fma.rn.ftz.f32 	%f119, %f64, %f118, %f63;
	fma.rn.ftz.f32 	%f120, %f119, %f118, %f66;
	fma.rn.ftz.f32 	%f121, %f120, %f118, %f68;
	fma.rn.ftz.f32 	%f122, %f121, %f118, %f70;
	mul.f32 	%f123, %f118, %f122;
	fma.rn.ftz.f32 	%f124, %f123, %f118, %f118;
	add.f32 	%f125, %f32, 0fBF800000;
	fma.rn.ftz.f32 	%f126, %f124, %f32, %f125;
	add.f32 	%f127, %f126, %f126;
	selp.f32 	%f128, %f127, %f126, %p30;
	selp.f32 	%f129, 0f7F800000, %f128, %p50;
	selp.f32 	%f130, 0fBF800000, %f129, %p49;
	selp.f32 	%f131, %f115, %f130, %p48;
	setp.eq.f32 	%p51, %f3, 0f00000000;
	add.f32 	%f132, %f3, %f3;
	setp.lt.f32 	%p52, %f25, 0fC1C80000;
	setp.gt.f32 	%p53, %f25, 0f43000000;
	neg.f32 	%f133, %f24;
	fma.rn.ftz.f32 	%f134, %f133, %f59, %f3;
	fma.rn.ftz.f32 	%f135, %f133, %f61, %f134;
	fma.rn.ftz.f32 	%f136, %f64, %f135, %f63;
	fma.rn.ftz.f32 	%f137, %f136, %f135, %f66;
	fma.rn.ftz.f32 	%f138, %f137, %f135, %f68;
	fma.rn.ftz.f32 	%f139, %f138, %f135, %f70;
	mul.f32 	%f140, %f135, %f139;
	fma.rn.ftz.f32 	%f141, %f140, %f135, %f135;
	add.f32 	%f142, %f26, 0fBF800000;
	fma.rn.ftz.f32 	%f143, %f141, %f26, %f142;
	add.f32 	%f144, %f143, %f143;
	selp.f32 	%f145, %f144, %f143, %p28;
	selp.f32 	%f146, 0f7F800000, %f145, %p53;
	selp.f32 	%f147, 0fBF800000, %f146, %p52;
	selp.f32 	%f148, %f132, %f147, %p51;
	setp.eq.f32 	%p54, %f2, 0f00000000;
	add.f32 	%f149, %f2, %f2;
	setp.lt.f32 	%p55, %f19, 0fC1C80000;
	setp.gt.f32 	%p56, %f19, 0f43000000;
	neg.f32 	%f150, %f18;
	fma.rn.ftz.f32 	%f151, %f150, %f59, %f2;
	fma.rn.ftz.f32 	%f152, %f150, %f61, %f151;
	fma.rn.ftz.f32 	%f153, %f64, %f152, %f63;
	fma.rn.ftz.f32 	%f154, %f153, %f152, %f66;
	fma.rn.ftz.f32 	%f155, %f154, %f152, %f68;
	fma.rn.ftz.f32 	%f156, %f155, %f152, %f70;
	mul.f32 	%f157, %f152, %f156;
	fma.rn.ftz.f32 	%f158, %f157, %f152, %f152;
	add.f32 	%f159, %f20, 0fBF800000;
	fma.rn.ftz.f32 	%f160, %f158, %f20, %f159;
	add.f32 	%f161, %f160, %f160;
	selp.f32 	%f162, %f161, %f160, %p26;
	selp.f32 	%f163, 0f7F800000, %f162, %p56;
	selp.f32 	%f164, 0fBF800000, %f163, %p55;
	selp.f32 	%f165, %f149, %f164, %p54;
	setp.eq.f32 	%p57, %f1, 0f00000000;
	add.f32 	%f166, %f1, %f1;
	setp.lt.f32 	%p58, %f13, 0fC1C80000;
	setp.gt.f32 	%p59, %f13, 0f43000000;
	neg.f32 	%f167, %f12;
	fma.rn.ftz.f32 	%f168, %f167, %f59, %f1;
	fma.rn.ftz.f32 	%f169, %f167, %f61, %f168;
	fma.rn.ftz.f32 	%f170, %f64, %f169, %f63;
	fma.rn.ftz.f32 	%f171, %f170, %f169, %f66;
	fma.rn.ftz.f32 	%f172, %f171, %f169, %f68;
	fma.rn.ftz.f32 	%f173, %f172, %f169, %f70;
	mul.f32 	%f174, %f169, %f173;
	fma.rn.ftz.f32 	%f175, %f174, %f169, %f169;
	add.f32 	%f176, %f14, 0fBF800000;
	fma.rn.ftz.f32 	%f177, %f175, %f14, %f176;
	add.f32 	%f178, %f177, %f177;
	selp.f32 	%f179, %f178, %f177, %p24;
	selp.f32 	%f180, 0f7F800000, %f179, %p59;
	selp.f32 	%f181, 0fBF800000, %f180, %p58;
	selp.f32 	%f182, %f166, %f181, %p57;
	.loc	1 39 19                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:39:19
	setp.gt.f32 	%p60, %f8, 0f00000000;
	setp.gt.f32 	%p61, %f7, 0f00000000;
	setp.gt.f32 	%p62, %f6, 0f00000000;
	setp.gt.f32 	%p63, %f5, 0f00000000;
	setp.gt.f32 	%p64, %f4, 0f00000000;
	setp.gt.f32 	%p65, %f3, 0f00000000;
	setp.gt.f32 	%p66, %f2, 0f00000000;
	setp.gt.f32 	%p67, %f1, 0f00000000;
	.loc	1 42 28                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:42:28
	neg.f32 	%f183, %f54;
	fma.rn.ftz.f32 	%f184, %f183, %f59, %f8;
	fma.rn.ftz.f32 	%f185, %f183, %f61, %f184;
	fma.rn.ftz.f32 	%f186, %f64, %f185, %f63;
	fma.rn.ftz.f32 	%f187, %f186, %f185, %f66;
	fma.rn.ftz.f32 	%f188, %f187, %f185, %f68;
	fma.rn.ftz.f32 	%f189, %f188, %f185, %f70;
	mul.f32 	%f190, %f185, %f189;
	fma.rn.ftz.f32 	%f191, %f190, %f185, %f185;
	add.f32 	%f192, %f56, 0fBF800000;
	fma.rn.ftz.f32 	%f193, %f191, %f56, %f192;
	add.f32 	%f194, %f193, %f193;
	selp.f32 	%f195, %f194, %f193, %p38;
	setp.gt.f32 	%p68, %f55, 0f43000000;
	selp.f32 	%f196, 0f7F800000, %f195, %p68;
	setp.lt.f32 	%p69, %f55, 0fC1C80000;
	selp.f32 	%f197, 0fBF800000, %f196, %p69;
	setp.eq.f32 	%p70, %f8, 0f00000000;
	add.f32 	%f198, %f8, %f8;
	selp.f32 	%f199, %f198, %f197, %p70;
	.loc	1 44 35                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:44:35
	selp.f32 	%f200, %f1, %f182, %p67;
	selp.f32 	%f201, %f2, %f165, %p66;
	selp.f32 	%f202, %f3, %f148, %p65;
	selp.f32 	%f203, %f4, %f131, %p64;
	selp.f32 	%f204, %f5, %f114, %p63;
	selp.f32 	%f205, %f6, %f97, %p62;
	selp.f32 	%f206, %f7, %f80, %p61;
	selp.f32 	%f207, %f8, %f199, %p60;
	.loc	1 45 25                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:45:25
	mul.wide.s32 	%rd104, %r22, 4;
	add.s64 	%rd37, %rd41, %rd104;
	add.s64 	%rd38, %rd37, 2048;
	.loc	1 45 37                         // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:45:37
	mov.b32 	%r10, %f200;
	mov.b32 	%r11, %f201;
	mov.b32 	%r12, %f202;
	mov.b32 	%r13, %f203;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd37 + 0 ], { %r10, %r11, %r12, %r13 };
	// end inline asm
	mov.b32 	%r14, %f204;
	mov.b32 	%r15, %f205;
	mov.b32 	%r16, %f206;
	mov.b32 	%r17, %f207;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd38 + 0 ], { %r14, %r15, %r16, %r17 };
	// end inline asm
	.loc	1 45 4                          // cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py:45:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/gj/cgjr4qd3dmbotmjqhxtmbnf7zlr2ue656g4sfp5cfktoom4eoxjp.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 103
.b8 106
.b8 114
.b8 52
.b8 113
.b8 100
.b8 51
.b8 100
.b8 109
.b8 98
.b8 111
.b8 116
.b8 109
.b8 106
.b8 113
.b8 104
.b8 120
.b8 116
.b8 109
.b8 98
.b8 110
.b8 102
.b8 55
.b8 122
.b8 108
.b8 114
.b8 50
.b8 117
.b8 101
.b8 54
.b8 53
.b8 54
.b8 103
.b8 52
.b8 115
.b8 102
.b8 112
.b8 53
.b8 99
.b8 102
.b8 107
.b8 116
.b8 111
.b8 111
.b8 109
.b8 52
.b8 101
.b8 111
.b8 120
.b8 106
.b8 112
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 103
.b8 106
.b8 0
	}
	.section	.debug_macinfo	{	}
