  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/conv2d_relu 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/conv2d_relu/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/conv2d_relu'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../conv2d_relu.cpp' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/gerid/Desktop/VitisCNNWorkspace/conv2d_relu.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../conv2d_relu.h' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/gerid/Desktop/VitisCNNWorkspace/conv2d_relu.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../testbench_conv2d.cpp' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/gerid/Desktop/VitisCNNWorkspace/testbench_conv2d.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=conv2d_relu' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xa7a15tcpg236-1I' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7a15t-cpg236-1I'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=1ns' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/gerid/Desktop/VitisCNNWorkspace/cnn_conv2d_hls/conv2d_relu/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
make: 'csim.exe' is up to date.
0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 
0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 
0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 
0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 
2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 
10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 
10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 
2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 
0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 
0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 
0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 
0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 
2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 
10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 
10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 
2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 
0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 
0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 
0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 
0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 
2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 
10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 
10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 
2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 
0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 
0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 0 2 10 10 2 0 0 0 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.338 seconds; peak allocated memory: 145.648 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 8s
