.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 11.4.0-1ubuntu1~22.04 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000001010000000010
000000001000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 3 0
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 4 0
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000010000000000010
000101110000000000
000001011000000000
000000000000000001
000000000000000010
000000000000010000
001000000000100000
000000000000001000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000001100
000000001000000100
001101110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 10 0
000000000000000010
000100000000000000
000000000000100000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000001000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000010000001000011
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100010100000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011000001100110101000001
000000000000000000000000000000011001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000011000111100000000000001000000000
000000000000000000000111010000000000000000000000001000
000000000000000111100000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000011000111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101100110110111100000000000001000000000
000000000000000101000010100000100000000000000000000000
.logic_tile 12 1
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001011000110010000000001000000001000000000
100000000000000001100010000000001000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111100000100
000000000000001101000000000000001001110011000000000000
000000000000000000000000000000001001001100111110000010
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000001000000000000000000000000001100110011000000000100
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
010000000000100000000000000000001001001100111100000100
000000000001010000000000000000001001110011000000100000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000001000000000011000000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100111010000000000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000001101000011000000001110000000000000000000
.logic_tile 2 2
000000000000000001000011100001100000000000001000000000
000000000000000000000110010000000000000000000000001000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011000111100000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000001000000011000111100000000000001000000000
000000000000001101000100000000101001000000000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000111100000000101100000000000001000000000
000000000000000000100010000000000000000000000000001000
000000000000000000000010000000000001000000001000000000
000000000000000000000110010000001001000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000001001100010000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 5 2
000000000001011111000000000001000000000000001000000000
000000000000001001100000000000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001100000000000000000000
000000001110000000000000000001000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100110100101000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000101100110110000000000000000001000000000
000000000000000000000010100000001110000000000000000000
.logic_tile 6 2
000000000000000000000000000000001010000011110000000001
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000011101010100000000000000000
000000000000001011000000000000001111100000000000000000
000001000000000000000000000000011110000011110000000000
000010100000000000000000000000000000000011110000000000
000000000000000000000000000000011110000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000101100110110000011100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000110100000011100000011110000000000
000001000000000000000000000000010000000011110000000000
000000000000001101100000000000001100000011110000000000
000000000000000101000000000000000000000011110000000000
.logic_tile 7 2
000000000000000000000110010011100000000000001000000000
000010100000000000000011100000100000000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000000001000010000000001111000000000000000000
010000000000000000000000000000000000000000001000000000
010000000000000000000000000000001101000000000000000000
000000000100000000000000000000001000000100101100000000
000000000000000000000000000011001001001000010000000000
000000000010000101100000000000001001001100111100000000
000000000000000000000010100000001000110011000000000000
000000000000000000000110100000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001000000000000000000000001001110011000000000000
110000100000000000000000010000001001001100111100000000
100000000000000000000010100000001001110011000000000000
.logic_tile 8 2
000000000000000000000000011101011001000000000000000000
000000000000000000000011110101111001000001000000000000
101000000000000000000110011101001000000000000000000000
100000000000000000000010000101111010100000000000100000
110000000000001001100110100000001010000011110000000000
010000000000000001000010110000010000000011110001000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001001100110100100000
000000000000000000000000000000011001110011000000000000
110000000000000000000000000000001011000011000100000000
100000000000000000000000000000001001000011000000000000
.logic_tile 9 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100111100001111010111001010000000001
000000000000000001100100000000011011111001010001000100
000000000000000000000110100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001001001000000000000000
000000000000000000000000001001111000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 11 2
000010000000001000000010000111000000000000001000000000
000001000000000011000000000000001000000000000000010000
000000000000000000000110010111000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100110010001001001001110100010000000
000000000000000000100110010000101001001110100000000000
000000000000001001100000010101011100100000000001000000
000000000000001001100010010000101011100000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000001101101011010000000000000000
000000000000000101000000001101001010000000000001000000
000000000000001101100000000000011000001100000000000000
000000000000000101000000000000011100001100000000000000
000000000000000000000000000000001011000011000000000000
000000000000000000000000000000001010000011000000000000
.logic_tile 12 2
000000000000001001100000000000001000001100111101000000
000000000000000001000000000000001000110011000000010100
101000000000000000000000000000001000001100110100000000
100000000000000000000000000000001000110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000100
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000010000001000000000000001000000000
000000000000000000000110010000101001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100000000000100
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000001000000000111100000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.ramb_tile 3 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000001100000000000000010000
101000000000000000000000000000000000000000001000000000
100000000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000001001000000000000000000111100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010001000000010
000000000000000011000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000001000000000000000001000111100000000000000
000000000000000001000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110001111110000000000
000000000000000000000000000000001000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 6 3
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000011011001000000000000000000
000000000000000000000000000011011001000010000000000001
000000000001001101100000000000001011110000000000000000
000000000000000101000000000000011011110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000011011001100000000000000000
000000000000000000000000000000011001100000000000000000
.logic_tile 7 3
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000001000001000000100100100000000
100000000000000000000000000011001000001000010000000000
010000001100000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 8 3
000000000000000111100000000101100000000000001000000000
000000000000000000100010100000000000000000000000001000
101000000000000000000000000101000000000000001000000000
100010000000000000000000000000001000000000000000000000
110000000000000001000000001000001000000100100100000000
110000000000000000100000001101001001001000010000000000
000000000000000000010111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 11 3
000000000000000001000000000101100000000000001000000000
000000000000000001000010000000100000000000000000001000
000000000000000011100000000011100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000011100000000001000000000000001000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000001000000000000101000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000010000000001000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000100000000001111000000000001000000000000001000000000
000100001000101101100000000000000000000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000000100011000000001000000000000000000000
000000100000000000000000010000000001000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000011000000010000000001000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000010000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001110000000000000000000
.logic_tile 2 4
000100000000000011000111100101100000000000001000000000
000100000010000000100100000000100000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000001011000000000000000001000000001000000000
000000000000001101000000000000001001000000000000000000
001000000000000101100000000000000000000000001000000000
000000000000000000100011010000001001000000000000000000
000000000000000111010011000011000000000000001000000000
000000000000000000100100000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000011000001000000001000000000
000000000000000000010000000000101010000000000000000000
001000000000000000010000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000101000000000000001000000000
000000001100000000000011000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
010000000000000000000000000000001010000000000000000000
000000000000010000000000010000000000000000001000000000
000000000110000000000010110000001001000000000000000000
000000000000001000000000000000000000000000001000000000
001000000100001101000000000000001101000000000000000000
000010100000000000000111100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
001000000000000000000110100011100001000000001000000000
000000001100000001000000000000001101000000000000000000
000000000000001101110110100000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001110000000000000000000
.logic_tile 5 4
000010100000010000000000010000001010000011110001000000
000001000000100000000011110000010000000011110000000001
000000000000000000000000000000001010000011110001000000
000000000000000011000000000000000000000011110000000100
000000000000000011100000000000000000000000000000000000
000000001110000000100011010000000000000000000000000000
000000000001011000000000000000011000000011110001100000
001000000000000001000000000000000000000011110000000000
000000000000000000000000010000001011110000000000000000
000000001110000000000010010000011000110000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000011010000000110000000000
000000000000000000000000000000001101000000110000000000
000000000000000000000000000000001000000011110000100000
000000000000000000000000000000010000000011110000000100
.logic_tile 6 4
000000000000000000000000000000001010000011110001000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000001100000011110001000000
001000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000100000
000000000000000000000000000000010000000011110000000000
.logic_tile 7 4
000000000000000000000110010111100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000000001000010000000001111000000000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000001000000000000001000001100111100000000
001000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111110000101
000000000000000000000000000000001000110011000001000000
000000000000000000000000000000001001001100111110000001
001000000000000000000000000000001001110011000000000000
010000000000001000000000010000001001001100111100100000
110000000000000101000010100000001001110011000000000110
.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000010000011000000011110001000000
100000000000000001000010000000000000000011110000000000
000000000001000001100110110101011011100000000000000000
000000000000100000000010101101101001000000000001000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000011011001100110100100000
001000000000000000000000000000001001110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000001000000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000010000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
010000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000001
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100000010000000
000000000000000000000000000000000000111100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000000000000110100000000001000000001000000000
000000000000000000000111110000001001000000000000010000
000000000000000000000000010000000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000111001000011100000000000000
000000000000000000000011010000101001011100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110010100010
000000000000000000000011100000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000010100000000000000110000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000001001000000110000001101100010000110000000000
000000000000001101000010100000001010010000110000100001
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000111100011111111010110000000000000
001000000000001101000000000000111010010110000000000000
000000001110000001100000001001001101100001110000000000
000000000000000111000000001111101001101001110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011000000000110000000000
000000000000000111000000000000011001000000110000000000
000000000000000111000110000101111110100000000000000000
000000000000000000000000000000101110100000000000000000
.logic_tile 6 5
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000110100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001001100110010101100000000000001000000000
001000000000001001100110010000101110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000011000000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001000111100000000000000
000000000000000011000000000000000000111100000000000000
000000000000000000000000000000001110000011110000100000
000000000000000000000000000000000000000011110000000000
.logic_tile 7 5
000000000000001001100000000000001000001100111101000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000000000001000110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 8 5
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000100000000000000000001000
000000000000100000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000110010011100000000000001000000000
000000000000000000000111110000000000000000000000000000
000000000000001001100110010011100000000000001000000000
000000000000001001100110010000100000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101111000000000000000000
.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001011001100000000000010
000000000000000000000000000000001000001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000001000000000001011111100110100000000000000
000000000000001111000000000001101000010100000000000000
101000000000001000000111000000000000000000000000000000
100000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000001000000000001111011001000000000000000001
000000000000000001000000000111111001010110000000000000
000000000000001101000111000011011011101011110100000010
000000000000001111000100001111001010001011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 7 6
000001000000000011100000000101100000000000001000000000
000010100000000101100000000000100000000000000000001000
101000000000000000000111000001000000000000001000000000
100000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000001000111100000000000000
000000000000000000000011000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 8 6
000000000000000000000111010011000000000000001000000000
000000000000000000000010000000000000000000000000010000
101000000100000111100010001001001001000011100000000100
100000000000001101000110010111101001000011110000000000
000000000000100011100000000000011101110000000000000000
000000000000000000000000000000001000110000000000000000
000000000000100011100110000011011011000001000000000000
000000000000000000000000000011001000000000000000000000
000000000000001001100110000011111111110100110000000010
000000000000001001100000000000111110110100110000000000
000000000000000001000110000101011000000000000000000000
000000000000000000100000001001011101100000000000000000
000000000000000000000000000000011111001100000000000001
000000000000000000000000000000011011001100000000000000
000000000000000001100000001000000000000000000100000000
000000000000000101000011101111000000000010000000000000
.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 6
000000000000000101100000000011000000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100111100000000000000000001000000000
000000000000001101100000000000001000000000000000000000
000000000000000111000010100000000000000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000000001000010000000001111000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000111000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110100000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000010000001001001100111110000000
110000000000000000000010100000001001110011000000000000
.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000110010011001110010000000000000000
100000000000000011000010000000001101010000000000000000
000000000000000001100110111101101010000000000000000000
000000000010000000000010100101011011000000010000000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111101001101110010000000000000000
000000000000001101000100001001111010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000011001001100110100000000
000000000000000000100010000000011001110011000000000000
010000000000000000000000000000011010000011110100000000
010000000000000000000000000000010000000011110000000000
.logic_tile 6 7
000000000000101000000000000011011101000100000000000000
000000000000010001000010010101001101000000000000000000
101000000000001001100000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000
000000000000000001000111010001111100010110110000000000
000000000000000000100110000001011011100010110000000000
000000000000000000000000000001001101101111110000000000
000000000000000000000000001011101111110110100000000100
000000000000000001000010010011011101111011110000000000
000000000000001011100110100101001101110110100000000000
000000000000000001000010110011111001010000000000000000
000000000000000000100010110000111100010000000000000000
000000000000000000000000000000001100001100000010000000
000000000000000000000000000000001010001100000000000010
010000000000000000000000010000001100001111110100000000
010000000000000000000010110000011011001111110010000000
.logic_tile 7 7
000000000000000000000010110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000011100000010000001001110000000000000000
000000000000000000100011100000011100110000000000100000
000000000000001000000000010101101011001110000000000000
000000000000001011000010110000011010001110000000000000
000000000000001001100111011101111000000110000000000010
000000000000000001000010000101011001000100000000000000
000000000001000000000000000000011000110000000000000000
000000000000100000000010110000001101110000000000000000
000000000000000101100000000000001111110000000000000000
000000000000000000000000000000001011110000000000000000
000000000000000111100011101011101010000000000000000000
000000000000000000100000001101001111000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 7
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001001110110010000000001000000001000000000
100000000000000001000010000000001011000000000000000000
010000000000000000000011100000001000000100101101000000
110000000000000000000000001111001001001000010000000000
000000000000000000000000000000001000000100101101000000
000000000000001101000010111011001001001000010000000000
000000000000000000000110100000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000100000000000000000110100000001001001100111100000000
000100000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111101000000
010000000000000000000000000000001001110011000000000000
.logic_tile 9 7
000000000000000000000000010000011000000011110010000001
000000000000000000000010000000000000000011110000000000
000000000000001101100110110011011001100000000000000000
000000000010000101000010100000011001100000000001100000
000000000000000000000110110001111111000100000000000000
000000000000000000000010100000001000000100000000000000
000000000000000000000110111011101001010000000000000000
000000000000001011000010101111011010000000000000000000
000000000000000000000000000000001010110000000000000000
000000000000001101000000000000011011110000000000000000
000000000000000000000000000000011000000011110010100000
000000000000001101000000000000010000000011110000000001
000010100000000101000000000111011011000000000000100000
000001000000001101100000000111011011000010000000000000
000000000000101000000000000000000000000000000000000000
000000000001010001000010110000000000000000000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000001000000000000000011000000011110000000000
000000000000001111000000000000000000000011110000100000
000000000000000011000000010001011001010000000011000000
000000000000000000100010110011011010000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000011000000000000011010000011110000000000
000000000000001001000000000000000000000011110000000000
000000000000000101100000000000001010000011110000000001
000000000000000000000000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 12 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000000000000001000111100000000000000
000000000000000101000000000000000000111100000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000001000000000000000001000001100110100000000
000000000000000001000000000000001000110011000000010000
101000001110001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 5 8
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000011000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101111000000000010000000000000
.logic_tile 6 8
000000000000000000000000011101111011111111010000000000
000000000000000000000010001101011110110110100000000010
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000011100000010000011011000000110000000000
000000000000000000000010010000011110000000110000000000
000000000000000001100011100000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000001101111011010000000000000000
000000000000000000000000001101011110000000000000000000
000000000000001000000110100101101001000100000000000000
000000000000000111000000000000111010000100000000000000
000000000000000000000000001011101010111011110100000000
000000000000000000000000000101111010110011110000000000
110000000000000101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
.logic_tile 7 8
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000111011101011011000000000000000000
000000000000000101000011011101011010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010000000100000000000
000000000000000000000000000000111000000000100000000000
.logic_tile 8 8
000000000000001001100110010000001000001100111100000000
000000000000000001000111000000001000110011000000010000
101000000000001000000000010000001000000100100110000000
100000000000000001000010001001001000001000010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000001001000011000100000000
000000000000000000000000000000011000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000011011001100110100000000
000000000000000000000000000000001001110011000000000010
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011000000011110001000000
000001000000000101000000000000000000000011110010000000
000000000000001000000000000000011010000011110010000000
000000000000000101000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000001
000000000000000000000000000000000000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000001111100010110101100000000000001000000000
000000000000000011100011010000100000000000000000001000
000010001100000011100000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000001110001000000000000000000001000000001000000000
000000000000010011000000000000001011000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000011100000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000001111000000000000001001000000000000000000
.logic_tile 12 8
000000000000001011100000000011100000000000001000000000
000000000000001111100000000000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000001010000000000000000000001000000000000000000000
000000000000001111100000000101000001000000001000000000
000000000000001111100000000000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110000101000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000011010000001110000000000000000000
000010000000001000000000000101000001000000001000000000
000001000000001001000000000000001101000000000000000000
000000000000000000000110000001000000000000001000000000
000000000000001111000100000000001101000000000000000000
.io_tile 13 8
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000100000101
100000000000001101000000001101000000000010000000000000
010100100000000000000111000000000000000000000000000000
110101000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001011000000000011000000000010000000000010
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000001100010
000000000000000000000000001000000000000000000100000011
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 9
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000000000011000001000000000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000111100000001000111100000000000000
000000000000000011000100000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 9
000000000000000011100000000101100001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001000111100000000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 9
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000000000000000000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
101000000000001000000111000000000001000000001000000000
100000000000000001000100000000001100000000000000000000
010000000100000000000000010000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001101001101000110100000000
000000000000000000000000000000101000101000110000000100
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000111000000000000000000000000000101000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001100000000000000
000000000000000000000000000000001111001100000001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 11
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
101010100000000000000000000000000001000000001000000000
100001001100000111000000000000001011000000000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000001000000000010000001000001100110100000000
000000000000000001000010000000001001110011000000000000
000000000000001000000000010000000000000000000100100000
000000000000000101000011011111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100100000
000000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 6 11
000000000001000000000010100000001101001100110000000000
000000000000100000000010100000011100110011000000000010
101000000001011000000110000001101110000100000000000001
100000000000100101000000000000001010000100000000000000
010000000000001000000111001101001000001000000000000000
000000000000000001000100000001011001000000000000000000
000000000000000001100000010000011000000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000000101100110001101001000000000000000000100
000000000000000000000000000001011001000100000010000000
000000000000000000000000000001101110001000000000000000
000000000000001001000000000000001010001000000000000000
000000000000110101100000000101101101101001010100000010
000000000000000000000000001101101110011001010010000000
000000000000000101100000000101011011101000110100000000
000000000000000000000000000000101001101000110000000110
.logic_tile 7 11
000000000000001000000000000111011000010000000000000000
000000000000000101000000000000101111010000000000100000
101000000000001001100110010000001110110000000000000000
100000000000000001000011110000011111110000000000000000
010000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001100000000101101100100000000000000000
000000000000000000000000000000001000100000000000000000
000000000000000000000000000000001011001100000000000000
000000000000000000000000000000001010001100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000001111001101000110110000000
000000000000000000000000000000101001101000110000000110
.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000001100011110000001011111111000001000000
100000000000000000000010000000001000111111000000000000
010000000000000001000110000101111011111110000000000000
010000000000001001000010100000101011111110000000100010
000000000000000001100110010001111010000000100000000000
000000000000000001000010000000111011000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011110000000000000000
000000000000000000000000000000011011110000000000000000
000000000000000000000000000101111011011001000100000000
000000000000000000000000000000101011011001000000100000
010000000000000000000000001101001010111001010100000000
110000000000000000000000001001101010111011110000000000
.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000000000001010000011110010000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000000000000000000000010100011100000000000001000000000
000000000000000000000110110000100000000000000000001000
000000000000001011100011100000000001000000001000000000
000000001100000001100010110000001011000000000000000000
000000000000000000000010100001100001000000001000000000
000000000000000000000110110000001101000000000000000000
000000000000000000000000010000001000111100000000000000
000000000000001101000010000000000000111100000000000000
000000000000000000000000000101101010000001000000000000
000000000000000000000000000000011011000001000000000000
000000000000000000000110010001111001100000000000000000
000000000000000000000011110000101001100000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000001101100110000001111011011000000001000000
100000000000001011000000000000001001011000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100001101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111000111111110000000000
000000000000000000000000000001101011111111000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000110000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001110000011110000100000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001101101010100011010100000000
000000000000000001000000001101101001011111110000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 12
000000000000000000000110000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
101010000000000000000110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000111111010101000110100000000
000000000000000000000000000000111101101000110000000101
000000100000000000000000000011101000101000110100000000
001001000000000000000010000000111001101000110000000100
000100000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111001101000110100000010
000000000000000000000011100000101001101000110000000001
.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111011101000110100000110
000000000000000000000000000000001001101000110000000000
.logic_tile 8 12
000000000000000011100010100101011010000000000000000000
000000000000000000000110111011111011000110100000000000
101000000000000000000010100101011101001110000000000010
100000000000000000000010110000001001001110000000000000
000000000000000011110010100001011011100011110000000100
000000000000000000000110111001101001000011110000000000
000000000000001001100010100000000000000000000000000000
001000000000000001000010110000000000000000000000000000
000000000000001000000000000000011000000000110000000000
000000000000000001000010000000011010000000110000000000
000000000010000000000000000000011010001100000000000000
000000000000001001000000000000011000001100000000100000
000000000000000000000000000001011011100000000000000000
000000000000000000000000001001101001000000000000000010
010000000000000000000000000101001101101110010100000000
110000000000000000000000000000001001101110010000000001
.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001001100000010000000001000000001000000000
100000000000000001000010000000001011000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000010000001000001100111100000000
001000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000001
000000000000001000000000000000011010000011110100000000
000000000000001011000000000000000000000011110000100000
000000000000000000000000000000011001001100110100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 12
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000001011000000010
000000001000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000011010000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000011111110010000000000000001
100000000000000000000000000000111001010000000000000000
010000000000000001100010000111111010110110100000000000
010000000000000000000100000000001010110110100000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000000000000011100111100110000000000
000000000000000000000000000000011011111100110000000001
000000000000000000000110100011111110111111010000000000
000000000000000000000010100000111001111111010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110101000000000000000000110000000
001000000000000001000000000111000000000010000000000000
.logic_tile 5 13
000000000000000001100011100001011010011100000000000001
001000000000001001000010000000011100011100000000000000
101000000000001000000010100001011011001000000000000000
100000000000000101000110000000011001001000000000000000
010010100000000000000111000000011110000011110000000000
110000000000001001000000000000010000000011110000100000
000000000000000101100110010000011100000011110001000000
001000000000000000000010000000010000000011110000000000
000000000000000000000010000000000000000000000000000000
000000000000001101000110010000000000000000000000000000
010000000000000101100000010001111000011110100000000000
100000000000000000100011100101011110001100000000100000
000000000000000000000000000001011110000111000000000000
000000000000000001000000000000101101000111000000000000
000000000000000000000000010101101001010100100100000000
000000000000001101000010101011011100110100010000000010
.logic_tile 6 13
000010100000000001000010100001101010110011110100000000
000001000000001001100010101011111011101110110010000000
101000000001010000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000001000000010001000000000000000000100000010
001010000000000001000100000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010111000110100000000
000000000000000000000000001011111011011111110000000000
000000000000000000000000000001001000011110100100100000
000000000000000000000000000001011001100111100000000000
.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 13
000000000000000000010110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000000000000010000000000000000001000000000
100000000000000000000010000000001001000000000000000000
110000000000000000000000000000001000001100110100000000
011000000000000000000000000000001001110011000000000000
000000000000000011100000010000011000001100110100000000
001000000000000000100010000000011001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000011111000000010
000111111000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000010101101111000000001000001000000
000000000000001011000110110011001001000000000000000000
101000000000001111100000010001111010000000000001000000
100000000000000001100011101011001011000000010000000000
110000000000000000000000000000001001001100110000000000
100000000000001011000010110000011000110011000000000000
000000000000001111100111110000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000011000111011111000001010100000000
000000000000000000000000000001111001001001010000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010101111101000001010100000000
000000000000000000010011100101111011001001010000000010
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000101000000000001111010010000000001000000
000000000000001001000010110001111001000000000000000000
000000000000000101000010101111111111000110000000000001
000000000000000011100110011111101101001110000000000000
000000000000001000000000000000001010000011110000000000
000000000000001111000000000000000000000011110001000000
000000000000000101000010101111101101000001110000000000
000000000000000011100111001111101101101001110000100000
000000000000001000000010000001111011010000000000000000
000000000000000001000100000001101010000000000000000000
000000000000000000000011100101111001000000000000000000
000000000000000000000100001011101000100000000000000000
000000000000000000000000000111111101010011100000100000
000000000000000000000000000000111111010011100000000000
000000000000000001100110110001111110001101000000000000
000000000000000000000010100000101000001101000010000000
.logic_tile 5 14
000000000000000000000000000001101011000000100000000000
000000000000000000000011010000101011000000100000000000
101000000000101101100110010000011101110011000000000100
100000000001000101000010000000001011110011000000000010
010000000000001000000110000000011001001100000000000000
010000000000000101000000000000001101001100000000000100
000000000000001000000010110000011101110000000000000001
000000000000000001000010000000001011110000000000000000
000000000000001001100000000011111000001101000000000000
000000000000000001100000000000001011001101000000000000
000000000000101001100000010001101101000000110000100100
000000000001001001100011000011001010000000010000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000010
110001000000000111100000001001111011000100100100000000
110000000000000000100010001111111001000000100000100000
.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000010000011110000011110000000010
100000000000001011000011010000000000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000100
000000000000000001000000010000000000000000000000000000
000000000000001011100011010000000000000000000000000000
000000000000000000000000001111111101100011010100000000
000000000000000000000000001111101001011111110001000000
000000000010000001000000000101111001101011110100000000
000000000000010000000000001111001011010010110000000000
000000000000000000000000001111111101011011110100100000
000000000000000000000011001111101001011110010000000000
000000000000000001100010000101111001011110000100000000
000000000000000000000010001111001011111111110000000100
.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010100000001011000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000010110000010000000011110000000000
000000000000000000000000001000011000101010100100000000
000000000000000000000000000001000000010101010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100100000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000001001100110010000000000000000001000000000
100000000000000001000011110000001010000000000000000000
110000000000000000000000001000001000001000011100000000
100000000000001011000011010011001001000100100000000000
000000000000000000000010110000001001111100001000000000
000000000000000101000011110000001010111100000000000000
000000000000000000000000001000001001000100101100000011
000000000000000000000000001001001000001000010000000000
000000000000000000000000001000001001001000011101000000
000000000000001111000000000111001000000100100000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001011111100000010000000
000000000000000000000000001000001001000100101101000000
000000000000001111000000001101001001001000010000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000000111100110010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
110000000000000101000010100101011011010000000000000000
100000000000000000000011000000111010010000000000000000
000000000010000111100111110000011101001100110000000000
000000000000000000100010110000001000110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001011011000000010000000000
000000000000000111000000000000111000000000010000000000
000000000000000000000000000000011001000100100100100000
000000000000000000000000000101011001001000010000000001
000000000000000000010000000000001011001100000100100000
000000000000000000000000000000011001001100000000000000
.logic_tile 5 15
000000000000001011100000000001011100111000110100000000
000000000000000011000010001001001000011111110000000000
101000000000000000000000000101011100011011110100000000
100000000000000000000000001101011010011110010000000000
000000000000001011100000000000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000000000000000000000000000101011100011110000101000000
000000000000000000000000001101011010111111110000000000
000000000000000000000000000001011100101011110100000000
000000000000000000000000001001001000010010110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001011100110011110100000000
000000000000000000000000001001001000101110110000000000
000000000000000000000000000101011100011110100100000000
000000000000010000000000001101011010100111100000100000
.logic_tile 6 15
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000011000001000000001000000000
100000000000000000000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110100000000
000000000000000000000000000000000000000011110000000010
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000011000000000000000000000000000000000000
.logic_tile 7 15
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000001001100110010000000001000000001000000000
100000000000000001000010000000001010000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000010000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000000001000000000000001001001100111100000000
000000000000000000100000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 8 15
000000000000000011000110110111011111100000000000000000
000000000000000111100010100000011111100000000000000000
000000000000000101100000000000001100110000000000000000
000000000000000101000000000000001000110000000000000000
000000000000000001100011011011111011100000000000000100
000000000000000000000111010001001011000000000000000000
000000000000001001100110010000001010000011000000000100
000000000000001111110010010000001100000011000000000000
000000000000001101000000001111101110010000000000000000
000000000000000001000000000111011111000000000000000000
000000000000001011100110110001011101000000000000000000
000000000000000001100010100011011101000010000000100000
000000000000000000000110111101101011010000000010000000
000000000000000101000010100101111100000000000000000000
000000000000001101100110111101001000000000000000000000
000000000000000101000010100001111001100000000000000000
.logic_tile 9 15
000000000000000000000110010101100000000000001000000000
000000000000000000000010100000100000000000000000001000
101000000000001101000110010000000001000000001000000000
100000000000000001000010000000001000000000000000000000
010000001110000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100100000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 15
000001111000000000
001100001000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000011100000001000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000001000000000001000001000001000010110000000
000000000000000001000000000001001000000100100000010000
101000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000001010000011110000000000
000000000000000000000010010000000000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000101000000000000000000000011110000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000111011011000001000000000000
000000000000000000000000000111011011000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 7 16
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000001001100000000000001000001100111110000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000000000001000110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000
.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 3 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 4 17
000000000000000010
000100000000000000
000000011000000000
000001011000000001
000000000000000010
000000000000110000
001100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 5 17
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001101010000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000110000101110
000000000000011000
001100000000000000
000000000000000000
000000111000000000
000100000000000000
000010000000010010
000001110000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R$2
.sym 2 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 3 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R$2
.sym 4 i_clk$2$2
.sym 5 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R$2
.sym 7 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]$2
.sym 8 UART_RX_inst.r_counter_SB_DFFE_Q_E$2
.sym 179 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 406 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 830 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.sym 836 i_clk$2
.sym 944 i_clk$2
.sym 1289 o_seg_2F$2
.sym 1403 o_seg_1B$2
.sym 1408 o_seg_1A$2
.sym 1517 o_seg_1G$2
.sym 1522 o_seg_1F$2
.sym 1549 o_seg_2C$2
.sym 1658 o_seg_2B$2
.sym 2147 $true
.sym 2184 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D$6
.sym 2185 $false
.sym 2186 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 2187 $false
.sym 2188 $false
.sym 2190 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2192 $false
.sym 2193 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2196 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2198 $false
.sym 2199 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2202 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2204 $false
.sym 2205 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2208 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2210 $false
.sym 2211 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2214 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2216 $false
.sym 2217 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2220 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2222 $true$2
.sym 2223 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2226 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2228 $false
.sym 2229 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2236 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 2282 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2319 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_CARRY_CO_CI
.sym 2321 $true$2
.sym 2322 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2325 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]$2
.sym 2327 $false
.sym 2328 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 2335 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]$2
.sym 2417 $true
.sym 2454 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 2455 $false
.sym 2456 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2457 $false
.sym 2458 $false
.sym 2460 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2462 $false
.sym 2463 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2466 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2468 $false
.sym 2469 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2472 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2474 $false
.sym 2475 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2478 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2480 $false
.sym 2481 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2484 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2486 $false
.sym 2487 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2490 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2492 $false
.sym 2493 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2496 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI
.sym 2498 $false
.sym 2499 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2506 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2552 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI
.sym 2589 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]$2
.sym 2591 $false
.sym 2592 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 2599 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]$2
.sym 3320 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[2]
.sym 3588 o_seg_1B$2
.sym 3719 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 3720 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 3721 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 3723 UART_RX_inst.r_counter[3]
.sym 3726 UART_RX_inst.r_counter[6]
.sym 3856 UART_RX_inst.r_counter[2]
.sym 3857 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 3858 UART_RX_inst.r_counter[4]
.sym 3859 UART_RX_inst.r_counter[5]
.sym 3860 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 3861 UART_RX_inst.r_counter[7]
.sym 3970 $false
.sym 3971 $false
.sym 3972 $false
.sym 3973 disp2.r_hex_encoding[4]
.sym 3989 UART_RX_inst.r_counter[8]
.sym 4075 $false
.sym 4076 $false
.sym 4077 $false
.sym 4078 disp2.r_hex_encoding[5]
.sym 4184 o_seg_2A$2
.sym 4212 VGA_Sync_Porch_Inst.o_HSync
.sym 4215 VGA_Sync_Porch_Inst.o_VSync
.sym 4437 $true
.sym 4474 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D$3
.sym 4475 $false
.sym 4476 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 4477 $false
.sym 4478 $false
.sym 4480 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4482 $false
.sym 4483 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4486 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4488 $false
.sym 4489 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4492 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4494 $false
.sym 4495 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4498 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4500 $false
.sym 4501 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4504 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4506 $true$2
.sym 4507 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4510 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4512 $true$2
.sym 4513 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4516 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4518 $true$2
.sym 4519 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4560 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4597 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 4599 $true$2
.sym 4600 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4603 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]$2
.sym 4605 $false
.sym 4606 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 4613 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]$2
.sym 4683 $true
.sym 4720 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D$4
.sym 4721 $false
.sym 4722 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 4723 $false
.sym 4724 $false
.sym 4726 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4728 $false
.sym 4729 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4732 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4734 $false
.sym 4735 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4738 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4740 $false
.sym 4741 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4744 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4746 $true$2
.sym 4747 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4750 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4752 $false
.sym 4753 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4756 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4758 $true$2
.sym 4759 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4762 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4764 $false
.sym 4765 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4806 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4843 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 4845 $false
.sym 4846 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4849 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]$2
.sym 4851 $false
.sym 4852 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 4859 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]$2
.sym 5618 $false
.sym 5619 $false
.sym 5620 $false
.sym 5621 UART_RX_inst.r_bit_index[1]
.sym 5852 $false
.sym 5853 $false
.sym 5854 $false
.sym 5855 disp1.r_hex_encoding[5]
.sym 5951 UART_RX_inst.r_counter[4]
.sym 5952 UART_RX_inst.r_counter[3]
.sym 5953 UART_RX_inst.r_counter[2]
.sym 5954 UART_RX_inst.r_counter[1]
.sym 5957 UART_RX_inst.r_counter[4]
.sym 5958 UART_RX_inst.r_counter[3]
.sym 5959 UART_RX_inst.r_counter[2]
.sym 5960 UART_RX_inst.r_counter[1]
.sym 5963 $false
.sym 5964 $false
.sym 5965 UART_RX_inst.r_counter[3]
.sym 5966 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 5975 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5976 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 5977 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 5978 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 5993 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5994 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 5995 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 5996 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 5997 UART_RX_inst.r_counter_SB_DFFE_Q_E$2
.sym 5998 i_clk$2$2
.sym 5999 $false
.sym 6036 $true
.sym 6073 UART_RX_inst.r_counter[0]$2
.sym 6074 $false
.sym 6075 UART_RX_inst.r_counter[0]
.sym 6076 $false
.sym 6077 $false
.sym 6079 UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3]
.sym 6081 $false
.sym 6082 UART_RX_inst.r_counter[1]
.sym 6085 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]$2
.sym 6086 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 6087 $false
.sym 6088 UART_RX_inst.r_counter[2]
.sym 6089 UART_RX_inst.r_counter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[3]
.sym 6091 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 6093 $false
.sym 6094 UART_RX_inst.r_counter[3]
.sym 6095 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]$2
.sym 6097 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 6098 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 6099 $false
.sym 6100 UART_RX_inst.r_counter[4]
.sym 6101 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[3]
.sym 6103 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]$2
.sym 6104 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 6105 $false
.sym 6106 UART_RX_inst.r_counter[5]
.sym 6107 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 6109 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 6111 $false
.sym 6112 UART_RX_inst.r_counter[6]
.sym 6113 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]$2
.sym 6115 UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 6116 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 6117 $false
.sym 6118 UART_RX_inst.r_counter[7]
.sym 6119 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 6120 UART_RX_inst.r_counter_SB_DFFE_Q_E$2
.sym 6121 i_clk$2$2
.sym 6122 $false
.sym 6197 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 6198 $false
.sym 6199 UART_RX_inst.r_counter[8]
.sym 6200 UART_RX_inst.r_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 6243 UART_RX_inst.r_counter_SB_DFFE_Q_E$2
.sym 6244 i_clk$2$2
.sym 6245 $false
.sym 6294 o_seg_2B$2
.sym 6321 o_VGA_Blu_0$2
.sym 6324 o_VGA_Grn_0$2
.sym 6562 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 6563 VGA_Sync_Porch_Inst.o_VSync
.sym 6766 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 6770 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6869 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]
.sym 6871 VGA_Sync_Porch_Inst.UUT.o_VSync
.sym 6970 UART_TX_inst.r_counter[2]
.sym 6971 UART_TX_inst.r_counter[3]
.sym 6972 UART_TX_inst.r_counter[4]
.sym 6973 UART_TX_inst.r_counter[5]
.sym 6974 UART_TX_inst.r_counter[6]
.sym 6975 UART_TX_inst.r_counter[7]
.sym 7070 UART_TX_inst.r_counter[8]
.sym 7484 o_seg_2F$2
.sym 7581 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 7582 UART_RX_inst.r_uart_dv_SB_DFFE_Q_E
.sym 7584 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 7585 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 7587 UART_RX_inst.r_uart_dv
.sym 7682 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 7683 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 7684 o_seg_1F$2
.sym 7685 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 7686 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 7687 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 7688 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 7689 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 7786 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 7787 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 7789 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 7790 UART_RX_inst.r_counter[1]
.sym 7791 UART_RX_inst.r_counter[0]
.sym 7889 o_seg_2D$2
.sym 7890 o_seg_2A$2
.sym 8066 o_seg_2C$2
.sym 8093 o_VGA_Grn_0$2
.sym 8120 o_VGA_Blu_0$2
.sym 8124 VGA_Sync_Porch_Inst.r_Blu_Video[1]
.sym 8318 $true
.sym 8355 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D$5
.sym 8356 $false
.sym 8357 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 8358 $false
.sym 8359 $false
.sym 8361 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8363 $false
.sym 8364 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8367 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8369 $false
.sym 8370 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8373 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8375 $false
.sym 8376 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8379 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8381 $true$2
.sym 8382 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8385 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8387 $false
.sym 8388 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8391 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8393 $false
.sym 8394 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8397 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8399 $true$2
.sym 8400 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8405 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 8409 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 8441 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8478 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 8480 $true$2
.sym 8481 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8484 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]$2
.sym 8486 $false
.sym 8487 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 8494 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]$2
.sym 8497 VGA_Sync_Porch_Inst.UUT.o_VSync
.sym 8498 $false
.sym 8499 $false
.sym 8500 $false
.sym 8525 $true
.sym 8526 i_clk$2$2
.sym 8527 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S
.sym 8528 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8529 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8531 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8532 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8534 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8535 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8564 $true
.sym 8601 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D$2
.sym 8602 $false
.sym 8603 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 8604 $false
.sym 8605 $false
.sym 8607 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8609 $false
.sym 8610 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8613 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8615 $false
.sym 8616 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8619 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8621 $false
.sym 8622 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8625 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8627 $false
.sym 8628 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8631 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8633 $true$2
.sym 8634 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8637 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8639 $false
.sym 8640 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8643 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8645 $true$2
.sym 8646 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8652 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8654 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 8655 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8657 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 8658 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8687 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8724 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI
.sym 8726 $false
.sym 8727 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8730 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 8732 $false
.sym 8733 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 8737 $false
.sym 8738 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 8739 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 8740 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 8761 $false
.sym 8762 $false
.sym 8763 $false
.sym 8764 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 8774 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 8778 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 8779 Test_Pattern_Gen_Inst.o_Blu_Video[1]
.sym 8866 $false
.sym 8867 $false
.sym 8868 VGA_Sync_Porch_Inst.UUT.o_VSync
.sym 8869 Test_Pattern_Gen_Inst.o_VSync
.sym 8878 Test_Pattern_Gen_Inst.o_VSync
.sym 8879 $false
.sym 8880 $false
.sym 8881 $false
.sym 8894 $true
.sym 8895 i_clk$2$2
.sym 8896 $false
.sym 8898 UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 8899 UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 8901 UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.sym 8903 UART_TX_inst.r_counter[1]
.sym 8904 UART_TX_inst.r_counter[0]
.sym 8933 $true
.sym 8970 UART_TX_inst.r_counter[0]$2
.sym 8971 $false
.sym 8972 UART_TX_inst.r_counter[0]
.sym 8973 $false
.sym 8974 $false
.sym 8976 UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 8978 $false
.sym 8979 UART_TX_inst.r_counter[1]
.sym 8982 UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 8983 $false
.sym 8984 $false
.sym 8985 UART_TX_inst.r_counter[2]
.sym 8986 UART_TX_inst.r_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 8988 UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 8989 $false
.sym 8990 $false
.sym 8991 UART_TX_inst.r_counter[3]
.sym 8992 UART_TX_inst.r_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 8994 UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 8995 $false
.sym 8996 $false
.sym 8997 UART_TX_inst.r_counter[4]
.sym 8998 UART_TX_inst.r_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 9000 UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 9001 $false
.sym 9002 $false
.sym 9003 UART_TX_inst.r_counter[5]
.sym 9004 UART_TX_inst.r_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 9006 UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 9007 $false
.sym 9008 $false
.sym 9009 UART_TX_inst.r_counter[6]
.sym 9010 UART_TX_inst.r_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 9012 UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9013 $false
.sym 9014 $false
.sym 9015 UART_TX_inst.r_counter[7]
.sym 9016 UART_TX_inst.r_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 9017 $true
.sym 9018 i_clk$2$2
.sym 9019 UART_TX_inst.r_counter_SB_DFFESR_Q_R
.sym 9020 o_VGA_Grn_0$2
.sym 9027 VGA_Sync_Porch_Inst.r_Grn_Video[1]
.sym 9094 $false
.sym 9095 $false
.sym 9096 UART_TX_inst.r_counter[8]
.sym 9097 UART_TX_inst.r_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9140 $true
.sym 9141 i_clk$2$2
.sym 9142 UART_TX_inst.r_counter_SB_DFFESR_Q_R
.sym 9268 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 9271 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[2]
.sym 9391 UART_RX_inst.r_bit_index[2]
.sym 9392 UART_RX_inst.r_bit_index[3]
.sym 9393 UART_RX_inst.r_bit_index[0]
.sym 9395 UART_RX_inst.r_bit_index[1]
.sym 9514 disp2.r_hex_encoding[1]
.sym 9622 $false
.sym 9623 $false
.sym 9624 $false
.sym 9625 disp2.r_hex_encoding[1]
.sym 9635 UART_RX_inst.r_counter_SB_DFFE_Q_E
.sym 9636 UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 9637 o_seg_1G$2
.sym 9638 o_seg_1A$2
.sym 9640 UART_RX_inst.r_bit_index_SB_DFFESR_Q_E
.sym 9641 UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9642 UART_RX_inst.r_state[0]
.sym 9715 $false
.sym 9716 UART_RX_inst.r_state[2]
.sym 9717 UART_RX_inst.r_state[1]
.sym 9718 UART_RX_inst.r_state[0]
.sym 9721 $false
.sym 9722 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 9723 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 9724 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 9733 $false
.sym 9734 $false
.sym 9735 UART_RX_inst.r_state[1]
.sym 9736 UART_RX_inst.r_state[0]
.sym 9739 $false
.sym 9740 UART_RX_inst.r_state[2]
.sym 9741 UART_RX_inst.r_state[1]
.sym 9742 UART_RX_inst.r_state[0]
.sym 9751 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 9752 $false
.sym 9753 $false
.sym 9754 $false
.sym 9755 UART_RX_inst.r_uart_dv_SB_DFFE_Q_E
.sym 9756 i_clk$2$2
.sym 9757 $false
.sym 9758 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[3]
.sym 9759 UART_RX_inst.r_state_SB_DFFESR_Q_R[2]
.sym 9760 w_disp_1_data_SB_DFFE_Q_E[3]
.sym 9761 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9762 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 9763 UART_RX_inst.r_state_SB_DFFE_Q_E
.sym 9764 UART_RX_inst.r_state[2]
.sym 9765 UART_RX_inst.r_state[1]
.sym 9832 UART_RX_inst.r_counter[8]
.sym 9833 UART_RX_inst.r_counter[0]
.sym 9834 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 9835 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 9838 UART_RX_inst.r_state[2]
.sym 9839 UART_RX_inst.r_state[1]
.sym 9840 UART_RX_inst.r_state[0]
.sym 9841 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 9844 $false
.sym 9845 $false
.sym 9846 $false
.sym 9847 disp1.r_hex_encoding[1]
.sym 9850 UART_RX_inst.r_state[2]
.sym 9851 UART_RX_inst.r_state[1]
.sym 9852 UART_RX_inst.r_state[0]
.sym 9853 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 9856 UART_RX_inst.r_counter[8]
.sym 9857 UART_RX_inst.r_counter[0]
.sym 9858 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 9859 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 9862 UART_RX_inst.r_counter[8]
.sym 9863 UART_RX_inst.r_counter[0]
.sym 9864 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 9865 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 9868 $false
.sym 9869 UART_RX_inst.r_state[2]
.sym 9870 UART_RX_inst.r_state[1]
.sym 9871 UART_RX_inst.r_state[0]
.sym 9874 $false
.sym 9875 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 9876 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 9877 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 9881 disp2.r_hex_encoding[0]
.sym 9882 disp2.r_hex_encoding[3]
.sym 9884 disp2.r_hex_encoding[4]
.sym 9885 disp2.r_hex_encoding[2]
.sym 9887 disp2.r_hex_encoding[6]
.sym 9888 disp2.r_hex_encoding[5]
.sym 9967 $false
.sym 9968 UART_RX_inst.r_counter[7]
.sym 9969 UART_RX_inst.r_counter[6]
.sym 9970 UART_RX_inst.r_counter[5]
.sym 9973 $false
.sym 9974 $false
.sym 9975 UART_RX_inst.r_counter[6]
.sym 9976 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9985 $false
.sym 9986 UART_RX_inst.r_counter[7]
.sym 9987 UART_RX_inst.r_counter[6]
.sym 9988 UART_RX_inst.r_counter[5]
.sym 9991 UART_RX_inst.r_counter_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 9992 $false
.sym 9993 UART_RX_inst.r_counter[1]
.sym 9994 UART_RX_inst.r_counter[0]
.sym 9997 $false
.sym 9998 $false
.sym 9999 UART_RX_inst.r_counter[0]
.sym 10000 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 10001 UART_RX_inst.r_counter_SB_DFFE_Q_E$2
.sym 10002 i_clk$2$2
.sym 10003 $false
.sym 10006 o_seg_2G$2
.sym 10008 o_seg_2E$2
.sym 10096 $false
.sym 10097 $false
.sym 10098 $false
.sym 10099 disp2.r_hex_encoding[3]
.sym 10102 $false
.sym 10103 $false
.sym 10104 $false
.sym 10105 disp2.r_hex_encoding[6]
.sym 10172 o_seg_2G$2
.sym 10175 o_seg_2D$2
.sym 10226 $true$2
.sym 10228 VGA_Sync_Porch_Inst.o_HSync
.sym 10313 VGA_Sync_Porch_Inst.r_Blu_Video[1]
.sym 10314 $false
.sym 10315 $false
.sym 10316 $false
.sym 10337 Test_Pattern_Gen_Inst.o_Blu_Video[1]
.sym 10338 $false
.sym 10339 $false
.sym 10340 $false
.sym 10347 $true
.sym 10348 i_clk$2$2
.sym 10349 $false
.sym 10354 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 10355 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10356 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10357 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10358 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10359 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10360 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10361 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10426 $true
.sym 10463 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]$2
.sym 10464 $false
.sym 10465 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 10466 $false
.sym 10467 $false
.sym 10469 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10471 $true$2
.sym 10472 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10475 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10477 $false
.sym 10478 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10481 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10483 $true$2
.sym 10484 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10487 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10489 $true$2
.sym 10490 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10493 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10495 $true$2
.sym 10496 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10499 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 10501 $true$2
.sym 10502 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10505 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]$2
.sym 10507 $false
.sym 10508 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 10513 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 10516 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3]
.sym 10517 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[1]
.sym 10520 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10590 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]$2
.sym 10611 $false
.sym 10612 $false
.sym 10613 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[0]
.sym 10614 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2[1]
.sym 10636 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10639 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10643 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10710 $false
.sym 10711 $false
.sym 10712 $false
.sym 10713 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 10716 $false
.sym 10717 $false
.sym 10718 $false
.sym 10719 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 10728 $false
.sym 10729 $false
.sym 10730 $false
.sym 10731 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 10734 $false
.sym 10735 $false
.sym 10736 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 10737 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 10746 $false
.sym 10747 $false
.sym 10748 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 10749 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 10752 $false
.sym 10753 $false
.sym 10754 $false
.sym 10755 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 10765 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10766 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_I1
.sym 10839 $false
.sym 10840 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 10841 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 10842 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 10851 $false
.sym 10852 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10853 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 10854 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10857 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10858 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10859 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10860 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10869 $false
.sym 10870 $false
.sym 10871 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 10872 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10875 $false
.sym 10876 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 10877 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 10878 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 10956 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 10957 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10958 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 10959 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10980 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10981 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10982 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10983 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10986 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10987 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10988 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10989 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 11002 $true
.sym 11003 i_clk$2$2
.sym 11004 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_R
.sym 11005 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 11007 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 11008 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_R
.sym 11009 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_R
.sym 11010 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11011 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11012 Test_Pattern_Gen_Inst.o_Red_Video[1]
.sym 11085 $false
.sym 11086 UART_TX_inst.r_counter[8]
.sym 11087 UART_TX_inst.r_counter[7]
.sym 11088 UART_TX_inst.r_counter[6]
.sym 11091 UART_TX_inst.r_counter[5]
.sym 11092 UART_TX_inst.r_counter[4]
.sym 11093 UART_TX_inst.r_counter[3]
.sym 11094 UART_TX_inst.r_counter[2]
.sym 11103 UART_TX_inst.r_counter[1]
.sym 11104 UART_TX_inst.r_counter[0]
.sym 11105 UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 11106 UART_TX_inst.r_state_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 11115 $false
.sym 11116 $false
.sym 11117 UART_TX_inst.r_counter[1]
.sym 11118 UART_TX_inst.r_counter[0]
.sym 11121 $false
.sym 11122 $false
.sym 11123 $false
.sym 11124 UART_TX_inst.r_counter[0]
.sym 11125 $true
.sym 11126 i_clk$2$2
.sym 11127 UART_TX_inst.r_counter_SB_DFFESR_Q_R
.sym 11128 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_R
.sym 11130 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11132 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[2]
.sym 11133 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 11134 Test_Pattern_Gen_Inst.o_Grn_Video[1]
.sym 11202 VGA_Sync_Porch_Inst.r_Grn_Video[1]
.sym 11203 $false
.sym 11204 $false
.sym 11205 $false
.sym 11244 Test_Pattern_Gen_Inst.o_Grn_Video[1]
.sym 11245 $false
.sym 11246 $false
.sym 11247 $false
.sym 11248 $true
.sym 11249 i_clk$2$2
.sym 11250 $false
.sym 11252 r_TP_Index[1]
.sym 11255 r_TP_Index[2]
.sym 11256 r_TP_Index[3]
.sym 11257 r_TP_Index[0]
.sym 11376 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 11377 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 11378 w_disp_1_data
.sym 11460 $false
.sym 11461 $false
.sym 11462 $false
.sym 11463 UART_RX_inst.r_bit_index[3]
.sym 11478 $false
.sym 11479 $false
.sym 11480 $false
.sym 11481 UART_RX_inst.r_bit_index[2]
.sym 11497 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 11498 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11499 UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 11500 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3]
.sym 11501 UART_RX_inst.r_state_SB_DFFESR_Q_R[3]
.sym 11502 UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 11503 UART_RX_inst.r_uart_data[2]
.sym 11504 UART_RX_inst.r_uart_data[3]
.sym 11533 $true
.sym 11570 UART_RX_inst.r_bit_index[0]$2
.sym 11571 $false
.sym 11572 UART_RX_inst.r_bit_index[0]
.sym 11573 $false
.sym 11574 $false
.sym 11576 UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 11578 $false
.sym 11579 UART_RX_inst.r_bit_index[1]
.sym 11582 UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11583 $false
.sym 11584 $false
.sym 11585 UART_RX_inst.r_bit_index[2]
.sym 11586 UART_RX_inst.r_bit_index_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 11589 $false
.sym 11590 $false
.sym 11591 UART_RX_inst.r_bit_index[3]
.sym 11592 UART_RX_inst.r_bit_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11595 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3]
.sym 11596 $false
.sym 11597 $false
.sym 11598 $false
.sym 11607 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 11608 $false
.sym 11609 $false
.sym 11610 $false
.sym 11617 UART_RX_inst.r_bit_index_SB_DFFESR_Q_E
.sym 11618 i_clk$2$2
.sym 11619 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11622 w_disp_2_data
.sym 11623 UART_RX_inst.r_uart_data[5]
.sym 11627 UART_RX_inst.r_uart_data[7]
.sym 11706 UART_RX_inst.r_uart_data[3]
.sym 11707 UART_RX_inst.r_uart_data[2]
.sym 11708 UART_RX_inst.r_uart_data[1]
.sym 11709 w_disp_1_data
.sym 11740 $true
.sym 11741 i_clk$2$2
.sym 11742 $false
.sym 11743 disp1.r_hex_encoding[6]
.sym 11746 VGA_Sync_Porch_Inst.UUT.o_HSync
.sym 11747 Test_Pattern_Gen_Inst.o_HSync
.sym 11749 disp1.r_hex_encoding[0]
.sym 11750 disp1.r_hex_encoding[5]
.sym 11817 $false
.sym 11818 UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 11819 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11820 UART_RX_inst.r_counter_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 11823 $false
.sym 11824 i_uart_rx$2
.sym 11825 UART_RX_inst.r_state[1]
.sym 11826 UART_RX_inst.r_state[0]
.sym 11829 $false
.sym 11830 $false
.sym 11831 $false
.sym 11832 disp1.r_hex_encoding[0]
.sym 11835 $false
.sym 11836 $false
.sym 11837 $false
.sym 11838 disp1.r_hex_encoding[6]
.sym 11847 UART_RX_inst.r_state[2]
.sym 11848 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 11849 UART_RX_inst.r_state_SB_DFFESR_Q_R[3]
.sym 11850 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 11853 $false
.sym 11854 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 11855 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11856 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 11859 i_uart_rx$2
.sym 11860 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11861 UART_RX_inst.r_state_SB_DFFESR_Q_R[2]
.sym 11862 UART_RX_inst.r_state_SB_DFFESR_Q_R[3]
.sym 11863 UART_RX_inst.r_state_SB_DFFE_Q_E
.sym 11864 i_clk$2$2
.sym 11865 $false
.sym 11867 o_seg_1E$2
.sym 11868 o_seg_1D$2
.sym 11870 disp1.r_hex_encoding[1]
.sym 11871 disp1.r_hex_encoding[2]
.sym 11872 disp1.r_hex_encoding[3]
.sym 11873 disp1.r_hex_encoding[4]
.sym 11940 $false
.sym 11941 UART_RX_inst.r_state[1]
.sym 11942 UART_RX_inst.r_state[0]
.sym 11943 UART_RX_inst.r_counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11946 $false
.sym 11947 $false
.sym 11948 UART_RX_inst.r_state[2]
.sym 11949 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 11952 $false
.sym 11953 $false
.sym 11954 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11955 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 11958 $false
.sym 11959 $false
.sym 11960 UART_RX_inst.r_state[2]
.sym 11961 UART_RX_inst.r_uart_dv_SB_DFFE_Q_D[1]
.sym 11964 $false
.sym 11965 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11966 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11967 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 11970 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 11971 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 11972 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 11973 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1[3]
.sym 11976 UART_RX_inst.r_state_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 11977 $false
.sym 11978 $false
.sym 11979 $false
.sym 11982 i_uart_rx$2
.sym 11983 UART_RX_inst.r_state[2]
.sym 11984 UART_RX_inst.r_state[1]
.sym 11985 UART_RX_inst.r_state[0]
.sym 11986 UART_RX_inst.r_state_SB_DFFE_Q_E
.sym 11987 i_clk$2$2
.sym 11988 UART_RX_inst.r_state_SB_DFFESR_Q_R[2]
.sym 11992 Test_Pattern_Gen_Inst.UUT.o_HSync
.sym 12063 UART_RX_inst.r_uart_data[3]
.sym 12064 UART_RX_inst.r_uart_data[2]
.sym 12065 UART_RX_inst.r_uart_data[1]
.sym 12066 w_disp_1_data
.sym 12069 UART_RX_inst.r_uart_data[3]
.sym 12070 UART_RX_inst.r_uart_data[2]
.sym 12071 UART_RX_inst.r_uart_data[1]
.sym 12072 w_disp_1_data
.sym 12081 UART_RX_inst.r_uart_data[3]
.sym 12082 UART_RX_inst.r_uart_data[2]
.sym 12083 UART_RX_inst.r_uart_data[1]
.sym 12084 w_disp_1_data
.sym 12087 UART_RX_inst.r_uart_data[3]
.sym 12088 UART_RX_inst.r_uart_data[2]
.sym 12089 UART_RX_inst.r_uart_data[1]
.sym 12090 w_disp_1_data
.sym 12099 UART_RX_inst.r_uart_data[3]
.sym 12100 UART_RX_inst.r_uart_data[2]
.sym 12101 UART_RX_inst.r_uart_data[1]
.sym 12102 w_disp_1_data
.sym 12105 UART_RX_inst.r_uart_data[3]
.sym 12106 UART_RX_inst.r_uart_data[2]
.sym 12107 UART_RX_inst.r_uart_data[1]
.sym 12108 w_disp_1_data
.sym 12109 $true
.sym 12110 i_clk$2$2
.sym 12111 $false
.sym 12116 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 12119 o_seg_1C$2
.sym 12198 $false
.sym 12199 $false
.sym 12200 $false
.sym 12201 disp2.r_hex_encoding[0]
.sym 12210 $false
.sym 12211 $false
.sym 12212 $false
.sym 12213 disp2.r_hex_encoding[2]
.sym 12280 o_seg_2E$2
.sym 12283 o_seg_1C$2
.sym 12310 o_VGA_Red_0$2
.sym 12313 o_VGA_Grn_0$2
.sym 12410 $false
.sym 12411 $false
.sym 12412 $false
.sym 12413 $false
.sym 12422 VGA_Sync_Porch_Inst.UUT.o_HSync
.sym 12423 $false
.sym 12424 $false
.sym 12425 $false
.sym 12456 $true
.sym 12457 i_clk$2$2
.sym 12458 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 12466 VGA_Sync_Porch_Inst.UUT.o_Row_Count[3]
.sym 12467 VGA_Sync_Porch_Inst.UUT.o_Row_Count[4]
.sym 12468 VGA_Sync_Porch_Inst.UUT.o_Row_Count[5]
.sym 12469 VGA_Sync_Porch_Inst.UUT.o_Row_Count[6]
.sym 12470 VGA_Sync_Porch_Inst.UUT.o_Row_Count[7]
.sym 12573 $false
.sym 12574 $false
.sym 12575 $false
.sym 12576 VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.sym 12579 $false
.sym 12580 $false
.sym 12581 $false
.sym 12582 VGA_Sync_Porch_Inst.UUT.o_Row_Count[3]
.sym 12585 $false
.sym 12586 VGA_Sync_Porch_Inst.UUT.o_Row_Count[5]
.sym 12587 VGA_Sync_Porch_Inst.UUT.o_Row_Count[3]
.sym 12588 VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.sym 12591 $false
.sym 12592 $false
.sym 12593 $false
.sym 12594 VGA_Sync_Porch_Inst.UUT.o_Row_Count[5]
.sym 12597 $false
.sym 12598 $false
.sym 12599 $false
.sym 12600 VGA_Sync_Porch_Inst.UUT.o_Row_Count[4]
.sym 12603 $false
.sym 12604 $false
.sym 12605 $false
.sym 12606 VGA_Sync_Porch_Inst.UUT.o_Row_Count[6]
.sym 12609 $false
.sym 12610 $false
.sym 12611 $false
.sym 12612 VGA_Sync_Porch_Inst.UUT.o_Row_Count[7]
.sym 12615 $false
.sym 12616 $false
.sym 12617 $false
.sym 12618 VGA_Sync_Porch_Inst.UUT.o_Row_Count[8]
.sym 12622 VGA_Sync_Porch_Inst.UUT.o_Row_Count[8]
.sym 12623 VGA_Sync_Porch_Inst.UUT.o_Row_Count[9]
.sym 12696 $false
.sym 12697 $false
.sym 12698 $false
.sym 12699 VGA_Sync_Porch_Inst.UUT.o_Row_Count[9]
.sym 12714 VGA_Sync_Porch_Inst.UUT.o_Row_Count[9]
.sym 12715 VGA_Sync_Porch_Inst.UUT.o_Row_Count[8]
.sym 12716 VGA_Sync_Porch_Inst.UUT.o_Row_Count[7]
.sym 12717 VGA_Sync_Porch_Inst.UUT.o_Row_Count[6]
.sym 12720 $false
.sym 12721 $false
.sym 12722 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12723 VGA_Sync_Porch_Inst.o_VSync_SB_DFFSS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12738 $false
.sym 12739 VGA_Sync_Porch_Inst.UUT.o_Row_Count[8]
.sym 12740 VGA_Sync_Porch_Inst.UUT.o_Row_Count[7]
.sym 12741 VGA_Sync_Porch_Inst.UUT.o_Row_Count[6]
.sym 12747 Test_Pattern_Gen_Inst.UUT.o_Col_Count[2]
.sym 12748 Test_Pattern_Gen_Inst.UUT.o_Col_Count[3]
.sym 12749 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 12750 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 12751 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 12752 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 12819 $false
.sym 12820 $false
.sym 12821 $false
.sym 12822 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.sym 12837 $false
.sym 12838 $false
.sym 12839 $false
.sym 12840 Test_Pattern_Gen_Inst.UUT.o_Col_Count[2]
.sym 12861 $false
.sym 12862 $false
.sym 12863 $false
.sym 12864 Test_Pattern_Gen_Inst.UUT.o_Col_Count[3]
.sym 12868 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 12869 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 12904 $true
.sym 12941 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]$2
.sym 12942 $false
.sym 12943 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 12944 $false
.sym 12945 $false
.sym 12947 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12949 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 12950 $false
.sym 12953 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12955 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 12956 $true$2
.sym 12959 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12961 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 12962 $true$2
.sym 12965 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 12967 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 12968 $true$2
.sym 12971 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]$2
.sym 12973 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 12974 $false
.sym 12981 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]$2
.sym 12984 $false
.sym 12985 $false
.sym 12986 $false
.sym 12987 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 12994 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0]
.sym 12998 Test_Pattern_Gen_Inst.o_VSync
.sym 13115 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[3]
.sym 13116 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13117 Test_Pattern_Gen_Inst.o_Blu_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13118 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 13119 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13120 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 13188 r_TP_Index[3]
.sym 13189 r_TP_Index[2]
.sym 13190 r_TP_Index[1]
.sym 13191 r_TP_Index[0]
.sym 13200 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13201 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13202 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13203 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13206 r_TP_Index[3]
.sym 13207 r_TP_Index[2]
.sym 13208 r_TP_Index[1]
.sym 13209 r_TP_Index[0]
.sym 13212 r_TP_Index[3]
.sym 13213 r_TP_Index[2]
.sym 13214 r_TP_Index[1]
.sym 13215 r_TP_Index[0]
.sym 13218 $false
.sym 13219 r_TP_Index[1]
.sym 13220 r_TP_Index[0]
.sym 13221 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13224 $false
.sym 13225 $false
.sym 13226 r_TP_Index[3]
.sym 13227 r_TP_Index[2]
.sym 13230 $false
.sym 13231 $false
.sym 13232 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 13233 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13234 $true
.sym 13235 i_clk$2$2
.sym 13236 Test_Pattern_Gen_Inst.o_Red_Video_SB_DFFSR_Q_R
.sym 13240 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 13244 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13311 r_TP_Index[3]
.sym 13312 r_TP_Index[2]
.sym 13313 r_TP_Index[1]
.sym 13314 r_TP_Index[0]
.sym 13323 $false
.sym 13324 $false
.sym 13325 r_TP_Index[1]
.sym 13326 r_TP_Index[0]
.sym 13335 r_TP_Index[3]
.sym 13336 r_TP_Index[2]
.sym 13337 r_TP_Index[1]
.sym 13338 r_TP_Index[0]
.sym 13341 $false
.sym 13342 r_TP_Index[3]
.sym 13343 r_TP_Index[2]
.sym 13344 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 13347 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13348 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13349 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13350 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13357 $true
.sym 13358 i_clk$2$2
.sym 13359 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_R
.sym 13440 UART_RX_inst.r_uart_data[1]
.sym 13441 $false
.sym 13442 $false
.sym 13443 $false
.sym 13458 UART_RX_inst.r_uart_data[2]
.sym 13459 $false
.sym 13460 $false
.sym 13461 $false
.sym 13464 UART_RX_inst.r_uart_data[3]
.sym 13465 $false
.sym 13466 $false
.sym 13467 $false
.sym 13470 w_disp_1_data
.sym 13471 $false
.sym 13472 $false
.sym 13473 $false
.sym 13480 UART_RX_inst.r_uart_dv
.sym 13481 i_clk$2$2
.sym 13482 $false
.sym 13519 $true
.sym 13556 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3]$2
.sym 13557 $false
.sym 13558 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3]
.sym 13559 $false
.sym 13560 $false
.sym 13562 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[3]
.sym 13564 $false
.sym 13565 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[2]
.sym 13568 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 13569 $false
.sym 13570 $false
.sym 13571 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[2]
.sym 13572 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI[3]
.sym 13574 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13575 $false
.sym 13576 $false
.sym 13577 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 13578 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 13581 $false
.sym 13582 i_uart_rx$2
.sym 13583 w_disp_1_data
.sym 13584 w_disp_1_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13603 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 13604 i_clk$2$2
.sym 13605 $false
.sym 13606 UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 13607 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13610 UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 13611 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 13613 UART_RX_inst.r_uart_data[1]
.sym 13680 $false
.sym 13681 $false
.sym 13682 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[2]
.sym 13683 UART_RX_inst.r_bit_index_SB_DFFESR_Q_3_D[3]
.sym 13686 $false
.sym 13687 UART_RX_inst.r_bit_index[0]
.sym 13688 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 13689 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13692 UART_RX_inst.r_bit_index[0]
.sym 13693 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 13694 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 13695 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 13698 $false
.sym 13699 $false
.sym 13700 $false
.sym 13701 UART_RX_inst.r_bit_index[0]
.sym 13704 UART_RX_inst.r_bit_index[0]
.sym 13705 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 13706 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 13707 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 13710 $false
.sym 13711 UART_RX_inst.r_bit_index[0]
.sym 13712 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 13713 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13716 i_uart_rx$2
.sym 13717 UART_RX_inst.r_uart_data[2]
.sym 13718 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 13719 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13722 $false
.sym 13723 i_uart_rx$2
.sym 13724 UART_RX_inst.r_uart_data[3]
.sym 13725 UART_RX_inst.r_uart_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 13726 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 13727 i_clk$2$2
.sym 13728 $false
.sym 13736 UART_RX_inst.r_uart_data[6]
.sym 13815 $false
.sym 13816 i_uart_rx$2
.sym 13817 w_disp_2_data
.sym 13818 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13821 $false
.sym 13822 i_uart_rx$2
.sym 13823 UART_RX_inst.r_uart_data[5]
.sym 13824 UART_RX_inst.r_uart_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 13845 $false
.sym 13846 i_uart_rx$2
.sym 13847 UART_RX_inst.r_uart_data[7]
.sym 13848 UART_RX_inst.r_state_SB_DFFESR_Q_R[3]
.sym 13849 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 13850 i_clk$2$2
.sym 13851 $false
.sym 13926 UART_RX_inst.r_uart_data[7]
.sym 13927 UART_RX_inst.r_uart_data[6]
.sym 13928 UART_RX_inst.r_uart_data[5]
.sym 13929 w_disp_2_data
.sym 13944 Test_Pattern_Gen_Inst.o_HSync
.sym 13945 $false
.sym 13946 $false
.sym 13947 $false
.sym 13950 Test_Pattern_Gen_Inst.UUT.o_HSync
.sym 13951 $false
.sym 13952 $false
.sym 13953 $false
.sym 13962 UART_RX_inst.r_uart_data[7]
.sym 13963 UART_RX_inst.r_uart_data[6]
.sym 13964 UART_RX_inst.r_uart_data[5]
.sym 13965 w_disp_2_data
.sym 13968 UART_RX_inst.r_uart_data[7]
.sym 13969 UART_RX_inst.r_uart_data[6]
.sym 13970 UART_RX_inst.r_uart_data[5]
.sym 13971 w_disp_2_data
.sym 13972 $true
.sym 13973 i_clk$2$2
.sym 13974 $false
.sym 14055 $false
.sym 14056 $false
.sym 14057 $false
.sym 14058 disp1.r_hex_encoding[2]
.sym 14061 $false
.sym 14062 $false
.sym 14063 $false
.sym 14064 disp1.r_hex_encoding[3]
.sym 14073 UART_RX_inst.r_uart_data[7]
.sym 14074 UART_RX_inst.r_uart_data[6]
.sym 14075 UART_RX_inst.r_uart_data[5]
.sym 14076 w_disp_2_data
.sym 14079 UART_RX_inst.r_uart_data[7]
.sym 14080 UART_RX_inst.r_uart_data[6]
.sym 14081 UART_RX_inst.r_uart_data[5]
.sym 14082 w_disp_2_data
.sym 14085 UART_RX_inst.r_uart_data[7]
.sym 14086 UART_RX_inst.r_uart_data[6]
.sym 14087 UART_RX_inst.r_uart_data[5]
.sym 14088 w_disp_2_data
.sym 14091 UART_RX_inst.r_uart_data[7]
.sym 14092 UART_RX_inst.r_uart_data[6]
.sym 14093 UART_RX_inst.r_uart_data[5]
.sym 14094 w_disp_2_data
.sym 14095 $true
.sym 14096 i_clk$2$2
.sym 14097 $false
.sym 14100 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 14101 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 14102 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 14103 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 14104 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 14105 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 14134 $true
.sym 14171 VGA_Sync_Pulses_Inst.o_Col_Count[7]$2
.sym 14172 $false
.sym 14173 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 14174 $false
.sym 14175 $false
.sym 14177 Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 14179 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 14180 $true$2
.sym 14183 Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14185 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 14186 $false
.sym 14190 $false
.sym 14191 $false
.sym 14192 $false
.sym 14193 Test_Pattern_Gen_Inst.UUT.o_HSync_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14218 $true
.sym 14219 i_clk$2$2
.sym 14220 $false
.sym 14221 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 14222 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 14319 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 14320 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 14321 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 14322 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 14337 $false
.sym 14338 $false
.sym 14339 $false
.sym 14340 disp1.r_hex_encoding[4]
.sym 14388 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.sym 14389 o_seg_1D$2
.sym 14392 o_seg_1E$2
.sym 14418 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.sym 14422 o_VGA_Red_0$2
.sym 14572 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2]
.sym 14573 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 14574 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 14576 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 14578 VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.sym 14579 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]
.sym 14644 $true
.sym 14681 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]$2
.sym 14682 $false
.sym 14683 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]
.sym 14684 $false
.sym 14685 $false
.sym 14687 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 14689 $false
.sym 14690 VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.sym 14693 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 14695 $false
.sym 14696 VGA_Sync_Porch_Inst.UUT.o_Row_Count[2]
.sym 14699 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 14700 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 14701 $false
.sym 14702 VGA_Sync_Porch_Inst.UUT.o_Row_Count[3]
.sym 14703 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 14705 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 14706 $false
.sym 14707 $false
.sym 14708 VGA_Sync_Porch_Inst.UUT.o_Row_Count[4]
.sym 14709 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 14711 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 14712 $false
.sym 14713 $false
.sym 14714 VGA_Sync_Porch_Inst.UUT.o_Row_Count[5]
.sym 14715 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 14717 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 14718 $false
.sym 14719 $false
.sym 14720 VGA_Sync_Porch_Inst.UUT.o_Row_Count[6]
.sym 14721 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 14723 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 14724 $false
.sym 14725 $false
.sym 14726 VGA_Sync_Porch_Inst.UUT.o_Row_Count[7]
.sym 14727 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 14728 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.sym 14729 i_clk$2$2
.sym 14730 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]$2
.sym 14733 VGA_Sync_Porch_Inst.UUT.o_Row_Count[2]
.sym 14767 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 14804 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 14805 $false
.sym 14806 $false
.sym 14807 VGA_Sync_Porch_Inst.UUT.o_Row_Count[8]
.sym 14808 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 14811 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 14812 $false
.sym 14813 VGA_Sync_Porch_Inst.UUT.o_Row_Count[9]
.sym 14814 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 14851 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.sym 14852 i_clk$2$2
.sym 14853 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]$2
.sym 14855 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 14856 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 14858 Test_Pattern_Gen_Inst.UUT.o_Col_Count[0]
.sym 14860 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.sym 14890 $true
.sym 14927 Test_Pattern_Gen_Inst.UUT.o_Col_Count[0]$2
.sym 14928 $false
.sym 14929 Test_Pattern_Gen_Inst.UUT.o_Col_Count[0]
.sym 14930 $false
.sym 14931 $false
.sym 14933 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3]
.sym 14935 $false
.sym 14936 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.sym 14939 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3]
.sym 14940 $false
.sym 14941 $false
.sym 14942 Test_Pattern_Gen_Inst.UUT.o_Col_Count[2]
.sym 14943 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3]
.sym 14945 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3]
.sym 14946 $false
.sym 14947 $false
.sym 14948 Test_Pattern_Gen_Inst.UUT.o_Col_Count[3]
.sym 14949 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3]
.sym 14951 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3]
.sym 14952 $false
.sym 14953 $false
.sym 14954 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 14955 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3]
.sym 14957 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3]
.sym 14958 $false
.sym 14959 $false
.sym 14960 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 14961 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3]
.sym 14963 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 14964 $false
.sym 14965 $false
.sym 14966 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 14967 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3]
.sym 14969 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 14970 $false
.sym 14971 $false
.sym 14972 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 14973 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 14974 $true
.sym 14975 i_clk$2$2
.sym 14976 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.sym 15013 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 15050 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15051 $false
.sym 15052 $false
.sym 15053 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 15054 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 15057 $false
.sym 15058 $false
.sym 15059 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 15060 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15097 $true
.sym 15098 i_clk$2$2
.sym 15099 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.sym 15101 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 15102 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 15103 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 15104 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.sym 15105 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[1]
.sym 15106 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.sym 15107 Test_Pattern_Gen_Inst.UUT.o_VSync
.sym 15136 $true
.sym 15173 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]$2
.sym 15174 $false
.sym 15175 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 15176 $false
.sym 15177 $false
.sym 15179 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO_SB_CARRY_CO_CI
.sym 15181 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 15182 $true$2
.sym 15185 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0]$2
.sym 15187 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 15188 $false
.sym 15195 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0]$2
.sym 15216 Test_Pattern_Gen_Inst.UUT.o_VSync
.sym 15217 $false
.sym 15218 $false
.sym 15219 $false
.sym 15220 $true
.sym 15221 i_clk$2$2
.sym 15222 $false
.sym 15225 Test_Pattern_Gen_Inst.UUT.o_Row_Count[2]
.sym 15226 Test_Pattern_Gen_Inst.UUT.o_Row_Count[3]
.sym 15227 Test_Pattern_Gen_Inst.UUT.o_Row_Count[4]
.sym 15228 Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.sym 15229 Test_Pattern_Gen_Inst.UUT.o_Row_Count[6]
.sym 15230 Test_Pattern_Gen_Inst.UUT.o_Row_Count[7]
.sym 15303 $false
.sym 15304 $false
.sym 15305 Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.sym 15306 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2]
.sym 15309 $false
.sym 15310 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15311 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 15312 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 15315 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15316 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 15317 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 15318 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 15321 $false
.sym 15322 $false
.sym 15323 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15324 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15327 $false
.sym 15328 $false
.sym 15329 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 15330 Test_Pattern_Gen_Inst.o_Grn_Video_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15333 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 15334 Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.sym 15335 r_TP_Index[1]
.sym 15336 r_TP_Index[0]
.sym 15346 Test_Pattern_Gen_Inst.UUT.o_Row_Count[8]
.sym 15347 Test_Pattern_Gen_Inst.UUT.o_Row_Count[9]
.sym 15350 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]
.sym 15352 Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.sym 15438 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0]
.sym 15439 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1]
.sym 15440 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[2]
.sym 15441 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[3]
.sym 15462 $false
.sym 15463 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[0]
.sym 15464 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1]
.sym 15465 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[3]
.sym 15476 w_uart_tx_data[1]
.sym 15594 w_uart_tx_dv
.sym 15716 UART_TX_inst.r_state_SB_DFFESR_Q_E
.sym 15717 UART_TX_inst.r_counter_SB_DFFESR_Q_R
.sym 15718 w_uart_tx_dv_SB_LUT4_I2_O[1]
.sym 15720 UART_TX_inst.r_state_SB_DFFESR_Q_R[0]
.sym 15721 UART_TX_inst.r_state[1]
.sym 15722 UART_TX_inst.r_state[0]
.sym 15789 $false
.sym 15790 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 15791 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 15792 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 15795 $false
.sym 15796 $false
.sym 15797 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 15798 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 15813 $false
.sym 15814 UART_RX_inst.r_bit_index[0]
.sym 15815 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 15816 w_disp_2_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 15819 $false
.sym 15820 $false
.sym 15821 UART_RX_inst.r_bit_index[0]
.sym 15822 UART_RX_inst.r_bit_index_SB_DFFESR_Q_2_D[1]
.sym 15831 $false
.sym 15832 i_uart_rx$2
.sym 15833 UART_RX_inst.r_uart_data[1]
.sym 15834 UART_RX_inst.r_uart_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 15835 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 15836 i_clk$2$2
.sym 15837 $false
.sym 15838 w_uart_tx_data_SB_LUT4_I0_O[2]
.sym 15839 UART_TX_inst.r_index_SB_DFFESR_Q_E
.sym 15840 UART_TX_inst.r_index_SB_DFFESR_Q_R
.sym 15842 w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 15843 w_uart_tx_dv_SB_LUT4_I2_O[0]
.sym 15844 w_uart_tx_dv_SB_LUT4_I2_O[2]
.sym 15845 UART_TX_inst.r_uart_tx
.sym 15954 $false
.sym 15955 i_uart_rx$2
.sym 15956 UART_RX_inst.r_uart_data[6]
.sym 15957 UART_RX_inst.r_uart_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 15958 w_disp_1_data_SB_DFFE_Q_E[3]$2
.sym 15959 i_clk$2$2
.sym 15960 $false
.sym 15963 UART_TX_inst.r_index[2]
.sym 15964 UART_TX_inst.r_index[1]
.sym 15967 UART_TX_inst.r_index[0]
.sym 16088 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 16207 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 16208 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3[1]
.sym 16209 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 16210 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2]
.sym 16211 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 16212 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 16213 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R
.sym 16214 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 16243 $true
.sym 16280 VGA_Sync_Pulses_Inst.o_Col_Count[0]$2
.sym 16281 $false
.sym 16282 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 16283 $false
.sym 16284 $false
.sym 16286 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3]
.sym 16288 $false
.sym 16289 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 16292 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3]
.sym 16293 $false
.sym 16294 $false
.sym 16295 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 16296 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3]
.sym 16298 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3]
.sym 16299 $false
.sym 16300 $false
.sym 16301 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 16302 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3]
.sym 16304 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3]
.sym 16305 $false
.sym 16306 $false
.sym 16307 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 16308 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3]
.sym 16310 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3]
.sym 16311 $false
.sym 16312 $false
.sym 16313 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 16314 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3]
.sym 16316 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 16317 $false
.sym 16318 $false
.sym 16319 VGA_Sync_Pulses_Inst.o_Col_Count[6]
.sym 16320 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3]
.sym 16322 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 16323 $false
.sym 16324 $false
.sym 16325 VGA_Sync_Pulses_Inst.o_Col_Count[7]
.sym 16326 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 16327 $true
.sym 16328 i_clk$2$2
.sym 16329 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R$2
.sym 16366 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 16403 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16404 $false
.sym 16405 $false
.sym 16406 VGA_Sync_Pulses_Inst.o_Col_Count[8]
.sym 16407 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 16410 $false
.sym 16411 $false
.sym 16412 VGA_Sync_Pulses_Inst.o_Col_Count[9]
.sym 16413 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16450 $true
.sym 16451 i_clk$2$2
.sym 16452 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R$2
.sym 16497 w_disp_1_data_SB_DFFE_Q_E[3]
.sym 16556 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 16682 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.sym 16688 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[2]
.sym 16791 VGA_Sync_Porch_Inst.UUT.o_Row_Count[5]
.sym 16792 VGA_Sync_Porch_Inst.UUT.o_Row_Count[2]
.sym 16793 VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.sym 16794 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]
.sym 16797 VGA_Sync_Porch_Inst.UUT.o_Row_Count[4]
.sym 16798 VGA_Sync_Porch_Inst.UUT.o_Row_Count[3]
.sym 16799 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2]
.sym 16800 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3]
.sym 16803 $false
.sym 16804 $false
.sym 16805 $false
.sym 16806 VGA_Sync_Porch_Inst.UUT.o_Row_Count[2]
.sym 16815 $false
.sym 16816 $false
.sym 16817 $false
.sym 16818 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]
.sym 16827 $false
.sym 16828 $false
.sym 16829 VGA_Sync_Porch_Inst.UUT.o_Row_Count[1]
.sym 16830 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]
.sym 16833 $false
.sym 16834 $false
.sym 16835 VGA_Sync_Porch_Inst.UUT.o_Row_Count[0]
.sym 16836 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 16837 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.sym 16838 i_clk$2$2
.sym 16839 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]$2
.sym 16843 o_VGA_Red_0$2
.sym 16876 $true
.sym 16913 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_CI$2
.sym 16914 $false
.sym 16915 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 16916 $false
.sym 16917 $false
.sym 16919 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16921 $true$2
.sym 16922 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 16926 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 16927 $false
.sym 16928 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16929 VGA_Sync_Porch_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16960 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R
.sym 16961 i_clk$2$2
.sym 16962 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]$2
.sym 17043 $false
.sym 17044 $false
.sym 17045 $false
.sym 17046 Test_Pattern_Gen_Inst.UUT.o_Col_Count[0]
.sym 17049 Test_Pattern_Gen_Inst.UUT.o_Col_Count[3]
.sym 17050 Test_Pattern_Gen_Inst.UUT.o_Col_Count[2]
.sym 17051 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.sym 17052 Test_Pattern_Gen_Inst.UUT.o_Col_Count[0]
.sym 17061 Test_Pattern_Gen_Inst.UUT.o_Col_Count_SB_DFFSR_Q_9_D
.sym 17062 $false
.sym 17063 $false
.sym 17064 $false
.sym 17073 $false
.sym 17074 $false
.sym 17075 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.sym 17076 Test_Pattern_Gen_Inst.UUT.o_Col_Count[0]
.sym 17083 $true
.sym 17084 i_clk$2$2
.sym 17085 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.sym 17122 $true
.sym 17159 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]$2
.sym 17160 $false
.sym 17161 Test_Pattern_Gen_Inst.UUT.o_Col_Count[1]
.sym 17162 $false
.sym 17163 $false
.sym 17165 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17167 Test_Pattern_Gen_Inst.UUT.o_Col_Count[2]
.sym 17168 $false
.sym 17171 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17173 Test_Pattern_Gen_Inst.UUT.o_Col_Count[3]
.sym 17174 $false
.sym 17177 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17179 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 17180 $false
.sym 17183 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17185 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 17186 $false
.sym 17189 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17191 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 17192 $false
.sym 17195 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17197 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 17198 $true$2
.sym 17201 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI
.sym 17203 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 17204 $true$2
.sym 17213 VGA_Sync_Porch_Inst.r_Red_Video[1]
.sym 17245 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_CARRY_CO_CI
.sym 17282 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[3]
.sym 17284 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 17285 $false
.sym 17289 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 17290 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 17291 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2]
.sym 17292 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[3]
.sym 17295 $false
.sym 17296 $false
.sym 17297 Test_Pattern_Gen_Inst.UUT.o_Row_Count[4]
.sym 17298 Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.sym 17301 Test_Pattern_Gen_Inst.UUT.o_Col_Count[9]
.sym 17302 Test_Pattern_Gen_Inst.UUT.o_Col_Count[8]
.sym 17303 Test_Pattern_Gen_Inst.UUT.o_Col_Count[7]
.sym 17304 Test_Pattern_Gen_Inst.UUT.o_Col_Count[6]
.sym 17307 $false
.sym 17308 Test_Pattern_Gen_Inst.UUT.o_VSync
.sym 17309 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[1]
.sym 17310 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2]
.sym 17313 Test_Pattern_Gen_Inst.UUT.o_Col_Count[5]
.sym 17314 Test_Pattern_Gen_Inst.UUT.o_Col_Count[4]
.sym 17315 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 17316 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 17319 $false
.sym 17320 $false
.sym 17321 Test_Pattern_Gen_Inst.UUT.o_VSync
.sym 17322 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2]
.sym 17325 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D[2]
.sym 17326 $false
.sym 17327 $false
.sym 17328 $false
.sym 17329 $true
.sym 17330 i_clk$2$2
.sym 17331 $false
.sym 17332 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17333 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[2]
.sym 17334 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3]
.sym 17335 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 17336 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 17337 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17338 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2]
.sym 17368 $true
.sym 17405 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]$2
.sym 17406 $false
.sym 17407 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]
.sym 17408 $false
.sym 17409 $false
.sym 17411 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 17413 $false
.sym 17414 Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.sym 17417 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 17418 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 17419 $false
.sym 17420 Test_Pattern_Gen_Inst.UUT.o_Row_Count[2]
.sym 17421 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 17423 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 17424 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 17425 $false
.sym 17426 Test_Pattern_Gen_Inst.UUT.o_Row_Count[3]
.sym 17427 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[3]
.sym 17429 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 17430 $false
.sym 17431 $false
.sym 17432 Test_Pattern_Gen_Inst.UUT.o_Row_Count[4]
.sym 17433 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 17435 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 17436 $false
.sym 17437 $false
.sym 17438 Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.sym 17439 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 17441 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 17442 $false
.sym 17443 $false
.sym 17444 Test_Pattern_Gen_Inst.UUT.o_Row_Count[6]
.sym 17445 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 17447 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 17448 $false
.sym 17449 $false
.sym 17450 Test_Pattern_Gen_Inst.UUT.o_Row_Count[7]
.sym 17451 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 17452 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.sym 17453 i_clk$2$2
.sym 17454 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.sym 17456 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17457 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17461 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.sym 17491 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 17528 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17529 $false
.sym 17530 $false
.sym 17531 Test_Pattern_Gen_Inst.UUT.o_Row_Count[8]
.sym 17532 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 17535 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 17536 $false
.sym 17537 Test_Pattern_Gen_Inst.UUT.o_Row_Count[9]
.sym 17538 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17553 $false
.sym 17554 $false
.sym 17555 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]
.sym 17556 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO[0]
.sym 17565 $false
.sym 17566 $false
.sym 17567 Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.sym 17568 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]
.sym 17575 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I1_O
.sym 17576 i_clk$2$2
.sym 17577 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_LUT4_I2_O
.sym 17694 o_VGA_Grn_0$2
.sym 17695 $false
.sym 17696 $false
.sym 17697 $false
.sym 17698 w_uart_tx_dv_SB_DFFSR_Q_D
.sym 17699 i_clk$2$2
.sym 17700 $false
.sym 17787 w_uart_tx_dv_SB_DFFSR_Q_D
.sym 17788 $false
.sym 17789 $false
.sym 17790 $false
.sym 17821 $true
.sym 17822 i_clk$2$2
.sym 17823 w_uart_tx_dv
.sym 17827 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_I1
.sym 17904 $false
.sym 17905 $false
.sym 17906 UART_TX_inst.r_state_SB_DFFESR_Q_R[0]
.sym 17907 UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.sym 17910 $false
.sym 17911 UART_TX_inst.r_state[1]
.sym 17912 UART_TX_inst.r_state[0]
.sym 17913 UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.sym 17916 $false
.sym 17917 UART_TX_inst.r_state[1]
.sym 17918 w_uart_tx_dv
.sym 17919 UART_TX_inst.r_state[0]
.sym 17928 $false
.sym 17929 $false
.sym 17930 UART_TX_inst.r_state[1]
.sym 17931 UART_TX_inst.r_state[0]
.sym 17934 $false
.sym 17935 UART_TX_inst.r_state[1]
.sym 17936 UART_TX_inst.r_state[0]
.sym 17937 UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.sym 17940 w_uart_tx_dv_SB_LUT4_I2_O[0]
.sym 17941 w_uart_tx_dv_SB_LUT4_I2_O[1]
.sym 17942 w_uart_tx_dv_SB_LUT4_I2_O[2]
.sym 17943 UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.sym 17944 UART_TX_inst.r_state_SB_DFFESR_Q_E
.sym 17945 i_clk$2$2
.sym 17946 UART_TX_inst.r_state_SB_DFFESR_Q_R[0]
.sym 18021 w_uart_tx_data[1]
.sym 18022 UART_TX_inst.r_index[2]
.sym 18023 UART_TX_inst.r_index[1]
.sym 18024 UART_TX_inst.r_index[0]
.sym 18027 $false
.sym 18028 UART_TX_inst.r_state[1]
.sym 18029 UART_TX_inst.r_state[0]
.sym 18030 UART_TX_inst.r_state_SB_DFFESR_Q_R[1]
.sym 18033 UART_TX_inst.r_index[2]
.sym 18034 UART_TX_inst.r_index[1]
.sym 18035 UART_TX_inst.r_index[0]
.sym 18036 w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 18045 $false
.sym 18046 $false
.sym 18047 UART_TX_inst.r_state[1]
.sym 18048 UART_TX_inst.r_state[0]
.sym 18051 $false
.sym 18052 $false
.sym 18053 UART_TX_inst.r_state[1]
.sym 18054 UART_TX_inst.r_state[0]
.sym 18057 UART_TX_inst.r_index[2]
.sym 18058 UART_TX_inst.r_index[1]
.sym 18059 UART_TX_inst.r_index[0]
.sym 18060 w_uart_tx_dv_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 18063 $false
.sym 18064 UART_TX_inst.r_state[1]
.sym 18065 UART_TX_inst.r_state[0]
.sym 18066 w_uart_tx_data_SB_LUT4_I0_O[2]
.sym 18067 $true
.sym 18068 i_clk$2$2
.sym 18069 w_uart_tx_dv_SB_LUT4_I2_O[0]
.sym 18106 $true
.sym 18143 UART_TX_inst.r_index[0]$2
.sym 18144 $false
.sym 18145 UART_TX_inst.r_index[0]
.sym 18146 $false
.sym 18147 $false
.sym 18149 UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18151 $false
.sym 18152 UART_TX_inst.r_index[1]
.sym 18156 $false
.sym 18157 $false
.sym 18158 UART_TX_inst.r_index[2]
.sym 18159 UART_TX_inst.r_index_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18162 $false
.sym 18163 $false
.sym 18164 UART_TX_inst.r_index[1]
.sym 18165 UART_TX_inst.r_index[0]
.sym 18180 $false
.sym 18181 $false
.sym 18182 $false
.sym 18183 UART_TX_inst.r_index[0]
.sym 18190 UART_TX_inst.r_index_SB_DFFESR_Q_E
.sym 18191 i_clk$2$2
.sym 18192 UART_TX_inst.r_index_SB_DFFESR_Q_R
.sym 18197 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[3]
.sym 18198 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 18199 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 18291 $false
.sym 18292 $false
.sym 18293 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 18294 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 18313 $true
.sym 18314 i_clk$2$2
.sym 18315 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R$2
.sym 18318 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 18319 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 18320 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 18321 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 18322 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 18323 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 18390 $false
.sym 18391 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 18392 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 18393 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 18396 $false
.sym 18397 $false
.sym 18398 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 18399 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18402 VGA_Sync_Pulses_Inst.o_Col_Count[1]
.sym 18403 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 18404 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 18405 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 18408 $false
.sym 18409 $false
.sym 18410 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 18411 Test_Pattern_Gen_Inst.UUT.o_VSync_SB_DFF_Q_D_SB_LUT4_O_1_I3[1]
.sym 18414 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 18415 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 18416 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 18417 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 18420 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 18421 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 18422 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 18423 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 18426 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 18427 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 18428 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
.sym 18429 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
.sym 18432 VGA_Sync_Pulses_Inst.o_Col_Count[5]
.sym 18433 VGA_Sync_Pulses_Inst.o_Col_Count[4]
.sym 18434 VGA_Sync_Pulses_Inst.o_Col_Count[3]
.sym 18435 VGA_Sync_Pulses_Inst.o_Col_Count[2]
.sym 18439 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 18440 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 18639 o_VGA_Red_0$2
.sym 18754 $false
.sym 18755 $false
.sym 18756 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 18757 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]
.sym 18782 $true
.sym 18783 i_clk$2$2
.sym 18784 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R$2
.sym 18905 $false
.sym 18906 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[0]$2
.sym 18907 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[1]
.sym 18908 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[2]
.sym 18941 VGA_Sync_Porch_Inst.UUT.o_Col_Count[9]
.sym 18942 VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.sym 18943 VGA_Sync_Porch_Inst.UUT.o_Col_Count[7]
.sym 18944 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 19040 VGA_Sync_Porch_Inst.r_Red_Video[1]
.sym 19041 $false
.sym 19042 $false
.sym 19043 $false
.sym 19068 $true
.sym 19069 i_clk$2$2
.sym 19070 $false
.sym 19415 Test_Pattern_Gen_Inst.o_Red_Video[1]
.sym 19416 $false
.sym 19417 $false
.sym 19418 $false
.sym 19437 $true
.sym 19438 i_clk$2$2
.sym 19439 $false
.sym 19514 $false
.sym 19515 $false
.sym 19516 $false
.sym 19517 Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.sym 19520 $false
.sym 19521 Test_Pattern_Gen_Inst.UUT.o_Row_Count[8]
.sym 19522 Test_Pattern_Gen_Inst.UUT.o_Row_Count[7]
.sym 19523 Test_Pattern_Gen_Inst.UUT.o_Row_Count[6]
.sym 19526 $false
.sym 19527 Test_Pattern_Gen_Inst.UUT.o_Row_Count[5]
.sym 19528 Test_Pattern_Gen_Inst.UUT.o_Row_Count[4]
.sym 19529 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 19532 Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.sym 19533 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]
.sym 19534 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[2]
.sym 19535 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2[3]
.sym 19538 $false
.sym 19539 $false
.sym 19540 Test_Pattern_Gen_Inst.UUT.o_Row_Count[3]
.sym 19541 Test_Pattern_Gen_Inst.UUT.o_Row_Count[2]
.sym 19544 $false
.sym 19545 $false
.sym 19546 $false
.sym 19547 Test_Pattern_Gen_Inst.UUT.o_Row_Count[6]
.sym 19550 Test_Pattern_Gen_Inst.UUT.o_Row_Count[9]
.sym 19551 Test_Pattern_Gen_Inst.UUT.o_Row_Count[8]
.sym 19552 Test_Pattern_Gen_Inst.UUT.o_Row_Count[7]
.sym 19553 Test_Pattern_Gen_Inst.UUT.o_Row_Count[6]
.sym 19643 $false
.sym 19644 $false
.sym 19645 $false
.sym 19646 Test_Pattern_Gen_Inst.UUT.o_Row_Count[0]
.sym 19649 $false
.sym 19650 $false
.sym 19651 $false
.sym 19652 Test_Pattern_Gen_Inst.UUT.o_Row_Count[1]
.sym 19673 $false
.sym 19674 $false
.sym 19675 $false
.sym 19676 Test_Pattern_Gen_Inst.UUT.o_Row_Count[8]
.sym 20024 $false
.sym 20025 $false
.sym 20026 $false
.sym 20027 debounce_filter_1.r_count[4]
.sym 20399 $false
.sym 20400 $false
.sym 20401 $false
.sym 20402 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 20405 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 20406 $false
.sym 20407 $false
.sym 20408 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[3]
.sym 20411 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_9_D[3]
.sym 20412 $false
.sym 20413 $false
.sym 20414 $false
.sym 20421 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 20422 i_clk$2$2
.sym 20423 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R$2
.sym 20460 $true
.sym 20497 VGA_Sync_Pulses_Inst.o_Row_Count[0]$2
.sym 20498 $false
.sym 20499 VGA_Sync_Pulses_Inst.o_Row_Count[0]
.sym 20500 $false
.sym 20501 $false
.sym 20503 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 20505 $false
.sym 20506 VGA_Sync_Pulses_Inst.o_Row_Count[1]
.sym 20509 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 20510 $false
.sym 20511 $false
.sym 20512 VGA_Sync_Pulses_Inst.o_Row_Count[2]
.sym 20513 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 20515 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 20516 $false
.sym 20517 $false
.sym 20518 VGA_Sync_Pulses_Inst.o_Row_Count[3]
.sym 20519 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 20521 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 20522 $false
.sym 20523 $false
.sym 20524 VGA_Sync_Pulses_Inst.o_Row_Count[4]
.sym 20525 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 20527 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 20528 $false
.sym 20529 $false
.sym 20530 VGA_Sync_Pulses_Inst.o_Row_Count[5]
.sym 20531 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]
.sym 20533 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 20534 $false
.sym 20535 $false
.sym 20536 VGA_Sync_Pulses_Inst.o_Row_Count[6]
.sym 20537 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 20539 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 20540 $false
.sym 20541 $false
.sym 20542 VGA_Sync_Pulses_Inst.o_Row_Count[7]
.sym 20543 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]
.sym 20544 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 20545 i_clk$2$2
.sym 20546 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R$2
.sym 20583 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 20620 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20621 $false
.sym 20622 $false
.sym 20623 VGA_Sync_Pulses_Inst.o_Row_Count[8]
.sym 20624 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 20627 $false
.sym 20628 $false
.sym 20629 VGA_Sync_Pulses_Inst.o_Row_Count[9]
.sym 20630 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20667 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 20668 i_clk$2$2
.sym 20669 VGA_Sync_Pulses_Inst.o_Row_Count_SB_DFFESR_Q_R$2
.sym 20745 o_VGA_Blu_0$2
.sym 20748 o_VGA_Blu_0$2
.sym 20848 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S
.sym 20849 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O[1]
.sym 20851 Test_Pattern_Gen_Inst.o_VSync_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 20852 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.sym 20853 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21087 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]
.sym 21291 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21392 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21393 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21395 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21396 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.sym 21399 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21598 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1]
.sym 21700 w_uart_tx_dv_SB_DFFSR_Q_D
.sym 21702 r_switch_1
.sym 21803 i_switch_1_SB_LUT4_I0_I2[2]
.sym 21804 i_switch_1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 21805 i_switch_1_SB_LUT4_I1_I3[2]
.sym 21806 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21807 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21904 debounce_filter_1.r_count[2]
.sym 21905 debounce_filter_1.r_count[3]
.sym 21906 debounce_filter_1.r_count[4]
.sym 21907 debounce_filter_1.r_count[0]
.sym 21908 debounce_filter_1.r_count[1]
.sym 22111 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 22544 VGA_Sync_Porch_Inst.UUT.o_Col_Count[2]
.sym 22545 VGA_Sync_Porch_Inst.UUT.o_Col_Count[3]
.sym 22546 VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.sym 22547 VGA_Sync_Porch_Inst.UUT.o_Col_Count[5]
.sym 22548 VGA_Sync_Porch_Inst.UUT.o_Col_Count[6]
.sym 22549 VGA_Sync_Porch_Inst.UUT.o_Col_Count[7]
.sym 22579 $true
.sym 22616 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]$3
.sym 22617 $false
.sym 22618 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]
.sym 22619 $false
.sym 22620 $false
.sym 22622 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22624 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 22625 $true$2
.sym 22628 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22630 VGA_Sync_Porch_Inst.UUT.o_Col_Count[2]
.sym 22631 $false
.sym 22634 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22636 VGA_Sync_Porch_Inst.UUT.o_Col_Count[3]
.sym 22637 $false
.sym 22640 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22642 VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.sym 22643 $true$2
.sym 22646 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22648 VGA_Sync_Porch_Inst.UUT.o_Col_Count[5]
.sym 22649 $false
.sym 22652 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22654 VGA_Sync_Porch_Inst.UUT.o_Col_Count[6]
.sym 22655 $false
.sym 22658 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22660 VGA_Sync_Porch_Inst.UUT.o_Col_Count[7]
.sym 22661 $false
.sym 22670 VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.sym 22671 VGA_Sync_Porch_Inst.UUT.o_Col_Count[9]
.sym 22674 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]
.sym 22742 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22779 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 22781 VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.sym 22782 $true$2
.sym 22785 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2]
.sym 22787 VGA_Sync_Porch_Inst.UUT.o_Col_Count[9]
.sym 22788 $false
.sym 22792 $false
.sym 22793 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]
.sym 22794 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[1]
.sym 22795 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[2]
.sym 22798 $false
.sym 22799 VGA_Sync_Porch_Inst.UUT.o_Col_Count[3]
.sym 22800 VGA_Sync_Porch_Inst.UUT.o_Col_Count[2]
.sym 22801 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]
.sym 22810 VGA_Sync_Porch_Inst.UUT.o_Col_Count[6]
.sym 22811 VGA_Sync_Porch_Inst.UUT.o_Col_Count[5]
.sym 22812 VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.sym 22813 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 22816 $false
.sym 22817 $false
.sym 22818 VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.sym 22819 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22822 $false
.sym 22823 $false
.sym 22824 VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.sym 22825 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 22865 $true
.sym 22902 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]$2
.sym 22903 $false
.sym 22904 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 22905 $false
.sym 22906 $false
.sym 22908 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22910 VGA_Sync_Porch_Inst.UUT.o_Col_Count[2]
.sym 22911 $true$2
.sym 22914 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22916 VGA_Sync_Porch_Inst.UUT.o_Col_Count[3]
.sym 22917 $true$2
.sym 22920 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22922 VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.sym 22923 $false
.sym 22926 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22928 VGA_Sync_Porch_Inst.UUT.o_Col_Count[5]
.sym 22929 $true$2
.sym 22932 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22934 VGA_Sync_Porch_Inst.UUT.o_Col_Count[6]
.sym 22935 $true$2
.sym 22938 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI
.sym 22940 VGA_Sync_Porch_Inst.UUT.o_Col_Count[7]
.sym 22941 $false
.sym 22944 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI
.sym 22946 VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.sym 22947 $true$2
.sym 22988 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1_SB_CARRY_CO_1_CI
.sym 23025 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]$2
.sym 23027 VGA_Sync_Porch_Inst.UUT.o_Col_Count[9]
.sym 23028 $false
.sym 23035 VGA_Sync_Porch_Inst.o_HSync_SB_DFFSS_Q_S_SB_LUT4_O_I1[0]$2
.sym 23278 $false
.sym 23279 $false
.sym 23280 $false
.sym 23281 Test_Pattern_Gen_Inst.UUT.o_Row_Count[4]
.sym 23322 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 23395 $false
.sym 23396 $false
.sym 23397 $false
.sym 23398 Test_Pattern_Gen_Inst.UUT.o_Row_Count[3]
.sym 23401 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 23402 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 23403 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 23404 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[3]
.sym 23413 $false
.sym 23414 $false
.sym 23415 $false
.sym 23416 Test_Pattern_Gen_Inst.UUT.o_Row_Count[7]
.sym 23419 $false
.sym 23420 $false
.sym 23421 $false
.sym 23422 Test_Pattern_Gen_Inst.UUT.o_Row_Count[9]
.sym 23437 $false
.sym 23438 $false
.sym 23439 $false
.sym 23440 Test_Pattern_Gen_Inst.UUT.o_Row_Count[2]
.sym 23480 $true
.sym 23517 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 23518 $false
.sym 23519 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23520 $false
.sym 23521 $false
.sym 23523 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO
.sym 23525 $false
.sym 23526 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23529 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23531 $false
.sym 23532 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23535 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23537 $false
.sym 23538 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23541 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23543 $false
.sym 23544 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23547 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23549 $true$2
.sym 23550 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23553 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23555 $true$2
.sym 23556 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23559 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23561 $true$2
.sym 23562 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23569 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 23603 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 23640 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CI
.sym 23642 $true$2
.sym 23643 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.sym 23646 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1]$2
.sym 23648 $false
.sym 23649 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.sym 23656 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1_SB_CARRY_I1_CO[1]$2
.sym 23776 $false
.sym 23777 $false
.sym 23778 debounce_filter_1.r_state
.sym 23779 r_switch_1
.sym 23788 debounce_filter_1.r_state
.sym 23789 $false
.sym 23790 $false
.sym 23791 $false
.sym 23810 $true
.sym 23811 i_clk$2$2
.sym 23812 $false
.sym 23814 debounce_filter_1.r_state_SB_DFFE_Q_E
.sym 23819 i_switch_1_SB_LUT4_I0_O
.sym 23820 debounce_filter_1.r_state
.sym 23849 $true
.sym 23886 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 23887 $false
.sym 23888 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23889 $false
.sym 23890 $false
.sym 23892 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI
.sym 23894 $false
.sym 23895 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 23898 i_switch_1_SB_LUT4_I0_I2[2]$2
.sym 23900 $true$2
.sym 23901 i_switch_1_SB_LUT4_I0_I2_SB_CARRY_CO_I1
.sym 23908 i_switch_1_SB_LUT4_I0_I2[2]$2
.sym 23911 $false
.sym 23912 debounce_filter_1.r_count[4]
.sym 23913 debounce_filter_1.r_count[3]
.sym 23914 debounce_filter_1.r_count[2]
.sym 23917 $false
.sym 23918 debounce_filter_1.r_count[1]
.sym 23919 debounce_filter_1.r_count[0]
.sym 23920 i_switch_1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 23923 $false
.sym 23924 $false
.sym 23925 $false
.sym 23926 debounce_filter_1.r_count[3]
.sym 23929 $false
.sym 23930 $false
.sym 23931 $false
.sym 23932 debounce_filter_1.r_count[2]
.sym 23972 $true
.sym 24009 debounce_filter_1.r_count[0]$2
.sym 24010 $false
.sym 24011 debounce_filter_1.r_count[0]
.sym 24012 $false
.sym 24013 $false
.sym 24015 debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 24017 $false
.sym 24018 debounce_filter_1.r_count[1]
.sym 24021 debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 24022 $false
.sym 24023 $false
.sym 24024 debounce_filter_1.r_count[2]
.sym 24025 debounce_filter_1.r_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 24027 debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 24028 $false
.sym 24029 $false
.sym 24030 debounce_filter_1.r_count[3]
.sym 24031 debounce_filter_1.r_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 24034 $false
.sym 24035 $false
.sym 24036 debounce_filter_1.r_count[4]
.sym 24037 debounce_filter_1.r_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 24040 $false
.sym 24041 $false
.sym 24042 $false
.sym 24043 debounce_filter_1.r_count[0]
.sym 24046 $false
.sym 24047 $false
.sym 24048 debounce_filter_1.r_count[1]
.sym 24049 debounce_filter_1.r_count[0]
.sym 24056 $true
.sym 24057 i_clk$2$2
.sym 24058 i_switch_1_SB_LUT4_I0_O
.sym 24286 $false
.sym 24287 $false
.sym 24288 $false
.sym 24289 VGA_Sync_Pulses_Inst.o_Col_Count[0]
.sym 24302 $true
.sym 24303 i_clk$2$2
.sym 24304 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R$2
.sym 24680 $true
.sym 24717 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]$2
.sym 24718 $false
.sym 24719 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]
.sym 24720 $false
.sym 24721 $false
.sym 24723 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3]
.sym 24725 $false
.sym 24726 VGA_Sync_Porch_Inst.UUT.o_Col_Count[1]
.sym 24729 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3]
.sym 24730 $false
.sym 24731 $false
.sym 24732 VGA_Sync_Porch_Inst.UUT.o_Col_Count[2]
.sym 24733 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[3]
.sym 24735 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3]
.sym 24736 $false
.sym 24737 $false
.sym 24738 VGA_Sync_Porch_Inst.UUT.o_Col_Count[3]
.sym 24739 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3[3]
.sym 24741 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3]
.sym 24742 $false
.sym 24743 $false
.sym 24744 VGA_Sync_Porch_Inst.UUT.o_Col_Count[4]
.sym 24745 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3[3]
.sym 24747 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3]
.sym 24748 $false
.sym 24749 $false
.sym 24750 VGA_Sync_Porch_Inst.UUT.o_Col_Count[5]
.sym 24751 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3[3]
.sym 24753 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 24754 $false
.sym 24755 $false
.sym 24756 VGA_Sync_Porch_Inst.UUT.o_Col_Count[6]
.sym 24757 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3[3]
.sym 24759 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 24760 $false
.sym 24761 $false
.sym 24762 VGA_Sync_Porch_Inst.UUT.o_Col_Count[7]
.sym 24763 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 24764 $true
.sym 24765 i_clk$2$2
.sym 24766 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R$2
.sym 24847 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 24884 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 24885 $false
.sym 24886 $false
.sym 24887 VGA_Sync_Porch_Inst.UUT.o_Col_Count[8]
.sym 24888 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3[3]
.sym 24891 $false
.sym 24892 $false
.sym 24893 VGA_Sync_Porch_Inst.UUT.o_Col_Count[9]
.sym 24894 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 24909 $false
.sym 24910 $false
.sym 24911 $false
.sym 24912 VGA_Sync_Porch_Inst.UUT.o_Col_Count[0]
.sym 24931 $true
.sym 24932 i_clk$2$2
.sym 24933 VGA_Sync_Porch_Inst.UUT.o_Col_Count_SB_DFFSR_Q_R$2
.sym 25091 i_switch_1$2
.sym 25467 $true
.sym 25504 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 25505 $false
.sym 25506 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25507 $false
.sym 25508 $false
.sym 25510 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25512 $false
.sym 25513 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25516 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25518 $false
.sym 25519 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25522 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25524 $false
.sym 25525 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25528 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25530 $false
.sym 25531 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25534 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25536 $false
.sym 25537 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25540 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI
.sym 25542 $false
.sym 25543 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25546 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI
.sym 25548 $false
.sym 25549 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.sym 25622 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI
.sym 25659 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]$2
.sym 25661 $false
.sym 25662 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.sym 25669 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]$2
.sym 25777 $true
.sym 25814 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$3
.sym 25815 $false
.sym 25816 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25817 $false
.sym 25818 $false
.sym 25820 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25822 $true$2
.sym 25823 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25826 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25828 $true$2
.sym 25829 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25832 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25834 $true$2
.sym 25835 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25838 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25840 $true$2
.sym 25841 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25844 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25846 $false
.sym 25847 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25850 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25852 $true$2
.sym 25853 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25856 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI
.sym 25858 $true$2
.sym 25859 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25932 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_CI
.sym 25969 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI
.sym 25971 $true$2
.sym 25972 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_CI_SB_CARRY_CO_I1
.sym 25975 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]$2
.sym 25977 $false
.sym 25978 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_CARRY_CO_2_I1
.sym 25985 Test_Pattern_Gen_Inst.UUT.o_Row_Count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]$2
.sym 26286 $false
.sym 26287 i_switch_1$2
.sym 26288 debounce_filter_1.r_state
.sym 26289 i_switch_1_SB_LUT4_I1_I3[2]
.sym 26316 i_switch_1$2
.sym 26317 debounce_filter_1.r_state
.sym 26318 i_switch_1_SB_LUT4_I0_I2[2]
.sym 26319 i_switch_1_SB_LUT4_I1_I3[2]
.sym 26322 i_switch_1$2
.sym 26323 $false
.sym 26324 $false
.sym 26325 $false
.sym 26326 debounce_filter_1.r_state_SB_DFFE_Q_E
.sym 26327 i_clk$2$2
.sym 26328 $false
.sym 26794 i_uart_rx$2
.sym 27429 UART_RX_inst.r_counter_SB_DFFE_Q_E
.sym 27459 VGA_Sync_Pulses_Inst.o_Col_Count_SB_DFFSR_Q_R
.sym 27634 UART_TX_inst.r_uart_tx
