{"children":[{"children":[{"data":[339,581,0,0,24],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 256 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"256b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (atax.cpp:30)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (atax.cpp:33)","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (atax.cpp:37)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 't' (atax.cpp:32)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"RAM usage is increased from 1 RAM to 2 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"text":"Requested size 1600 bytes, implemented size 2048 bytes, stall-free, 2 reads and 0 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"2048 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"1600 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n1600B requested,\n2048B implemented.","type":"brief"}],"name":"atax.cpp:13 (A_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 80 bytes, implemented size 128 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"80 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n80B requested,\n128B implemented.","type":"brief"}],"name":"atax.cpp:14 (x_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 80 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. ","Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"80 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n80B requested,\n128B implemented.","type":"brief"}],"name":"atax.cpp:15 (y_local)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 80 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. ","Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"80 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n80B requested,\n128B implemented.","type":"brief"}],"name":"atax.cpp:16 (tmp_local)","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"11"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":11}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:11","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"50"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":50}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:50","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[234,881,0,0,30],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[234,881,0,0,30],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"30"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":30}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"32"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":32}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"33"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"33"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"33"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"33"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":33}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"35"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"35"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"35"}]],"name":"Load","type":"resource"}],"data":[116,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":35}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"41"}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":41}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:41","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"37"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"37"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"37"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"37"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[6,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":37}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:37","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"39"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"39"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"39"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"39"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":"39"}]],"name":"Store","type":"resource"}],"data":[151,107,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/atax/atax.cpp","line":39}]],"name":"/home/dirren/IntelHLS/atax/atax.cpp:39","replace_name":"true","type":"resource"}],"compute_units":1,"data":[985,1959,2,3,60],"debug":[[{"filename":"atax.cpp","line":13}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"atax","total_kernel_resources":[985,1959,2,3,60],"total_percent":[0.341435,0.255735,0.114642,0.0737191,0.197628],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[985,1959,2,3,60],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[985,1959,2,3,60],"total_percent":[0.341435,0.255735,0.114642,0.0737191,0.197628],"type":"module"}