<stg><name>conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tx = alloca i32 1

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ty = alloca i32 1

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten280 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten280"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %p_shl1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %ti_cast20_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast20

]]></Node>
<StgValue><ssdm name="ti_cast20_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val

]]></Node>
<StgValue><ssdm name="conv3_biases_0_0_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %select_ln31_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_1_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:8 %ti_cast20_cast = zext i4 %ti_cast20_read

]]></Node>
<StgValue><ssdm name="ti_cast20_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 0, i9 %indvar_flatten280

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i5 0, i5 %ty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i5 0, i5 %tx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i24:0 %ty_1 = load i5 %ty

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i24:1 %indvar_flatten280_load = load i9 %indvar_flatten280

]]></Node>
<StgValue><ssdm name="indvar_flatten280_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
for.inc.i24:2 %zext_ln138 = zext i5 %ty_1

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i24:3 %empty = add i8 %zext_ln138, i8 %select_ln31_1_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.i24:4 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="18">
<![CDATA[
for.inc.i24:5 %zext_ln141 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i24:6 %shl_ln141_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln141_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="10">
<![CDATA[
for.inc.i24:7 %zext_ln141_1 = zext i10 %shl_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i24:8 %sub_ln141 = sub i19 %zext_ln141, i19 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="sub_ln141"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i24:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i24:10 %icmp_ln138 = icmp_eq  i9 %indvar_flatten280_load, i9 289

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i24:11 %add_ln138_1 = add i9 %indvar_flatten280_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i24:12 %br_ln138 = br i1 %icmp_ln138, void %for.inc24.i, void %memset.loop.i26.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc24.i:0 %tx_load = load i5 %tx

]]></Node>
<StgValue><ssdm name="tx_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24.i:1 %add_ln138 = add i5 %ty_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24.i:4 %icmp_ln139 = icmp_eq  i5 %tx_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc24.i:5 %select_ln138 = select i1 %icmp_ln139, i5 0, i5 %tx_load

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc24.i:6 %select_ln138_1 = select i1 %icmp_ln139, i5 %add_ln138, i5 %ty_1

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="5">
<![CDATA[
for.inc24.i:7 %zext_ln141_2 = zext i5 %select_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc24.i:8 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln138_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc24.i:9 %add_ln141_4 = add i9 %tmp_2, i9 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="add_ln141_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
for.inc24.i:10 %zext_ln138_1 = zext i5 %add_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc24.i:11 %p_mid1278 = add i8 %zext_ln138_1, i8 %select_ln31_1_read

]]></Node>
<StgValue><ssdm name="p_mid1278"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc24.i:12 %shl_ln141_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid1278, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln141_mid1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="18">
<![CDATA[
for.inc24.i:13 %zext_ln141_3 = zext i18 %shl_ln141_mid1

]]></Node>
<StgValue><ssdm name="zext_ln141_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc24.i:14 %shl_ln141_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1278, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln141_1_mid1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="10">
<![CDATA[
for.inc24.i:15 %zext_ln141_5 = zext i10 %shl_ln141_1_mid1

]]></Node>
<StgValue><ssdm name="zext_ln141_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc24.i:16 %sub_ln141_1 = sub i19 %zext_ln141_3, i19 %zext_ln141_5

]]></Node>
<StgValue><ssdm name="sub_ln141_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.inc24.i:17 %select_ln138_2 = select i1 %icmp_ln139, i19 %sub_ln141_1, i19 %sub_ln141

]]></Node>
<StgValue><ssdm name="select_ln138_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="19">
<![CDATA[
for.inc24.i:18 %sext_ln138 = sext i19 %select_ln138_2

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="5">
<![CDATA[
for.inc24.i:20 %zext_ln141_7 = zext i5 %select_ln138

]]></Node>
<StgValue><ssdm name="zext_ln141_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc24.i:21 %add_ln141_5 = add i9 %add_ln141_4, i9 %zext_ln141_7

]]></Node>
<StgValue><ssdm name="add_ln141_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
for.inc24.i:22 %zext_ln141_8 = zext i9 %add_ln141_5

]]></Node>
<StgValue><ssdm name="zext_ln141_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.i:23 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln141_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
for.inc24.i:25 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24.i:27 %add_ln141 = add i5 %ti_cast20_cast, i5 %select_ln138

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
for.inc24.i:28 %zext_ln141_4 = zext i5 %add_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc24.i:29 %add_ln141_1 = add i8 %zext_ln141_4, i8 %p_shl1_read

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc24.i:30 %shl_ln141_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln141_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln141_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="10">
<![CDATA[
for.inc24.i:31 %zext_ln141_6 = zext i10 %shl_ln141_2

]]></Node>
<StgValue><ssdm name="zext_ln141_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24.i:32 %add_ln141_3 = add i64 %zext_ln141_6, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln141_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24.i:33 %add_ln141_2 = add i64 %add_ln141_3, i64 %sext_ln138

]]></Node>
<StgValue><ssdm name="add_ln141_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24.i:34 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="62">
<![CDATA[
for.inc24.i:35 %sext_ln141 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24.i:36 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln141

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.i:46 %store_ln139 = store i9 %add_ln138_1, i9 %indvar_flatten280

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.i:47 %store_ln139 = store i5 %select_ln138_1, i5 %ty

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
memset.loop.i26.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
for.inc24.i:25 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="86" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:26 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:26 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="90" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:26 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="92" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:26 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="94" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="95" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="96" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24.i:37 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="97" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.i:38 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.inc24.i:39 %bitcast_ln141 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln141"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:40 %add23_i = fadd i32 %bitcast_ln141, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="100" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:40 %add23_i = fadd i32 %bitcast_ln141, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="101" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:40 %add23_i = fadd i32 %bitcast_ln141, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="102" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24.i:40 %add23_i = fadd i32 %bitcast_ln141, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24.i:42 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.inc24.i:41 %bitcast_ln141_1 = bitcast i32 %add23_i

]]></Node>
<StgValue><ssdm name="bitcast_ln141_1"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc24.i:43 %write_ln141 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %bitcast_ln141_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln141"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="106" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.i:44 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="107" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.i:44 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="108" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.i:44 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="109" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.i:44 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24.i:45 %add_ln139 = add i5 %select_ln138, i5 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.i:48 %store_ln139 = store i5 %add_ln139, i5 %tx

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_2_VITIS_LOOP_139_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc24.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc24.i:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24.i:24 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24.i:44 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.i:49 %br_ln139 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="164" name="select_ln31_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln31_1"/></StgValue>
</port>
<port id="165" name="conv3_biases_0_0_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</port>
<port id="166" name="ti_cast20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ti_cast20"/></StgValue>
</port>
<port id="167" name="p_shl1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_shl1"/></StgValue>
</port>
<port id="168" name="output_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_ftmap"/></StgValue>
</port>
<port id="169" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="170" name="output_fm_buffer_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="172" from="StgValue_171" to="tx" fromId="171" toId="23">
</dataflow>
<dataflow id="173" from="StgValue_171" to="ty" fromId="171" toId="24">
</dataflow>
<dataflow id="174" from="StgValue_171" to="indvar_flatten280" fromId="171" toId="25">
</dataflow>
<dataflow id="176" from="_ssdm_op_Read.ap_auto.i64" to="output_ftmap_read" fromId="175" toId="26">
</dataflow>
<dataflow id="177" from="output_ftmap" to="output_ftmap_read" fromId="168" toId="26">
</dataflow>
<dataflow id="179" from="_ssdm_op_Read.ap_auto.i8" to="p_shl1_read" fromId="178" toId="27">
</dataflow>
<dataflow id="180" from="p_shl1" to="p_shl1_read" fromId="167" toId="27">
</dataflow>
<dataflow id="182" from="_ssdm_op_Read.ap_auto.i4" to="ti_cast20_read" fromId="181" toId="28">
</dataflow>
<dataflow id="183" from="ti_cast20" to="ti_cast20_read" fromId="166" toId="28">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.ap_auto.float" to="conv3_biases_0_0_val_read" fromId="184" toId="29">
</dataflow>
<dataflow id="186" from="conv3_biases_0_0_val" to="conv3_biases_0_0_val_read" fromId="165" toId="29">
</dataflow>
<dataflow id="187" from="_ssdm_op_Read.ap_auto.i8" to="select_ln31_1_read" fromId="178" toId="30">
</dataflow>
<dataflow id="188" from="select_ln31_1" to="select_ln31_1_read" fromId="164" toId="30">
</dataflow>
<dataflow id="189" from="ti_cast20_read" to="ti_cast20_cast" fromId="28" toId="31">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="190" toId="32">
</dataflow>
<dataflow id="192" from="gmem" to="specinterface_ln0" fromId="169" toId="32">
</dataflow>
<dataflow id="194" from="empty_15" to="specinterface_ln0" fromId="193" toId="32">
</dataflow>
<dataflow id="196" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="32">
</dataflow>
<dataflow id="199" from="empty_10" to="specinterface_ln0" fromId="198" toId="32">
</dataflow>
<dataflow id="200" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="32">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specinterface_ln0" fromId="201" toId="32">
</dataflow>
<dataflow id="204" from="empty_19" to="specinterface_ln0" fromId="203" toId="32">
</dataflow>
<dataflow id="206" from="empty_20" to="specinterface_ln0" fromId="205" toId="32">
</dataflow>
<dataflow id="207" from="empty_10" to="specinterface_ln0" fromId="198" toId="32">
</dataflow>
<dataflow id="209" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="32">
</dataflow>
<dataflow id="210" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="32">
</dataflow>
<dataflow id="211" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="32">
</dataflow>
<dataflow id="212" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="32">
</dataflow>
<dataflow id="213" from="empty_10" to="specinterface_ln0" fromId="198" toId="32">
</dataflow>
<dataflow id="214" from="empty_10" to="specinterface_ln0" fromId="198" toId="32">
</dataflow>
<dataflow id="216" from="StgValue_215" to="specinterface_ln0" fromId="215" toId="32">
</dataflow>
<dataflow id="217" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="32">
</dataflow>
<dataflow id="219" from="StgValue_218" to="store_ln0" fromId="218" toId="33">
</dataflow>
<dataflow id="220" from="indvar_flatten280" to="store_ln0" fromId="25" toId="33">
</dataflow>
<dataflow id="222" from="StgValue_221" to="store_ln0" fromId="221" toId="34">
</dataflow>
<dataflow id="223" from="ty" to="store_ln0" fromId="24" toId="34">
</dataflow>
<dataflow id="224" from="StgValue_221" to="store_ln0" fromId="221" toId="35">
</dataflow>
<dataflow id="225" from="tx" to="store_ln0" fromId="23" toId="35">
</dataflow>
<dataflow id="226" from="ty" to="ty_1" fromId="24" toId="37">
</dataflow>
<dataflow id="227" from="indvar_flatten280" to="indvar_flatten280_load" fromId="25" toId="38">
</dataflow>
<dataflow id="228" from="ty_1" to="zext_ln138" fromId="37" toId="39">
</dataflow>
<dataflow id="229" from="zext_ln138" to="empty" fromId="39" toId="40">
</dataflow>
<dataflow id="230" from="select_ln31_1_read" to="empty" fromId="30" toId="40">
</dataflow>
<dataflow id="232" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="shl_ln" fromId="231" toId="41">
</dataflow>
<dataflow id="233" from="empty" to="shl_ln" fromId="40" toId="41">
</dataflow>
<dataflow id="235" from="StgValue_234" to="shl_ln" fromId="234" toId="41">
</dataflow>
<dataflow id="236" from="shl_ln" to="zext_ln141" fromId="41" toId="42">
</dataflow>
<dataflow id="238" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln141_1" fromId="237" toId="43">
</dataflow>
<dataflow id="239" from="empty" to="shl_ln141_1" fromId="40" toId="43">
</dataflow>
<dataflow id="241" from="StgValue_240" to="shl_ln141_1" fromId="240" toId="43">
</dataflow>
<dataflow id="242" from="shl_ln141_1" to="zext_ln141_1" fromId="43" toId="44">
</dataflow>
<dataflow id="243" from="zext_ln141" to="sub_ln141" fromId="42" toId="45">
</dataflow>
<dataflow id="244" from="zext_ln141_1" to="sub_ln141" fromId="44" toId="45">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="245" toId="46">
</dataflow>
<dataflow id="247" from="StgValue_215" to="specpipeline_ln0" fromId="215" toId="46">
</dataflow>
<dataflow id="248" from="StgValue_195" to="specpipeline_ln0" fromId="195" toId="46">
</dataflow>
<dataflow id="249" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="46">
</dataflow>
<dataflow id="250" from="StgValue_195" to="specpipeline_ln0" fromId="195" toId="46">
</dataflow>
<dataflow id="252" from="p_str" to="specpipeline_ln0" fromId="251" toId="46">
</dataflow>
<dataflow id="253" from="indvar_flatten280_load" to="icmp_ln138" fromId="38" toId="47">
</dataflow>
<dataflow id="255" from="StgValue_254" to="icmp_ln138" fromId="254" toId="47">
</dataflow>
<dataflow id="256" from="indvar_flatten280_load" to="add_ln138_1" fromId="38" toId="48">
</dataflow>
<dataflow id="258" from="StgValue_257" to="add_ln138_1" fromId="257" toId="48">
</dataflow>
<dataflow id="259" from="icmp_ln138" to="br_ln138" fromId="47" toId="49">
</dataflow>
<dataflow id="260" from="tx" to="tx_load" fromId="23" toId="50">
</dataflow>
<dataflow id="261" from="ty_1" to="add_ln138" fromId="37" toId="51">
</dataflow>
<dataflow id="263" from="StgValue_262" to="add_ln138" fromId="262" toId="51">
</dataflow>
<dataflow id="264" from="tx_load" to="icmp_ln139" fromId="50" toId="52">
</dataflow>
<dataflow id="266" from="StgValue_265" to="icmp_ln139" fromId="265" toId="52">
</dataflow>
<dataflow id="267" from="icmp_ln139" to="select_ln138" fromId="52" toId="53">
</dataflow>
<dataflow id="268" from="StgValue_221" to="select_ln138" fromId="221" toId="53">
</dataflow>
<dataflow id="269" from="tx_load" to="select_ln138" fromId="50" toId="53">
</dataflow>
<dataflow id="270" from="icmp_ln139" to="select_ln138_1" fromId="52" toId="54">
</dataflow>
<dataflow id="271" from="add_ln138" to="select_ln138_1" fromId="51" toId="54">
</dataflow>
<dataflow id="272" from="ty_1" to="select_ln138_1" fromId="37" toId="54">
</dataflow>
<dataflow id="273" from="select_ln138_1" to="zext_ln141_2" fromId="54" toId="55">
</dataflow>
<dataflow id="275" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_2" fromId="274" toId="56">
</dataflow>
<dataflow id="276" from="select_ln138_1" to="tmp_2" fromId="54" toId="56">
</dataflow>
<dataflow id="278" from="StgValue_277" to="tmp_2" fromId="277" toId="56">
</dataflow>
<dataflow id="279" from="tmp_2" to="add_ln141_4" fromId="56" toId="57">
</dataflow>
<dataflow id="280" from="zext_ln141_2" to="add_ln141_4" fromId="55" toId="57">
</dataflow>
<dataflow id="281" from="add_ln138" to="zext_ln138_1" fromId="51" toId="58">
</dataflow>
<dataflow id="282" from="zext_ln138_1" to="p_mid1278" fromId="58" toId="59">
</dataflow>
<dataflow id="283" from="select_ln31_1_read" to="p_mid1278" fromId="30" toId="59">
</dataflow>
<dataflow id="284" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="shl_ln141_mid1" fromId="231" toId="60">
</dataflow>
<dataflow id="285" from="p_mid1278" to="shl_ln141_mid1" fromId="59" toId="60">
</dataflow>
<dataflow id="286" from="StgValue_234" to="shl_ln141_mid1" fromId="234" toId="60">
</dataflow>
<dataflow id="287" from="shl_ln141_mid1" to="zext_ln141_3" fromId="60" toId="61">
</dataflow>
<dataflow id="288" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln141_1_mid1" fromId="237" toId="62">
</dataflow>
<dataflow id="289" from="p_mid1278" to="shl_ln141_1_mid1" fromId="59" toId="62">
</dataflow>
<dataflow id="290" from="StgValue_240" to="shl_ln141_1_mid1" fromId="240" toId="62">
</dataflow>
<dataflow id="291" from="shl_ln141_1_mid1" to="zext_ln141_5" fromId="62" toId="63">
</dataflow>
<dataflow id="292" from="zext_ln141_3" to="sub_ln141_1" fromId="61" toId="64">
</dataflow>
<dataflow id="293" from="zext_ln141_5" to="sub_ln141_1" fromId="63" toId="64">
</dataflow>
<dataflow id="294" from="icmp_ln139" to="select_ln138_2" fromId="52" toId="65">
</dataflow>
<dataflow id="295" from="sub_ln141_1" to="select_ln138_2" fromId="64" toId="65">
</dataflow>
<dataflow id="296" from="sub_ln141" to="select_ln138_2" fromId="45" toId="65">
</dataflow>
<dataflow id="297" from="select_ln138_2" to="sext_ln138" fromId="65" toId="66">
</dataflow>
<dataflow id="298" from="select_ln138" to="zext_ln141_7" fromId="53" toId="67">
</dataflow>
<dataflow id="299" from="add_ln141_4" to="add_ln141_5" fromId="57" toId="68">
</dataflow>
<dataflow id="300" from="zext_ln141_7" to="add_ln141_5" fromId="67" toId="68">
</dataflow>
<dataflow id="301" from="add_ln141_5" to="zext_ln141_8" fromId="68" toId="69">
</dataflow>
<dataflow id="302" from="output_fm_buffer_0" to="output_fm_buffer_0_addr" fromId="170" toId="70">
</dataflow>
<dataflow id="304" from="StgValue_303" to="output_fm_buffer_0_addr" fromId="303" toId="70">
</dataflow>
<dataflow id="305" from="zext_ln141_8" to="output_fm_buffer_0_addr" fromId="69" toId="70">
</dataflow>
<dataflow id="306" from="output_fm_buffer_0_addr" to="output_fm_buffer_0_load" fromId="70" toId="71">
</dataflow>
<dataflow id="307" from="ti_cast20_cast" to="add_ln141" fromId="31" toId="72">
</dataflow>
<dataflow id="308" from="select_ln138" to="add_ln141" fromId="53" toId="72">
</dataflow>
<dataflow id="309" from="add_ln141" to="zext_ln141_4" fromId="72" toId="73">
</dataflow>
<dataflow id="310" from="zext_ln141_4" to="add_ln141_1" fromId="73" toId="74">
</dataflow>
<dataflow id="311" from="p_shl1_read" to="add_ln141_1" fromId="27" toId="74">
</dataflow>
<dataflow id="312" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln141_2" fromId="237" toId="75">
</dataflow>
<dataflow id="313" from="add_ln141_1" to="shl_ln141_2" fromId="74" toId="75">
</dataflow>
<dataflow id="314" from="StgValue_240" to="shl_ln141_2" fromId="240" toId="75">
</dataflow>
<dataflow id="315" from="shl_ln141_2" to="zext_ln141_6" fromId="75" toId="76">
</dataflow>
<dataflow id="316" from="zext_ln141_6" to="add_ln141_3" fromId="76" toId="77">
</dataflow>
<dataflow id="317" from="output_ftmap_read" to="add_ln141_3" fromId="26" toId="77">
</dataflow>
<dataflow id="318" from="add_ln141_3" to="add_ln141_2" fromId="77" toId="78">
</dataflow>
<dataflow id="319" from="sext_ln138" to="add_ln141_2" fromId="66" toId="78">
</dataflow>
<dataflow id="321" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="320" toId="79">
</dataflow>
<dataflow id="322" from="add_ln141_2" to="trunc_ln" fromId="78" toId="79">
</dataflow>
<dataflow id="324" from="StgValue_323" to="trunc_ln" fromId="323" toId="79">
</dataflow>
<dataflow id="326" from="StgValue_325" to="trunc_ln" fromId="325" toId="79">
</dataflow>
<dataflow id="327" from="trunc_ln" to="sext_ln141" fromId="79" toId="80">
</dataflow>
<dataflow id="328" from="gmem" to="gmem_addr" fromId="169" toId="81">
</dataflow>
<dataflow id="329" from="sext_ln141" to="gmem_addr" fromId="80" toId="81">
</dataflow>
<dataflow id="330" from="add_ln138_1" to="store_ln139" fromId="48" toId="82">
</dataflow>
<dataflow id="331" from="indvar_flatten280" to="store_ln139" fromId="25" toId="82">
</dataflow>
<dataflow id="332" from="select_ln138_1" to="store_ln139" fromId="54" toId="83">
</dataflow>
<dataflow id="333" from="ty" to="store_ln139" fromId="24" toId="83">
</dataflow>
<dataflow id="334" from="output_fm_buffer_0_addr" to="output_fm_buffer_0_load" fromId="70" toId="84">
</dataflow>
<dataflow id="336" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="85">
</dataflow>
<dataflow id="337" from="gmem_addr" to="gmem_load_req" fromId="81" toId="85">
</dataflow>
<dataflow id="338" from="StgValue_171" to="gmem_load_req" fromId="171" toId="85">
</dataflow>
<dataflow id="339" from="output_fm_buffer_0_load" to="add_i" fromId="84" toId="86">
</dataflow>
<dataflow id="340" from="conv3_biases_0_0_val_read" to="add_i" fromId="29" toId="86">
</dataflow>
<dataflow id="341" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="87">
</dataflow>
<dataflow id="342" from="gmem_addr" to="gmem_load_req" fromId="81" toId="87">
</dataflow>
<dataflow id="343" from="StgValue_171" to="gmem_load_req" fromId="171" toId="87">
</dataflow>
<dataflow id="344" from="output_fm_buffer_0_load" to="add_i" fromId="84" toId="88">
</dataflow>
<dataflow id="345" from="conv3_biases_0_0_val_read" to="add_i" fromId="29" toId="88">
</dataflow>
<dataflow id="346" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="89">
</dataflow>
<dataflow id="347" from="gmem_addr" to="gmem_load_req" fromId="81" toId="89">
</dataflow>
<dataflow id="348" from="StgValue_171" to="gmem_load_req" fromId="171" toId="89">
</dataflow>
<dataflow id="349" from="output_fm_buffer_0_load" to="add_i" fromId="84" toId="90">
</dataflow>
<dataflow id="350" from="conv3_biases_0_0_val_read" to="add_i" fromId="29" toId="90">
</dataflow>
<dataflow id="351" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="91">
</dataflow>
<dataflow id="352" from="gmem_addr" to="gmem_load_req" fromId="81" toId="91">
</dataflow>
<dataflow id="353" from="StgValue_171" to="gmem_load_req" fromId="171" toId="91">
</dataflow>
<dataflow id="354" from="output_fm_buffer_0_load" to="add_i" fromId="84" toId="92">
</dataflow>
<dataflow id="355" from="conv3_biases_0_0_val_read" to="add_i" fromId="29" toId="92">
</dataflow>
<dataflow id="356" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="93">
</dataflow>
<dataflow id="357" from="gmem_addr" to="gmem_load_req" fromId="81" toId="93">
</dataflow>
<dataflow id="358" from="StgValue_171" to="gmem_load_req" fromId="171" toId="93">
</dataflow>
<dataflow id="359" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="94">
</dataflow>
<dataflow id="360" from="gmem_addr" to="gmem_load_req" fromId="81" toId="94">
</dataflow>
<dataflow id="361" from="StgValue_171" to="gmem_load_req" fromId="171" toId="94">
</dataflow>
<dataflow id="362" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="95">
</dataflow>
<dataflow id="363" from="gmem_addr" to="gmem_load_req" fromId="81" toId="95">
</dataflow>
<dataflow id="364" from="StgValue_171" to="gmem_load_req" fromId="171" toId="95">
</dataflow>
<dataflow id="365" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="335" toId="96">
</dataflow>
<dataflow id="366" from="gmem_addr" to="gmem_load_req" fromId="81" toId="96">
</dataflow>
<dataflow id="367" from="StgValue_171" to="gmem_load_req" fromId="171" toId="96">
</dataflow>
<dataflow id="369" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="368" toId="97">
</dataflow>
<dataflow id="370" from="gmem_addr" to="gmem_addr_read" fromId="81" toId="97">
</dataflow>
<dataflow id="371" from="gmem_addr_read" to="bitcast_ln141" fromId="97" toId="98">
</dataflow>
<dataflow id="372" from="bitcast_ln141" to="add23_i" fromId="98" toId="99">
</dataflow>
<dataflow id="373" from="add_i" to="add23_i" fromId="92" toId="99">
</dataflow>
<dataflow id="374" from="bitcast_ln141" to="add23_i" fromId="98" toId="100">
</dataflow>
<dataflow id="375" from="add_i" to="add23_i" fromId="92" toId="100">
</dataflow>
<dataflow id="376" from="bitcast_ln141" to="add23_i" fromId="98" toId="101">
</dataflow>
<dataflow id="377" from="add_i" to="add23_i" fromId="92" toId="101">
</dataflow>
<dataflow id="378" from="bitcast_ln141" to="add23_i" fromId="98" toId="102">
</dataflow>
<dataflow id="379" from="add_i" to="add23_i" fromId="92" toId="102">
</dataflow>
<dataflow id="381" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="380" toId="103">
</dataflow>
<dataflow id="382" from="gmem_addr" to="gmem_addr_req" fromId="81" toId="103">
</dataflow>
<dataflow id="383" from="StgValue_171" to="gmem_addr_req" fromId="171" toId="103">
</dataflow>
<dataflow id="384" from="add23_i" to="bitcast_ln141_1" fromId="102" toId="104">
</dataflow>
<dataflow id="386" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln141" fromId="385" toId="105">
</dataflow>
<dataflow id="387" from="gmem_addr" to="write_ln141" fromId="81" toId="105">
</dataflow>
<dataflow id="388" from="bitcast_ln141_1" to="write_ln141" fromId="104" toId="105">
</dataflow>
<dataflow id="390" from="StgValue_389" to="write_ln141" fromId="389" toId="105">
</dataflow>
<dataflow id="392" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="391" toId="106">
</dataflow>
<dataflow id="393" from="gmem_addr" to="gmem_addr_resp" fromId="81" toId="106">
</dataflow>
<dataflow id="394" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="391" toId="107">
</dataflow>
<dataflow id="395" from="gmem_addr" to="gmem_addr_resp" fromId="81" toId="107">
</dataflow>
<dataflow id="396" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="391" toId="108">
</dataflow>
<dataflow id="397" from="gmem_addr" to="gmem_addr_resp" fromId="81" toId="108">
</dataflow>
<dataflow id="398" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="391" toId="109">
</dataflow>
<dataflow id="399" from="gmem_addr" to="gmem_addr_resp" fromId="81" toId="109">
</dataflow>
<dataflow id="400" from="select_ln138" to="add_ln139" fromId="53" toId="110">
</dataflow>
<dataflow id="401" from="StgValue_262" to="add_ln139" fromId="262" toId="110">
</dataflow>
<dataflow id="402" from="add_ln139" to="store_ln139" fromId="110" toId="111">
</dataflow>
<dataflow id="403" from="tx" to="store_ln139" fromId="23" toId="111">
</dataflow>
<dataflow id="405" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="404" toId="112">
</dataflow>
<dataflow id="407" from="VITIS_LOOP_138_2_VITIS_LOOP_139_3_str" to="specloopname_ln0" fromId="406" toId="112">
</dataflow>
<dataflow id="409" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="408" toId="113">
</dataflow>
<dataflow id="411" from="StgValue_410" to="speclooptripcount_ln0" fromId="410" toId="113">
</dataflow>
<dataflow id="412" from="StgValue_410" to="speclooptripcount_ln0" fromId="410" toId="113">
</dataflow>
<dataflow id="413" from="StgValue_410" to="speclooptripcount_ln0" fromId="410" toId="113">
</dataflow>
<dataflow id="414" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="245" toId="114">
</dataflow>
<dataflow id="415" from="StgValue_215" to="specpipeline_ln0" fromId="215" toId="114">
</dataflow>
<dataflow id="416" from="StgValue_195" to="specpipeline_ln0" fromId="195" toId="114">
</dataflow>
<dataflow id="417" from="StgValue_171" to="specpipeline_ln0" fromId="171" toId="114">
</dataflow>
<dataflow id="418" from="StgValue_195" to="specpipeline_ln0" fromId="195" toId="114">
</dataflow>
<dataflow id="419" from="p_str" to="specpipeline_ln0" fromId="251" toId="114">
</dataflow>
<dataflow id="420" from="_ssdm_op_SpecLoopName" to="specloopname_ln139" fromId="404" toId="115">
</dataflow>
<dataflow id="422" from="empty_8" to="specloopname_ln139" fromId="421" toId="115">
</dataflow>
<dataflow id="423" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="391" toId="116">
</dataflow>
<dataflow id="424" from="gmem_addr" to="gmem_addr_resp" fromId="81" toId="116">
</dataflow>
<dataflow id="425" from="icmp_ln138" to="StgValue_2" fromId="47" toId="2">
</dataflow>
<dataflow id="426" from="icmp_ln138" to="StgValue_3" fromId="47" toId="3">
</dataflow>
<dataflow id="427" from="icmp_ln138" to="StgValue_4" fromId="47" toId="4">
</dataflow>
<dataflow id="428" from="icmp_ln138" to="StgValue_5" fromId="47" toId="5">
</dataflow>
<dataflow id="429" from="icmp_ln138" to="StgValue_6" fromId="47" toId="6">
</dataflow>
<dataflow id="430" from="icmp_ln138" to="StgValue_7" fromId="47" toId="7">
</dataflow>
<dataflow id="431" from="icmp_ln138" to="StgValue_8" fromId="47" toId="8">
</dataflow>
<dataflow id="432" from="icmp_ln138" to="StgValue_9" fromId="47" toId="9">
</dataflow>
<dataflow id="433" from="icmp_ln138" to="StgValue_10" fromId="47" toId="10">
</dataflow>
<dataflow id="434" from="icmp_ln138" to="StgValue_11" fromId="47" toId="11">
</dataflow>
<dataflow id="435" from="icmp_ln138" to="StgValue_12" fromId="47" toId="12">
</dataflow>
<dataflow id="436" from="icmp_ln138" to="StgValue_13" fromId="47" toId="13">
</dataflow>
<dataflow id="437" from="icmp_ln138" to="StgValue_14" fromId="47" toId="14">
</dataflow>
<dataflow id="438" from="icmp_ln138" to="StgValue_15" fromId="47" toId="15">
</dataflow>
<dataflow id="439" from="icmp_ln138" to="StgValue_16" fromId="47" toId="16">
</dataflow>
<dataflow id="440" from="icmp_ln138" to="StgValue_17" fromId="47" toId="17">
</dataflow>
<dataflow id="441" from="icmp_ln138" to="StgValue_18" fromId="47" toId="18">
</dataflow>
<dataflow id="442" from="icmp_ln138" to="StgValue_19" fromId="47" toId="19">
</dataflow>
<dataflow id="443" from="icmp_ln138" to="StgValue_20" fromId="47" toId="20">
</dataflow>
</dataflows>


</stg>
