/*
 * Copyright 2017 Rockchip Electronics Co. LTD
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#define MODULE_TAG "hal_m4vd_api"

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#ifdef RKPLATFORM
#include <dlfcn.h>
#include <unistd.h>
#endif

#include "rk_type.h"
#include "mpp_device.h"
#include "mpp_log.h"
#include "mpp_err.h"
#include "mpp_mem.h"
#include "mpp_env.h"
#include "mpp_platform.h"

//#include "dxva_syntax.h"

#include "hal_mpg4d_api.h"
#include "hal_m4vd_com.h"

#include "hal_m4vd_vdpu1.h"
#include "hal_m4vd_vdpu2.h"

RK_U32 mpg4d_hal_debug = 1;

/*!
***********************************************************************
* \brief
*    init
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_init(void *hal, MppHalCfg *cfg)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;
    MppHalApi *p_api = NULL;
    VpuHardMode hard_mode = MODE_NULL;
    RK_U32 hw_flag = 0;

    if (NULL == p_hal)
        return MPP_ERR_VALUE;

    memset(p_hal, 0, sizeof(hal_mpg4_ctx));
    p_api = &p_hal->hal_api;

    hw_flag = mpp_get_vcodec_type();
    mpp_assert(hw_flag & (HAVE_VPU2 | HAVE_VPU1));

    if (hw_flag & HAVE_VPU2)
        hard_mode = VDPU2_MODE;
    if (hw_flag & HAVE_VPU1)
        hard_mode = VDPU1_MODE;

    switch (hard_mode) {
    case VDPU2_MODE:
        p_api->init = vdpu2_mpg4d_init;
        p_api->deinit = vdpu2_mpg4d_deinit;
        p_api->reg_gen = vdpu2_mpg4d_gen_regs;
        p_api->start = vdpu2_mpg4d_start;
        p_api->wait = vdpu2_mpg4d_wait;
        p_api->reset = vdpu2_mpg4d_reset;
        p_api->flush = vdpu2_mpg4d_flush;
        p_api->control = vdpu2_mpg4d_control;
        break;
    case VDPU1_MODE:
        p_api->init = vdpu1_mpg4d_init;
        p_api->deinit = vdpu1_mpg4d_deinit;
        p_api->reg_gen = vdpu1_mpg4d_gen_regs;
        p_api->start = vdpu1_mpg4d_start;
        p_api->wait = vdpu1_mpg4d_wait;
        p_api->reset = vdpu1_mpg4d_reset;
        p_api->flush = vdpu1_mpg4d_flush;
        p_api->control = vdpu1_mpg4d_control;
        break;
    default:
        return MPP_ERR_INIT;
        break;
    }

    return p_api->init (hal, cfg);
}

/*!
***********************************************************************
* \brief
*    deinit
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_deinit(void *hal)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.deinit(hal);
}

/*!
***********************************************************************
* \brief
*    generate register
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_gen_regs(void *hal, HalTaskInfo *task)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.reg_gen(hal, task);
}

/*!
***********************************************************************
* \brief h
*    start hard
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_start(void *hal, HalTaskInfo *task)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.start(hal, task);
}

/*!
***********************************************************************
* \brief
*    wait hard
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_wait(void *hal, HalTaskInfo *task)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.wait(hal, task);
}

/*!
***********************************************************************
* \brief
*    reset
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_reset(void *hal)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.reset(hal);
}

/*!
***********************************************************************
* \brief
*    flush
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_flush(void *hal)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.flush(hal);
}

/*!
***********************************************************************
* \brief
*    control
***********************************************************************
*/
//extern "C"
MPP_RET hal_vpu_mpg4d_control(void *hal, RK_S32 cmd_type, void *param)
{
    hal_mpg4_ctx *p_hal = (hal_mpg4_ctx *)hal;

    return p_hal->hal_api.control(hal, cmd_type, param);
}

const MppHalApi hal_api_mpg4d = {
    "mpg4d_vpu",
    MPP_CTX_DEC,
    MPP_VIDEO_CodingMPEG4,
    sizeof(hal_mpg4_ctx),
    0,
    hal_vpu_mpg4d_init,
    hal_vpu_mpg4d_deinit,
    hal_vpu_mpg4d_gen_regs,
    hal_vpu_mpg4d_start,
    hal_vpu_mpg4d_wait,
    hal_vpu_mpg4d_reset,
    hal_vpu_mpg4d_flush,
    hal_vpu_mpg4d_control,
};
