# aclk {FREQ_HZ 166666672 CLK_DOMAIN intellight_v2_processing_system7_0_0_FCLK_CLK0 PHASE 0.0}
# Clock Domain: intellight_v2_processing_system7_0_0_FCLK_CLK0
create_clock -name aclk -period 6.000 [get_ports aclk]
# Generated clocks
