*.log
*.jou
*.Xil

zedboard/boot.bif
zedboard/midas_zedboard_*
zedboard/src/tcl/midas_zedboard_*.tcl
zedboard/src/tcl/make_bitstream_*.tcl
zedboard/src/verilog/midas_wrapper.v
zedboard/src/verilog//*/ZynqShim.v
zedboard/deliver_output
zedboard/soft_build

zybo/boot.bif
zybo/midas_zybo_*
zybo/src/tcl/midas_zybo_*.tcl
zybo/src/tcl/make_bitstream_*.tcl
zybo/src/verilog/midas_wrapper.v
zybo/src/verilog//*/ZynqShim.v
zybo/deliver_output
zybo/soft_build

zc706/boot.bif
zc706/midas_zc706_*
zc706/src/tcl/midas_zc706_*.tcl
zc706/src/tcl/make_bitstream_*.tcl
zc706/src/verilog/midas_wrapper.v
zc706/src/verilog//*/ZynqShim.v
zc706/deliver_output
zc706/soft_build
