// Seed: 3242147759
module module_0 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 'h0 : 1] id_4;
  wire id_5;
  assign id_3 = id_2 & 1'h0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri0 id_7
);
  wire id_9;
  logic [1  *  -1 'b0 : 1] id_10;
  ;
  assign id_0 = -1;
  initial assume (-1);
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
