module wideexpr_00840(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $unsigned(-(+(-(3'b110))));
  assign y1 = $signed(+(((ctrl[4]?+($unsigned(u6)):s2))>>((ctrl[1]?(-($signed((ctrl[6]?$unsigned(u2):(u3)<(u7)))))+(s3):$signed($signed((ctrl[7]?s5:$signed($signed(6'sb111100)))))))));
  assign y2 = ~|(6'sb011000);
  assign y3 = (ctrl[3]?3'sb111:$signed(((ctrl[4]?(-(s7))>>(($signed(5'sb00000))+(6'sb110111)):-($signed(((ctrl[1]?(1'sb1)-(3'sb110):s2))^~(((s7)^~(s4))>>>($signed(s7)))))))<<(s0)));
  assign y4 = s1;
  assign y5 = {4{~&(&(((($signed(6'sb010011))-(+(s1)))+(s5))<<((ctrl[2]?+((3'sb000)^(s3)):u4))))}};
  assign y6 = s2;
  assign y7 = {^({((((ctrl[6]?(ctrl[4]?s2:s7):(2'sb01)|(s7)))>>(!(u1)))^(+(u5)))^~((s6)>>((s5)>=(s0))),{4{3'sb101}}}),~|(~^(5'sb01110)),3'sb001};
endmodule
