// Seed: 1185155504
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  output wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic [1 : id_2] id_4;
  always @(posedge 1'b0) force id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout reg id_3;
  inout wire id_2;
  input wire id_1;
  always @(*) if (-1'b0 && 1) if ((-1)) id_3 <= -1'b0 == -1;
  module_0 modCall_1 ();
endmodule
