
Lab 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c6c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08002d78  08002d78  00012d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dc4  08002dc4  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08002dc4  08002dc4  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dc4  08002dc4  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dc4  08002dc4  00012dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dc8  08002dc8  00012dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08002dcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  20000088  08002e54  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08002e54  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f071  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002581  00000000  00000000  0002f122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  000316a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a50  00000000  00000000  00032210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b68  00000000  00000000  00032c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d13b  00000000  00000000  0004b7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087af0  00000000  00000000  00058903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e03f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f60  00000000  00000000  000e0448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d60 	.word	0x08002d60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08002d60 	.word	0x08002d60

0800014c <init_7SEG>:
// pointer to the user buffer
static uint8_t* seg7Pointer;
// represent for all segment pin
static uint16_t allSEGPin;

void init_7SEG(const uint16_t* en, const uint16_t* port, uint8_t* buffer, unsigned int no_led7) {
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	603b      	str	r3, [r7, #0]
	NO_OF_7SEG = no_led7;
 800015a:	4a1d      	ldr	r2, [pc, #116]	; (80001d0 <init_7SEG+0x84>)
 800015c:	683b      	ldr	r3, [r7, #0]
 800015e:	6013      	str	r3, [r2, #0]

	seg7EN = en;//Array of GPIO port for seg7 Anode
 8000160:	4a1c      	ldr	r2, [pc, #112]	; (80001d4 <init_7SEG+0x88>)
 8000162:	68fb      	ldr	r3, [r7, #12]
 8000164:	6013      	str	r3, [r2, #0]
	seg7Port = port;//Array of GPIO port for segments
 8000166:	4a1c      	ldr	r2, [pc, #112]	; (80001d8 <init_7SEG+0x8c>)
 8000168:	68bb      	ldr	r3, [r7, #8]
 800016a:	6013      	str	r3, [r2, #0]
	seg7Pointer = buffer;// Array of value for each seg7
 800016c:	4a1b      	ldr	r2, [pc, #108]	; (80001dc <init_7SEG+0x90>)
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	6013      	str	r3, [r2, #0]
	allSEGPin = seg7Port[0] | seg7Port[1] | seg7Port[2] | seg7Port[3] | seg7Port[4] | seg7Port[5] | seg7Port[6];
 8000172:	4b19      	ldr	r3, [pc, #100]	; (80001d8 <init_7SEG+0x8c>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	881a      	ldrh	r2, [r3, #0]
 8000178:	4b17      	ldr	r3, [pc, #92]	; (80001d8 <init_7SEG+0x8c>)
 800017a:	681b      	ldr	r3, [r3, #0]
 800017c:	3302      	adds	r3, #2
 800017e:	881b      	ldrh	r3, [r3, #0]
 8000180:	4313      	orrs	r3, r2
 8000182:	b29a      	uxth	r2, r3
 8000184:	4b14      	ldr	r3, [pc, #80]	; (80001d8 <init_7SEG+0x8c>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	3304      	adds	r3, #4
 800018a:	881b      	ldrh	r3, [r3, #0]
 800018c:	4313      	orrs	r3, r2
 800018e:	b29a      	uxth	r2, r3
 8000190:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <init_7SEG+0x8c>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	3306      	adds	r3, #6
 8000196:	881b      	ldrh	r3, [r3, #0]
 8000198:	4313      	orrs	r3, r2
 800019a:	b29a      	uxth	r2, r3
 800019c:	4b0e      	ldr	r3, [pc, #56]	; (80001d8 <init_7SEG+0x8c>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	3308      	adds	r3, #8
 80001a2:	881b      	ldrh	r3, [r3, #0]
 80001a4:	4313      	orrs	r3, r2
 80001a6:	b29a      	uxth	r2, r3
 80001a8:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <init_7SEG+0x8c>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	330a      	adds	r3, #10
 80001ae:	881b      	ldrh	r3, [r3, #0]
 80001b0:	4313      	orrs	r3, r2
 80001b2:	b29a      	uxth	r2, r3
 80001b4:	4b08      	ldr	r3, [pc, #32]	; (80001d8 <init_7SEG+0x8c>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	330c      	adds	r3, #12
 80001ba:	881b      	ldrh	r3, [r3, #0]
 80001bc:	4313      	orrs	r3, r2
 80001be:	b29a      	uxth	r2, r3
 80001c0:	4b07      	ldr	r3, [pc, #28]	; (80001e0 <init_7SEG+0x94>)
 80001c2:	801a      	strh	r2, [r3, #0]
}
 80001c4:	bf00      	nop
 80001c6:	3714      	adds	r7, #20
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bc80      	pop	{r7}
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop
 80001d0:	200000a4 	.word	0x200000a4
 80001d4:	200000ac 	.word	0x200000ac
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	200000b0 	.word	0x200000b0
 80001e0:	200000b4 	.word	0x200000b4

080001e4 <display7SEG>:

void display7SEG(unsigned int index) {
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b086      	sub	sp, #24
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG_Port, allSEGPin, GPIO_PIN_SET);
 80001ec:	4b2b      	ldr	r3, [pc, #172]	; (800029c <display7SEG+0xb8>)
 80001ee:	881b      	ldrh	r3, [r3, #0]
 80001f0:	2201      	movs	r2, #1
 80001f2:	4619      	mov	r1, r3
 80001f4:	482a      	ldr	r0, [pc, #168]	; (80002a0 <display7SEG+0xbc>)
 80001f6:	f001 fcf0 	bl	8001bda <HAL_GPIO_WritePin>

	uint8_t hexcode = seg7Hex[seg7Pointer[index]];
 80001fa:	4b2a      	ldr	r3, [pc, #168]	; (80002a4 <display7SEG+0xc0>)
 80001fc:	681a      	ldr	r2, [r3, #0]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4413      	add	r3, r2
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	461a      	mov	r2, r3
 8000206:	4b28      	ldr	r3, [pc, #160]	; (80002a8 <display7SEG+0xc4>)
 8000208:	5c9b      	ldrb	r3, [r3, r2]
 800020a:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < 7; i++) {
 800020c:	2300      	movs	r3, #0
 800020e:	617b      	str	r3, [r7, #20]
 8000210:	e015      	b.n	800023e <display7SEG+0x5a>
		if((hexcode & (0x40 >> i)) == 0)
 8000212:	7bfa      	ldrb	r2, [r7, #15]
 8000214:	2140      	movs	r1, #64	; 0x40
 8000216:	697b      	ldr	r3, [r7, #20]
 8000218:	fa41 f303 	asr.w	r3, r1, r3
 800021c:	4013      	ands	r3, r2
 800021e:	2b00      	cmp	r3, #0
 8000220:	d10a      	bne.n	8000238 <display7SEG+0x54>
			HAL_GPIO_WritePin(SEG_Port, seg7Port[i], GPIO_PIN_RESET);
 8000222:	4b22      	ldr	r3, [pc, #136]	; (80002ac <display7SEG+0xc8>)
 8000224:	681a      	ldr	r2, [r3, #0]
 8000226:	697b      	ldr	r3, [r7, #20]
 8000228:	005b      	lsls	r3, r3, #1
 800022a:	4413      	add	r3, r2
 800022c:	881b      	ldrh	r3, [r3, #0]
 800022e:	2200      	movs	r2, #0
 8000230:	4619      	mov	r1, r3
 8000232:	481b      	ldr	r0, [pc, #108]	; (80002a0 <display7SEG+0xbc>)
 8000234:	f001 fcd1 	bl	8001bda <HAL_GPIO_WritePin>
	for(int i = 0; i < 7; i++) {
 8000238:	697b      	ldr	r3, [r7, #20]
 800023a:	3301      	adds	r3, #1
 800023c:	617b      	str	r3, [r7, #20]
 800023e:	697b      	ldr	r3, [r7, #20]
 8000240:	2b06      	cmp	r3, #6
 8000242:	dde6      	ble.n	8000212 <display7SEG+0x2e>
	}

	for(int i = 0;  i < NO_OF_7SEG; i++) {
 8000244:	2300      	movs	r3, #0
 8000246:	613b      	str	r3, [r7, #16]
 8000248:	e01d      	b.n	8000286 <display7SEG+0xa2>
		if(i == index)
 800024a:	693b      	ldr	r3, [r7, #16]
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	429a      	cmp	r2, r3
 8000250:	d10b      	bne.n	800026a <display7SEG+0x86>
			HAL_GPIO_WritePin(SEG_Port, seg7EN[i], GPIO_PIN_RESET);
 8000252:	4b17      	ldr	r3, [pc, #92]	; (80002b0 <display7SEG+0xcc>)
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	693b      	ldr	r3, [r7, #16]
 8000258:	005b      	lsls	r3, r3, #1
 800025a:	4413      	add	r3, r2
 800025c:	881b      	ldrh	r3, [r3, #0]
 800025e:	2200      	movs	r2, #0
 8000260:	4619      	mov	r1, r3
 8000262:	480f      	ldr	r0, [pc, #60]	; (80002a0 <display7SEG+0xbc>)
 8000264:	f001 fcb9 	bl	8001bda <HAL_GPIO_WritePin>
 8000268:	e00a      	b.n	8000280 <display7SEG+0x9c>
		else
			HAL_GPIO_WritePin(SEG_Port, seg7EN[i], GPIO_PIN_SET);
 800026a:	4b11      	ldr	r3, [pc, #68]	; (80002b0 <display7SEG+0xcc>)
 800026c:	681a      	ldr	r2, [r3, #0]
 800026e:	693b      	ldr	r3, [r7, #16]
 8000270:	005b      	lsls	r3, r3, #1
 8000272:	4413      	add	r3, r2
 8000274:	881b      	ldrh	r3, [r3, #0]
 8000276:	2201      	movs	r2, #1
 8000278:	4619      	mov	r1, r3
 800027a:	4809      	ldr	r0, [pc, #36]	; (80002a0 <display7SEG+0xbc>)
 800027c:	f001 fcad 	bl	8001bda <HAL_GPIO_WritePin>
	for(int i = 0;  i < NO_OF_7SEG; i++) {
 8000280:	693b      	ldr	r3, [r7, #16]
 8000282:	3301      	adds	r3, #1
 8000284:	613b      	str	r3, [r7, #16]
 8000286:	693a      	ldr	r2, [r7, #16]
 8000288:	4b0a      	ldr	r3, [pc, #40]	; (80002b4 <display7SEG+0xd0>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	429a      	cmp	r2, r3
 800028e:	d3dc      	bcc.n	800024a <display7SEG+0x66>
	}
}
 8000290:	bf00      	nop
 8000292:	bf00      	nop
 8000294:	3718      	adds	r7, #24
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	200000b4 	.word	0x200000b4
 80002a0:	40010c00 	.word	0x40010c00
 80002a4:	200000b0 	.word	0x200000b0
 80002a8:	20000000 	.word	0x20000000
 80002ac:	200000a8 	.word	0x200000a8
 80002b0:	200000ac 	.word	0x200000ac
 80002b4:	200000a4 	.word	0x200000a4

080002b8 <init_fsm_input_processing>:
  * @retval None
  *
  */


void init_fsm_input_processing(TIM_HandleTypeDef* htim) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
	init_timer(htim, NO_OF_SEC_TIMERS, NO_OF_MIL_TIMERS);
 80002c0:	2302      	movs	r3, #2
 80002c2:	2202      	movs	r2, #2
 80002c4:	4619      	mov	r1, r3
 80002c6:	6878      	ldr	r0, [r7, #4]
 80002c8:	f000 fcc0 	bl	8000c4c <init_timer>
	init_7SEG(seg7_en, seg7_port, buffer_led7, NO_OF_SEG7);
 80002cc:	2304      	movs	r3, #4
 80002ce:	4a14      	ldr	r2, [pc, #80]	; (8000320 <init_fsm_input_processing+0x68>)
 80002d0:	4914      	ldr	r1, [pc, #80]	; (8000324 <init_fsm_input_processing+0x6c>)
 80002d2:	4815      	ldr	r0, [pc, #84]	; (8000328 <init_fsm_input_processing+0x70>)
 80002d4:	f7ff ff3a 	bl	800014c <init_7SEG>
	init_btn_reading(button_port, NO_OF_BUTTONS);
 80002d8:	2102      	movs	r1, #2
 80002da:	4814      	ldr	r0, [pc, #80]	; (800032c <init_fsm_input_processing+0x74>)
 80002dc:	f000 fade 	bl	800089c <init_btn_reading>
	init_traffic_control(traffic_port, traffic_time, traffic_time_update);
 80002e0:	4a13      	ldr	r2, [pc, #76]	; (8000330 <init_fsm_input_processing+0x78>)
 80002e2:	4914      	ldr	r1, [pc, #80]	; (8000334 <init_fsm_input_processing+0x7c>)
 80002e4:	4814      	ldr	r0, [pc, #80]	; (8000338 <init_fsm_input_processing+0x80>)
 80002e6:	f000 ffcd 	bl	8001284 <init_traffic_control>

	buttonState = (ButtonState*)malloc(NO_OF_BUTTONS*sizeof(ButtonState));
 80002ea:	2002      	movs	r0, #2
 80002ec:	f002 fcb0 	bl	8002c50 <malloc>
 80002f0:	4603      	mov	r3, r0
 80002f2:	461a      	mov	r2, r3
 80002f4:	4b11      	ldr	r3, [pc, #68]	; (800033c <init_fsm_input_processing+0x84>)
 80002f6:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 80002f8:	2300      	movs	r3, #0
 80002fa:	60fb      	str	r3, [r7, #12]
 80002fc:	e008      	b.n	8000310 <init_fsm_input_processing+0x58>
		 buttonState[i] = STATE_RELEASED;
 80002fe:	4b0f      	ldr	r3, [pc, #60]	; (800033c <init_fsm_input_processing+0x84>)
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	4413      	add	r3, r2
 8000306:	2200      	movs	r2, #0
 8000308:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	3301      	adds	r3, #1
 800030e:	60fb      	str	r3, [r7, #12]
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	2b01      	cmp	r3, #1
 8000314:	ddf3      	ble.n	80002fe <init_fsm_input_processing+0x46>
	}
}
 8000316:	bf00      	nop
 8000318:	bf00      	nop
 800031a:	3710      	adds	r7, #16
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	2000000c 	.word	0x2000000c
 8000324:	08002d88 	.word	0x08002d88
 8000328:	08002d98 	.word	0x08002d98
 800032c:	08002da0 	.word	0x08002da0
 8000330:	200000b8 	.word	0x200000b8
 8000334:	20000010 	.word	0x20000010
 8000338:	08002da4 	.word	0x08002da4
 800033c:	20000110 	.word	0x20000110

08000340 <fsm_for_input_processing>:
  * @note   None
  *
  * @param  None
  * @retval None
  */
void fsm_for_input_processing(void) {
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 8000346:	2300      	movs	r3, #0
 8000348:	607b      	str	r3, [r7, #4]
 800034a:	e032      	b.n	80003b2 <fsm_for_input_processing+0x72>
		switch(buttonState[i]) {
 800034c:	4b1d      	ldr	r3, [pc, #116]	; (80003c4 <fsm_for_input_processing+0x84>)
 800034e:	681a      	ldr	r2, [r3, #0]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4413      	add	r3, r2
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d002      	beq.n	8000360 <fsm_for_input_processing+0x20>
 800035a:	2b01      	cmp	r3, #1
 800035c:	d00f      	beq.n	800037e <fsm_for_input_processing+0x3e>
 800035e:	e025      	b.n	80003ac <fsm_for_input_processing+0x6c>
		case STATE_RELEASED:
			if(is_btn_pressed(i)) {
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	b2db      	uxtb	r3, r3
 8000364:	4618      	mov	r0, r3
 8000366:	f000 fb39 	bl	80009dc <is_btn_pressed>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d01a      	beq.n	80003a6 <fsm_for_input_processing+0x66>
				buttonState[i] = STATE_PRESSED;
 8000370:	4b14      	ldr	r3, [pc, #80]	; (80003c4 <fsm_for_input_processing+0x84>)
 8000372:	681a      	ldr	r2, [r3, #0]
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4413      	add	r3, r2
 8000378:	2201      	movs	r2, #1
 800037a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800037c:	e013      	b.n	80003a6 <fsm_for_input_processing+0x66>
		case STATE_PRESSED:
			if(!is_btn_pressed(i)) {
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	b2db      	uxtb	r3, r3
 8000382:	4618      	mov	r0, r3
 8000384:	f000 fb2a 	bl	80009dc <is_btn_pressed>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d10d      	bne.n	80003aa <fsm_for_input_processing+0x6a>
				buttonState[i] = STATE_RELEASED;
 800038e:	4b0d      	ldr	r3, [pc, #52]	; (80003c4 <fsm_for_input_processing+0x84>)
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4413      	add	r3, r2
 8000396:	2200      	movs	r2, #0
 8000398:	701a      	strb	r2, [r3, #0]
				processing(i);
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	b2db      	uxtb	r3, r3
 800039e:	4618      	mov	r0, r3
 80003a0:	f000 f868 	bl	8000474 <processing>
			}
			break;
 80003a4:	e001      	b.n	80003aa <fsm_for_input_processing+0x6a>
			break;
 80003a6:	bf00      	nop
 80003a8:	e000      	b.n	80003ac <fsm_for_input_processing+0x6c>
			break;
 80003aa:	bf00      	nop
	for(int i = 0; i < NO_OF_BUTTONS; i++) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	3301      	adds	r3, #1
 80003b0:	607b      	str	r3, [r7, #4]
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	ddc9      	ble.n	800034c <fsm_for_input_processing+0xc>
		}
	}
}
 80003b8:	bf00      	nop
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	20000110 	.word	0x20000110

080003c8 <fsm_for_traffic_control>:

void fsm_for_traffic_control(void) {
 80003c8:	b598      	push	{r3, r4, r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	switch(trafficMode) {
 80003cc:	4b27      	ldr	r3, [pc, #156]	; (800046c <fsm_for_traffic_control+0xa4>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	2b07      	cmp	r3, #7
 80003d2:	d847      	bhi.n	8000464 <fsm_for_traffic_control+0x9c>
 80003d4:	a201      	add	r2, pc, #4	; (adr r2, 80003dc <fsm_for_traffic_control+0x14>)
 80003d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003da:	bf00      	nop
 80003dc:	080003fd 	.word	0x080003fd
 80003e0:	0800041f 	.word	0x0800041f
 80003e4:	0800041f 	.word	0x0800041f
 80003e8:	0800041f 	.word	0x0800041f
 80003ec:	0800043b 	.word	0x0800043b
 80003f0:	0800043b 	.word	0x0800043b
 80003f4:	0800043b 	.word	0x0800043b
 80003f8:	08000457 	.word	0x08000457
	case NORMAL:
		traffic_display();
 80003fc:	f000 ff94 	bl	8001328 <traffic_display>
		setBuffer7SEG(secCounter(TRAFFIC_13_TIMER), secCounter(TRAFFIC_24_TIMER));
 8000400:	2000      	movs	r0, #0
 8000402:	f000 fd85 	bl	8000f10 <secCounter>
 8000406:	4603      	mov	r3, r0
 8000408:	b2dc      	uxtb	r4, r3
 800040a:	2001      	movs	r0, #1
 800040c:	f000 fd80 	bl	8000f10 <secCounter>
 8000410:	4603      	mov	r3, r0
 8000412:	b2db      	uxtb	r3, r3
 8000414:	4619      	mov	r1, r3
 8000416:	4620      	mov	r0, r4
 8000418:	f000 f898 	bl	800054c <setBuffer7SEG>
		break;
 800041c:	e022      	b.n	8000464 <fsm_for_traffic_control+0x9c>
	case PLUS_RED:
	case PLUS_GREEN:
	case PLUS_YELLOW:
		setBuffer7SEG(traffic_time[trafficMode-1]-1, 2);
 800041e:	4b13      	ldr	r3, [pc, #76]	; (800046c <fsm_for_traffic_control+0xa4>)
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	3b01      	subs	r3, #1
 8000424:	4a12      	ldr	r2, [pc, #72]	; (8000470 <fsm_for_traffic_control+0xa8>)
 8000426:	5cd3      	ldrb	r3, [r2, r3]
 8000428:	3b01      	subs	r3, #1
 800042a:	b2db      	uxtb	r3, r3
 800042c:	2102      	movs	r1, #2
 800042e:	4618      	mov	r0, r3
 8000430:	f000 f88c 	bl	800054c <setBuffer7SEG>
		blinkLEDTraffic();
 8000434:	f000 f9e8 	bl	8000808 <blinkLEDTraffic>
		break;
 8000438:	e014      	b.n	8000464 <fsm_for_traffic_control+0x9c>
	case MINUS_RED:
	case MINUS_GREEN:
	case MINUS_YELLOW:
		setBuffer7SEG(traffic_time[trafficMode-4]-1, 3);
 800043a:	4b0c      	ldr	r3, [pc, #48]	; (800046c <fsm_for_traffic_control+0xa4>)
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	3b04      	subs	r3, #4
 8000440:	4a0b      	ldr	r2, [pc, #44]	; (8000470 <fsm_for_traffic_control+0xa8>)
 8000442:	5cd3      	ldrb	r3, [r2, r3]
 8000444:	3b01      	subs	r3, #1
 8000446:	b2db      	uxtb	r3, r3
 8000448:	2103      	movs	r1, #3
 800044a:	4618      	mov	r0, r3
 800044c:	f000 f87e 	bl	800054c <setBuffer7SEG>
		blinkLEDTraffic();
 8000450:	f000 f9da 	bl	8000808 <blinkLEDTraffic>
		break;
 8000454:	e006      	b.n	8000464 <fsm_for_traffic_control+0x9c>
	case CONFIRM:
		setBuffer7SEG(44, 44);
 8000456:	212c      	movs	r1, #44	; 0x2c
 8000458:	202c      	movs	r0, #44	; 0x2c
 800045a:	f000 f877 	bl	800054c <setBuffer7SEG>
		blinkLEDTraffic();
 800045e:	f000 f9d3 	bl	8000808 <blinkLEDTraffic>
		break;
 8000462:	bf00      	nop
	}
	scan7SEG();
 8000464:	f000 f8ae 	bl	80005c4 <scan7SEG>
}
 8000468:	bf00      	nop
 800046a:	bd98      	pop	{r3, r4, r7, pc}
 800046c:	200000b6 	.word	0x200000b6
 8000470:	20000010 	.word	0x20000010

08000474 <processing>:

void processing(BTN_array_access button) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	71fb      	strb	r3, [r7, #7]
	static uint8_t updateFlag = 0;
	switch(button) {
 800047e:	79fb      	ldrb	r3, [r7, #7]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d002      	beq.n	800048a <processing+0x16>
 8000484:	2b01      	cmp	r3, #1
 8000486:	d037      	beq.n	80004f8 <processing+0x84>
		default:
			break;
		}
		break;
	}
}
 8000488:	e053      	b.n	8000532 <processing+0xbe>
		switch(trafficMode) {
 800048a:	4b2c      	ldr	r3, [pc, #176]	; (800053c <processing+0xc8>)
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <processing+0x24>
 8000492:	2b07      	cmp	r3, #7
 8000494:	d009      	beq.n	80004aa <processing+0x36>
			break;
 8000496:	e01f      	b.n	80004d8 <processing+0x64>
			controlSecTimer(TRAFFIC_13_TIMER, STOP);
 8000498:	2101      	movs	r1, #1
 800049a:	2000      	movs	r0, #0
 800049c:	f000 fd60 	bl	8000f60 <controlSecTimer>
			controlSecTimer(TRAFFIC_24_TIMER, STOP);
 80004a0:	2101      	movs	r1, #1
 80004a2:	2001      	movs	r0, #1
 80004a4:	f000 fd5c 	bl	8000f60 <controlSecTimer>
			break;
 80004a8:	e017      	b.n	80004da <processing+0x66>
			if(updateFlag) {
 80004aa:	4b25      	ldr	r3, [pc, #148]	; (8000540 <processing+0xcc>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d005      	beq.n	80004be <processing+0x4a>
				updateFlag = 0;
 80004b2:	4b23      	ldr	r3, [pc, #140]	; (8000540 <processing+0xcc>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
				updateNextPeriod();
 80004b8:	f001 f85c 	bl	8001574 <updateNextPeriod>
 80004bc:	e004      	b.n	80004c8 <processing+0x54>
				copyArray(traffic_time,traffic_time_update, 6);
 80004be:	2206      	movs	r2, #6
 80004c0:	4920      	ldr	r1, [pc, #128]	; (8000544 <processing+0xd0>)
 80004c2:	4821      	ldr	r0, [pc, #132]	; (8000548 <processing+0xd4>)
 80004c4:	f000 fec0 	bl	8001248 <copyArray>
			controlSecTimer(TRAFFIC_13_TIMER, START);
 80004c8:	2100      	movs	r1, #0
 80004ca:	2000      	movs	r0, #0
 80004cc:	f000 fd48 	bl	8000f60 <controlSecTimer>
			controlSecTimer(TRAFFIC_24_TIMER, START);
 80004d0:	2100      	movs	r1, #0
 80004d2:	2001      	movs	r0, #1
 80004d4:	f000 fd44 	bl	8000f60 <controlSecTimer>
			break;
 80004d8:	bf00      	nop
		clear_traffic_control();
 80004da:	f001 f829 	bl	8001530 <clear_traffic_control>
		trafficMode = (trafficMode != CONFIRM)? trafficMode+1 : NORMAL;
 80004de:	4b17      	ldr	r3, [pc, #92]	; (800053c <processing+0xc8>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b07      	cmp	r3, #7
 80004e4:	d004      	beq.n	80004f0 <processing+0x7c>
 80004e6:	4b15      	ldr	r3, [pc, #84]	; (800053c <processing+0xc8>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	3301      	adds	r3, #1
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	e000      	b.n	80004f2 <processing+0x7e>
 80004f0:	2300      	movs	r3, #0
 80004f2:	4a12      	ldr	r2, [pc, #72]	; (800053c <processing+0xc8>)
 80004f4:	7013      	strb	r3, [r2, #0]
		break;
 80004f6:	e01c      	b.n	8000532 <processing+0xbe>
		switch(trafficMode) {
 80004f8:	4b10      	ldr	r3, [pc, #64]	; (800053c <processing+0xc8>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	2b07      	cmp	r3, #7
 80004fe:	d012      	beq.n	8000526 <processing+0xb2>
 8000500:	2b07      	cmp	r3, #7
 8000502:	dc14      	bgt.n	800052e <processing+0xba>
 8000504:	2b03      	cmp	r3, #3
 8000506:	dc02      	bgt.n	800050e <processing+0x9a>
 8000508:	2b00      	cmp	r3, #0
 800050a:	dc04      	bgt.n	8000516 <processing+0xa2>
			break;
 800050c:	e00f      	b.n	800052e <processing+0xba>
 800050e:	3b04      	subs	r3, #4
 8000510:	2b02      	cmp	r3, #2
 8000512:	d80c      	bhi.n	800052e <processing+0xba>
 8000514:	e003      	b.n	800051e <processing+0xaa>
			increase(traffic_time);
 8000516:	480c      	ldr	r0, [pc, #48]	; (8000548 <processing+0xd4>)
 8000518:	f000 f876 	bl	8000608 <increase>
			break;
 800051c:	e008      	b.n	8000530 <processing+0xbc>
			decrease(traffic_time);
 800051e:	480a      	ldr	r0, [pc, #40]	; (8000548 <processing+0xd4>)
 8000520:	f000 f8f2 	bl	8000708 <decrease>
			break;
 8000524:	e004      	b.n	8000530 <processing+0xbc>
			updateFlag = 1;
 8000526:	4b06      	ldr	r3, [pc, #24]	; (8000540 <processing+0xcc>)
 8000528:	2201      	movs	r2, #1
 800052a:	701a      	strb	r2, [r3, #0]
			break;
 800052c:	e000      	b.n	8000530 <processing+0xbc>
			break;
 800052e:	bf00      	nop
		break;
 8000530:	bf00      	nop
}
 8000532:	bf00      	nop
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	200000b6 	.word	0x200000b6
 8000540:	200000be 	.word	0x200000be
 8000544:	200000b8 	.word	0x200000b8
 8000548:	20000010 	.word	0x20000010

0800054c <setBuffer7SEG>:


void setBuffer7SEG(uint8_t firstPair, uint8_t secondPair) {
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	460a      	mov	r2, r1
 8000556:	71fb      	strb	r3, [r7, #7]
 8000558:	4613      	mov	r3, r2
 800055a:	71bb      	strb	r3, [r7, #6]
	buffer_led7[0] = firstPair / 10;
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	4a17      	ldr	r2, [pc, #92]	; (80005bc <setBuffer7SEG+0x70>)
 8000560:	fba2 2303 	umull	r2, r3, r2, r3
 8000564:	08db      	lsrs	r3, r3, #3
 8000566:	b2da      	uxtb	r2, r3
 8000568:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <setBuffer7SEG+0x74>)
 800056a:	701a      	strb	r2, [r3, #0]
	buffer_led7[1] = firstPair % 10;
 800056c:	79fa      	ldrb	r2, [r7, #7]
 800056e:	4b13      	ldr	r3, [pc, #76]	; (80005bc <setBuffer7SEG+0x70>)
 8000570:	fba3 1302 	umull	r1, r3, r3, r2
 8000574:	08d9      	lsrs	r1, r3, #3
 8000576:	460b      	mov	r3, r1
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	440b      	add	r3, r1
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	b2da      	uxtb	r2, r3
 8000582:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <setBuffer7SEG+0x74>)
 8000584:	705a      	strb	r2, [r3, #1]
	buffer_led7[2] = secondPair / 10;
 8000586:	79bb      	ldrb	r3, [r7, #6]
 8000588:	4a0c      	ldr	r2, [pc, #48]	; (80005bc <setBuffer7SEG+0x70>)
 800058a:	fba2 2303 	umull	r2, r3, r2, r3
 800058e:	08db      	lsrs	r3, r3, #3
 8000590:	b2da      	uxtb	r2, r3
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <setBuffer7SEG+0x74>)
 8000594:	709a      	strb	r2, [r3, #2]
	buffer_led7[3] = secondPair % 10;
 8000596:	79ba      	ldrb	r2, [r7, #6]
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <setBuffer7SEG+0x70>)
 800059a:	fba3 1302 	umull	r1, r3, r3, r2
 800059e:	08d9      	lsrs	r1, r3, #3
 80005a0:	460b      	mov	r3, r1
 80005a2:	009b      	lsls	r3, r3, #2
 80005a4:	440b      	add	r3, r1
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	1ad3      	subs	r3, r2, r3
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	4b04      	ldr	r3, [pc, #16]	; (80005c0 <setBuffer7SEG+0x74>)
 80005ae:	70da      	strb	r2, [r3, #3]
}
 80005b0:	bf00      	nop
 80005b2:	370c      	adds	r7, #12
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bc80      	pop	{r7}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	cccccccd 	.word	0xcccccccd
 80005c0:	2000000c 	.word	0x2000000c

080005c4 <scan7SEG>:

void scan7SEG() {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	static uint8_t index = 0;

	if(milFlag(SCAN_TIMER)) {
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 fc69 	bl	8000ea0 <milFlag>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d014      	beq.n	80005fe <scan7SEG+0x3a>
		setMilTimer(SCAN_TIMER, scanTime);
 80005d4:	23c8      	movs	r3, #200	; 0xc8
 80005d6:	4619      	mov	r1, r3
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 fbe1 	bl	8000da0 <setMilTimer>
		display7SEG(index++);
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <scan7SEG+0x40>)
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	1c5a      	adds	r2, r3, #1
 80005e4:	b2d1      	uxtb	r1, r2
 80005e6:	4a07      	ldr	r2, [pc, #28]	; (8000604 <scan7SEG+0x40>)
 80005e8:	7011      	strb	r1, [r2, #0]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f7ff fdfa 	bl	80001e4 <display7SEG>
		if(index == 4) index = 0;
 80005f0:	4b04      	ldr	r3, [pc, #16]	; (8000604 <scan7SEG+0x40>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b04      	cmp	r3, #4
 80005f6:	d102      	bne.n	80005fe <scan7SEG+0x3a>
 80005f8:	4b02      	ldr	r3, [pc, #8]	; (8000604 <scan7SEG+0x40>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
	}
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200000bf 	.word	0x200000bf

08000608 <increase>:

//			RV          GV    YV
//	|-----------------|------|---|
//	|------------|----|----------|
//        GH       YH      RH
void increase(uint8_t* buffer) {
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	switch(trafficMode) {
 8000610:	4b3c      	ldr	r3, [pc, #240]	; (8000704 <increase+0xfc>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2b03      	cmp	r3, #3
 8000616:	d04b      	beq.n	80006b0 <increase+0xa8>
 8000618:	2b03      	cmp	r3, #3
 800061a:	dc67      	bgt.n	80006ec <increase+0xe4>
 800061c:	2b01      	cmp	r3, #1
 800061e:	d002      	beq.n	8000626 <increase+0x1e>
 8000620:	2b02      	cmp	r3, #2
 8000622:	d023      	beq.n	800066c <increase+0x64>
			buffer[YELLOW_24]++;
			buffer[RED_24]++;
		}
		break;
	default:
		break;
 8000624:	e062      	b.n	80006ec <increase+0xe4>
		if(buffer[GREEN_13]-1 > 0 && buffer[RED_24]-1 > 1) {
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	3302      	adds	r3, #2
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d95f      	bls.n	80006f0 <increase+0xe8>
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	3303      	adds	r3, #3
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b02      	cmp	r3, #2
 8000638:	d95a      	bls.n	80006f0 <increase+0xe8>
			buffer[RED_13]++;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	3301      	adds	r3, #1
 8000640:	b2da      	uxtb	r2, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	701a      	strb	r2, [r3, #0]
			buffer[GREEN_13]++;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	3302      	adds	r3, #2
 800064a:	781a      	ldrb	r2, [r3, #0]
 800064c:	3201      	adds	r2, #1
 800064e:	b2d2      	uxtb	r2, r2
 8000650:	701a      	strb	r2, [r3, #0]
			buffer[RED_24]++;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	3303      	adds	r3, #3
 8000656:	781a      	ldrb	r2, [r3, #0]
 8000658:	3201      	adds	r2, #1
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	701a      	strb	r2, [r3, #0]
			buffer[GREEN_24]++;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	3305      	adds	r3, #5
 8000662:	781a      	ldrb	r2, [r3, #0]
 8000664:	3201      	adds	r2, #1
 8000666:	b2d2      	uxtb	r2, r2
 8000668:	701a      	strb	r2, [r3, #0]
		break;
 800066a:	e041      	b.n	80006f0 <increase+0xe8>
		if(buffer[RED_13]-1 > 1 && buffer[GREEN_24]-1 > 0) {
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b02      	cmp	r3, #2
 8000672:	d93f      	bls.n	80006f4 <increase+0xec>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	3305      	adds	r3, #5
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d93a      	bls.n	80006f4 <increase+0xec>
			buffer[GREEN_13]++;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	3302      	adds	r3, #2
 8000682:	781a      	ldrb	r2, [r3, #0]
 8000684:	3201      	adds	r2, #1
 8000686:	b2d2      	uxtb	r2, r2
 8000688:	701a      	strb	r2, [r3, #0]
			buffer[RED_13]++;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	3301      	adds	r3, #1
 8000690:	b2da      	uxtb	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	701a      	strb	r2, [r3, #0]
			buffer[GREEN_24]++;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	3305      	adds	r3, #5
 800069a:	781a      	ldrb	r2, [r3, #0]
 800069c:	3201      	adds	r2, #1
 800069e:	b2d2      	uxtb	r2, r2
 80006a0:	701a      	strb	r2, [r3, #0]
			buffer[RED_24]++;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	3303      	adds	r3, #3
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	3201      	adds	r2, #1
 80006aa:	b2d2      	uxtb	r2, r2
 80006ac:	701a      	strb	r2, [r3, #0]
		break;
 80006ae:	e021      	b.n	80006f4 <increase+0xec>
		if(buffer[GREEN_13]-1 > 0) {
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	3302      	adds	r3, #2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d91e      	bls.n	80006f8 <increase+0xf0>
			buffer[YELLOW_13]++;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	3301      	adds	r3, #1
 80006be:	781a      	ldrb	r2, [r3, #0]
 80006c0:	3201      	adds	r2, #1
 80006c2:	b2d2      	uxtb	r2, r2
 80006c4:	701a      	strb	r2, [r3, #0]
			buffer[RED_13]++;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	3301      	adds	r3, #1
 80006cc:	b2da      	uxtb	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	701a      	strb	r2, [r3, #0]
			buffer[YELLOW_24]++;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	3304      	adds	r3, #4
 80006d6:	781a      	ldrb	r2, [r3, #0]
 80006d8:	3201      	adds	r2, #1
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	701a      	strb	r2, [r3, #0]
			buffer[RED_24]++;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	3303      	adds	r3, #3
 80006e2:	781a      	ldrb	r2, [r3, #0]
 80006e4:	3201      	adds	r2, #1
 80006e6:	b2d2      	uxtb	r2, r2
 80006e8:	701a      	strb	r2, [r3, #0]
		break;
 80006ea:	e005      	b.n	80006f8 <increase+0xf0>
		break;
 80006ec:	bf00      	nop
 80006ee:	e004      	b.n	80006fa <increase+0xf2>
		break;
 80006f0:	bf00      	nop
 80006f2:	e002      	b.n	80006fa <increase+0xf2>
		break;
 80006f4:	bf00      	nop
 80006f6:	e000      	b.n	80006fa <increase+0xf2>
		break;
 80006f8:	bf00      	nop
	}
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	200000b6 	.word	0x200000b6

08000708 <decrease>:

void decrease(uint8_t* buffer) {
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	switch(trafficMode) {
 8000710:	4b3c      	ldr	r3, [pc, #240]	; (8000804 <decrease+0xfc>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b06      	cmp	r3, #6
 8000716:	d04b      	beq.n	80007b0 <decrease+0xa8>
 8000718:	2b06      	cmp	r3, #6
 800071a:	dc67      	bgt.n	80007ec <decrease+0xe4>
 800071c:	2b04      	cmp	r3, #4
 800071e:	d002      	beq.n	8000726 <decrease+0x1e>
 8000720:	2b05      	cmp	r3, #5
 8000722:	d022      	beq.n	800076a <decrease+0x62>
			buffer[YELLOW_24]--;
			buffer[RED_24]--;
		}
		break;
	default:
		break;
 8000724:	e062      	b.n	80007ec <decrease+0xe4>
		if(buffer[RED_13]-1 > 1 && buffer[GREEN_13]-1 > 0) {
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b02      	cmp	r3, #2
 800072c:	d960      	bls.n	80007f0 <decrease+0xe8>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	3302      	adds	r3, #2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d95b      	bls.n	80007f0 <decrease+0xe8>
			buffer[RED_13]--;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	3b01      	subs	r3, #1
 800073e:	b2da      	uxtb	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	701a      	strb	r2, [r3, #0]
			buffer[GREEN_13]--;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3302      	adds	r3, #2
 8000748:	781a      	ldrb	r2, [r3, #0]
 800074a:	3a01      	subs	r2, #1
 800074c:	b2d2      	uxtb	r2, r2
 800074e:	701a      	strb	r2, [r3, #0]
			buffer[RED_24]--;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	3303      	adds	r3, #3
 8000754:	781a      	ldrb	r2, [r3, #0]
 8000756:	3a01      	subs	r2, #1
 8000758:	b2d2      	uxtb	r2, r2
 800075a:	701a      	strb	r2, [r3, #0]
			buffer[GREEN_24]--;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	3305      	adds	r3, #5
 8000760:	781a      	ldrb	r2, [r3, #0]
 8000762:	3a01      	subs	r2, #1
 8000764:	b2d2      	uxtb	r2, r2
 8000766:	701a      	strb	r2, [r3, #0]
		break;
 8000768:	e042      	b.n	80007f0 <decrease+0xe8>
		if(buffer[GREEN_13]-1 > 0 && buffer[RED_24]-1 > 1) {
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	3302      	adds	r3, #2
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d93f      	bls.n	80007f4 <decrease+0xec>
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3303      	adds	r3, #3
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b02      	cmp	r3, #2
 800077c:	d93a      	bls.n	80007f4 <decrease+0xec>
			buffer[GREEN_13]--;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	3302      	adds	r3, #2
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	3a01      	subs	r2, #1
 8000786:	b2d2      	uxtb	r2, r2
 8000788:	701a      	strb	r2, [r3, #0]
			buffer[RED_13]--;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	3b01      	subs	r3, #1
 8000790:	b2da      	uxtb	r2, r3
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	701a      	strb	r2, [r3, #0]
			buffer[GREEN_24]--;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	3305      	adds	r3, #5
 800079a:	781a      	ldrb	r2, [r3, #0]
 800079c:	3a01      	subs	r2, #1
 800079e:	b2d2      	uxtb	r2, r2
 80007a0:	701a      	strb	r2, [r3, #0]
			buffer[RED_24]--;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	3303      	adds	r3, #3
 80007a6:	781a      	ldrb	r2, [r3, #0]
 80007a8:	3a01      	subs	r2, #1
 80007aa:	b2d2      	uxtb	r2, r2
 80007ac:	701a      	strb	r2, [r3, #0]
		break;
 80007ae:	e021      	b.n	80007f4 <decrease+0xec>
		if(buffer[YELLOW_13]-1 > 0) {
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3301      	adds	r3, #1
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d91e      	bls.n	80007f8 <decrease+0xf0>
			buffer[YELLOW_13]--;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	3301      	adds	r3, #1
 80007be:	781a      	ldrb	r2, [r3, #0]
 80007c0:	3a01      	subs	r2, #1
 80007c2:	b2d2      	uxtb	r2, r2
 80007c4:	701a      	strb	r2, [r3, #0]
			buffer[RED_13]--;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	3b01      	subs	r3, #1
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	701a      	strb	r2, [r3, #0]
			buffer[YELLOW_24]--;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3304      	adds	r3, #4
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	3a01      	subs	r2, #1
 80007da:	b2d2      	uxtb	r2, r2
 80007dc:	701a      	strb	r2, [r3, #0]
			buffer[RED_24]--;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	3303      	adds	r3, #3
 80007e2:	781a      	ldrb	r2, [r3, #0]
 80007e4:	3a01      	subs	r2, #1
 80007e6:	b2d2      	uxtb	r2, r2
 80007e8:	701a      	strb	r2, [r3, #0]
		break;
 80007ea:	e005      	b.n	80007f8 <decrease+0xf0>
		break;
 80007ec:	bf00      	nop
 80007ee:	e004      	b.n	80007fa <decrease+0xf2>
		break;
 80007f0:	bf00      	nop
 80007f2:	e002      	b.n	80007fa <decrease+0xf2>
		break;
 80007f4:	bf00      	nop
 80007f6:	e000      	b.n	80007fa <decrease+0xf2>
		break;
 80007f8:	bf00      	nop
	}
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr
 8000804:	200000b6 	.word	0x200000b6

08000808 <blinkLEDTraffic>:

void blinkLEDTraffic() {
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
	if(trafficMode == NORMAL) return;
 800080c:	4b21      	ldr	r3, [pc, #132]	; (8000894 <blinkLEDTraffic+0x8c>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d03d      	beq.n	8000890 <blinkLEDTraffic+0x88>

	if(milFlag(BLINK_TIMER)) {
 8000814:	2001      	movs	r0, #1
 8000816:	f000 fb43 	bl	8000ea0 <milFlag>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d038      	beq.n	8000892 <blinkLEDTraffic+0x8a>
		setMilTimer(BLINK_TIMER, blinkTime);
 8000820:	23c8      	movs	r3, #200	; 0xc8
 8000822:	4619      	mov	r1, r3
 8000824:	2001      	movs	r0, #1
 8000826:	f000 fabb 	bl	8000da0 <setMilTimer>
		if(trafficMode == PLUS_RED || trafficMode == MINUS_RED) {
 800082a:	4b1a      	ldr	r3, [pc, #104]	; (8000894 <blinkLEDTraffic+0x8c>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d003      	beq.n	800083a <blinkLEDTraffic+0x32>
 8000832:	4b18      	ldr	r3, [pc, #96]	; (8000894 <blinkLEDTraffic+0x8c>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	2b04      	cmp	r3, #4
 8000838:	d104      	bne.n	8000844 <blinkLEDTraffic+0x3c>
			HAL_GPIO_TogglePin(LED_Port, RED_13_Pin | RED_24_Pin);
 800083a:	2190      	movs	r1, #144	; 0x90
 800083c:	4816      	ldr	r0, [pc, #88]	; (8000898 <blinkLEDTraffic+0x90>)
 800083e:	f001 f9e4 	bl	8001c0a <HAL_GPIO_TogglePin>
 8000842:	e026      	b.n	8000892 <blinkLEDTraffic+0x8a>
		}
		else if(trafficMode == PLUS_GREEN || trafficMode == MINUS_GREEN) {
 8000844:	4b13      	ldr	r3, [pc, #76]	; (8000894 <blinkLEDTraffic+0x8c>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b02      	cmp	r3, #2
 800084a:	d003      	beq.n	8000854 <blinkLEDTraffic+0x4c>
 800084c:	4b11      	ldr	r3, [pc, #68]	; (8000894 <blinkLEDTraffic+0x8c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b05      	cmp	r3, #5
 8000852:	d105      	bne.n	8000860 <blinkLEDTraffic+0x58>
			HAL_GPIO_TogglePin(LED_Port, GREEN_13_Pin | GREEN_24_Pin);
 8000854:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000858:	480f      	ldr	r0, [pc, #60]	; (8000898 <blinkLEDTraffic+0x90>)
 800085a:	f001 f9d6 	bl	8001c0a <HAL_GPIO_TogglePin>
 800085e:	e018      	b.n	8000892 <blinkLEDTraffic+0x8a>
		}
		else if(trafficMode == PLUS_YELLOW || trafficMode == MINUS_YELLOW){
 8000860:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <blinkLEDTraffic+0x8c>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b03      	cmp	r3, #3
 8000866:	d003      	beq.n	8000870 <blinkLEDTraffic+0x68>
 8000868:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <blinkLEDTraffic+0x8c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b06      	cmp	r3, #6
 800086e:	d105      	bne.n	800087c <blinkLEDTraffic+0x74>
			HAL_GPIO_TogglePin(LED_Port, YELLOW_13_Pin | YELLOW_24_Pin);
 8000870:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000874:	4808      	ldr	r0, [pc, #32]	; (8000898 <blinkLEDTraffic+0x90>)
 8000876:	f001 f9c8 	bl	8001c0a <HAL_GPIO_TogglePin>
 800087a:	e00a      	b.n	8000892 <blinkLEDTraffic+0x8a>
		}
		else if(trafficMode == CONFIRM){
 800087c:	4b05      	ldr	r3, [pc, #20]	; (8000894 <blinkLEDTraffic+0x8c>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b07      	cmp	r3, #7
 8000882:	d106      	bne.n	8000892 <blinkLEDTraffic+0x8a>
			HAL_GPIO_TogglePin(LED_Port, YELLOW_13_Pin | YELLOW_24_Pin | GREEN_13_Pin | GREEN_24_Pin | RED_13_Pin | RED_24_Pin);
 8000884:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8000888:	4803      	ldr	r0, [pc, #12]	; (8000898 <blinkLEDTraffic+0x90>)
 800088a:	f001 f9be 	bl	8001c0a <HAL_GPIO_TogglePin>
 800088e:	e000      	b.n	8000892 <blinkLEDTraffic+0x8a>
	if(trafficMode == NORMAL) return;
 8000890:	bf00      	nop
		}
	}
}
 8000892:	bd80      	pop	{r7, pc}
 8000894:	200000b6 	.word	0x200000b6
 8000898:	40010800 	.word	0x40010800

0800089c <init_btn_reading>:
static GPIO_PinState* btnBuffer;
//two buffers for debouncing
static GPIO_PinState* debounceBtnBuffer1;
static GPIO_PinState* debounceBtnBuffer2;

void init_btn_reading(const uint16_t* port, unsigned int no_of_btn) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
	NO_OF_BTN = no_of_btn;//number of buttons
 80008a6:	4a21      	ldr	r2, [pc, #132]	; (800092c <init_btn_reading+0x90>)
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	6013      	str	r3, [r2, #0]
	btnPort = port; //Array of GPIO port for buttons
 80008ac:	4a20      	ldr	r2, [pc, #128]	; (8000930 <init_btn_reading+0x94>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6013      	str	r3, [r2, #0]
	btnBuffer = (GPIO_PinState*)malloc(NO_OF_BTN*sizeof(GPIO_PinState));
 80008b2:	4b1e      	ldr	r3, [pc, #120]	; (800092c <init_btn_reading+0x90>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f002 f9ca 	bl	8002c50 <malloc>
 80008bc:	4603      	mov	r3, r0
 80008be:	461a      	mov	r2, r3
 80008c0:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <init_btn_reading+0x98>)
 80008c2:	601a      	str	r2, [r3, #0]
	debounceBtnBuffer1 = (GPIO_PinState*)malloc(NO_OF_BTN*sizeof(GPIO_PinState));
 80008c4:	4b19      	ldr	r3, [pc, #100]	; (800092c <init_btn_reading+0x90>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f002 f9c1 	bl	8002c50 <malloc>
 80008ce:	4603      	mov	r3, r0
 80008d0:	461a      	mov	r2, r3
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <init_btn_reading+0x9c>)
 80008d4:	601a      	str	r2, [r3, #0]
	debounceBtnBuffer2 = (GPIO_PinState*)malloc(NO_OF_BTN*sizeof(GPIO_PinState));
 80008d6:	4b15      	ldr	r3, [pc, #84]	; (800092c <init_btn_reading+0x90>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4618      	mov	r0, r3
 80008dc:	f002 f9b8 	bl	8002c50 <malloc>
 80008e0:	4603      	mov	r3, r0
 80008e2:	461a      	mov	r2, r3
 80008e4:	4b15      	ldr	r3, [pc, #84]	; (800093c <init_btn_reading+0xa0>)
 80008e6:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BTN; i++) {
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	e014      	b.n	8000918 <init_btn_reading+0x7c>
		btnBuffer[i] = GPIO_PIN_SET;
 80008ee:	4b11      	ldr	r3, [pc, #68]	; (8000934 <init_btn_reading+0x98>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	4413      	add	r3, r2
 80008f6:	2201      	movs	r2, #1
 80008f8:	701a      	strb	r2, [r3, #0]
		debounceBtnBuffer1[i] = GPIO_PIN_SET;
 80008fa:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <init_btn_reading+0x9c>)
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	4413      	add	r3, r2
 8000902:	2201      	movs	r2, #1
 8000904:	701a      	strb	r2, [r3, #0]
		debounceBtnBuffer2[i] = GPIO_PIN_SET;
 8000906:	4b0d      	ldr	r3, [pc, #52]	; (800093c <init_btn_reading+0xa0>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	4413      	add	r3, r2
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_BTN; i++) {
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	3301      	adds	r3, #1
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fa      	ldr	r2, [r7, #12]
 800091a:	4b04      	ldr	r3, [pc, #16]	; (800092c <init_btn_reading+0x90>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	429a      	cmp	r2, r3
 8000920:	d3e5      	bcc.n	80008ee <init_btn_reading+0x52>
	}
}
 8000922:	bf00      	nop
 8000924:	bf00      	nop
 8000926:	3710      	adds	r7, #16
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000114 	.word	0x20000114
 8000930:	20000118 	.word	0x20000118
 8000934:	200000c0 	.word	0x200000c0
 8000938:	200000c4 	.word	0x200000c4
 800093c:	200000c8 	.word	0x200000c8

08000940 <btn_reading>:


//Read the current state of button, then compare with the previous state to debounce.The valid state will be store in a buffer
void btn_reading(void) {
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NO_OF_BTN; i++) {
 8000946:	2300      	movs	r3, #0
 8000948:	71fb      	strb	r3, [r7, #7]
 800094a:	e031      	b.n	80009b0 <btn_reading+0x70>
		debounceBtnBuffer2[i] = debounceBtnBuffer1[i];
 800094c:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <btn_reading+0x84>)
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	441a      	add	r2, r3
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <btn_reading+0x88>)
 8000956:	6819      	ldr	r1, [r3, #0]
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	440b      	add	r3, r1
 800095c:	7812      	ldrb	r2, [r2, #0]
 800095e:	701a      	strb	r2, [r3, #0]
		debounceBtnBuffer1[i] = HAL_GPIO_ReadPin(BTN_Port, btnPort[i]);
 8000960:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <btn_reading+0x8c>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	4413      	add	r3, r2
 800096a:	8819      	ldrh	r1, [r3, #0]
 800096c:	4b15      	ldr	r3, [pc, #84]	; (80009c4 <btn_reading+0x84>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	18d4      	adds	r4, r2, r3
 8000974:	4816      	ldr	r0, [pc, #88]	; (80009d0 <btn_reading+0x90>)
 8000976:	f001 f919 	bl	8001bac <HAL_GPIO_ReadPin>
 800097a:	4603      	mov	r3, r0
 800097c:	7023      	strb	r3, [r4, #0]
		if(debounceBtnBuffer1[i] == debounceBtnBuffer2[i]) {
 800097e:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <btn_reading+0x84>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	4413      	add	r3, r2
 8000986:	781a      	ldrb	r2, [r3, #0]
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <btn_reading+0x88>)
 800098a:	6819      	ldr	r1, [r3, #0]
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	440b      	add	r3, r1
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	429a      	cmp	r2, r3
 8000994:	d109      	bne.n	80009aa <btn_reading+0x6a>
			btnBuffer[i] = debounceBtnBuffer1[i];
 8000996:	4b0b      	ldr	r3, [pc, #44]	; (80009c4 <btn_reading+0x84>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	441a      	add	r2, r3
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <btn_reading+0x94>)
 80009a0:	6819      	ldr	r1, [r3, #0]
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	440b      	add	r3, r1
 80009a6:	7812      	ldrb	r2, [r2, #0]
 80009a8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < NO_OF_BTN; i++) {
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	3301      	adds	r3, #1
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	79fa      	ldrb	r2, [r7, #7]
 80009b2:	4b09      	ldr	r3, [pc, #36]	; (80009d8 <btn_reading+0x98>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d3c8      	bcc.n	800094c <btn_reading+0xc>
		}
	}
}
 80009ba:	bf00      	nop
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd90      	pop	{r4, r7, pc}
 80009c4:	200000c4 	.word	0x200000c4
 80009c8:	200000c8 	.word	0x200000c8
 80009cc:	20000118 	.word	0x20000118
 80009d0:	40011000 	.word	0x40011000
 80009d4:	200000c0 	.word	0x200000c0
 80009d8:	20000114 	.word	0x20000114

080009dc <is_btn_pressed>:

//check if button is currently pressed
unsigned char is_btn_pressed(uint8_t index) {
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BTN) return 0;
 80009e6:	79fa      	ldrb	r2, [r7, #7]
 80009e8:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <is_btn_pressed+0x38>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d301      	bcc.n	80009f4 <is_btn_pressed+0x18>
 80009f0:	2300      	movs	r3, #0
 80009f2:	e009      	b.n	8000a08 <is_btn_pressed+0x2c>
	return (btnBuffer[index] == GPIO_PIN_SET);
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <is_btn_pressed+0x3c>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	4413      	add	r3, r2
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	bf0c      	ite	eq
 8000a02:	2301      	moveq	r3, #1
 8000a04:	2300      	movne	r3, #0
 8000a06:	b2db      	uxtb	r3, r3
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bc80      	pop	{r7}
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000114 	.word	0x20000114
 8000a18:	200000c0 	.word	0x200000c0

08000a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a20:	f000 fdda 	bl	80015d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a24:	f000 f812 	bl	8000a4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a28:	f000 f898 	bl	8000b5c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a2c:	f000 f84a 	bl	8000ac4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000a30:	4805      	ldr	r0, [pc, #20]	; (8000a48 <main+0x2c>)
 8000a32:	f001 fd3b 	bl	80024ac <HAL_TIM_Base_Start_IT>
  init_fsm_input_processing(&htim2);
 8000a36:	4804      	ldr	r0, [pc, #16]	; (8000a48 <main+0x2c>)
 8000a38:	f7ff fc3e 	bl	80002b8 <init_fsm_input_processing>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  fsm_for_input_processing();
 8000a3c:	f7ff fc80 	bl	8000340 <fsm_for_input_processing>
	  fsm_for_traffic_control();
 8000a40:	f7ff fcc2 	bl	80003c8 <fsm_for_traffic_control>
	  fsm_for_input_processing();
 8000a44:	e7fa      	b.n	8000a3c <main+0x20>
 8000a46:	bf00      	nop
 8000a48:	2000011c 	.word	0x2000011c

08000a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b090      	sub	sp, #64	; 0x40
 8000a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a52:	f107 0318 	add.w	r3, r7, #24
 8000a56:	2228      	movs	r2, #40	; 0x28
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f002 f900 	bl	8002c60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	605a      	str	r2, [r3, #4]
 8000a68:	609a      	str	r2, [r3, #8]
 8000a6a:	60da      	str	r2, [r3, #12]
 8000a6c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a72:	2301      	movs	r3, #1
 8000a74:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a76:	2310      	movs	r3, #16
 8000a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7e:	f107 0318 	add.w	r3, r7, #24
 8000a82:	4618      	mov	r0, r3
 8000a84:	f001 f8da 	bl	8001c3c <HAL_RCC_OscConfig>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a8e:	f000 f8d7 	bl	8000c40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a92:	230f      	movs	r3, #15
 8000a94:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a96:	2300      	movs	r3, #0
 8000a98:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f001 fb46 	bl	800213c <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ab6:	f000 f8c3 	bl	8000c40 <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3740      	adds	r7, #64	; 0x40
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aca:	f107 0308 	add.w	r3, r7, #8
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad8:	463b      	mov	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000ae2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ae6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000aea:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000aee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af0:	4b19      	ldr	r3, [pc, #100]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000af6:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000af8:	2209      	movs	r2, #9
 8000afa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000afc:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b08:	4813      	ldr	r0, [pc, #76]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b0a:	f001 fc7f 	bl	800240c <HAL_TIM_Base_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b14:	f000 f894 	bl	8000c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b1e:	f107 0308 	add.w	r3, r7, #8
 8000b22:	4619      	mov	r1, r3
 8000b24:	480c      	ldr	r0, [pc, #48]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b26:	f001 fe15 	bl	8002754 <HAL_TIM_ConfigClockSource>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b30:	f000 f886 	bl	8000c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b34:	2300      	movs	r3, #0
 8000b36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b3c:	463b      	mov	r3, r7
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4805      	ldr	r0, [pc, #20]	; (8000b58 <MX_TIM2_Init+0x94>)
 8000b42:	f001 ffdd 	bl	8002b00 <HAL_TIMEx_MasterConfigSynchronization>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b4c:	f000 f878 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	2000011c 	.word	0x2000011c

08000b5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b088      	sub	sp, #32
 8000b60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b62:	f107 0310 	add.w	r3, r7, #16
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
 8000b6e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b70:	4b2f      	ldr	r3, [pc, #188]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	4a2e      	ldr	r2, [pc, #184]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000b76:	f043 0310 	orr.w	r3, r3, #16
 8000b7a:	6193      	str	r3, [r2, #24]
 8000b7c:	4b2c      	ldr	r3, [pc, #176]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	f003 0310 	and.w	r3, r3, #16
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b88:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	4a28      	ldr	r2, [pc, #160]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000b8e:	f043 0304 	orr.w	r3, r3, #4
 8000b92:	6193      	str	r3, [r2, #24]
 8000b94:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	f003 0304 	and.w	r3, r3, #4
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba0:	4b23      	ldr	r3, [pc, #140]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	4a22      	ldr	r2, [pc, #136]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000ba6:	f043 0308 	orr.w	r3, r3, #8
 8000baa:	6193      	str	r3, [r2, #24]
 8000bac:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <MX_GPIO_Init+0xd4>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	f003 0308 	and.w	r3, r3, #8
 8000bb4:	607b      	str	r3, [r7, #4]
 8000bb6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_13_Pin|YELLOW_13_Pin|GREEN_13_Pin|RED_24_Pin
 8000bb8:	2200      	movs	r2, #0
 8000bba:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8000bbe:	481d      	ldr	r0, [pc, #116]	; (8000c34 <MX_GPIO_Init+0xd8>)
 8000bc0:	f001 f80b 	bl	8001bda <HAL_GPIO_WritePin>
                          |YELLOW_24_Pin|GREEN_24_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|EN2_Pin
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000bca:	481b      	ldr	r0, [pc, #108]	; (8000c38 <MX_GPIO_Init+0xdc>)
 8000bcc:	f001 f805 	bl	8001bda <HAL_GPIO_WritePin>
                          |EN3_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|SEG7_Pin|EN0_Pin|EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BTN_MODE_Pin BTN_FUNC_Pin */
  GPIO_InitStruct.Pin = BTN_MODE_Pin|BTN_FUNC_Pin;
 8000bd0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	4619      	mov	r1, r3
 8000be4:	4815      	ldr	r0, [pc, #84]	; (8000c3c <MX_GPIO_Init+0xe0>)
 8000be6:	f000 fe67 	bl	80018b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_13_Pin YELLOW_13_Pin GREEN_13_Pin RED_24_Pin
                           YELLOW_24_Pin GREEN_24_Pin */
  GPIO_InitStruct.Pin = RED_13_Pin|YELLOW_13_Pin|GREEN_13_Pin|RED_24_Pin
 8000bea:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8000bee:	613b      	str	r3, [r7, #16]
                          |YELLOW_24_Pin|GREEN_24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	4619      	mov	r1, r3
 8000c02:	480c      	ldr	r0, [pc, #48]	; (8000c34 <MX_GPIO_Init+0xd8>)
 8000c04:	f000 fe58 	bl	80018b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin EN2_Pin
                           EN3_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin SEG7_Pin EN0_Pin EN1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|EN2_Pin
 8000c08:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c0c:	613b      	str	r3, [r7, #16]
                          |EN3_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|SEG7_Pin|EN0_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2302      	movs	r3, #2
 8000c18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_GPIO_Init+0xdc>)
 8000c22:	f000 fe49 	bl	80018b8 <HAL_GPIO_Init>

}
 8000c26:	bf00      	nop
 8000c28:	3720      	adds	r7, #32
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000
 8000c34:	40010800 	.word	0x40010800
 8000c38:	40010c00 	.word	0x40010c00
 8000c3c:	40011000 	.word	0x40011000

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <Error_Handler+0x8>
	...

08000c4c <init_timer>:
static uint8_t* timer_mil_stop;
static uint8_t* timer_sec_stop;


//Initialize second based timers and millisecond based timers
void init_timer(TIM_HandleTypeDef *tim, unsigned int num_sec, unsigned int num_mil) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
	// initialize parameter for software timer
	TIMER_CYCLE = (tim->Instance->ARR+1) * (tim->Instance->PSC+1) / TIMER_CLOCK_FREQ;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c5e:	3301      	adds	r3, #1
 8000c60:	68fa      	ldr	r2, [r7, #12]
 8000c62:	6812      	ldr	r2, [r2, #0]
 8000c64:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000c66:	3201      	adds	r2, #1
 8000c68:	fb02 f303 	mul.w	r3, r2, r3
 8000c6c:	4a42      	ldr	r2, [pc, #264]	; (8000d78 <init_timer+0x12c>)
 8000c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c72:	0a5b      	lsrs	r3, r3, #9
 8000c74:	4a41      	ldr	r2, [pc, #260]	; (8000d7c <init_timer+0x130>)
 8000c76:	6013      	str	r3, [r2, #0]
	NO_OF_MIL_TIMERS = num_mil;//num_sec: number of second based timers
 8000c78:	4a41      	ldr	r2, [pc, #260]	; (8000d80 <init_timer+0x134>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6013      	str	r3, [r2, #0]
	NO_OF_SEC_TIMERS = num_sec;//num_mil: number of millisecond based timers
 8000c7e:	4a41      	ldr	r2, [pc, #260]	; (8000d84 <init_timer+0x138>)
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	6013      	str	r3, [r2, #0]
	// initialize array for counter and flag
	timer_mil_counter = (unsigned int*)malloc(NO_OF_MIL_TIMERS * sizeof(unsigned int));
 8000c84:	4b3e      	ldr	r3, [pc, #248]	; (8000d80 <init_timer+0x134>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f001 ffe0 	bl	8002c50 <malloc>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	4b3c      	ldr	r3, [pc, #240]	; (8000d88 <init_timer+0x13c>)
 8000c96:	601a      	str	r2, [r3, #0]
	timer_sec_counter = (unsigned int*)malloc(NO_OF_SEC_TIMERS * sizeof(unsigned int));
 8000c98:	4b3a      	ldr	r3, [pc, #232]	; (8000d84 <init_timer+0x138>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f001 ffd6 	bl	8002c50 <malloc>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	4b38      	ldr	r3, [pc, #224]	; (8000d8c <init_timer+0x140>)
 8000caa:	601a      	str	r2, [r3, #0]
	timer_mil_flag = (uint8_t*)malloc(NO_OF_MIL_TIMERS * sizeof(uint8_t));
 8000cac:	4b34      	ldr	r3, [pc, #208]	; (8000d80 <init_timer+0x134>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f001 ffcd 	bl	8002c50 <malloc>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	461a      	mov	r2, r3
 8000cba:	4b35      	ldr	r3, [pc, #212]	; (8000d90 <init_timer+0x144>)
 8000cbc:	601a      	str	r2, [r3, #0]
	timer_sec_flag = (uint8_t*)malloc(NO_OF_SEC_TIMERS * sizeof(uint8_t));
 8000cbe:	4b31      	ldr	r3, [pc, #196]	; (8000d84 <init_timer+0x138>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 ffc4 	bl	8002c50 <malloc>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4b31      	ldr	r3, [pc, #196]	; (8000d94 <init_timer+0x148>)
 8000cce:	601a      	str	r2, [r3, #0]
	timer_mil_stop = (uint8_t*)malloc(NO_OF_MIL_TIMERS * sizeof(uint8_t));
 8000cd0:	4b2b      	ldr	r3, [pc, #172]	; (8000d80 <init_timer+0x134>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f001 ffbb 	bl	8002c50 <malloc>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b2e      	ldr	r3, [pc, #184]	; (8000d98 <init_timer+0x14c>)
 8000ce0:	601a      	str	r2, [r3, #0]
	timer_sec_stop = (uint8_t*)malloc(NO_OF_SEC_TIMERS * sizeof(uint8_t));
 8000ce2:	4b28      	ldr	r3, [pc, #160]	; (8000d84 <init_timer+0x138>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f001 ffb2 	bl	8002c50 <malloc>
 8000cec:	4603      	mov	r3, r0
 8000cee:	461a      	mov	r2, r3
 8000cf0:	4b2a      	ldr	r3, [pc, #168]	; (8000d9c <init_timer+0x150>)
 8000cf2:	601a      	str	r2, [r3, #0]
	// init value for array
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	e015      	b.n	8000d26 <init_timer+0xda>
		timer_mil_counter[i] = 0;
 8000cfa:	4b23      	ldr	r3, [pc, #140]	; (8000d88 <init_timer+0x13c>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
		timer_mil_flag[i] = 1;
 8000d08:	4b21      	ldr	r3, [pc, #132]	; (8000d90 <init_timer+0x144>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	4413      	add	r3, r2
 8000d10:	2201      	movs	r2, #1
 8000d12:	701a      	strb	r2, [r3, #0]
		timer_mil_stop[i] = START;
 8000d14:	4b20      	ldr	r3, [pc, #128]	; (8000d98 <init_timer+0x14c>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	3301      	adds	r3, #1
 8000d24:	617b      	str	r3, [r7, #20]
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <init_timer+0x134>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d3e4      	bcc.n	8000cfa <init_timer+0xae>
	}
	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000d30:	2300      	movs	r3, #0
 8000d32:	613b      	str	r3, [r7, #16]
 8000d34:	e015      	b.n	8000d62 <init_timer+0x116>
		timer_sec_counter[i] = 0;
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <init_timer+0x140>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	4413      	add	r3, r2
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
		timer_sec_flag[i] = 1;
 8000d44:	4b13      	ldr	r3, [pc, #76]	; (8000d94 <init_timer+0x148>)
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
		timer_sec_stop[i] = STOP;
 8000d50:	4b12      	ldr	r3, [pc, #72]	; (8000d9c <init_timer+0x150>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	4413      	add	r3, r2
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <init_timer+0x138>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d3e4      	bcc.n	8000d36 <init_timer+0xea>
	}
}
 8000d6c:	bf00      	nop
 8000d6e:	bf00      	nop
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	10624dd3 	.word	0x10624dd3
 8000d7c:	200000cc 	.word	0x200000cc
 8000d80:	200000d0 	.word	0x200000d0
 8000d84:	200000d4 	.word	0x200000d4
 8000d88:	200000d8 	.word	0x200000d8
 8000d8c:	200000dc 	.word	0x200000dc
 8000d90:	200000e0 	.word	0x200000e0
 8000d94:	200000e4 	.word	0x200000e4
 8000d98:	200000e8 	.word	0x200000e8
 8000d9c:	200000ec 	.word	0x200000ec

08000da0 <setMilTimer>:


//Begin a specified timer with a countdown value
uint8_t setMilTimer(uint8_t timer, unsigned int time_interval) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	6039      	str	r1, [r7, #0]
 8000daa:	71fb      	strb	r3, [r7, #7]
	if((time_interval * 1000) % TIMER_CYCLE != 0) {
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000db2:	fb02 f303 	mul.w	r3, r2, r3
 8000db6:	4a15      	ldr	r2, [pc, #84]	; (8000e0c <setMilTimer+0x6c>)
 8000db8:	6812      	ldr	r2, [r2, #0]
 8000dba:	fbb3 f1f2 	udiv	r1, r3, r2
 8000dbe:	fb02 f201 	mul.w	r2, r2, r1
 8000dc2:	1a9b      	subs	r3, r3, r2
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <setMilTimer+0x2c>
		return 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	e01a      	b.n	8000e02 <setMilTimer+0x62>
	}
	if(timer >= NO_OF_SEC_TIMERS) {
 8000dcc:	79fa      	ldrb	r2, [r7, #7]
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <setMilTimer+0x70>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d303      	bcc.n	8000dde <setMilTimer+0x3e>
		exit(-1);
 8000dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8000dda:	f001 ff01 	bl	8002be0 <exit>
	}

	timer_mil_counter[timer] = time_interval / TIMER_CYCLE;
 8000dde:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <setMilTimer+0x6c>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <setMilTimer+0x74>)
 8000de4:	6819      	ldr	r1, [r3, #0]
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	440b      	add	r3, r1
 8000dec:	6839      	ldr	r1, [r7, #0]
 8000dee:	fbb1 f2f2 	udiv	r2, r1, r2
 8000df2:	601a      	str	r2, [r3, #0]
	timer_mil_flag[timer] = 0;
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <setMilTimer+0x78>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
	return 1;
 8000e00:	2301      	movs	r3, #1
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	200000cc 	.word	0x200000cc
 8000e10:	200000d4 	.word	0x200000d4
 8000e14:	200000d8 	.word	0x200000d8
 8000e18:	200000e0 	.word	0x200000e0

08000e1c <setSecTimer>:

uint8_t setSecTimer(uint8_t timer, unsigned int time_interval) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	6039      	str	r1, [r7, #0]
 8000e26:	71fb      	strb	r3, [r7, #7]
	if((time_interval * 1000) % TIMER_CYCLE != 0) {
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e2e:	fb02 f303 	mul.w	r3, r2, r3
 8000e32:	4a17      	ldr	r2, [pc, #92]	; (8000e90 <setSecTimer+0x74>)
 8000e34:	6812      	ldr	r2, [r2, #0]
 8000e36:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e3a:	fb02 f201 	mul.w	r2, r2, r1
 8000e3e:	1a9b      	subs	r3, r3, r2
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <setSecTimer+0x2c>
		return 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	e01e      	b.n	8000e86 <setSecTimer+0x6a>
	}
	if(timer >= NO_OF_SEC_TIMERS) {
 8000e48:	79fa      	ldrb	r2, [r7, #7]
 8000e4a:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <setSecTimer+0x78>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d303      	bcc.n	8000e5a <setSecTimer+0x3e>
		exit(-1);
 8000e52:	f04f 30ff 	mov.w	r0, #4294967295
 8000e56:	f001 fec3 	bl	8002be0 <exit>
	}
	timer_sec_counter[timer] = time_interval*1000 / TIMER_CYCLE;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e60:	fb02 f103 	mul.w	r1, r2, r3
 8000e64:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <setSecTimer+0x74>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	4b0b      	ldr	r3, [pc, #44]	; (8000e98 <setSecTimer+0x7c>)
 8000e6a:	6818      	ldr	r0, [r3, #0]
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	4403      	add	r3, r0
 8000e72:	fbb1 f2f2 	udiv	r2, r1, r2
 8000e76:	601a      	str	r2, [r3, #0]
	timer_sec_flag[timer] = 0;
 8000e78:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <setSecTimer+0x80>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	4413      	add	r3, r2
 8000e80:	2200      	movs	r2, #0
 8000e82:	701a      	strb	r2, [r3, #0]
	return 1;
 8000e84:	2301      	movs	r3, #1
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200000cc 	.word	0x200000cc
 8000e94:	200000d4 	.word	0x200000d4
 8000e98:	200000dc 	.word	0x200000dc
 8000e9c:	200000e4 	.word	0x200000e4

08000ea0 <milFlag>:

//check whether the timer is done its counting down or not
uint8_t milFlag(uint8_t timer) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
	if(timer >= NO_OF_SEC_TIMERS) {
 8000eaa:	79fa      	ldrb	r2, [r7, #7]
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <milFlag+0x30>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d303      	bcc.n	8000ebc <milFlag+0x1c>
		exit(-1);
 8000eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb8:	f001 fe92 	bl	8002be0 <exit>
	}
	return timer_mil_flag[timer];//1: count down, otherwise 0
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <milFlag+0x34>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781b      	ldrb	r3, [r3, #0]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000d4 	.word	0x200000d4
 8000ed4:	200000e0 	.word	0x200000e0

08000ed8 <secFlag>:

uint8_t secFlag(uint8_t timer) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
	if(timer >= NO_OF_SEC_TIMERS) {
 8000ee2:	79fa      	ldrb	r2, [r7, #7]
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <secFlag+0x30>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d303      	bcc.n	8000ef4 <secFlag+0x1c>
		exit(-1);
 8000eec:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef0:	f001 fe76 	bl	8002be0 <exit>
	}
	return timer_sec_flag[timer];//1: count down, otherwise 0
 8000ef4:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <secFlag+0x34>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	4413      	add	r3, r2
 8000efc:	781b      	ldrb	r3, [r3, #0]
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	200000d4 	.word	0x200000d4
 8000f0c:	200000e4 	.word	0x200000e4

08000f10 <secCounter>:
	return timer_mil_counter[timer];
}


//get its current counting value in sec timer
unsigned int secCounter(uint8_t timer) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
	if(timer >= NO_OF_SEC_TIMERS) {
 8000f1a:	79fa      	ldrb	r2, [r7, #7]
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <secCounter+0x40>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d303      	bcc.n	8000f2c <secCounter+0x1c>
		exit(-1);
 8000f24:	f04f 30ff 	mov.w	r0, #4294967295
 8000f28:	f001 fe5a 	bl	8002be0 <exit>
	}
	return timer_sec_counter[timer] * TIMER_CYCLE / 1000;
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <secCounter+0x44>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	4413      	add	r3, r2
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a07      	ldr	r2, [pc, #28]	; (8000f58 <secCounter+0x48>)
 8000f3a:	6812      	ldr	r2, [r2, #0]
 8000f3c:	fb02 f303 	mul.w	r3, r2, r3
 8000f40:	4a06      	ldr	r2, [pc, #24]	; (8000f5c <secCounter+0x4c>)
 8000f42:	fba2 2303 	umull	r2, r3, r2, r3
 8000f46:	099b      	lsrs	r3, r3, #6
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200000d4 	.word	0x200000d4
 8000f54:	200000dc 	.word	0x200000dc
 8000f58:	200000cc 	.word	0x200000cc
 8000f5c:	10624dd3 	.word	0x10624dd3

08000f60 <controlSecTimer>:
	//timer: a specific timer
	timer_mil_stop[timer] = control;//stop or continue command, START or STOP
}

//stop or continue the sec timer
void controlSecTimer(uint8_t timer, control_timer control) {
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	460a      	mov	r2, r1
 8000f6a:	71fb      	strb	r3, [r7, #7]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	71bb      	strb	r3, [r7, #6]
	//timer: a specific timer
	timer_sec_stop[timer] = control;//stop or continue command, START or STOP
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <controlSecTimer+0x28>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	4413      	add	r3, r2
 8000f78:	79ba      	ldrb	r2, [r7, #6]
 8000f7a:	701a      	strb	r2, [r3, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	200000ec 	.word	0x200000ec

08000f8c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	btn_reading();
 8000f94:	f7ff fcd4 	bl	8000940 <btn_reading>
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	e029      	b.n	8000ff2 <HAL_TIM_PeriodElapsedCallback+0x66>
		if(timer_mil_stop[i] == STOP) continue;
 8000f9e:	4b33      	ldr	r3, [pc, #204]	; (800106c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d01e      	beq.n	8000fea <HAL_TIM_PeriodElapsedCallback+0x5e>
		if(timer_mil_counter[i] > 0) {
 8000fac:	4b30      	ldr	r3, [pc, #192]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	4413      	add	r3, r2
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d017      	beq.n	8000fec <HAL_TIM_PeriodElapsedCallback+0x60>
			timer_mil_counter[i]--;
 8000fbc:	4b2c      	ldr	r3, [pc, #176]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	4413      	add	r3, r2
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	3a01      	subs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]
			if(timer_mil_counter[i] == 0) {
 8000fcc:	4b28      	ldr	r3, [pc, #160]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	4413      	add	r3, r2
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d107      	bne.n	8000fec <HAL_TIM_PeriodElapsedCallback+0x60>
				timer_mil_flag[i] = 1;
 8000fdc:	4b25      	ldr	r3, [pc, #148]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	701a      	strb	r2, [r3, #0]
 8000fe8:	e000      	b.n	8000fec <HAL_TIM_PeriodElapsedCallback+0x60>
		if(timer_mil_stop[i] == STOP) continue;
 8000fea:	bf00      	nop
	for(int i = 0; i < NO_OF_MIL_TIMERS; i++) {
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	4b20      	ldr	r3, [pc, #128]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d3d0      	bcc.n	8000f9e <HAL_TIM_PeriodElapsedCallback+0x12>
			}
		}
	}

	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	e029      	b.n	8001056 <HAL_TIM_PeriodElapsedCallback+0xca>
		if(timer_sec_stop[i] == STOP) continue;
 8001002:	4b1e      	ldr	r3, [pc, #120]	; (800107c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	4413      	add	r3, r2
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d01e      	beq.n	800104e <HAL_TIM_PeriodElapsedCallback+0xc2>
		if(timer_sec_counter[i] > 0) {
 8001010:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	4413      	add	r3, r2
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d017      	beq.n	8001050 <HAL_TIM_PeriodElapsedCallback+0xc4>
			timer_sec_counter[i]--;
 8001020:	4b17      	ldr	r3, [pc, #92]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	3a01      	subs	r2, #1
 800102e:	601a      	str	r2, [r3, #0]
			if(timer_sec_counter[i] == 0) {
 8001030:	4b13      	ldr	r3, [pc, #76]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d107      	bne.n	8001050 <HAL_TIM_PeriodElapsedCallback+0xc4>
				timer_sec_flag[i] = 1;
 8001040:	4b10      	ldr	r3, [pc, #64]	; (8001084 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	4413      	add	r3, r2
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
 800104c:	e000      	b.n	8001050 <HAL_TIM_PeriodElapsedCallback+0xc4>
		if(timer_sec_stop[i] == STOP) continue;
 800104e:	bf00      	nop
	for(int i = 0; i < NO_OF_SEC_TIMERS; i++) {
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	3301      	adds	r3, #1
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	429a      	cmp	r2, r3
 800105e:	d3d0      	bcc.n	8001002 <HAL_TIM_PeriodElapsedCallback+0x76>
			}
		}
	}
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200000e8 	.word	0x200000e8
 8001070:	200000d8 	.word	0x200000d8
 8001074:	200000e0 	.word	0x200000e0
 8001078:	200000d0 	.word	0x200000d0
 800107c:	200000ec 	.word	0x200000ec
 8001080:	200000dc 	.word	0x200000dc
 8001084:	200000e4 	.word	0x200000e4
 8001088:	200000d4 	.word	0x200000d4

0800108c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <HAL_MspInit+0x5c>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	4a14      	ldr	r2, [pc, #80]	; (80010e8 <HAL_MspInit+0x5c>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6193      	str	r3, [r2, #24]
 800109e:	4b12      	ldr	r3, [pc, #72]	; (80010e8 <HAL_MspInit+0x5c>)
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010aa:	4b0f      	ldr	r3, [pc, #60]	; (80010e8 <HAL_MspInit+0x5c>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	4a0e      	ldr	r2, [pc, #56]	; (80010e8 <HAL_MspInit+0x5c>)
 80010b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b4:	61d3      	str	r3, [r2, #28]
 80010b6:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <HAL_MspInit+0x5c>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <HAL_MspInit+0x60>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	4a04      	ldr	r2, [pc, #16]	; (80010ec <HAL_MspInit+0x60>)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr
 80010e8:	40021000 	.word	0x40021000
 80010ec:	40010000 	.word	0x40010000

080010f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001100:	d113      	bne.n	800112a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <HAL_TIM_Base_MspInit+0x44>)
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <HAL_TIM_Base_MspInit+0x44>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	61d3      	str	r3, [r2, #28]
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <HAL_TIM_Base_MspInit+0x44>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2100      	movs	r1, #0
 800111e:	201c      	movs	r0, #28
 8001120:	f000 fb93 	bl	800184a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001124:	201c      	movs	r0, #28
 8001126:	f000 fbac 	bl	8001882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800112a:	bf00      	nop
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800113c:	e7fe      	b.n	800113c <NMI_Handler+0x4>

0800113e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001142:	e7fe      	b.n	8001142 <HardFault_Handler+0x4>

08001144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001148:	e7fe      	b.n	8001148 <MemManage_Handler+0x4>

0800114a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800114e:	e7fe      	b.n	800114e <BusFault_Handler+0x4>

08001150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <UsageFault_Handler+0x4>

08001156 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr

08001162 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	bc80      	pop	{r7}
 800116c:	4770      	bx	lr

0800116e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr

0800117a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800117e:	f000 fa71 	bl	8001664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800118c:	4802      	ldr	r0, [pc, #8]	; (8001198 <TIM2_IRQHandler+0x10>)
 800118e:	f001 f9d9 	bl	8002544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000011c 	.word	0x2000011c

0800119c <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011a6:	f001 fd15 	bl	8002bd4 <__errno>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2216      	movs	r2, #22
 80011ae:	601a      	str	r2, [r3, #0]
	return -1;
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <_exit>:

void _exit (int status)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011c4:	f04f 31ff 	mov.w	r1, #4294967295
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ffe7 	bl	800119c <_kill>
	while (1) {}		/* Make sure we hang here */
 80011ce:	e7fe      	b.n	80011ce <_exit+0x12>

080011d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d8:	4a14      	ldr	r2, [pc, #80]	; (800122c <_sbrk+0x5c>)
 80011da:	4b15      	ldr	r3, [pc, #84]	; (8001230 <_sbrk+0x60>)
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e4:	4b13      	ldr	r3, [pc, #76]	; (8001234 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d102      	bne.n	80011f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011ec:	4b11      	ldr	r3, [pc, #68]	; (8001234 <_sbrk+0x64>)
 80011ee:	4a12      	ldr	r2, [pc, #72]	; (8001238 <_sbrk+0x68>)
 80011f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f2:	4b10      	ldr	r3, [pc, #64]	; (8001234 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d207      	bcs.n	8001210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001200:	f001 fce8 	bl	8002bd4 <__errno>
 8001204:	4603      	mov	r3, r0
 8001206:	220c      	movs	r2, #12
 8001208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e009      	b.n	8001224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001216:	4b07      	ldr	r3, [pc, #28]	; (8001234 <_sbrk+0x64>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	4a05      	ldr	r2, [pc, #20]	; (8001234 <_sbrk+0x64>)
 8001220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001222:	68fb      	ldr	r3, [r7, #12]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20002800 	.word	0x20002800
 8001230:	00000400 	.word	0x00000400
 8001234:	200000f0 	.word	0x200000f0
 8001238:	20000178 	.word	0x20000178

0800123c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <copyArray>:


static uint16_t allpinLED; // represent for all traffic lights pin
static uint8_t isUpdate = 0;

void copyArray(uint8_t* from, uint8_t* to, int n) {
 8001248:	b480      	push	{r7}
 800124a:	b087      	sub	sp, #28
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < n; i++) {
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	e00a      	b.n	8001270 <copyArray+0x28>
		to[i] = from[i];
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	441a      	add	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	68b9      	ldr	r1, [r7, #8]
 8001264:	440b      	add	r3, r1
 8001266:	7812      	ldrb	r2, [r2, #0]
 8001268:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < n; i++) {
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	3301      	adds	r3, #1
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697a      	ldr	r2, [r7, #20]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	429a      	cmp	r2, r3
 8001276:	dbf0      	blt.n	800125a <copyArray+0x12>
	}
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	371c      	adds	r7, #28
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <init_traffic_control>:

void init_traffic_control(const uint16_t* port, uint8_t* time, uint8_t* timeUpdate) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
	lightPort = port;//Array of GPIO port for traffic lights
 8001290:	4a1e      	ldr	r2, [pc, #120]	; (800130c <init_traffic_control+0x88>)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6013      	str	r3, [r2, #0]
	lightTime = time;// Array of time interval for each traffic light
 8001296:	4a1e      	ldr	r2, [pc, #120]	; (8001310 <init_traffic_control+0x8c>)
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	6013      	str	r3, [r2, #0]
	lightTimeUpdate = timeUpdate;
 800129c:	4a1d      	ldr	r2, [pc, #116]	; (8001314 <init_traffic_control+0x90>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6013      	str	r3, [r2, #0]

	state13 = STATE_YELLOW;
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <init_traffic_control+0x94>)
 80012a4:	2202      	movs	r2, #2
 80012a6:	701a      	strb	r2, [r3, #0]
	state24 = STATE_RED;
 80012a8:	4b1c      	ldr	r3, [pc, #112]	; (800131c <init_traffic_control+0x98>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]

	allpinLED = lightPort[0] | lightPort[1] | lightPort[2] | lightPort[3] | lightPort[4] | lightPort[5];
 80012ae:	4b17      	ldr	r3, [pc, #92]	; (800130c <init_traffic_control+0x88>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	881a      	ldrh	r2, [r3, #0]
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <init_traffic_control+0x88>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3302      	adds	r3, #2
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	4313      	orrs	r3, r2
 80012be:	b29a      	uxth	r2, r3
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <init_traffic_control+0x88>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	3304      	adds	r3, #4
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <init_traffic_control+0x88>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	3306      	adds	r3, #6
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <init_traffic_control+0x88>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3308      	adds	r3, #8
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <init_traffic_control+0x88>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	330a      	adds	r3, #10
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <init_traffic_control+0x9c>)
 80012f2:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_Port, allpinLED, GPIO_PIN_SET);
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <init_traffic_control+0x9c>)
 80012f6:	881b      	ldrh	r3, [r3, #0]
 80012f8:	2201      	movs	r2, #1
 80012fa:	4619      	mov	r1, r3
 80012fc:	4809      	ldr	r0, [pc, #36]	; (8001324 <init_traffic_control+0xa0>)
 80012fe:	f000 fc6c 	bl	8001bda <HAL_GPIO_WritePin>
}
 8001302:	bf00      	nop
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200000f8 	.word	0x200000f8
 8001310:	200000fc 	.word	0x200000fc
 8001314:	20000100 	.word	0x20000100
 8001318:	200000f4 	.word	0x200000f4
 800131c:	200000f5 	.word	0x200000f5
 8001320:	20000104 	.word	0x20000104
 8001324:	40010800 	.word	0x40010800

08001328 <traffic_display>:

//An FSM for displaying traffic lights according to its lighting time.
void traffic_display(void) {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	switch(state13) {
 800132c:	4b7a      	ldr	r3, [pc, #488]	; (8001518 <traffic_display+0x1f0>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b03      	cmp	r3, #3
 8001332:	d874      	bhi.n	800141e <traffic_display+0xf6>
 8001334:	a201      	add	r2, pc, #4	; (adr r2, 800133c <traffic_display+0x14>)
 8001336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133a:	bf00      	nop
 800133c:	0800134d 	.word	0x0800134d
 8001340:	08001387 	.word	0x08001387
 8001344:	080013c3 	.word	0x080013c3
 8001348:	080013ef 	.word	0x080013ef
	case STATE_RED:
		if(secFlag(TRAFFIC_13_TIMER)) {
 800134c:	2000      	movs	r0, #0
 800134e:	f7ff fdc3 	bl	8000ed8 <secFlag>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d00d      	beq.n	8001374 <traffic_display+0x4c>
			setSecTimer(TRAFFIC_13_TIMER, lightTime[GREEN_13]);
 8001358:	4b70      	ldr	r3, [pc, #448]	; (800151c <traffic_display+0x1f4>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	3302      	adds	r3, #2
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	2000      	movs	r0, #0
 8001364:	f7ff fd5a 	bl	8000e1c <setSecTimer>
			state13 = STATE_GREEN;
 8001368:	4b6b      	ldr	r3, [pc, #428]	; (8001518 <traffic_display+0x1f0>)
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
			clear_traffic_control();
 800136e:	f000 f8df 	bl	8001530 <clear_traffic_control>
			break;
 8001372:	e054      	b.n	800141e <traffic_display+0xf6>
		}

		HAL_GPIO_WritePin(LED_Port, lightPort[RED_13], GPIO_PIN_RESET);
 8001374:	4b6a      	ldr	r3, [pc, #424]	; (8001520 <traffic_display+0x1f8>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	2200      	movs	r2, #0
 800137c:	4619      	mov	r1, r3
 800137e:	4869      	ldr	r0, [pc, #420]	; (8001524 <traffic_display+0x1fc>)
 8001380:	f000 fc2b 	bl	8001bda <HAL_GPIO_WritePin>
		break;
 8001384:	e04b      	b.n	800141e <traffic_display+0xf6>
	case STATE_GREEN:
		if(secFlag(TRAFFIC_13_TIMER)) {
 8001386:	2000      	movs	r0, #0
 8001388:	f7ff fda6 	bl	8000ed8 <secFlag>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00d      	beq.n	80013ae <traffic_display+0x86>
			setSecTimer(TRAFFIC_13_TIMER, lightTime[YELLOW_13]);
 8001392:	4b62      	ldr	r3, [pc, #392]	; (800151c <traffic_display+0x1f4>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	3301      	adds	r3, #1
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	4619      	mov	r1, r3
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff fd3d 	bl	8000e1c <setSecTimer>
			state13 = STATE_YELLOW;
 80013a2:	4b5d      	ldr	r3, [pc, #372]	; (8001518 <traffic_display+0x1f0>)
 80013a4:	2202      	movs	r2, #2
 80013a6:	701a      	strb	r2, [r3, #0]
			clear_traffic_control();
 80013a8:	f000 f8c2 	bl	8001530 <clear_traffic_control>
			break;
 80013ac:	e037      	b.n	800141e <traffic_display+0xf6>
		}
		HAL_GPIO_WritePin(LED_Port, lightPort[GREEN_13], GPIO_PIN_RESET);
 80013ae:	4b5c      	ldr	r3, [pc, #368]	; (8001520 <traffic_display+0x1f8>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	3304      	adds	r3, #4
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	2200      	movs	r2, #0
 80013b8:	4619      	mov	r1, r3
 80013ba:	485a      	ldr	r0, [pc, #360]	; (8001524 <traffic_display+0x1fc>)
 80013bc:	f000 fc0d 	bl	8001bda <HAL_GPIO_WritePin>
		break;
 80013c0:	e02d      	b.n	800141e <traffic_display+0xf6>
	case STATE_YELLOW:
		if(secFlag(TRAFFIC_13_TIMER)) {
 80013c2:	2000      	movs	r0, #0
 80013c4:	f7ff fd88 	bl	8000ed8 <secFlag>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d005      	beq.n	80013da <traffic_display+0xb2>
			state13 = STATE_UPDATE;
 80013ce:	4b52      	ldr	r3, [pc, #328]	; (8001518 <traffic_display+0x1f0>)
 80013d0:	2203      	movs	r2, #3
 80013d2:	701a      	strb	r2, [r3, #0]
			clear_traffic_control();
 80013d4:	f000 f8ac 	bl	8001530 <clear_traffic_control>
			break;
 80013d8:	e021      	b.n	800141e <traffic_display+0xf6>
		}
		HAL_GPIO_WritePin(LED_Port, lightPort[YELLOW_13],GPIO_PIN_RESET);
 80013da:	4b51      	ldr	r3, [pc, #324]	; (8001520 <traffic_display+0x1f8>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	3302      	adds	r3, #2
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	2200      	movs	r2, #0
 80013e4:	4619      	mov	r1, r3
 80013e6:	484f      	ldr	r0, [pc, #316]	; (8001524 <traffic_display+0x1fc>)
 80013e8:	f000 fbf7 	bl	8001bda <HAL_GPIO_WritePin>
		break;
 80013ec:	e017      	b.n	800141e <traffic_display+0xf6>
	case STATE_UPDATE:
		if(getUpdateFlag()) {
 80013ee:	f000 f8af 	bl	8001550 <getUpdateFlag>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d007      	beq.n	8001408 <traffic_display+0xe0>
			copyArray(lightTimeUpdate, lightTime, 6);
 80013f8:	4b4b      	ldr	r3, [pc, #300]	; (8001528 <traffic_display+0x200>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a47      	ldr	r2, [pc, #284]	; (800151c <traffic_display+0x1f4>)
 80013fe:	6811      	ldr	r1, [r2, #0]
 8001400:	2206      	movs	r2, #6
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ff20 	bl	8001248 <copyArray>
		}
		setSecTimer(TRAFFIC_13_TIMER, lightTime[RED_13]);
 8001408:	4b44      	ldr	r3, [pc, #272]	; (800151c <traffic_display+0x1f4>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4619      	mov	r1, r3
 8001410:	2000      	movs	r0, #0
 8001412:	f7ff fd03 	bl	8000e1c <setSecTimer>
		state13 = STATE_RED;
 8001416:	4b40      	ldr	r3, [pc, #256]	; (8001518 <traffic_display+0x1f0>)
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
		break;
 800141c:	bf00      	nop
	}

	switch(state24) {
 800141e:	4b43      	ldr	r3, [pc, #268]	; (800152c <traffic_display+0x204>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b03      	cmp	r3, #3
 8001424:	d875      	bhi.n	8001512 <traffic_display+0x1ea>
 8001426:	a201      	add	r2, pc, #4	; (adr r2, 800142c <traffic_display+0x104>)
 8001428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142c:	080014b5 	.word	0x080014b5
 8001430:	0800143d 	.word	0x0800143d
 8001434:	08001479 	.word	0x08001479
 8001438:	080014e1 	.word	0x080014e1
	case STATE_GREEN:
		if(secFlag(TRAFFIC_24_TIMER)) {
 800143c:	2001      	movs	r0, #1
 800143e:	f7ff fd4b 	bl	8000ed8 <secFlag>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00d      	beq.n	8001464 <traffic_display+0x13c>
			setSecTimer(TRAFFIC_24_TIMER, lightTime[YELLOW_24]);
 8001448:	4b34      	ldr	r3, [pc, #208]	; (800151c <traffic_display+0x1f4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	3304      	adds	r3, #4
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	2001      	movs	r0, #1
 8001454:	f7ff fce2 	bl	8000e1c <setSecTimer>
			state24 = STATE_YELLOW;
 8001458:	4b34      	ldr	r3, [pc, #208]	; (800152c <traffic_display+0x204>)
 800145a:	2202      	movs	r2, #2
 800145c:	701a      	strb	r2, [r3, #0]
			clear_traffic_control();
 800145e:	f000 f867 	bl	8001530 <clear_traffic_control>
			break;
 8001462:	e056      	b.n	8001512 <traffic_display+0x1ea>
		}
		HAL_GPIO_WritePin(LED_Port, lightPort[GREEN_24], GPIO_PIN_RESET);
 8001464:	4b2e      	ldr	r3, [pc, #184]	; (8001520 <traffic_display+0x1f8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	330a      	adds	r3, #10
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	2200      	movs	r2, #0
 800146e:	4619      	mov	r1, r3
 8001470:	482c      	ldr	r0, [pc, #176]	; (8001524 <traffic_display+0x1fc>)
 8001472:	f000 fbb2 	bl	8001bda <HAL_GPIO_WritePin>
		break;
 8001476:	e04c      	b.n	8001512 <traffic_display+0x1ea>
	case STATE_YELLOW:
		if(secFlag(TRAFFIC_24_TIMER)) {
 8001478:	2001      	movs	r0, #1
 800147a:	f7ff fd2d 	bl	8000ed8 <secFlag>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00d      	beq.n	80014a0 <traffic_display+0x178>
			setSecTimer(TRAFFIC_24_TIMER, lightTime[RED_24]);
 8001484:	4b25      	ldr	r3, [pc, #148]	; (800151c <traffic_display+0x1f4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	3303      	adds	r3, #3
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	4619      	mov	r1, r3
 800148e:	2001      	movs	r0, #1
 8001490:	f7ff fcc4 	bl	8000e1c <setSecTimer>
			state24 = STATE_RED;
 8001494:	4b25      	ldr	r3, [pc, #148]	; (800152c <traffic_display+0x204>)
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
			clear_traffic_control();
 800149a:	f000 f849 	bl	8001530 <clear_traffic_control>
			break;
 800149e:	e038      	b.n	8001512 <traffic_display+0x1ea>
		}
		HAL_GPIO_WritePin(LED_Port, lightPort[YELLOW_24], GPIO_PIN_RESET);
 80014a0:	4b1f      	ldr	r3, [pc, #124]	; (8001520 <traffic_display+0x1f8>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	3308      	adds	r3, #8
 80014a6:	881b      	ldrh	r3, [r3, #0]
 80014a8:	2200      	movs	r2, #0
 80014aa:	4619      	mov	r1, r3
 80014ac:	481d      	ldr	r0, [pc, #116]	; (8001524 <traffic_display+0x1fc>)
 80014ae:	f000 fb94 	bl	8001bda <HAL_GPIO_WritePin>
		break;
 80014b2:	e02e      	b.n	8001512 <traffic_display+0x1ea>
	case STATE_RED:
		if(secFlag(TRAFFIC_24_TIMER)) {
 80014b4:	2001      	movs	r0, #1
 80014b6:	f7ff fd0f 	bl	8000ed8 <secFlag>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d005      	beq.n	80014cc <traffic_display+0x1a4>
			state24 = STATE_UPDATE;
 80014c0:	4b1a      	ldr	r3, [pc, #104]	; (800152c <traffic_display+0x204>)
 80014c2:	2203      	movs	r2, #3
 80014c4:	701a      	strb	r2, [r3, #0]
			clear_traffic_control();
 80014c6:	f000 f833 	bl	8001530 <clear_traffic_control>
			break;
 80014ca:	e022      	b.n	8001512 <traffic_display+0x1ea>
		}
		HAL_GPIO_WritePin(LED_Port, lightPort[RED_24], GPIO_PIN_RESET);
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <traffic_display+0x1f8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	3306      	adds	r3, #6
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	2200      	movs	r2, #0
 80014d6:	4619      	mov	r1, r3
 80014d8:	4812      	ldr	r0, [pc, #72]	; (8001524 <traffic_display+0x1fc>)
 80014da:	f000 fb7e 	bl	8001bda <HAL_GPIO_WritePin>
		break;
 80014de:	e018      	b.n	8001512 <traffic_display+0x1ea>
	case STATE_UPDATE:
		if(getUpdateFlag()) {
 80014e0:	f000 f836 	bl	8001550 <getUpdateFlag>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d007      	beq.n	80014fa <traffic_display+0x1d2>
			copyArray(lightTimeUpdate, lightTime, 6);
 80014ea:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <traffic_display+0x200>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a0b      	ldr	r2, [pc, #44]	; (800151c <traffic_display+0x1f4>)
 80014f0:	6811      	ldr	r1, [r2, #0]
 80014f2:	2206      	movs	r2, #6
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fea7 	bl	8001248 <copyArray>
		}
		setSecTimer(TRAFFIC_24_TIMER, lightTime[GREEN_24]);
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <traffic_display+0x1f4>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3305      	adds	r3, #5
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	4619      	mov	r1, r3
 8001504:	2001      	movs	r0, #1
 8001506:	f7ff fc89 	bl	8000e1c <setSecTimer>
		state24 = STATE_GREEN;
 800150a:	4b08      	ldr	r3, [pc, #32]	; (800152c <traffic_display+0x204>)
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
		break;
 8001510:	bf00      	nop
	}

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200000f4 	.word	0x200000f4
 800151c:	200000fc 	.word	0x200000fc
 8001520:	200000f8 	.word	0x200000f8
 8001524:	40010800 	.word	0x40010800
 8001528:	20000100 	.word	0x20000100
 800152c:	200000f5 	.word	0x200000f5

08001530 <clear_traffic_control>:

//turn off all traffic lights.
void clear_traffic_control(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Port, allpinLED, GPIO_PIN_SET);
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <clear_traffic_control+0x18>)
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	2201      	movs	r2, #1
 800153a:	4619      	mov	r1, r3
 800153c:	4803      	ldr	r0, [pc, #12]	; (800154c <clear_traffic_control+0x1c>)
 800153e:	f000 fb4c 	bl	8001bda <HAL_GPIO_WritePin>
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000104 	.word	0x20000104
 800154c:	40010800 	.word	0x40010800

08001550 <getUpdateFlag>:

//check if the display is done its period.
uint8_t getUpdateFlag(void) {
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
	if(isUpdate) {
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <getUpdateFlag+0x20>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d004      	beq.n	8001566 <getUpdateFlag+0x16>
		isUpdate = 0;
 800155c:	4b04      	ldr	r3, [pc, #16]	; (8001570 <getUpdateFlag+0x20>)
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]
		return 1;
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <getUpdateFlag+0x18>
	}
	return 0;//A flag to indicate the period is done
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000106 	.word	0x20000106

08001574 <updateNextPeriod>:
void updateNextPeriod(void) {
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
	isUpdate = 1;
 8001578:	4b03      	ldr	r3, [pc, #12]	; (8001588 <updateNextPeriod+0x14>)
 800157a:	2201      	movs	r2, #1
 800157c:	701a      	strb	r2, [r3, #0]
}
 800157e:	bf00      	nop
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	20000106 	.word	0x20000106

0800158c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800158c:	480c      	ldr	r0, [pc, #48]	; (80015c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800158e:	490d      	ldr	r1, [pc, #52]	; (80015c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001590:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001594:	e002      	b.n	800159c <LoopCopyDataInit>

08001596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800159a:	3304      	adds	r3, #4

0800159c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800159c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800159e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a0:	d3f9      	bcc.n	8001596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015a4:	4c0a      	ldr	r4, [pc, #40]	; (80015d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015a8:	e001      	b.n	80015ae <LoopFillZerobss>

080015aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ac:	3204      	adds	r2, #4

080015ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b0:	d3fb      	bcc.n	80015aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015b2:	f7ff fe43 	bl	800123c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015b6:	f001 fb27 	bl	8002c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015ba:	f7ff fa2f 	bl	8000a1c <main>
  bx lr
 80015be:	4770      	bx	lr
  ldr r0, =_sdata
 80015c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c4:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80015c8:	08002dcc 	.word	0x08002dcc
  ldr r2, =_sbss
 80015cc:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80015d0:	20000178 	.word	0x20000178

080015d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015d4:	e7fe      	b.n	80015d4 <ADC1_2_IRQHandler>
	...

080015d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <HAL_Init+0x28>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a07      	ldr	r2, [pc, #28]	; (8001600 <HAL_Init+0x28>)
 80015e2:	f043 0310 	orr.w	r3, r3, #16
 80015e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015e8:	2003      	movs	r0, #3
 80015ea:	f000 f923 	bl	8001834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ee:	200f      	movs	r0, #15
 80015f0:	f000 f808 	bl	8001604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f4:	f7ff fd4a 	bl	800108c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40022000 	.word	0x40022000

08001604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800160c:	4b12      	ldr	r3, [pc, #72]	; (8001658 <HAL_InitTick+0x54>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_InitTick+0x58>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4619      	mov	r1, r3
 8001616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161a:	fbb3 f3f1 	udiv	r3, r3, r1
 800161e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001622:	4618      	mov	r0, r3
 8001624:	f000 f93b 	bl	800189e <HAL_SYSTICK_Config>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e00e      	b.n	8001650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0f      	cmp	r3, #15
 8001636:	d80a      	bhi.n	800164e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001638:	2200      	movs	r2, #0
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	f04f 30ff 	mov.w	r0, #4294967295
 8001640:	f000 f903 	bl	800184a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001644:	4a06      	ldr	r2, [pc, #24]	; (8001660 <HAL_InitTick+0x5c>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164a:	2300      	movs	r3, #0
 800164c:	e000      	b.n	8001650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000018 	.word	0x20000018
 800165c:	20000020 	.word	0x20000020
 8001660:	2000001c 	.word	0x2000001c

08001664 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HAL_IncTick+0x1c>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_IncTick+0x20>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4413      	add	r3, r2
 8001674:	4a03      	ldr	r2, [pc, #12]	; (8001684 <HAL_IncTick+0x20>)
 8001676:	6013      	str	r3, [r2, #0]
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	20000020 	.word	0x20000020
 8001684:	20000164 	.word	0x20000164

08001688 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return uwTick;
 800168c:	4b02      	ldr	r3, [pc, #8]	; (8001698 <HAL_GetTick+0x10>)
 800168e:	681b      	ldr	r3, [r3, #0]
}
 8001690:	4618      	mov	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr
 8001698:	20000164 	.word	0x20000164

0800169c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <__NVIC_SetPriorityGrouping+0x44>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016b8:	4013      	ands	r3, r2
 80016ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ce:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <__NVIC_SetPriorityGrouping+0x44>)
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	60d3      	str	r3, [r2, #12]
}
 80016d4:	bf00      	nop
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <__NVIC_GetPriorityGrouping+0x18>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	0a1b      	lsrs	r3, r3, #8
 80016ee:	f003 0307 	and.w	r3, r3, #7
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	2b00      	cmp	r3, #0
 8001710:	db0b      	blt.n	800172a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	f003 021f 	and.w	r2, r3, #31
 8001718:	4906      	ldr	r1, [pc, #24]	; (8001734 <__NVIC_EnableIRQ+0x34>)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	095b      	lsrs	r3, r3, #5
 8001720:	2001      	movs	r0, #1
 8001722:	fa00 f202 	lsl.w	r2, r0, r2
 8001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100

08001738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	6039      	str	r1, [r7, #0]
 8001742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001748:	2b00      	cmp	r3, #0
 800174a:	db0a      	blt.n	8001762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	b2da      	uxtb	r2, r3
 8001750:	490c      	ldr	r1, [pc, #48]	; (8001784 <__NVIC_SetPriority+0x4c>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	0112      	lsls	r2, r2, #4
 8001758:	b2d2      	uxtb	r2, r2
 800175a:	440b      	add	r3, r1
 800175c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001760:	e00a      	b.n	8001778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4908      	ldr	r1, [pc, #32]	; (8001788 <__NVIC_SetPriority+0x50>)
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	f003 030f 	and.w	r3, r3, #15
 800176e:	3b04      	subs	r3, #4
 8001770:	0112      	lsls	r2, r2, #4
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	440b      	add	r3, r1
 8001776:	761a      	strb	r2, [r3, #24]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800178c:	b480      	push	{r7}
 800178e:	b089      	sub	sp, #36	; 0x24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f1c3 0307 	rsb	r3, r3, #7
 80017a6:	2b04      	cmp	r3, #4
 80017a8:	bf28      	it	cs
 80017aa:	2304      	movcs	r3, #4
 80017ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	3304      	adds	r3, #4
 80017b2:	2b06      	cmp	r3, #6
 80017b4:	d902      	bls.n	80017bc <NVIC_EncodePriority+0x30>
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3b03      	subs	r3, #3
 80017ba:	e000      	b.n	80017be <NVIC_EncodePriority+0x32>
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c0:	f04f 32ff 	mov.w	r2, #4294967295
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43da      	mvns	r2, r3
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	401a      	ands	r2, r3
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	fa01 f303 	lsl.w	r3, r1, r3
 80017de:	43d9      	mvns	r1, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	4313      	orrs	r3, r2
         );
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3724      	adds	r7, #36	; 0x24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001800:	d301      	bcc.n	8001806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001802:	2301      	movs	r3, #1
 8001804:	e00f      	b.n	8001826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001806:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <SysTick_Config+0x40>)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3b01      	subs	r3, #1
 800180c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800180e:	210f      	movs	r1, #15
 8001810:	f04f 30ff 	mov.w	r0, #4294967295
 8001814:	f7ff ff90 	bl	8001738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001818:	4b05      	ldr	r3, [pc, #20]	; (8001830 <SysTick_Config+0x40>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181e:	4b04      	ldr	r3, [pc, #16]	; (8001830 <SysTick_Config+0x40>)
 8001820:	2207      	movs	r2, #7
 8001822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	e000e010 	.word	0xe000e010

08001834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff ff2d 	bl	800169c <__NVIC_SetPriorityGrouping>
}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800184a:	b580      	push	{r7, lr}
 800184c:	b086      	sub	sp, #24
 800184e:	af00      	add	r7, sp, #0
 8001850:	4603      	mov	r3, r0
 8001852:	60b9      	str	r1, [r7, #8]
 8001854:	607a      	str	r2, [r7, #4]
 8001856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800185c:	f7ff ff42 	bl	80016e4 <__NVIC_GetPriorityGrouping>
 8001860:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	68b9      	ldr	r1, [r7, #8]
 8001866:	6978      	ldr	r0, [r7, #20]
 8001868:	f7ff ff90 	bl	800178c <NVIC_EncodePriority>
 800186c:	4602      	mov	r2, r0
 800186e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001872:	4611      	mov	r1, r2
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff5f 	bl	8001738 <__NVIC_SetPriority>
}
 800187a:	bf00      	nop
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	4603      	mov	r3, r0
 800188a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800188c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ff35 	bl	8001700 <__NVIC_EnableIRQ>
}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff ffa2 	bl	80017f0 <SysTick_Config>
 80018ac:	4603      	mov	r3, r0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b08b      	sub	sp, #44	; 0x2c
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018c2:	2300      	movs	r3, #0
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ca:	e148      	b.n	8001b5e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018cc:	2201      	movs	r2, #1
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	69fa      	ldr	r2, [r7, #28]
 80018dc:	4013      	ands	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	f040 8137 	bne.w	8001b58 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	4aa3      	ldr	r2, [pc, #652]	; (8001b7c <HAL_GPIO_Init+0x2c4>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d05e      	beq.n	80019b2 <HAL_GPIO_Init+0xfa>
 80018f4:	4aa1      	ldr	r2, [pc, #644]	; (8001b7c <HAL_GPIO_Init+0x2c4>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d875      	bhi.n	80019e6 <HAL_GPIO_Init+0x12e>
 80018fa:	4aa1      	ldr	r2, [pc, #644]	; (8001b80 <HAL_GPIO_Init+0x2c8>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d058      	beq.n	80019b2 <HAL_GPIO_Init+0xfa>
 8001900:	4a9f      	ldr	r2, [pc, #636]	; (8001b80 <HAL_GPIO_Init+0x2c8>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d86f      	bhi.n	80019e6 <HAL_GPIO_Init+0x12e>
 8001906:	4a9f      	ldr	r2, [pc, #636]	; (8001b84 <HAL_GPIO_Init+0x2cc>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d052      	beq.n	80019b2 <HAL_GPIO_Init+0xfa>
 800190c:	4a9d      	ldr	r2, [pc, #628]	; (8001b84 <HAL_GPIO_Init+0x2cc>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d869      	bhi.n	80019e6 <HAL_GPIO_Init+0x12e>
 8001912:	4a9d      	ldr	r2, [pc, #628]	; (8001b88 <HAL_GPIO_Init+0x2d0>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d04c      	beq.n	80019b2 <HAL_GPIO_Init+0xfa>
 8001918:	4a9b      	ldr	r2, [pc, #620]	; (8001b88 <HAL_GPIO_Init+0x2d0>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d863      	bhi.n	80019e6 <HAL_GPIO_Init+0x12e>
 800191e:	4a9b      	ldr	r2, [pc, #620]	; (8001b8c <HAL_GPIO_Init+0x2d4>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d046      	beq.n	80019b2 <HAL_GPIO_Init+0xfa>
 8001924:	4a99      	ldr	r2, [pc, #612]	; (8001b8c <HAL_GPIO_Init+0x2d4>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d85d      	bhi.n	80019e6 <HAL_GPIO_Init+0x12e>
 800192a:	2b12      	cmp	r3, #18
 800192c:	d82a      	bhi.n	8001984 <HAL_GPIO_Init+0xcc>
 800192e:	2b12      	cmp	r3, #18
 8001930:	d859      	bhi.n	80019e6 <HAL_GPIO_Init+0x12e>
 8001932:	a201      	add	r2, pc, #4	; (adr r2, 8001938 <HAL_GPIO_Init+0x80>)
 8001934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001938:	080019b3 	.word	0x080019b3
 800193c:	0800198d 	.word	0x0800198d
 8001940:	0800199f 	.word	0x0800199f
 8001944:	080019e1 	.word	0x080019e1
 8001948:	080019e7 	.word	0x080019e7
 800194c:	080019e7 	.word	0x080019e7
 8001950:	080019e7 	.word	0x080019e7
 8001954:	080019e7 	.word	0x080019e7
 8001958:	080019e7 	.word	0x080019e7
 800195c:	080019e7 	.word	0x080019e7
 8001960:	080019e7 	.word	0x080019e7
 8001964:	080019e7 	.word	0x080019e7
 8001968:	080019e7 	.word	0x080019e7
 800196c:	080019e7 	.word	0x080019e7
 8001970:	080019e7 	.word	0x080019e7
 8001974:	080019e7 	.word	0x080019e7
 8001978:	080019e7 	.word	0x080019e7
 800197c:	08001995 	.word	0x08001995
 8001980:	080019a9 	.word	0x080019a9
 8001984:	4a82      	ldr	r2, [pc, #520]	; (8001b90 <HAL_GPIO_Init+0x2d8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d013      	beq.n	80019b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800198a:	e02c      	b.n	80019e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	623b      	str	r3, [r7, #32]
          break;
 8001992:	e029      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	3304      	adds	r3, #4
 800199a:	623b      	str	r3, [r7, #32]
          break;
 800199c:	e024      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	3308      	adds	r3, #8
 80019a4:	623b      	str	r3, [r7, #32]
          break;
 80019a6:	e01f      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	330c      	adds	r3, #12
 80019ae:	623b      	str	r3, [r7, #32]
          break;
 80019b0:	e01a      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d102      	bne.n	80019c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019ba:	2304      	movs	r3, #4
 80019bc:	623b      	str	r3, [r7, #32]
          break;
 80019be:	e013      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d105      	bne.n	80019d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019c8:	2308      	movs	r3, #8
 80019ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	611a      	str	r2, [r3, #16]
          break;
 80019d2:	e009      	b.n	80019e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019d4:	2308      	movs	r3, #8
 80019d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	69fa      	ldr	r2, [r7, #28]
 80019dc:	615a      	str	r2, [r3, #20]
          break;
 80019de:	e003      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019e0:	2300      	movs	r3, #0
 80019e2:	623b      	str	r3, [r7, #32]
          break;
 80019e4:	e000      	b.n	80019e8 <HAL_GPIO_Init+0x130>
          break;
 80019e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	2bff      	cmp	r3, #255	; 0xff
 80019ec:	d801      	bhi.n	80019f2 <HAL_GPIO_Init+0x13a>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	e001      	b.n	80019f6 <HAL_GPIO_Init+0x13e>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3304      	adds	r3, #4
 80019f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	2bff      	cmp	r3, #255	; 0xff
 80019fc:	d802      	bhi.n	8001a04 <HAL_GPIO_Init+0x14c>
 80019fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	e002      	b.n	8001a0a <HAL_GPIO_Init+0x152>
 8001a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a06:	3b08      	subs	r3, #8
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	210f      	movs	r1, #15
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	fa01 f303 	lsl.w	r3, r1, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	6a39      	ldr	r1, [r7, #32]
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	fa01 f303 	lsl.w	r3, r1, r3
 8001a24:	431a      	orrs	r2, r3
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 8090 	beq.w	8001b58 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a38:	4b56      	ldr	r3, [pc, #344]	; (8001b94 <HAL_GPIO_Init+0x2dc>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	4a55      	ldr	r2, [pc, #340]	; (8001b94 <HAL_GPIO_Init+0x2dc>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	6193      	str	r3, [r2, #24]
 8001a44:	4b53      	ldr	r3, [pc, #332]	; (8001b94 <HAL_GPIO_Init+0x2dc>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a50:	4a51      	ldr	r2, [pc, #324]	; (8001b98 <HAL_GPIO_Init+0x2e0>)
 8001a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	3302      	adds	r3, #2
 8001a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a60:	f003 0303 	and.w	r3, r3, #3
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	220f      	movs	r2, #15
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4013      	ands	r3, r2
 8001a72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a49      	ldr	r2, [pc, #292]	; (8001b9c <HAL_GPIO_Init+0x2e4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d00d      	beq.n	8001a98 <HAL_GPIO_Init+0x1e0>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a48      	ldr	r2, [pc, #288]	; (8001ba0 <HAL_GPIO_Init+0x2e8>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d007      	beq.n	8001a94 <HAL_GPIO_Init+0x1dc>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a47      	ldr	r2, [pc, #284]	; (8001ba4 <HAL_GPIO_Init+0x2ec>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d101      	bne.n	8001a90 <HAL_GPIO_Init+0x1d8>
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	e004      	b.n	8001a9a <HAL_GPIO_Init+0x1e2>
 8001a90:	2303      	movs	r3, #3
 8001a92:	e002      	b.n	8001a9a <HAL_GPIO_Init+0x1e2>
 8001a94:	2301      	movs	r3, #1
 8001a96:	e000      	b.n	8001a9a <HAL_GPIO_Init+0x1e2>
 8001a98:	2300      	movs	r3, #0
 8001a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a9c:	f002 0203 	and.w	r2, r2, #3
 8001aa0:	0092      	lsls	r2, r2, #2
 8001aa2:	4093      	lsls	r3, r2
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001aaa:	493b      	ldr	r1, [pc, #236]	; (8001b98 <HAL_GPIO_Init+0x2e0>)
 8001aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d006      	beq.n	8001ad2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ac4:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4937      	ldr	r1, [pc, #220]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	600b      	str	r3, [r1, #0]
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ad2:	4b35      	ldr	r3, [pc, #212]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	4933      	ldr	r1, [pc, #204]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d006      	beq.n	8001afa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001aec:	4b2e      	ldr	r3, [pc, #184]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	492d      	ldr	r1, [pc, #180]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	604b      	str	r3, [r1, #4]
 8001af8:	e006      	b.n	8001b08 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001afa:	4b2b      	ldr	r3, [pc, #172]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	4929      	ldr	r1, [pc, #164]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b04:	4013      	ands	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d006      	beq.n	8001b22 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b14:	4b24      	ldr	r3, [pc, #144]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b16:	689a      	ldr	r2, [r3, #8]
 8001b18:	4923      	ldr	r1, [pc, #140]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	608b      	str	r3, [r1, #8]
 8001b20:	e006      	b.n	8001b30 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b22:	4b21      	ldr	r3, [pc, #132]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b24:	689a      	ldr	r2, [r3, #8]
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	491f      	ldr	r1, [pc, #124]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d006      	beq.n	8001b4a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	4919      	ldr	r1, [pc, #100]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	60cb      	str	r3, [r1, #12]
 8001b48:	e006      	b.n	8001b58 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b4a:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b4c:	68da      	ldr	r2, [r3, #12]
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	43db      	mvns	r3, r3
 8001b52:	4915      	ldr	r1, [pc, #84]	; (8001ba8 <HAL_GPIO_Init+0x2f0>)
 8001b54:	4013      	ands	r3, r2
 8001b56:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	fa22 f303 	lsr.w	r3, r2, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f47f aeaf 	bne.w	80018cc <HAL_GPIO_Init+0x14>
  }
}
 8001b6e:	bf00      	nop
 8001b70:	bf00      	nop
 8001b72:	372c      	adds	r7, #44	; 0x2c
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	10320000 	.word	0x10320000
 8001b80:	10310000 	.word	0x10310000
 8001b84:	10220000 	.word	0x10220000
 8001b88:	10210000 	.word	0x10210000
 8001b8c:	10120000 	.word	0x10120000
 8001b90:	10110000 	.word	0x10110000
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40010000 	.word	0x40010000
 8001b9c:	40010800 	.word	0x40010800
 8001ba0:	40010c00 	.word	0x40010c00
 8001ba4:	40011000 	.word	0x40011000
 8001ba8:	40010400 	.word	0x40010400

08001bac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	73fb      	strb	r3, [r7, #15]
 8001bc8:	e001      	b.n	8001bce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr

08001bda <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b083      	sub	sp, #12
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
 8001be2:	460b      	mov	r3, r1
 8001be4:	807b      	strh	r3, [r7, #2]
 8001be6:	4613      	mov	r3, r2
 8001be8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bea:	787b      	ldrb	r3, [r7, #1]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bf0:	887a      	ldrh	r2, [r7, #2]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bf6:	e003      	b.n	8001c00 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bf8:	887b      	ldrh	r3, [r7, #2]
 8001bfa:	041a      	lsls	r2, r3, #16
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	611a      	str	r2, [r3, #16]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr

08001c0a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b085      	sub	sp, #20
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
 8001c12:	460b      	mov	r3, r1
 8001c14:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c1c:	887a      	ldrh	r2, [r7, #2]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	4013      	ands	r3, r2
 8001c22:	041a      	lsls	r2, r3, #16
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	43d9      	mvns	r1, r3
 8001c28:	887b      	ldrh	r3, [r7, #2]
 8001c2a:	400b      	ands	r3, r1
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	611a      	str	r2, [r3, #16]
}
 8001c32:	bf00      	nop
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr

08001c3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e26c      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 8087 	beq.w	8001d6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c5c:	4b92      	ldr	r3, [pc, #584]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 030c 	and.w	r3, r3, #12
 8001c64:	2b04      	cmp	r3, #4
 8001c66:	d00c      	beq.n	8001c82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c68:	4b8f      	ldr	r3, [pc, #572]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 030c 	and.w	r3, r3, #12
 8001c70:	2b08      	cmp	r3, #8
 8001c72:	d112      	bne.n	8001c9a <HAL_RCC_OscConfig+0x5e>
 8001c74:	4b8c      	ldr	r3, [pc, #560]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c80:	d10b      	bne.n	8001c9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c82:	4b89      	ldr	r3, [pc, #548]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d06c      	beq.n	8001d68 <HAL_RCC_OscConfig+0x12c>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d168      	bne.n	8001d68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e246      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ca2:	d106      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x76>
 8001ca4:	4b80      	ldr	r3, [pc, #512]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a7f      	ldr	r2, [pc, #508]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cae:	6013      	str	r3, [r2, #0]
 8001cb0:	e02e      	b.n	8001d10 <HAL_RCC_OscConfig+0xd4>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d10c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x98>
 8001cba:	4b7b      	ldr	r3, [pc, #492]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a7a      	ldr	r2, [pc, #488]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	4b78      	ldr	r3, [pc, #480]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a77      	ldr	r2, [pc, #476]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd0:	6013      	str	r3, [r2, #0]
 8001cd2:	e01d      	b.n	8001d10 <HAL_RCC_OscConfig+0xd4>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cdc:	d10c      	bne.n	8001cf8 <HAL_RCC_OscConfig+0xbc>
 8001cde:	4b72      	ldr	r3, [pc, #456]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a71      	ldr	r2, [pc, #452]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	4b6f      	ldr	r3, [pc, #444]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a6e      	ldr	r2, [pc, #440]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e00b      	b.n	8001d10 <HAL_RCC_OscConfig+0xd4>
 8001cf8:	4b6b      	ldr	r3, [pc, #428]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a6a      	ldr	r2, [pc, #424]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	4b68      	ldr	r3, [pc, #416]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a67      	ldr	r2, [pc, #412]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d18:	f7ff fcb6 	bl	8001688 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d20:	f7ff fcb2 	bl	8001688 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	; 0x64
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e1fa      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d32:	4b5d      	ldr	r3, [pc, #372]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0xe4>
 8001d3e:	e014      	b.n	8001d6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d40:	f7ff fca2 	bl	8001688 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff fc9e 	bl	8001688 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	; 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e1e6      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5a:	4b53      	ldr	r3, [pc, #332]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f0      	bne.n	8001d48 <HAL_RCC_OscConfig+0x10c>
 8001d66:	e000      	b.n	8001d6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d063      	beq.n	8001e3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d76:	4b4c      	ldr	r3, [pc, #304]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 030c 	and.w	r3, r3, #12
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00b      	beq.n	8001d9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d82:	4b49      	ldr	r3, [pc, #292]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	d11c      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x18c>
 8001d8e:	4b46      	ldr	r3, [pc, #280]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d116      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d9a:	4b43      	ldr	r3, [pc, #268]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_RCC_OscConfig+0x176>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691b      	ldr	r3, [r3, #16]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d001      	beq.n	8001db2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e1ba      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db2:	4b3d      	ldr	r3, [pc, #244]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	00db      	lsls	r3, r3, #3
 8001dc0:	4939      	ldr	r1, [pc, #228]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc6:	e03a      	b.n	8001e3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d020      	beq.n	8001e12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dd0:	4b36      	ldr	r3, [pc, #216]	; (8001eac <HAL_RCC_OscConfig+0x270>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fc57 	bl	8001688 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dde:	f7ff fc53 	bl	8001688 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e19b      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df0:	4b2d      	ldr	r3, [pc, #180]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0f0      	beq.n	8001dde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfc:	4b2a      	ldr	r3, [pc, #168]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	4927      	ldr	r1, [pc, #156]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	600b      	str	r3, [r1, #0]
 8001e10:	e015      	b.n	8001e3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e12:	4b26      	ldr	r3, [pc, #152]	; (8001eac <HAL_RCC_OscConfig+0x270>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e18:	f7ff fc36 	bl	8001688 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e20:	f7ff fc32 	bl	8001688 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e17a      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e32:	4b1d      	ldr	r3, [pc, #116]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d03a      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d019      	beq.n	8001e86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e52:	4b17      	ldr	r3, [pc, #92]	; (8001eb0 <HAL_RCC_OscConfig+0x274>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e58:	f7ff fc16 	bl	8001688 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e60:	f7ff fc12 	bl	8001688 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e15a      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e72:	4b0d      	ldr	r3, [pc, #52]	; (8001ea8 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e7e:	2001      	movs	r0, #1
 8001e80:	f000 faa6 	bl	80023d0 <RCC_Delay>
 8001e84:	e01c      	b.n	8001ec0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <HAL_RCC_OscConfig+0x274>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e8c:	f7ff fbfc 	bl	8001688 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e92:	e00f      	b.n	8001eb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e94:	f7ff fbf8 	bl	8001688 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d908      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e140      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	42420000 	.word	0x42420000
 8001eb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eb4:	4b9e      	ldr	r3, [pc, #632]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1e9      	bne.n	8001e94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 80a6 	beq.w	800201a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ed2:	4b97      	ldr	r3, [pc, #604]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10d      	bne.n	8001efa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ede:	4b94      	ldr	r3, [pc, #592]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	4a93      	ldr	r2, [pc, #588]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001ee4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	61d3      	str	r3, [r2, #28]
 8001eea:	4b91      	ldr	r3, [pc, #580]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001efa:	4b8e      	ldr	r3, [pc, #568]	; (8002134 <HAL_RCC_OscConfig+0x4f8>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d118      	bne.n	8001f38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f06:	4b8b      	ldr	r3, [pc, #556]	; (8002134 <HAL_RCC_OscConfig+0x4f8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a8a      	ldr	r2, [pc, #552]	; (8002134 <HAL_RCC_OscConfig+0x4f8>)
 8001f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f12:	f7ff fbb9 	bl	8001688 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f1a:	f7ff fbb5 	bl	8001688 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b64      	cmp	r3, #100	; 0x64
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e0fd      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2c:	4b81      	ldr	r3, [pc, #516]	; (8002134 <HAL_RCC_OscConfig+0x4f8>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0f0      	beq.n	8001f1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d106      	bne.n	8001f4e <HAL_RCC_OscConfig+0x312>
 8001f40:	4b7b      	ldr	r3, [pc, #492]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	4a7a      	ldr	r2, [pc, #488]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	6213      	str	r3, [r2, #32]
 8001f4c:	e02d      	b.n	8001faa <HAL_RCC_OscConfig+0x36e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x334>
 8001f56:	4b76      	ldr	r3, [pc, #472]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	4a75      	ldr	r2, [pc, #468]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	6213      	str	r3, [r2, #32]
 8001f62:	4b73      	ldr	r3, [pc, #460]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	4a72      	ldr	r2, [pc, #456]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f68:	f023 0304 	bic.w	r3, r3, #4
 8001f6c:	6213      	str	r3, [r2, #32]
 8001f6e:	e01c      	b.n	8001faa <HAL_RCC_OscConfig+0x36e>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b05      	cmp	r3, #5
 8001f76:	d10c      	bne.n	8001f92 <HAL_RCC_OscConfig+0x356>
 8001f78:	4b6d      	ldr	r3, [pc, #436]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f7a:	6a1b      	ldr	r3, [r3, #32]
 8001f7c:	4a6c      	ldr	r2, [pc, #432]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f7e:	f043 0304 	orr.w	r3, r3, #4
 8001f82:	6213      	str	r3, [r2, #32]
 8001f84:	4b6a      	ldr	r3, [pc, #424]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	4a69      	ldr	r2, [pc, #420]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6213      	str	r3, [r2, #32]
 8001f90:	e00b      	b.n	8001faa <HAL_RCC_OscConfig+0x36e>
 8001f92:	4b67      	ldr	r3, [pc, #412]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	4a66      	ldr	r2, [pc, #408]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001f98:	f023 0301 	bic.w	r3, r3, #1
 8001f9c:	6213      	str	r3, [r2, #32]
 8001f9e:	4b64      	ldr	r3, [pc, #400]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	4a63      	ldr	r2, [pc, #396]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001fa4:	f023 0304 	bic.w	r3, r3, #4
 8001fa8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d015      	beq.n	8001fde <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb2:	f7ff fb69 	bl	8001688 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb8:	e00a      	b.n	8001fd0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f7ff fb65 	bl	8001688 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e0ab      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd0:	4b57      	ldr	r3, [pc, #348]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0ee      	beq.n	8001fba <HAL_RCC_OscConfig+0x37e>
 8001fdc:	e014      	b.n	8002008 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fde:	f7ff fb53 	bl	8001688 <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fe4:	e00a      	b.n	8001ffc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe6:	f7ff fb4f 	bl	8001688 <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e095      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffc:	4b4c      	ldr	r3, [pc, #304]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d1ee      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002008:	7dfb      	ldrb	r3, [r7, #23]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d105      	bne.n	800201a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800200e:	4b48      	ldr	r3, [pc, #288]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	4a47      	ldr	r2, [pc, #284]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002018:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 8081 	beq.w	8002126 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002024:	4b42      	ldr	r3, [pc, #264]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 030c 	and.w	r3, r3, #12
 800202c:	2b08      	cmp	r3, #8
 800202e:	d061      	beq.n	80020f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	69db      	ldr	r3, [r3, #28]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d146      	bne.n	80020c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002038:	4b3f      	ldr	r3, [pc, #252]	; (8002138 <HAL_RCC_OscConfig+0x4fc>)
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203e:	f7ff fb23 	bl	8001688 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002046:	f7ff fb1f 	bl	8001688 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e067      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002058:	4b35      	ldr	r3, [pc, #212]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1f0      	bne.n	8002046 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800206c:	d108      	bne.n	8002080 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800206e:	4b30      	ldr	r3, [pc, #192]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	492d      	ldr	r1, [pc, #180]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002080:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a19      	ldr	r1, [r3, #32]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002090:	430b      	orrs	r3, r1
 8002092:	4927      	ldr	r1, [pc, #156]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002094:	4313      	orrs	r3, r2
 8002096:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002098:	4b27      	ldr	r3, [pc, #156]	; (8002138 <HAL_RCC_OscConfig+0x4fc>)
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209e:	f7ff faf3 	bl	8001688 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a6:	f7ff faef 	bl	8001688 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e037      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020b8:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x46a>
 80020c4:	e02f      	b.n	8002126 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c6:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <HAL_RCC_OscConfig+0x4fc>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020cc:	f7ff fadc 	bl	8001688 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d4:	f7ff fad8 	bl	8001688 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e020      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e6:	4b12      	ldr	r3, [pc, #72]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1f0      	bne.n	80020d4 <HAL_RCC_OscConfig+0x498>
 80020f2:	e018      	b.n	8002126 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d101      	bne.n	8002100 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e013      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <HAL_RCC_OscConfig+0x4f4>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	429a      	cmp	r2, r3
 8002112:	d106      	bne.n	8002122 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800211e:	429a      	cmp	r2, r3
 8002120:	d001      	beq.n	8002126 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	40007000 	.word	0x40007000
 8002138:	42420060 	.word	0x42420060

0800213c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e0d0      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002150:	4b6a      	ldr	r3, [pc, #424]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d910      	bls.n	8002180 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215e:	4b67      	ldr	r3, [pc, #412]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 0207 	bic.w	r2, r3, #7
 8002166:	4965      	ldr	r1, [pc, #404]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	4313      	orrs	r3, r2
 800216c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800216e:	4b63      	ldr	r3, [pc, #396]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	429a      	cmp	r2, r3
 800217a:	d001      	beq.n	8002180 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e0b8      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d020      	beq.n	80021ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d005      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002198:	4b59      	ldr	r3, [pc, #356]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4a58      	ldr	r2, [pc, #352]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80021a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0308 	and.w	r3, r3, #8
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d005      	beq.n	80021bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021b0:	4b53      	ldr	r3, [pc, #332]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	4a52      	ldr	r2, [pc, #328]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80021ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021bc:	4b50      	ldr	r3, [pc, #320]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	494d      	ldr	r1, [pc, #308]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d040      	beq.n	800225c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d107      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e2:	4b47      	ldr	r3, [pc, #284]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d115      	bne.n	800221a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e07f      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d107      	bne.n	800220a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021fa:	4b41      	ldr	r3, [pc, #260]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d109      	bne.n	800221a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e073      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220a:	4b3d      	ldr	r3, [pc, #244]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e06b      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800221a:	4b39      	ldr	r3, [pc, #228]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f023 0203 	bic.w	r2, r3, #3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4936      	ldr	r1, [pc, #216]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 8002228:	4313      	orrs	r3, r2
 800222a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800222c:	f7ff fa2c 	bl	8001688 <HAL_GetTick>
 8002230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002232:	e00a      	b.n	800224a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002234:	f7ff fa28 	bl	8001688 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002242:	4293      	cmp	r3, r2
 8002244:	d901      	bls.n	800224a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e053      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800224a:	4b2d      	ldr	r3, [pc, #180]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 020c 	and.w	r2, r3, #12
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	429a      	cmp	r2, r3
 800225a:	d1eb      	bne.n	8002234 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800225c:	4b27      	ldr	r3, [pc, #156]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d210      	bcs.n	800228c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226a:	4b24      	ldr	r3, [pc, #144]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f023 0207 	bic.w	r2, r3, #7
 8002272:	4922      	ldr	r1, [pc, #136]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	4313      	orrs	r3, r2
 8002278:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227a:	4b20      	ldr	r3, [pc, #128]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	429a      	cmp	r2, r3
 8002286:	d001      	beq.n	800228c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e032      	b.n	80022f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0304 	and.w	r3, r3, #4
 8002294:	2b00      	cmp	r3, #0
 8002296:	d008      	beq.n	80022aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	4916      	ldr	r1, [pc, #88]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d009      	beq.n	80022ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022b6:	4b12      	ldr	r3, [pc, #72]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	490e      	ldr	r1, [pc, #56]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022ca:	f000 f821 	bl	8002310 <HAL_RCC_GetSysClockFreq>
 80022ce:	4602      	mov	r2, r0
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	091b      	lsrs	r3, r3, #4
 80022d6:	f003 030f 	and.w	r3, r3, #15
 80022da:	490a      	ldr	r1, [pc, #40]	; (8002304 <HAL_RCC_ClockConfig+0x1c8>)
 80022dc:	5ccb      	ldrb	r3, [r1, r3]
 80022de:	fa22 f303 	lsr.w	r3, r2, r3
 80022e2:	4a09      	ldr	r2, [pc, #36]	; (8002308 <HAL_RCC_ClockConfig+0x1cc>)
 80022e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022e6:	4b09      	ldr	r3, [pc, #36]	; (800230c <HAL_RCC_ClockConfig+0x1d0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff f98a 	bl	8001604 <HAL_InitTick>

  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40022000 	.word	0x40022000
 8002300:	40021000 	.word	0x40021000
 8002304:	08002db0 	.word	0x08002db0
 8002308:	20000018 	.word	0x20000018
 800230c:	2000001c 	.word	0x2000001c

08002310 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002310:	b490      	push	{r4, r7}
 8002312:	b08a      	sub	sp, #40	; 0x28
 8002314:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002316:	4b2a      	ldr	r3, [pc, #168]	; (80023c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002318:	1d3c      	adds	r4, r7, #4
 800231a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800231c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002320:	f240 2301 	movw	r3, #513	; 0x201
 8002324:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	61fb      	str	r3, [r7, #28]
 800232a:	2300      	movs	r3, #0
 800232c:	61bb      	str	r3, [r7, #24]
 800232e:	2300      	movs	r3, #0
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
 8002332:	2300      	movs	r3, #0
 8002334:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800233a:	4b22      	ldr	r3, [pc, #136]	; (80023c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b04      	cmp	r3, #4
 8002348:	d002      	beq.n	8002350 <HAL_RCC_GetSysClockFreq+0x40>
 800234a:	2b08      	cmp	r3, #8
 800234c:	d003      	beq.n	8002356 <HAL_RCC_GetSysClockFreq+0x46>
 800234e:	e02d      	b.n	80023ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002350:	4b1d      	ldr	r3, [pc, #116]	; (80023c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002352:	623b      	str	r3, [r7, #32]
      break;
 8002354:	e02d      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	0c9b      	lsrs	r3, r3, #18
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002362:	4413      	add	r3, r2
 8002364:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002368:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d013      	beq.n	800239c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002374:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	0c5b      	lsrs	r3, r3, #17
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002382:	4413      	add	r3, r2
 8002384:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002388:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	4a0e      	ldr	r2, [pc, #56]	; (80023c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800238e:	fb02 f203 	mul.w	r2, r2, r3
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	627b      	str	r3, [r7, #36]	; 0x24
 800239a:	e004      	b.n	80023a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	4a0b      	ldr	r2, [pc, #44]	; (80023cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80023a0:	fb02 f303 	mul.w	r3, r2, r3
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80023a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a8:	623b      	str	r3, [r7, #32]
      break;
 80023aa:	e002      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ae:	623b      	str	r3, [r7, #32]
      break;
 80023b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023b2:	6a3b      	ldr	r3, [r7, #32]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3728      	adds	r7, #40	; 0x28
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc90      	pop	{r4, r7}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	08002d78 	.word	0x08002d78
 80023c4:	40021000 	.word	0x40021000
 80023c8:	007a1200 	.word	0x007a1200
 80023cc:	003d0900 	.word	0x003d0900

080023d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023d8:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <RCC_Delay+0x34>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0a      	ldr	r2, [pc, #40]	; (8002408 <RCC_Delay+0x38>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	0a5b      	lsrs	r3, r3, #9
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80023ec:	bf00      	nop
  }
  while (Delay --);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1e5a      	subs	r2, r3, #1
 80023f2:	60fa      	str	r2, [r7, #12]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1f9      	bne.n	80023ec <RCC_Delay+0x1c>
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	20000018 	.word	0x20000018
 8002408:	10624dd3 	.word	0x10624dd3

0800240c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e041      	b.n	80024a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7fe fe5c 	bl	80010f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3304      	adds	r3, #4
 8002448:	4619      	mov	r1, r3
 800244a:	4610      	mov	r0, r2
 800244c:	f000 fa6a 	bl	8002924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d001      	beq.n	80024c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e035      	b.n	8002530 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2202      	movs	r2, #2
 80024c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a16      	ldr	r2, [pc, #88]	; (800253c <HAL_TIM_Base_Start_IT+0x90>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d009      	beq.n	80024fa <HAL_TIM_Base_Start_IT+0x4e>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024ee:	d004      	beq.n	80024fa <HAL_TIM_Base_Start_IT+0x4e>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a12      	ldr	r2, [pc, #72]	; (8002540 <HAL_TIM_Base_Start_IT+0x94>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d111      	bne.n	800251e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 0307 	and.w	r3, r3, #7
 8002504:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2b06      	cmp	r3, #6
 800250a:	d010      	beq.n	800252e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f042 0201 	orr.w	r2, r2, #1
 800251a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800251c:	e007      	b.n	800252e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f042 0201 	orr.w	r2, r2, #1
 800252c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	40012c00 	.word	0x40012c00
 8002540:	40000400 	.word	0x40000400

08002544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b02      	cmp	r3, #2
 8002558:	d122      	bne.n	80025a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b02      	cmp	r3, #2
 8002566:	d11b      	bne.n	80025a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f06f 0202 	mvn.w	r2, #2
 8002570:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f9b1 	bl	80028ee <HAL_TIM_IC_CaptureCallback>
 800258c:	e005      	b.n	800259a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f9a4 	bl	80028dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 f9b3 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d122      	bne.n	80025f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b04      	cmp	r3, #4
 80025ba:	d11b      	bne.n	80025f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f06f 0204 	mvn.w	r2, #4
 80025c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2202      	movs	r2, #2
 80025ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f987 	bl	80028ee <HAL_TIM_IC_CaptureCallback>
 80025e0:	e005      	b.n	80025ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 f97a 	bl	80028dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f989 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b08      	cmp	r3, #8
 8002600:	d122      	bne.n	8002648 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	2b08      	cmp	r3, #8
 800260e:	d11b      	bne.n	8002648 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0208 	mvn.w	r2, #8
 8002618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2204      	movs	r2, #4
 800261e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	f003 0303 	and.w	r3, r3, #3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f95d 	bl	80028ee <HAL_TIM_IC_CaptureCallback>
 8002634:	e005      	b.n	8002642 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 f950 	bl	80028dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 f95f 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	f003 0310 	and.w	r3, r3, #16
 8002652:	2b10      	cmp	r3, #16
 8002654:	d122      	bne.n	800269c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	f003 0310 	and.w	r3, r3, #16
 8002660:	2b10      	cmp	r3, #16
 8002662:	d11b      	bne.n	800269c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f06f 0210 	mvn.w	r2, #16
 800266c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2208      	movs	r2, #8
 8002672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 f933 	bl	80028ee <HAL_TIM_IC_CaptureCallback>
 8002688:	e005      	b.n	8002696 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f926 	bl	80028dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 f935 	bl	8002900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d10e      	bne.n	80026c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d107      	bne.n	80026c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f06f 0201 	mvn.w	r2, #1
 80026c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7fe fc62 	bl	8000f8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d2:	2b80      	cmp	r3, #128	; 0x80
 80026d4:	d10e      	bne.n	80026f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e0:	2b80      	cmp	r3, #128	; 0x80
 80026e2:	d107      	bne.n	80026f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 fa67 	bl	8002bc2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691b      	ldr	r3, [r3, #16]
 80026fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026fe:	2b40      	cmp	r3, #64	; 0x40
 8002700:	d10e      	bne.n	8002720 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800270c:	2b40      	cmp	r3, #64	; 0x40
 800270e:	d107      	bne.n	8002720 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f8f9 	bl	8002912 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b20      	cmp	r3, #32
 800272c:	d10e      	bne.n	800274c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f003 0320 	and.w	r3, r3, #32
 8002738:	2b20      	cmp	r3, #32
 800273a:	d107      	bne.n	800274c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f06f 0220 	mvn.w	r2, #32
 8002744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 fa32 	bl	8002bb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800274c:	bf00      	nop
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002764:	2b01      	cmp	r3, #1
 8002766:	d101      	bne.n	800276c <HAL_TIM_ConfigClockSource+0x18>
 8002768:	2302      	movs	r3, #2
 800276a:	e0b3      	b.n	80028d4 <HAL_TIM_ConfigClockSource+0x180>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800278a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002792:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027a4:	d03e      	beq.n	8002824 <HAL_TIM_ConfigClockSource+0xd0>
 80027a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027aa:	f200 8087 	bhi.w	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027b2:	f000 8085 	beq.w	80028c0 <HAL_TIM_ConfigClockSource+0x16c>
 80027b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027ba:	d87f      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027bc:	2b70      	cmp	r3, #112	; 0x70
 80027be:	d01a      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0xa2>
 80027c0:	2b70      	cmp	r3, #112	; 0x70
 80027c2:	d87b      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027c4:	2b60      	cmp	r3, #96	; 0x60
 80027c6:	d050      	beq.n	800286a <HAL_TIM_ConfigClockSource+0x116>
 80027c8:	2b60      	cmp	r3, #96	; 0x60
 80027ca:	d877      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027cc:	2b50      	cmp	r3, #80	; 0x50
 80027ce:	d03c      	beq.n	800284a <HAL_TIM_ConfigClockSource+0xf6>
 80027d0:	2b50      	cmp	r3, #80	; 0x50
 80027d2:	d873      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027d4:	2b40      	cmp	r3, #64	; 0x40
 80027d6:	d058      	beq.n	800288a <HAL_TIM_ConfigClockSource+0x136>
 80027d8:	2b40      	cmp	r3, #64	; 0x40
 80027da:	d86f      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027dc:	2b30      	cmp	r3, #48	; 0x30
 80027de:	d064      	beq.n	80028aa <HAL_TIM_ConfigClockSource+0x156>
 80027e0:	2b30      	cmp	r3, #48	; 0x30
 80027e2:	d86b      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027e4:	2b20      	cmp	r3, #32
 80027e6:	d060      	beq.n	80028aa <HAL_TIM_ConfigClockSource+0x156>
 80027e8:	2b20      	cmp	r3, #32
 80027ea:	d867      	bhi.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d05c      	beq.n	80028aa <HAL_TIM_ConfigClockSource+0x156>
 80027f0:	2b10      	cmp	r3, #16
 80027f2:	d05a      	beq.n	80028aa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80027f4:	e062      	b.n	80028bc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	6899      	ldr	r1, [r3, #8]
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f000 f95c 	bl	8002ac2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002818:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	609a      	str	r2, [r3, #8]
      break;
 8002822:	e04e      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6818      	ldr	r0, [r3, #0]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	6899      	ldr	r1, [r3, #8]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f000 f945 	bl	8002ac2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002846:	609a      	str	r2, [r3, #8]
      break;
 8002848:	e03b      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6818      	ldr	r0, [r3, #0]
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	6859      	ldr	r1, [r3, #4]
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	461a      	mov	r2, r3
 8002858:	f000 f8bc 	bl	80029d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2150      	movs	r1, #80	; 0x50
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f913 	bl	8002a8e <TIM_ITRx_SetConfig>
      break;
 8002868:	e02b      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6818      	ldr	r0, [r3, #0]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	6859      	ldr	r1, [r3, #4]
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	461a      	mov	r2, r3
 8002878:	f000 f8da 	bl	8002a30 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2160      	movs	r1, #96	; 0x60
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f903 	bl	8002a8e <TIM_ITRx_SetConfig>
      break;
 8002888:	e01b      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6818      	ldr	r0, [r3, #0]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	6859      	ldr	r1, [r3, #4]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	461a      	mov	r2, r3
 8002898:	f000 f89c 	bl	80029d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2140      	movs	r1, #64	; 0x40
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f8f3 	bl	8002a8e <TIM_ITRx_SetConfig>
      break;
 80028a8:	e00b      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4619      	mov	r1, r3
 80028b4:	4610      	mov	r0, r2
 80028b6:	f000 f8ea 	bl	8002a8e <TIM_ITRx_SetConfig>
        break;
 80028ba:	e002      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80028bc:	bf00      	nop
 80028be:	e000      	b.n	80028c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80028c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80028f6:	bf00      	nop
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr

08002912 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr

08002924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a25      	ldr	r2, [pc, #148]	; (80029cc <TIM_Base_SetConfig+0xa8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d007      	beq.n	800294c <TIM_Base_SetConfig+0x28>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002942:	d003      	beq.n	800294c <TIM_Base_SetConfig+0x28>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a22      	ldr	r2, [pc, #136]	; (80029d0 <TIM_Base_SetConfig+0xac>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d108      	bne.n	800295e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002952:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	4313      	orrs	r3, r2
 800295c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a1a      	ldr	r2, [pc, #104]	; (80029cc <TIM_Base_SetConfig+0xa8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d007      	beq.n	8002976 <TIM_Base_SetConfig+0x52>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800296c:	d003      	beq.n	8002976 <TIM_Base_SetConfig+0x52>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a17      	ldr	r2, [pc, #92]	; (80029d0 <TIM_Base_SetConfig+0xac>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d108      	bne.n	8002988 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800297c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	4313      	orrs	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	4313      	orrs	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a07      	ldr	r2, [pc, #28]	; (80029cc <TIM_Base_SetConfig+0xa8>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d103      	bne.n	80029bc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	691a      	ldr	r2, [r3, #16]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	615a      	str	r2, [r3, #20]
}
 80029c2:	bf00      	nop
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	40012c00 	.word	0x40012c00
 80029d0:	40000400 	.word	0x40000400

080029d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	f023 0201 	bic.w	r2, r3, #1
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	011b      	lsls	r3, r3, #4
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f023 030a 	bic.w	r3, r3, #10
 8002a10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	621a      	str	r2, [r3, #32]
}
 8002a26:	bf00      	nop
 8002a28:	371c      	adds	r7, #28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	f023 0210 	bic.w	r2, r3, #16
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	031b      	lsls	r3, r3, #12
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	697a      	ldr	r2, [r7, #20]
 8002a7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	621a      	str	r2, [r3, #32]
}
 8002a84:	bf00      	nop
 8002a86:	371c      	adds	r7, #28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b085      	sub	sp, #20
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	f043 0307 	orr.w	r3, r3, #7
 8002ab0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68fa      	ldr	r2, [r7, #12]
 8002ab6:	609a      	str	r2, [r3, #8]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr

08002ac2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b087      	sub	sp, #28
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
 8002ace:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002adc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	021a      	lsls	r2, r3, #8
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	609a      	str	r2, [r3, #8]
}
 8002af6:	bf00      	nop
 8002af8:	371c      	adds	r7, #28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e041      	b.n	8002b9c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a14      	ldr	r2, [pc, #80]	; (8002ba8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d009      	beq.n	8002b70 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b64:	d004      	beq.n	8002b70 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a10      	ldr	r2, [pc, #64]	; (8002bac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d10c      	bne.n	8002b8a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	68ba      	ldr	r2, [r7, #8]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bc80      	pop	{r7}
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40012c00 	.word	0x40012c00
 8002bac:	40000400 	.word	0x40000400

08002bb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr

08002bd4 <__errno>:
 8002bd4:	4b01      	ldr	r3, [pc, #4]	; (8002bdc <__errno+0x8>)
 8002bd6:	6818      	ldr	r0, [r3, #0]
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20000024 	.word	0x20000024

08002be0 <exit>:
 8002be0:	b508      	push	{r3, lr}
 8002be2:	4b07      	ldr	r3, [pc, #28]	; (8002c00 <exit+0x20>)
 8002be4:	4604      	mov	r4, r0
 8002be6:	b113      	cbz	r3, 8002bee <exit+0xe>
 8002be8:	2100      	movs	r1, #0
 8002bea:	f3af 8000 	nop.w
 8002bee:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <exit+0x24>)
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002bf4:	b103      	cbz	r3, 8002bf8 <exit+0x18>
 8002bf6:	4798      	blx	r3
 8002bf8:	4620      	mov	r0, r4
 8002bfa:	f7fe fadf 	bl	80011bc <_exit>
 8002bfe:	bf00      	nop
 8002c00:	00000000 	.word	0x00000000
 8002c04:	08002dc0 	.word	0x08002dc0

08002c08 <__libc_init_array>:
 8002c08:	b570      	push	{r4, r5, r6, lr}
 8002c0a:	2600      	movs	r6, #0
 8002c0c:	4d0c      	ldr	r5, [pc, #48]	; (8002c40 <__libc_init_array+0x38>)
 8002c0e:	4c0d      	ldr	r4, [pc, #52]	; (8002c44 <__libc_init_array+0x3c>)
 8002c10:	1b64      	subs	r4, r4, r5
 8002c12:	10a4      	asrs	r4, r4, #2
 8002c14:	42a6      	cmp	r6, r4
 8002c16:	d109      	bne.n	8002c2c <__libc_init_array+0x24>
 8002c18:	f000 f8a2 	bl	8002d60 <_init>
 8002c1c:	2600      	movs	r6, #0
 8002c1e:	4d0a      	ldr	r5, [pc, #40]	; (8002c48 <__libc_init_array+0x40>)
 8002c20:	4c0a      	ldr	r4, [pc, #40]	; (8002c4c <__libc_init_array+0x44>)
 8002c22:	1b64      	subs	r4, r4, r5
 8002c24:	10a4      	asrs	r4, r4, #2
 8002c26:	42a6      	cmp	r6, r4
 8002c28:	d105      	bne.n	8002c36 <__libc_init_array+0x2e>
 8002c2a:	bd70      	pop	{r4, r5, r6, pc}
 8002c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c30:	4798      	blx	r3
 8002c32:	3601      	adds	r6, #1
 8002c34:	e7ee      	b.n	8002c14 <__libc_init_array+0xc>
 8002c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c3a:	4798      	blx	r3
 8002c3c:	3601      	adds	r6, #1
 8002c3e:	e7f2      	b.n	8002c26 <__libc_init_array+0x1e>
 8002c40:	08002dc4 	.word	0x08002dc4
 8002c44:	08002dc4 	.word	0x08002dc4
 8002c48:	08002dc4 	.word	0x08002dc4
 8002c4c:	08002dc8 	.word	0x08002dc8

08002c50 <malloc>:
 8002c50:	4b02      	ldr	r3, [pc, #8]	; (8002c5c <malloc+0xc>)
 8002c52:	4601      	mov	r1, r0
 8002c54:	6818      	ldr	r0, [r3, #0]
 8002c56:	f000 b80b 	b.w	8002c70 <_malloc_r>
 8002c5a:	bf00      	nop
 8002c5c:	20000024 	.word	0x20000024

08002c60 <memset>:
 8002c60:	4603      	mov	r3, r0
 8002c62:	4402      	add	r2, r0
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d100      	bne.n	8002c6a <memset+0xa>
 8002c68:	4770      	bx	lr
 8002c6a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c6e:	e7f9      	b.n	8002c64 <memset+0x4>

08002c70 <_malloc_r>:
 8002c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c72:	1ccd      	adds	r5, r1, #3
 8002c74:	f025 0503 	bic.w	r5, r5, #3
 8002c78:	3508      	adds	r5, #8
 8002c7a:	2d0c      	cmp	r5, #12
 8002c7c:	bf38      	it	cc
 8002c7e:	250c      	movcc	r5, #12
 8002c80:	2d00      	cmp	r5, #0
 8002c82:	4606      	mov	r6, r0
 8002c84:	db01      	blt.n	8002c8a <_malloc_r+0x1a>
 8002c86:	42a9      	cmp	r1, r5
 8002c88:	d903      	bls.n	8002c92 <_malloc_r+0x22>
 8002c8a:	230c      	movs	r3, #12
 8002c8c:	6033      	str	r3, [r6, #0]
 8002c8e:	2000      	movs	r0, #0
 8002c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c92:	f000 f857 	bl	8002d44 <__malloc_lock>
 8002c96:	4921      	ldr	r1, [pc, #132]	; (8002d1c <_malloc_r+0xac>)
 8002c98:	680a      	ldr	r2, [r1, #0]
 8002c9a:	4614      	mov	r4, r2
 8002c9c:	b99c      	cbnz	r4, 8002cc6 <_malloc_r+0x56>
 8002c9e:	4f20      	ldr	r7, [pc, #128]	; (8002d20 <_malloc_r+0xb0>)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	b923      	cbnz	r3, 8002cae <_malloc_r+0x3e>
 8002ca4:	4621      	mov	r1, r4
 8002ca6:	4630      	mov	r0, r6
 8002ca8:	f000 f83c 	bl	8002d24 <_sbrk_r>
 8002cac:	6038      	str	r0, [r7, #0]
 8002cae:	4629      	mov	r1, r5
 8002cb0:	4630      	mov	r0, r6
 8002cb2:	f000 f837 	bl	8002d24 <_sbrk_r>
 8002cb6:	1c43      	adds	r3, r0, #1
 8002cb8:	d123      	bne.n	8002d02 <_malloc_r+0x92>
 8002cba:	230c      	movs	r3, #12
 8002cbc:	4630      	mov	r0, r6
 8002cbe:	6033      	str	r3, [r6, #0]
 8002cc0:	f000 f846 	bl	8002d50 <__malloc_unlock>
 8002cc4:	e7e3      	b.n	8002c8e <_malloc_r+0x1e>
 8002cc6:	6823      	ldr	r3, [r4, #0]
 8002cc8:	1b5b      	subs	r3, r3, r5
 8002cca:	d417      	bmi.n	8002cfc <_malloc_r+0x8c>
 8002ccc:	2b0b      	cmp	r3, #11
 8002cce:	d903      	bls.n	8002cd8 <_malloc_r+0x68>
 8002cd0:	6023      	str	r3, [r4, #0]
 8002cd2:	441c      	add	r4, r3
 8002cd4:	6025      	str	r5, [r4, #0]
 8002cd6:	e004      	b.n	8002ce2 <_malloc_r+0x72>
 8002cd8:	6863      	ldr	r3, [r4, #4]
 8002cda:	42a2      	cmp	r2, r4
 8002cdc:	bf0c      	ite	eq
 8002cde:	600b      	streq	r3, [r1, #0]
 8002ce0:	6053      	strne	r3, [r2, #4]
 8002ce2:	4630      	mov	r0, r6
 8002ce4:	f000 f834 	bl	8002d50 <__malloc_unlock>
 8002ce8:	f104 000b 	add.w	r0, r4, #11
 8002cec:	1d23      	adds	r3, r4, #4
 8002cee:	f020 0007 	bic.w	r0, r0, #7
 8002cf2:	1ac2      	subs	r2, r0, r3
 8002cf4:	d0cc      	beq.n	8002c90 <_malloc_r+0x20>
 8002cf6:	1a1b      	subs	r3, r3, r0
 8002cf8:	50a3      	str	r3, [r4, r2]
 8002cfa:	e7c9      	b.n	8002c90 <_malloc_r+0x20>
 8002cfc:	4622      	mov	r2, r4
 8002cfe:	6864      	ldr	r4, [r4, #4]
 8002d00:	e7cc      	b.n	8002c9c <_malloc_r+0x2c>
 8002d02:	1cc4      	adds	r4, r0, #3
 8002d04:	f024 0403 	bic.w	r4, r4, #3
 8002d08:	42a0      	cmp	r0, r4
 8002d0a:	d0e3      	beq.n	8002cd4 <_malloc_r+0x64>
 8002d0c:	1a21      	subs	r1, r4, r0
 8002d0e:	4630      	mov	r0, r6
 8002d10:	f000 f808 	bl	8002d24 <_sbrk_r>
 8002d14:	3001      	adds	r0, #1
 8002d16:	d1dd      	bne.n	8002cd4 <_malloc_r+0x64>
 8002d18:	e7cf      	b.n	8002cba <_malloc_r+0x4a>
 8002d1a:	bf00      	nop
 8002d1c:	20000108 	.word	0x20000108
 8002d20:	2000010c 	.word	0x2000010c

08002d24 <_sbrk_r>:
 8002d24:	b538      	push	{r3, r4, r5, lr}
 8002d26:	2300      	movs	r3, #0
 8002d28:	4d05      	ldr	r5, [pc, #20]	; (8002d40 <_sbrk_r+0x1c>)
 8002d2a:	4604      	mov	r4, r0
 8002d2c:	4608      	mov	r0, r1
 8002d2e:	602b      	str	r3, [r5, #0]
 8002d30:	f7fe fa4e 	bl	80011d0 <_sbrk>
 8002d34:	1c43      	adds	r3, r0, #1
 8002d36:	d102      	bne.n	8002d3e <_sbrk_r+0x1a>
 8002d38:	682b      	ldr	r3, [r5, #0]
 8002d3a:	b103      	cbz	r3, 8002d3e <_sbrk_r+0x1a>
 8002d3c:	6023      	str	r3, [r4, #0]
 8002d3e:	bd38      	pop	{r3, r4, r5, pc}
 8002d40:	20000168 	.word	0x20000168

08002d44 <__malloc_lock>:
 8002d44:	4801      	ldr	r0, [pc, #4]	; (8002d4c <__malloc_lock+0x8>)
 8002d46:	f000 b809 	b.w	8002d5c <__retarget_lock_acquire_recursive>
 8002d4a:	bf00      	nop
 8002d4c:	20000170 	.word	0x20000170

08002d50 <__malloc_unlock>:
 8002d50:	4801      	ldr	r0, [pc, #4]	; (8002d58 <__malloc_unlock+0x8>)
 8002d52:	f000 b804 	b.w	8002d5e <__retarget_lock_release_recursive>
 8002d56:	bf00      	nop
 8002d58:	20000170 	.word	0x20000170

08002d5c <__retarget_lock_acquire_recursive>:
 8002d5c:	4770      	bx	lr

08002d5e <__retarget_lock_release_recursive>:
 8002d5e:	4770      	bx	lr

08002d60 <_init>:
 8002d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d62:	bf00      	nop
 8002d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d66:	bc08      	pop	{r3}
 8002d68:	469e      	mov	lr, r3
 8002d6a:	4770      	bx	lr

08002d6c <_fini>:
 8002d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d6e:	bf00      	nop
 8002d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d72:	bc08      	pop	{r3}
 8002d74:	469e      	mov	lr, r3
 8002d76:	4770      	bx	lr
