# //  ModelSim SE-64 10.5b May 20 2016Linux 3.10.0-327.36.3.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work c_reg_tb -do "/data/public/common/software/opprog/do_files/init_simulator.do" 
# Start time: 21:27:38 on Nov 27,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.c_reg_tb because work.reg_tb(b_reg_tb) has changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.c_reg_tb#1
# Loading work.reg_tb(b_reg_tb)#1
# Loading work.c_tank_hit_reg#1
# Loading work.tank_hit_reg(b_tank_hit_reg)#1
# Loading work.c_tank_pos_reg#1
# Loading work.tank_pos_reg(b_tank_pos_reg)#1
# do /data/public/common/software/opprog/do_files/init_simulator.do
run 815 ns
# End time: 21:32:31 on Nov 27,2016, Elapsed time: 0:04:53
# Errors: 0, Warnings: 1
# reading modelsim.ini
# vsim -lib work c_syn_reg_tb 
# Start time: 21:32:32 on Nov 27,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.c_syn_reg_tb because work.reg_tb(b_reg_tb) has changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.c_syn_reg_tb#1
# Loading work.reg_tb(b_reg_tb)#1
# Loading work.tank_hit_reg_synthesised_cfg#1
# Loading work.tank_hit_reg(synthesised)#1
# Loading cellslib.dfr11(dataflow)#1
# Loading work.tank_pos_reg_synthesised_cfg#1
# Loading work.tank_pos_reg(synthesised)#1
# Loading cellslib.dfn10(dataflow)#1
# Loading cellslib.mu111(dataflow)#1
run 815 ns
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c00/hit_reg_reg
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c00/hit_reg_reg
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_3_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_3_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_2_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_2_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_1_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_1_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_0_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_0_inst
# End time: 21:34:13 on Nov 27,2016, Elapsed time: 0:01:41
# Errors: 0, Warnings: 11
# reading modelsim.ini
# vsim -lib work c_syn_reg_tb 
# Start time: 21:34:13 on Nov 27,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.c_syn_reg_tb because work.reg_tb(b_reg_tb) has changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.c_syn_reg_tb#1
# Loading work.reg_tb(b_reg_tb)#1
# Loading work.tank_hit_reg_synthesised_cfg#1
# Loading work.tank_hit_reg(synthesised)#1
# Loading cellslib.dfr11(dataflow)#1
# Loading work.tank_pos_reg_synthesised_cfg#1
# Loading work.tank_pos_reg(synthesised)#1
# Loading cellslib.dfn10(dataflow)#1
# Loading cellslib.mu111(dataflow)#1
run 815 ns
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c00/hit_reg_reg
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c00/hit_reg_reg
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_3_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_3_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_2_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_2_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_1_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_1_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_0_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_0_inst
# ** Warning: setup_violation
#    Time: 328 ns  Iteration: 0  Instance: /reg_tb/c01/or_in_reg_reg_1_inst
# ** Warning: setup_violation
#    Time: 328 ns  Iteration: 0  Instance: /reg_tb/c01/or_in_reg_reg_0_inst
# ** Warning: setup_violation
#    Time: 328 ns  Iteration: 0  Instance: /reg_tb/c01/y_in_reg_reg_3_inst
# ** Warning: setup_violation
#    Time: 328 ns  Iteration: 0  Instance: /reg_tb/c01/y_in_reg_reg_2_inst
# ** Warning: setup_violation
#    Time: 328 ns  Iteration: 0  Instance: /reg_tb/c01/y_in_reg_reg_1_inst
# ** Warning: setup_violation
#    Time: 328 ns  Iteration: 0  Instance: /reg_tb/c01/y_in_reg_reg_0_inst
# End time: 21:36:47 on Nov 27,2016, Elapsed time: 0:02:34
# Errors: 0, Warnings: 17
# reading modelsim.ini
# vsim -lib work c_syn_reg_tb 
# Start time: 21:36:47 on Nov 27,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.tank_pos_reg_synthesised_cfg because work.tank_pos_reg(synthesised) has changed.
# ** Warning: (vopt-12) Recompile work.c_syn_reg_tb after work.tank_pos_reg_synthesised_cfg is recompiled.
# ** Warning: (vopt-13) Recompile work.c_syn_reg_tb because work.reg_tb(b_reg_tb) has changed.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.c_syn_reg_tb#1
# Loading work.reg_tb(b_reg_tb)#1
# Loading work.tank_hit_reg_synthesised_cfg#1
# Loading work.tank_hit_reg(synthesised)#1
# Loading cellslib.dfr11(dataflow)#1
# Loading work.tank_pos_reg_synthesised_cfg#1
# Loading work.tank_pos_reg(synthesised)#1
run 815
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c00/hit_reg_reg
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c00/hit_reg_reg
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/or_in_reg_reg_1_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/or_in_reg_reg_1_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/or_in_reg_reg_0_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/or_in_reg_reg_0_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_3_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_3_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_2_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_2_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_1_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_1_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_0_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/x_in_reg_reg_0_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_3_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_3_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_2_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_2_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_1_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_1_inst
# ** Warning: setup_violation of D
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_0_inst
# ** Warning: setup_violation of R
#    Time: 0 ns  Iteration: 1  Instance: /reg_tb/c01/y_in_reg_reg_0_inst
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# End time: 21:37:29 on Nov 27,2016, Elapsed time: 0:00:42
# Errors: 0, Warnings: 26
