;redcode
;assert 1
	SPL 0, @-722
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <121, 103
	ADD #270, <1
	ADD #270, <1
	SUB @121, 103
	ADD 215, 60
	CMP @121, 106
	MOV -1, <-50
	ADD -1, <-20
	JMP <121, 103
	SLT #10, <1
	SUB @121, 103
	SLT #10, <1
	MOV -1, <-820
	MOV -215, 260
	SUB #121, 106
	MOV -1, <-820
	SPL 5, #2
	SLT #10, <1
	SUB @121, 103
	ADD #10, <1
	SUB @121, 103
	SUB @121, 103
	CMP @121, 106
	ADD #270, <1
	SUB @121, 103
	MOV -1, <-820
	SUB @121, 103
	SUB @921, 103
	SLT 20, @12
	ADD #10, <1
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB @200, @382
	SUB @200, @382
	JMP <121, 103
	SLT 20, @12
	ADD 7, <-825
	SPL 0, @-722
	SUB <300, 90
	CMP -207, <-120
	SUB <300, 90
	ADD #-270, <1
	DJN -1, @-20
	CMP -207, <-120
	JMP <121, 103
