// Seed: 2535392304
module module_0 #(
    parameter id_4 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_4  ==  (  (  -1  )  ) : -1] id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd7
) ();
  parameter id_1 = 1;
  wire [id_1 : 1] id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  logic id_3;
  assign id_3 = id_3[1];
endmodule
