/*
   This file was generated automatically by the Mojo IDE version B1.3.6.
   Do not edit this file directly. Instead edit the original Lucid source.
   This is a temporary file and any changes made to it will be destroyed.
*/

module adder_8 (
    input clk,
    input rst,
    input [5:0] alufn,
    input [7:0] op1,
    input [7:0] op2,
    output reg [7:0] out,
    output reg zOut,
    output reg vOut,
    output reg nOut
  );
  
  
  
  reg zComp;
  
  reg [7:0] result;
  
  integer i;
  
  reg [3:0] shift;
  
  reg [3:0] amant;
  
  reg [3:0] bmant;
  
  reg [4:0] fresult;
  
  reg [7:0] o1;
  
  reg [7:0] o2;
  
  always @* begin
    zOut = 1'h0;
    vOut = 1'h0;
    nOut = 1'h0;
    out = 8'bxxxxxxxx;
    
    case (alufn)
      6'h00: begin
        result = op1 + op2;
        out = result;
        nOut = result[7+0-:1];
        vOut = (op1[7+0-:1] & op2[7+0-:1] & ~result[7+0-:1]) | (~op1[7+0-:1] & ~op2[7+0-:1] & result[7+0-:1]);
        zComp = result[0+0-:1];
        for (i = 1'h1; i < 4'h8; i = i + 1) begin
          zComp = ~(zComp | result[(i)*1+0-:1]);
        end
        zOut = zComp;
      end
      6'h01: begin
        result = op1 - op2;
        out = result;
        nOut = result[7+0-:1];
        vOut = (op1[7+0-:1] & op2[7+0-:1] & ~result[7+0-:1]) | (~op1[7+0-:1] & ~op2[7+0-:1] & result[7+0-:1]);
        zComp = result[0+0-:1];
        for (i = 1'h1; i < 4'h8; i = i + 1) begin
          zComp = ~(zComp | result[(i)*1+0-:1]);
        end
        zOut = zComp;
      end
      6'h02: begin
        out = op1 * op2;
      end
      6'h04: begin
        out = -op1;
      end
      6'h05: begin
        out = (-op1 & {4'h8{op1[7+0-:1]}}) | (op1 & {4'h8{~op1[7+0-:1]}});
      end
      6'h08: begin
        if (op1[3+3-:4] > op2[3+3-:4]) begin
          o1 = op1;
          o2 = op2;
        end else begin
          o1 = op2;
          o2 = op1;
        end
        shift = o1[3+3-:4] - o2[3+3-:4];
        amant[3+0-:1] = 1'h1;
        amant[0+2-:3] = o1[0+2-:3];
        bmant[3+0-:1] = 1'h1;
        bmant[0+2-:3] = o2[0+2-:3];
        bmant = bmant >> shift;
        fresult = amant + bmant;
        if (fresult[4+0-:1] == 1'h1) begin
          out[3+3-:4] = o1[3+3-:4] + 1'h1;
          fresult = fresult >> 1'h1;
        end else begin
          out[3+3-:4] = o1[3+3-:4];
        end
        out[0+2-:3] = fresult[0+2-:3];
      end
    endcase
  end
endmodule
