

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config11_s'
================================================================
* Date:           Mon Jul 17 13:45:51 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.186 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47|  0.157 us|  0.157 us|   48|   48|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 48, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 48, D = 48, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_198 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 49 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read1056 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 50 'read' 'p_read1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1171_763 = zext i8 %p_read1056"   --->   Operation 51 'zext' 'zext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [3/3] (2.45ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 52 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1171_783 = zext i8 %p_read_198"   --->   Operation 53 'zext' 'zext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [3/3] (2.45ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 54 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_194 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 55 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_195 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 56 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/3] (2.45ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 57 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/3] (2.45ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 58 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1171_797 = zext i8 %p_read_195"   --->   Operation 59 'zext' 'zext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (2.45ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 60 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln717_6 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_195, i32 2, i32 7"   --->   Operation 61 'partselect' 'lshr_ln717_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1171_800 = zext i8 %p_read_194"   --->   Operation 62 'zext' 'zext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (2.45ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 63 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_read2066 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 64 'read' 'p_read2066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_193 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 65 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/3] (2.45ns)   --->   "%mul_ln1171_328 = mul i15 %zext_ln1171_763, i15 69"   --->   Operation 66 'mul' 'mul_ln1171_328' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln717_1539_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_328, i32 3, i32 14"   --->   Operation 67 'partselect' 'lshr_ln717_1539_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/3] (2.45ns)   --->   "%mul_ln1171_338 = mul i15 %zext_ln1171_783, i15 77"   --->   Operation 68 'mul' 'mul_ln1171_338' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln717_1559_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_338, i32 3, i32 14"   --->   Operation 69 'partselect' 'lshr_ln717_1559_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/3] (2.45ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 70 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/3] (2.45ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 71 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1171_805 = zext i8 %p_read_193"   --->   Operation 72 'zext' 'zext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (2.45ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 73 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1171_81 = zext i8 %p_read2066"   --->   Operation 74 'zext' 'zext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (2.45ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 75 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_192 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 76 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln717_1539_cast_cast = zext i12 %lshr_ln717_1539_cast"   --->   Operation 77 'zext' 'lshr_ln717_1539_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln717_1559_cast_cast = zext i12 %lshr_ln717_1559_cast"   --->   Operation 78 'zext' 'lshr_ln717_1559_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/3] (2.45ns)   --->   "%mul_ln1171_346 = mul i14 %zext_ln1171_797, i14 38"   --->   Operation 79 'mul' 'mul_ln1171_346' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1171_19 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_346, i32 3, i32 13"   --->   Operation 80 'partselect' 'trunc_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/3] (2.45ns)   --->   "%mul_ln1171_348 = mul i14 %zext_ln1171_800, i14 51"   --->   Operation 81 'mul' 'mul_ln1171_348' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1171_20 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_348, i32 3, i32 13"   --->   Operation 82 'partselect' 'trunc_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/3] (2.45ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 83 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/3] (2.45ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 84 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1171_815 = zext i8 %p_read_192"   --->   Operation 85 'zext' 'zext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1171_816 = zext i8 %p_read_192"   --->   Operation 86 'zext' 'zext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [3/3] (2.45ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 87 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [3/3] (2.45ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 88 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln712_1814 = add i13 %lshr_ln717_1539_cast_cast, i13 %lshr_ln717_1559_cast_cast"   --->   Operation 89 'add' 'add_ln712_1814' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_190 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 90 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1171_798 = zext i11 %trunc_ln1171_19"   --->   Operation 91 'zext' 'zext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1171_804 = zext i11 %trunc_ln1171_20"   --->   Operation 92 'zext' 'zext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/3] (2.45ns)   --->   "%mul_ln1171_352 = mul i15 %zext_ln1171_805, i15 103"   --->   Operation 93 'mul' 'mul_ln1171_352' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1171_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_352, i32 3, i32 14"   --->   Operation 94 'partselect' 'trunc_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/3] (2.45ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_81, i13 25"   --->   Operation 95 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1171_23 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_178, i32 3, i32 12"   --->   Operation 96 'partselect' 'trunc_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/3] (2.45ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 97 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [2/3] (2.45ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 98 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1171_822 = zext i8 %p_read_190"   --->   Operation 99 'zext' 'zext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [3/3] (2.45ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 100 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1171_83 = zext i8 %p_read_190"   --->   Operation 101 'zext' 'zext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [3/3] (2.45ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 102 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1171_217 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_190, i6 0"   --->   Operation 103 'bitconcatenate' 'shl_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1171_824 = zext i14 %shl_ln1171_217"   --->   Operation 104 'zext' 'zext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.52ns)   --->   "%add_ln1171_40 = add i15 %zext_ln1171_824, i15 %zext_ln1171_822"   --->   Operation 105 'add' 'add_ln1171_40' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1171_28 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_40, i32 3, i32 14"   --->   Operation 106 'partselect' 'trunc_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.48ns)   --->   "%add_ln712_1759 = add i12 %zext_ln1171_798, i12 %zext_ln1171_804"   --->   Operation 107 'add' 'add_ln712_1759' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_188 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 108 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_189 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 109 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/3] (2.45ns)   --->   "%mul_ln1171_359 = mul i14 %zext_ln1171_816, i14 57"   --->   Operation 110 'mul' 'mul_ln1171_359' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1171_24 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_359, i32 3, i32 13"   --->   Operation 111 'partselect' 'trunc_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/3] (2.45ns)   --->   "%mul_ln1171_361 = mul i15 %zext_ln1171_815, i15 95"   --->   Operation 112 'mul' 'mul_ln1171_361' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln717_1592_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_361, i32 3, i32 14"   --->   Operation 113 'partselect' 'lshr_ln717_1592_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/3] (2.45ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 114 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [2/3] (2.45ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 115 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1171_826 = zext i8 %p_read_189"   --->   Operation 116 'zext' 'zext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [3/3] (2.45ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 117 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1171_85 = zext i8 %p_read_188"   --->   Operation 118 'zext' 'zext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [3/3] (2.45ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 119 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.45>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%p_read_187 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 120 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1171_811 = zext i10 %trunc_ln1171_23"   --->   Operation 121 'zext' 'zext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1171_817 = zext i11 %trunc_ln1171_24"   --->   Operation 122 'zext' 'zext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/3] (2.45ns)   --->   "%mul_ln1171_364 = mul i15 %zext_ln1171_822, i15 89"   --->   Operation 123 'mul' 'mul_ln1171_364' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1171_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_364, i32 3, i32 14"   --->   Operation 124 'partselect' 'trunc_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/3] (2.45ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_83, i13 23"   --->   Operation 125 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln1171_27 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_179, i32 3, i32 12"   --->   Operation 126 'partselect' 'trunc_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [2/3] (2.45ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 127 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1171_834 = zext i8 %p_read_188"   --->   Operation 128 'zext' 'zext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/3] (2.45ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 129 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [3/3] (2.45ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 130 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1171_839 = zext i8 %p_read_187"   --->   Operation 131 'zext' 'zext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [3/3] (2.45ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 132 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (1.48ns)   --->   "%add_ln712_1787 = add i12 %zext_ln1171_811, i12 %zext_ln1171_817"   --->   Operation 133 'add' 'add_ln712_1787' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.45>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%p_read_185 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 134 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%p_read46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 135 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1171_715 = zext i8 %p_read46"   --->   Operation 136 'zext' 'zext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 137 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/3] (2.45ns)   --->   "%mul_ln1171_366 = mul i14 %zext_ln1171_826, i14 45"   --->   Operation 138 'mul' 'mul_ln1171_366' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1171_30 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_366, i32 3, i32 13"   --->   Operation 139 'partselect' 'trunc_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/3] (2.45ns)   --->   "%mul_ln717_180 = mul i13 %zext_ln1171_85, i13 21"   --->   Operation 140 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1171_31 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_180, i32 3, i32 12"   --->   Operation 141 'partselect' 'trunc_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [2/3] (2.45ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 142 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [2/3] (2.45ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 143 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1171_843 = zext i8 %p_read_185"   --->   Operation 144 'zext' 'zext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [3/3] (2.45ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 145 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.45>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%p_read147 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 146 'read' 'p_read147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 147 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read46"   --->   Operation 148 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [3/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 149 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i8 %p_read147"   --->   Operation 150 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [3/3] (2.45ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 151 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1171_807 = zext i12 %trunc_ln1171_21"   --->   Operation 152 'zext' 'zext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1171_823 = zext i10 %trunc_ln1171_27"   --->   Operation 153 'zext' 'zext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln717_385 = zext i8 %p_read_189"   --->   Operation 154 'zext' 'zext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln717_200 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_189, i4 0"   --->   Operation 155 'bitconcatenate' 'shl_ln717_200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln717_386 = zext i12 %shl_ln717_200"   --->   Operation 156 'zext' 'zext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln717_201 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_189, i2 0"   --->   Operation 157 'bitconcatenate' 'shl_ln717_201' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln717_387 = zext i10 %shl_ln717_201"   --->   Operation 158 'zext' 'zext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln717_388 = zext i10 %shl_ln717_201"   --->   Operation 159 'zext' 'zext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (1.54ns)   --->   "%sub_ln717_201 = sub i13 %zext_ln717_386, i13 %zext_ln717_387"   --->   Operation 160 'sub' 'sub_ln717_201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln1171_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_201, i32 3, i32 12"   --->   Operation 161 'partselect' 'trunc_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1171_828 = zext i11 %trunc_ln1171_30"   --->   Operation 162 'zext' 'zext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (1.41ns)   --->   "%add_ln717_140 = add i11 %zext_ln717_388, i11 %zext_ln717_385"   --->   Operation 163 'add' 'add_ln717_140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%lshr_ln717_9 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_140, i32 3, i32 10"   --->   Operation 164 'partselect' 'lshr_ln717_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1171_836 = zext i10 %trunc_ln1171_31"   --->   Operation 165 'zext' 'zext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/3] (2.45ns)   --->   "%mul_ln1171_369 = mul i15 %zext_ln1171_834, i15 78"   --->   Operation 166 'mul' 'mul_ln1171_369' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%lshr_ln717_1611_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_369, i32 3, i32 14"   --->   Operation 167 'partselect' 'lshr_ln717_1611_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/3] (2.45ns)   --->   "%mul_ln1171_370 = mul i14 %zext_ln1171_839, i14 42"   --->   Operation 168 'mul' 'mul_ln1171_370' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1171_33 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_370, i32 3, i32 13"   --->   Operation 169 'partselect' 'trunc_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [2/3] (2.45ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 170 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (1.54ns)   --->   "%add_ln712_1761 = add i13 %zext_ln1171_807, i13 %zext_ln1171_828"   --->   Operation 171 'add' 'add_ln712_1761' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (1.41ns)   --->   "%add_ln712_1789 = add i11 %zext_ln1171_823, i11 %zext_ln1171_836"   --->   Operation 172 'add' 'add_ln712_1789' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.45>
ST_10 : Operation 173 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_715, i15 73"   --->   Operation 173 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 174 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [2/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 175 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1171_722 = zext i8 %p_read147"   --->   Operation 176 'zext' 'zext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1171_723 = zext i8 %p_read147"   --->   Operation 177 'zext' 'zext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/3] (2.45ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 178 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [3/3] (2.45ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 179 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [3/3] (2.45ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 180 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1171_827 = zext i10 %trunc_ln1171_29"   --->   Operation 181 'zext' 'zext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%lshr_ln717_1606_cast = zext i8 %lshr_ln717_9"   --->   Operation 182 'zext' 'lshr_ln717_1606_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/3] (2.45ns)   --->   "%mul_ln1171_375 = mul i15 %zext_ln1171_843, i15 91"   --->   Operation 183 'mul' 'mul_ln1171_375' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1171_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_375, i32 3, i32 14"   --->   Operation 184 'partselect' 'trunc_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.54ns)   --->   "%add_ln712_1736 = add i12 %trunc_ln1171_26, i12 %zext_ln1171_827"   --->   Operation 185 'add' 'add_ln712_1736' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (1.48ns)   --->   "%add_ln712_1737 = add i11 %trunc_ln1171_33, i11 1408"   --->   Operation 186 'add' 'add_ln712_1737' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (1.54ns)   --->   "%add_ln712_1817 = add i12 %lshr_ln717_1592_cast, i12 %lshr_ln717_1606_cast"   --->   Operation 187 'add' 'add_ln712_1817' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (1.54ns)   --->   "%add_ln712_1818 = add i12 %lshr_ln717_1611_cast, i12 480"   --->   Operation 188 'add' 'add_ln712_1818' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.45>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%p_read248 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 189 'read' 'p_read248' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/3] (2.45ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171, i13 29"   --->   Operation 190 'mul' 'mul_ln717' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%lshr_ln717_1494_cast = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717, i32 3, i32 12"   --->   Operation 191 'partselect' 'lshr_ln717_1494_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/3] (2.45ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln717, i12 11"   --->   Operation 192 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_174, i32 3, i32 11"   --->   Operation 193 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [2/3] (2.45ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 194 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [2/3] (2.45ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 195 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1171_725 = zext i8 %p_read248"   --->   Operation 196 'zext' 'zext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1171_726 = zext i8 %p_read248"   --->   Operation 197 'zext' 'zext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [3/3] (2.45ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 198 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [3/3] (2.45ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 199 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1171_846 = zext i12 %trunc_ln1171_35"   --->   Operation 200 'zext' 'zext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln712_678 = zext i12 %add_ln712_1736"   --->   Operation 201 'zext' 'zext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i11 %add_ln712_1737"   --->   Operation 202 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (1.54ns)   --->   "%add_ln712_1738 = add i14 %sext_ln712_487, i14 %zext_ln712_678"   --->   Operation 203 'add' 'add_ln712_1738' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.54ns)   --->   "%add_ln712_1762 = add i13 %zext_ln1171_846, i13 8160"   --->   Operation 204 'add' 'add_ln712_1762' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln712_703 = zext i12 %add_ln712_1817"   --->   Operation 205 'zext' 'zext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln712_704 = zext i12 %add_ln712_1818"   --->   Operation 206 'zext' 'zext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (1.54ns)   --->   "%add_ln712_1819 = add i13 %zext_ln712_704, i13 %zext_ln712_703"   --->   Operation 207 'add' 'add_ln712_1819' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.45>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%p_read551 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 208 'read' 'p_read551' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%p_read450 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 209 'read' 'p_read450' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/3] (2.45ns)   --->   "%mul_ln1171_302 = mul i14 %zext_ln1171_722, i14 49"   --->   Operation 210 'mul' 'mul_ln1171_302' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_302, i32 3, i32 13"   --->   Operation 211 'partselect' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/3] (2.45ns)   --->   "%mul_ln1171_304 = mul i15 %zext_ln1171_723, i15 81"   --->   Operation 212 'mul' 'mul_ln1171_304' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln717_1499_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_304, i32 3, i32 14"   --->   Operation 213 'partselect' 'lshr_ln717_1499_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [2/3] (2.45ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 214 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [2/3] (2.45ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 215 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_read450"   --->   Operation 216 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [3/3] (2.45ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 217 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln1171_190 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read450, i7 0"   --->   Operation 218 'bitconcatenate' 'shl_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1171_736 = zext i15 %shl_ln1171_190"   --->   Operation 219 'zext' 'zext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (1.53ns)   --->   "%sub_ln1171_464 = sub i16 %zext_ln1171_736, i16 %r_V_4"   --->   Operation 220 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1171_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_464, i32 3, i32 15"   --->   Operation 221 'partselect' 'trunc_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1171_739 = zext i8 %p_read551"   --->   Operation 222 'zext' 'zext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [3/3] (2.45ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 223 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln712_687 = zext i13 %add_ln712_1761"   --->   Operation 224 'zext' 'zext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i13 %add_ln712_1762"   --->   Operation 225 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (1.53ns)   --->   "%add_ln712_1763 = add i14 %sext_ln712_498, i14 %zext_ln712_687"   --->   Operation 226 'add' 'add_ln712_1763' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.45>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%p_read753 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 227 'read' 'p_read753' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%lshr_ln717_1494_cast_cast = zext i10 %lshr_ln717_1494_cast"   --->   Operation 228 'zext' 'lshr_ln717_1494_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1171_724 = zext i11 %trunc_ln1171_1"   --->   Operation 229 'zext' 'zext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/3] (2.45ns)   --->   "%mul_ln1171_306 = mul i14 %zext_ln1171_726, i14 58"   --->   Operation 230 'mul' 'mul_ln1171_306' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln1171_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_306, i32 3, i32 13"   --->   Operation 231 'partselect' 'trunc_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/3] (2.45ns)   --->   "%mul_ln1171_307 = mul i15 %zext_ln1171_725, i15 73"   --->   Operation 232 'mul' 'mul_ln1171_307' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln717_1503_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_307, i32 3, i32 14"   --->   Operation 233 'partselect' 'lshr_ln717_1503_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [2/3] (2.45ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 234 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1171_738 = zext i8 %p_read551"   --->   Operation 235 'zext' 'zext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [2/3] (2.45ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 236 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [3/3] (2.45ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 237 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_7 = zext i8 %p_read753"   --->   Operation 238 'zext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [3/3] (2.45ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 239 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (1.54ns)   --->   "%add_ln712_1780 = add i12 %trunc_ln9, i12 %zext_ln1171_724"   --->   Operation 240 'add' 'add_ln712_1780' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (1.54ns)   --->   "%add_ln712_1808 = add i12 %lshr_ln717_1494_cast_cast, i12 %lshr_ln717_1499_cast"   --->   Operation 241 'add' 'add_ln712_1808' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.45>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln717_366 = zext i9 %lshr_ln717_s"   --->   Operation 242 'zext' 'zext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1171_727 = zext i11 %trunc_ln1171_2"   --->   Operation 243 'zext' 'zext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/3] (2.45ns)   --->   "%mul_ln1171_308 = mul i16 %r_V_4, i16 65461"   --->   Operation 244 'mul' 'mul_ln1171_308' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln717_804 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_308, i32 3, i32 15"   --->   Operation 245 'partselect' 'trunc_ln717_804' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/3] (2.45ns)   --->   "%mul_ln1171_311 = mul i15 %zext_ln1171_739, i15 97"   --->   Operation 246 'mul' 'mul_ln1171_311' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln1171_4 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_311, i32 3, i32 14"   --->   Operation 247 'partselect' 'trunc_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [2/3] (2.45ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 248 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1171_749 = zext i8 %p_read753"   --->   Operation 249 'zext' 'zext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [2/3] (2.45ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 250 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [3/3] (2.45ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 251 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [3/3] (2.45ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 252 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (1.48ns)   --->   "%add_ln712_1750 = add i12 %zext_ln717_366, i12 %zext_ln1171_727"   --->   Operation 253 'add' 'add_ln712_1750' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.45>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%p_read854 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 254 'read' 'p_read854' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/3] (2.45ns)   --->   "%mul_ln1171_312 = mul i14 %zext_ln1171_738, i14 47"   --->   Operation 255 'mul' 'mul_ln1171_312' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%lshr_ln717_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_312, i32 3, i32 13"   --->   Operation 256 'partselect' 'lshr_ln717_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/3] (2.45ns)   --->   "%mul_ln1171_316 = mul i16 %r_V_7, i16 65441"   --->   Operation 257 'mul' 'mul_ln1171_316' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln717_812 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_316, i32 3, i32 15"   --->   Operation 258 'partselect' 'trunc_ln717_812' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [2/3] (2.45ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 259 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [2/3] (2.45ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 260 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1171_752 = zext i8 %p_read854"   --->   Operation 261 'zext' 'zext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [3/3] (2.45ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 262 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln717_372 = zext i8 %p_read854"   --->   Operation 263 'zext' 'zext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [3/3] (2.45ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 264 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.45>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%p_read955 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 265 'read' 'p_read955' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/3] (2.45ns)   --->   "%mul_ln1171_318 = mul i15 %zext_ln1171_749, i15 73"   --->   Operation 266 'mul' 'mul_ln1171_318' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln1171_6 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_318, i32 3, i32 14"   --->   Operation 267 'partselect' 'trunc_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/3] (2.45ns)   --->   "%mul_ln1171_319 = mul i15 %zext_ln1171_749, i15 77"   --->   Operation 268 'mul' 'mul_ln1171_319' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%lshr_ln717_1524_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_319, i32 3, i32 14"   --->   Operation 269 'partselect' 'lshr_ln717_1524_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [2/3] (2.45ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 270 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [2/3] (2.45ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 271 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_9 = zext i8 %p_read955"   --->   Operation 272 'zext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1171_758 = zext i8 %p_read955"   --->   Operation 273 'zext' 'zext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln1171_198 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read955, i7 0"   --->   Operation 274 'bitconcatenate' 'shl_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1171_759 = zext i15 %shl_ln1171_198"   --->   Operation 275 'zext' 'zext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1171_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read955, i1 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1171_760 = zext i9 %shl_ln1171_199"   --->   Operation 277 'zext' 'zext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (1.53ns)   --->   "%sub_ln1171_466 = sub i16 %zext_ln1171_759, i16 %zext_ln1171_760"   --->   Operation 278 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln1171_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_466, i32 3, i32 15"   --->   Operation 279 'partselect' 'trunc_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [3/3] (2.45ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 280 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [3/3] (2.45ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 281 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.45>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%p_read1157 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 282 'read' 'p_read1157' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln717_368 = zext i11 %lshr_ln717_2"   --->   Operation 283 'zext' 'zext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/3] (2.45ns)   --->   "%mul_ln1171_320 = mul i14 %zext_ln1171_752, i14 16361"   --->   Operation 284 'mul' 'mul_ln1171_320' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln717_814 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_320, i32 3, i32 13"   --->   Operation 285 'partselect' 'trunc_ln717_814' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/3] (2.45ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln717_372, i12 11"   --->   Operation 286 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln1171_7 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %mul_ln717_175, i32 3, i32 11"   --->   Operation 287 'partselect' 'trunc_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1171_761 = zext i13 %trunc_ln1171_9"   --->   Operation 288 'zext' 'zext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [2/3] (2.45ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 289 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [2/3] (2.45ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 290 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [3/3] (2.45ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 291 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1171_768 = zext i8 %p_read1157"   --->   Operation 292 'zext' 'zext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [3/3] (2.45ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 293 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (1.53ns)   --->   "%add_ln712_1782 = add i14 %zext_ln717_368, i14 %zext_ln1171_761"   --->   Operation 294 'add' 'add_ln712_1782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.84>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%p_read652 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 295 'read' 'p_read652' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%p_read349 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 296 'read' 'p_read349' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln1171_186 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read349, i6 0"   --->   Operation 297 'bitconcatenate' 'shl_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1171_729 = zext i14 %shl_ln1171_186"   --->   Operation 298 'zext' 'zext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (1.52ns)   --->   "%sub_ln1171_460 = sub i15 0, i15 %zext_ln1171_729"   --->   Operation 299 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1171_75 = zext i8 %p_read551"   --->   Operation 300 'zext' 'zext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read551, i4 0"   --->   Operation 301 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln717_367 = zext i12 %shl_ln717_s"   --->   Operation 302 'zext' 'zext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (1.54ns)   --->   "%sub_ln717_197 = sub i13 %zext_ln717_367, i13 %zext_ln1171_75"   --->   Operation 303 'sub' 'sub_ln717_197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln1171_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_197, i32 3, i32 12"   --->   Operation 304 'partselect' 'trunc_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1171_191 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read551, i7 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1171_742 = zext i15 %shl_ln1171_191"   --->   Operation 306 'zext' 'zext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (1.53ns)   --->   "%sub_ln1171_465 = sub i16 0, i16 %zext_ln1171_742"   --->   Operation 307 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln717_808 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_465, i32 3, i32 15"   --->   Operation 308 'partselect' 'trunc_ln717_808' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln1171_192 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read652, i5 0"   --->   Operation 309 'bitconcatenate' 'shl_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1171_745 = zext i13 %shl_ln1171_192"   --->   Operation 310 'zext' 'zext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1171_193 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read652, i2 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1171_746 = zext i10 %shl_ln1171_193"   --->   Operation 312 'zext' 'zext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1171_747 = zext i10 %shl_ln1171_193"   --->   Operation 313 'zext' 'zext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %zext_ln1171_745, i14 %zext_ln1171_747"   --->   Operation 314 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln717_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13"   --->   Operation 315 'partselect' 'lshr_ln717_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln1171_194 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read652, i6 0"   --->   Operation 316 'bitconcatenate' 'shl_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1171_748 = zext i14 %shl_ln1171_194"   --->   Operation 317 'zext' 'zext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (1.52ns)   --->   "%add_ln1171_36 = add i15 %zext_ln1171_748, i15 %zext_ln1171_746"   --->   Operation 318 'add' 'add_ln1171_36' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln717_1520_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_36, i32 3, i32 14"   --->   Operation 319 'partselect' 'lshr_ln717_1520_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i13 %trunc_ln717_812"   --->   Operation 320 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i11 %trunc_ln717_814"   --->   Operation 321 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1171_753 = zext i9 %trunc_ln1171_7"   --->   Operation 322 'zext' 'zext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1171_195 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read854, i6 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1171_754 = zext i14 %shl_ln1171_195"   --->   Operation 324 'zext' 'zext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln1171_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read854, i1 0"   --->   Operation 325 'bitconcatenate' 'shl_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1171_755 = zext i9 %shl_ln1171_196"   --->   Operation 326 'zext' 'zext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (1.52ns)   --->   "%add_ln1171_37 = add i15 %zext_ln1171_754, i15 %zext_ln1171_755"   --->   Operation 327 'add' 'add_ln1171_37' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1171_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_37, i32 3, i32 14"   --->   Operation 328 'partselect' 'trunc_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1171_197 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read854, i2 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1171_757 = zext i10 %shl_ln1171_197"   --->   Operation 330 'zext' 'zext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [1/1] (1.52ns)   --->   "%add_ln1171_38 = add i15 %zext_ln1171_754, i15 %zext_ln1171_757"   --->   Operation 331 'add' 'add_ln1171_38' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%lshr_ln717_1529_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_38, i32 3, i32 14"   --->   Operation 332 'partselect' 'lshr_ln717_1529_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 333 [1/3] (2.45ns)   --->   "%mul_ln1171_324 = mul i15 %zext_ln1171_758, i15 69"   --->   Operation 333 'mul' 'mul_ln1171_324' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln1171_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_324, i32 3, i32 14"   --->   Operation 334 'partselect' 'trunc_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 335 [1/3] (2.45ns)   --->   "%mul_ln1171_325 = mul i16 %r_V_9, i16 65466"   --->   Operation 335 'mul' 'mul_ln1171_325' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln717_818 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_325, i32 3, i32 15"   --->   Operation 336 'partselect' 'trunc_ln717_818' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 337 [2/3] (2.45ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 337 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln717_373 = zext i8 %p_read1056"   --->   Operation 338 'zext' 'zext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln717_195 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read1056, i3 0"   --->   Operation 339 'bitconcatenate' 'shl_ln717_195' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln717_374 = zext i11 %shl_ln717_195"   --->   Operation 340 'zext' 'zext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (1.48ns)   --->   "%add_ln717 = add i12 %zext_ln717_374, i12 %zext_ln717_373"   --->   Operation 341 'add' 'add_ln717' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln1171_10 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add_ln717, i32 3, i32 11"   --->   Operation 342 'partselect' 'trunc_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1171_764 = zext i9 %trunc_ln1171_10"   --->   Operation 343 'zext' 'zext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%r_V_128 = zext i8 %p_read1157"   --->   Operation 344 'zext' 'r_V_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1171_767 = zext i8 %p_read1157"   --->   Operation 345 'zext' 'zext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [2/3] (2.45ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 346 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [3/3] (2.45ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 347 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [3/3] (2.45ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 348 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [1/1] (1.53ns)   --->   "%add_ln712_1718 = add i14 %sext_ln1171_124, i14 %sext_ln1171_126"   --->   Operation 349 'add' 'add_ln712_1718' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [1/1] (1.36ns)   --->   "%add_ln712_1754 = add i10 %zext_ln1171_753, i10 %zext_ln1171_764"   --->   Operation 350 'add' 'add_ln712_1754' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.10>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%p_read_199 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 351 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%p_read_200 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 352 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%lshr_ln717_1503_cast_cast = zext i12 %lshr_ln717_1503_cast"   --->   Operation 353 'zext' 'lshr_ln717_1503_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%r_V_3 = zext i8 %p_read349"   --->   Operation 354 'zext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i15 %sub_ln1171_460"   --->   Operation 355 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1171_187 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read349, i4 0"   --->   Operation 356 'bitconcatenate' 'shl_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1171_730 = zext i12 %shl_ln1171_187"   --->   Operation 357 'zext' 'zext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1171_731 = zext i12 %shl_ln1171_187"   --->   Operation 358 'zext' 'zext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (1.53ns)   --->   "%sub_ln1171_461 = sub i16 %sext_ln1171_116, i16 %zext_ln1171_730"   --->   Operation 359 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln717_802 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_461, i32 3, i32 15"   --->   Operation 360 'partselect' 'trunc_ln717_802' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1171_188 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read349, i2 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1171_732 = zext i10 %shl_ln1171_188"   --->   Operation 362 'zext' 'zext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %zext_ln1171_732, i13 %zext_ln1171_731"   --->   Operation 363 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln717_803 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_462, i32 3, i32 12"   --->   Operation 364 'partselect' 'trunc_ln717_803' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln1171_189 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read349, i7 0"   --->   Operation 365 'bitconcatenate' 'shl_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1171_733 = zext i15 %shl_ln1171_189"   --->   Operation 366 'zext' 'zext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (1.53ns)   --->   "%sub_ln1171_463 = sub i16 %zext_ln1171_733, i16 %r_V_3"   --->   Operation 367 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%lshr_ln717_1506_cast = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_463, i32 3, i32 15"   --->   Operation 368 'partselect' 'lshr_ln717_1506_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1171_737 = zext i13 %trunc_ln1171_3"   --->   Operation 369 'zext' 'zext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1171_741 = zext i10 %trunc_ln1171_5"   --->   Operation 370 'zext' 'zext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln717_920_cast = sext i13 %trunc_ln717_808"   --->   Operation 371 'sext' 'trunc_ln717_920_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln717_371 = zext i11 %lshr_ln717_3"   --->   Operation 372 'zext' 'zext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%lshr_ln717_1520_cast_cast = zext i12 %lshr_ln717_1520_cast"   --->   Operation 373 'zext' 'lshr_ln717_1520_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1171_751 = zext i12 %trunc_ln1171_6"   --->   Operation 374 'zext' 'zext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%lshr_ln717_1524_cast_cast = zext i12 %lshr_ln717_1524_cast"   --->   Operation 375 'zext' 'lshr_ln717_1524_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1171_756 = zext i12 %trunc_ln1171_8"   --->   Operation 376 'zext' 'zext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.00ns)   --->   "%lshr_ln717_1529_cast_cast = zext i12 %lshr_ln717_1529_cast"   --->   Operation 377 'zext' 'lshr_ln717_1529_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1171_762 = zext i12 %trunc_ln1171_s"   --->   Operation 378 'zext' 'zext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_937_cast = sext i13 %trunc_ln717_818"   --->   Operation 379 'sext' 'trunc_ln717_937_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [1/3] (2.45ns)   --->   "%mul_ln1171_326 = mul i15 %zext_ln1171_763, i15 32718"   --->   Operation 380 'mul' 'mul_ln1171_326' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln717_819 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_326, i32 3, i32 14"   --->   Operation 381 'partselect' 'trunc_ln717_819' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 382 [1/3] (2.45ns)   --->   "%mul_ln1171_329 = mul i15 %zext_ln1171_768, i15 81"   --->   Operation 382 'mul' 'mul_ln1171_329' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln1171_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_329, i32 3, i32 14"   --->   Operation 383 'partselect' 'trunc_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 384 [2/3] (2.45ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 384 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [2/3] (2.45ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 385 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%r_V_13 = zext i8 %p_read_200"   --->   Operation 386 'zext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [3/3] (2.45ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 387 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1171_80 = zext i8 %p_read_199"   --->   Operation 388 'zext' 'zext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [3/3] (2.45ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 389 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 390 [1/1] (1.53ns)   --->   "%add_ln712_1702 = add i14 %zext_ln1171_737, i14 %zext_ln717_371"   --->   Operation 390 'add' 'add_ln712_1702' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1704 = add i13 %zext_ln1171_756, i13 %zext_ln1171_762"   --->   Operation 391 'add' 'add_ln712_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 392 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1705 = add i13 %add_ln712_1704, i13 %zext_ln1171_751"   --->   Operation 392 'add' 'add_ln712_1705' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln712_680 = zext i10 %add_ln712_1754"   --->   Operation 393 'zext' 'zext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 394 [1/1] (1.41ns)   --->   "%add_ln712_1755 = add i11 %zext_ln712_680, i11 %zext_ln1171_741"   --->   Operation 394 'add' 'add_ln712_1755' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 395 [1/1] (1.53ns)   --->   "%add_ln712_1795 = add i14 %trunc_ln717_920_cast, i14 %trunc_ln717_937_cast"   --->   Operation 395 'add' 'add_ln712_1795' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 396 [1/1] (1.54ns)   --->   "%add_ln712_1810 = add i13 %lshr_ln717_1503_cast_cast, i13 %lshr_ln717_1520_cast_cast"   --->   Operation 396 'add' 'add_ln712_1810' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 397 [1/1] (1.54ns)   --->   "%add_ln712_1811 = add i13 %lshr_ln717_1524_cast_cast, i13 %lshr_ln717_1529_cast_cast"   --->   Operation 397 'add' 'add_ln712_1811' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.15>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i13 %trunc_ln717_802"   --->   Operation 398 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%lshr_ln717_1506_cast_cast = zext i13 %lshr_ln717_1506_cast"   --->   Operation 399 'zext' 'lshr_ln717_1506_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i13 %trunc_ln717_804"   --->   Operation 400 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 401 [1/3] (2.45ns)   --->   "%mul_ln1171_330 = mul i14 %zext_ln1171_767, i14 46"   --->   Operation 401 'mul' 'mul_ln1171_330' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln1171_12 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_330, i32 3, i32 13"   --->   Operation 402 'partselect' 'trunc_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 403 [1/3] (2.45ns)   --->   "%mul_ln1171_331 = mul i16 %r_V_128, i16 65467"   --->   Operation 403 'mul' 'mul_ln1171_331' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln717_823 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_331, i32 3, i32 15"   --->   Operation 404 'partselect' 'trunc_ln717_823' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 405 [2/3] (2.45ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 405 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1171_778 = zext i8 %p_read_199"   --->   Operation 406 'zext' 'zext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [2/3] (2.45ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 407 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 408 [3/3] (2.45ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 408 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1171_786 = zext i8 %p_read_198"   --->   Operation 409 'zext' 'zext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 410 [3/3] (2.45ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 410 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i14 %add_ln712_1702"   --->   Operation 411 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1703 = add i15 %zext_ln712, i15 %lshr_ln717_1506_cast_cast"   --->   Operation 412 'add' 'add_ln712_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln712_671 = zext i13 %add_ln712_1705"   --->   Operation 413 'zext' 'zext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 414 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1706 = add i15 %zext_ln712_671, i15 %add_ln712_1703"   --->   Operation 414 'add' 'add_ln712_1706' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 415 [1/1] (1.53ns)   --->   "%add_ln712_1717 = add i14 %sext_ln1171_117, i14 %sext_ln1171_119"   --->   Operation 415 'add' 'add_ln712_1717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln712_698 = zext i13 %add_ln712_1810"   --->   Operation 416 'zext' 'zext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln712_699 = zext i13 %add_ln712_1811"   --->   Operation 417 'zext' 'zext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (1.53ns)   --->   "%add_ln712_1812 = add i14 %zext_ln712_699, i14 %zext_ln712_698"   --->   Operation 418 'add' 'add_ln712_1812' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.45>
ST_21 : Operation 419 [1/1] (0.00ns)   --->   "%p_read_197 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 419 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 420 [1/3] (2.45ns)   --->   "%mul_ln1171_332 = mul i16 %r_V_13, i16 65426"   --->   Operation 420 'mul' 'mul_ln1171_332' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln717_826 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_332, i32 3, i32 15"   --->   Operation 421 'partselect' 'trunc_ln717_826' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 422 [1/3] (2.45ns)   --->   "%mul_ln717_176 = mul i13 %zext_ln1171_80, i13 29"   --->   Operation 422 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln1171_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_176, i32 3, i32 12"   --->   Operation 423 'partselect' 'trunc_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 424 [2/3] (2.45ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 424 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [2/3] (2.45ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 425 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1171_789 = zext i8 %p_read_197"   --->   Operation 426 'zext' 'zext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 427 [3/3] (2.45ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 427 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 428 [3/3] (2.45ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 428 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i14 %add_ln712_1717"   --->   Operation 429 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1718"   --->   Operation 430 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (1.52ns)   --->   "%add_ln712_1719 = add i15 %sext_ln712_478, i15 %sext_ln712_477"   --->   Operation 431 'add' 'add_ln712_1719' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.45>
ST_22 : Operation 432 [1/1] (0.00ns)   --->   "%p_read_196 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 432 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i13 %trunc_ln717_823"   --->   Operation 433 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i13 %trunc_ln717_826"   --->   Operation 434 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 435 [1/3] (2.45ns)   --->   "%mul_ln1171_336 = mul i15 %zext_ln1171_778, i15 32711"   --->   Operation 435 'mul' 'mul_ln1171_336' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln717_830 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_336, i32 3, i32 14"   --->   Operation 436 'partselect' 'trunc_ln717_830' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 437 [1/3] (2.45ns)   --->   "%mul_ln1171_337 = mul i14 %zext_ln1171_786, i14 51"   --->   Operation 437 'mul' 'mul_ln1171_337' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%lshr_ln717_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_337, i32 3, i32 13"   --->   Operation 438 'partselect' 'lshr_ln717_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 439 [2/3] (2.45ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 439 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [2/3] (2.45ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 440 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1171_791 = zext i8 %p_read_196"   --->   Operation 441 'zext' 'zext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln1171_792 = zext i8 %p_read_196"   --->   Operation 442 'zext' 'zext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 443 [3/3] (2.45ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 443 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 444 [3/3] (2.45ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 444 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [1/1] (1.53ns)   --->   "%add_ln712_1692 = add i14 %sext_ln1171_135, i14 %sext_ln1171_136"   --->   Operation 445 'add' 'add_ln712_1692' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.45>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln1171_203 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_200, i6 0"   --->   Operation 446 'bitconcatenate' 'shl_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln1171_772 = zext i14 %shl_ln1171_203"   --->   Operation 447 'zext' 'zext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln1171_204 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_200, i4 0"   --->   Operation 448 'bitconcatenate' 'shl_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln1171_773 = zext i12 %shl_ln1171_204"   --->   Operation 449 'zext' 'zext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (1.52ns)   --->   "%add_ln1171_39 = add i15 %zext_ln1171_772, i15 %zext_ln1171_773"   --->   Operation 450 'add' 'add_ln1171_39' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln1171_13 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171_39, i32 3, i32 14"   --->   Operation 451 'partselect' 'trunc_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln717_375 = zext i12 %shl_ln1171_204"   --->   Operation 452 'zext' 'zext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln717_196 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_200, i1 0"   --->   Operation 453 'bitconcatenate' 'shl_ln717_196' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln717_376 = zext i9 %shl_ln717_196"   --->   Operation 454 'zext' 'zext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [1/1] (1.54ns)   --->   "%add_ln717_139 = add i13 %zext_ln717_375, i13 %zext_ln717_376"   --->   Operation 455 'add' 'add_ln717_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln1171_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717_139, i32 3, i32 12"   --->   Operation 456 'partselect' 'trunc_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1171_776 = zext i9 %shl_ln717_196"   --->   Operation 457 'zext' 'zext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 458 [1/1] (1.52ns)   --->   "%sub_ln1171_471 = sub i15 %zext_ln1171_772, i15 %zext_ln1171_776"   --->   Operation 458 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_825 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_471, i32 3, i32 14"   --->   Operation 459 'partselect' 'trunc_ln717_825' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln717_377 = zext i8 %p_read_199"   --->   Operation 460 'zext' 'zext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln717_197 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_199, i3 0"   --->   Operation 461 'bitconcatenate' 'shl_ln717_197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln717_378 = zext i11 %shl_ln717_197"   --->   Operation 462 'zext' 'zext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 463 [1/1] (1.48ns)   --->   "%sub_ln717_199 = sub i12 %zext_ln717_378, i12 %zext_ln717_377"   --->   Operation 463 'sub' 'sub_ln717_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln717_828 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_199, i32 3, i32 11"   --->   Operation 464 'partselect' 'trunc_ln717_828' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 465 [1/3] (2.45ns)   --->   "%mul_ln1171_340 = mul i14 %zext_ln1171_789, i14 55"   --->   Operation 465 'mul' 'mul_ln1171_340' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "%lshr_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_340, i32 3, i32 13"   --->   Operation 466 'partselect' 'lshr_ln717_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 467 [1/3] (2.45ns)   --->   "%mul_ln1171_341 = mul i14 %zext_ln1171_789, i14 16362"   --->   Operation 467 'mul' 'mul_ln1171_341' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln717_835 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_341, i32 3, i32 13"   --->   Operation 468 'partselect' 'trunc_ln717_835' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 469 [2/3] (2.45ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 469 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 470 [2/3] (2.45ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 470 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [3/3] (2.45ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 471 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 472 [3/3] (2.45ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 472 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1171_769 = zext i11 %trunc_ln1171_12"   --->   Operation 473 'zext' 'zext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln1171_775 = zext i10 %trunc_ln1171_14"   --->   Operation 474 'zext' 'zext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i12 %trunc_ln717_825"   --->   Operation 475 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1171_777 = zext i13 %sext_ln1171_344"   --->   Operation 476 'zext' 'zext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i9 %trunc_ln717_828"   --->   Operation 477 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1171_781 = zext i10 %sext_ln1171_345"   --->   Operation 478 'zext' 'zext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i12 %trunc_ln717_830"   --->   Operation 479 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln717_380 = zext i11 %lshr_ln717_5"   --->   Operation 480 'zext' 'zext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i11 %trunc_ln717_835"   --->   Operation 481 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [1/3] (2.45ns)   --->   "%mul_ln1171_342 = mul i15 %zext_ln1171_792, i15 32721"   --->   Operation 482 'mul' 'mul_ln1171_342' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln717_836 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_342, i32 3, i32 14"   --->   Operation 483 'partselect' 'trunc_ln717_836' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/3] (2.45ns)   --->   "%mul_ln1171_343 = mul i14 %zext_ln1171_791, i14 58"   --->   Operation 484 'mul' 'mul_ln1171_343' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln1171_17 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_343, i32 3, i32 13"   --->   Operation 485 'partselect' 'trunc_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 486 [2/3] (2.45ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 486 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 487 [2/3] (2.45ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 487 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln717_381 = zext i8 %p_read_195"   --->   Operation 488 'zext' 'zext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 489 [3/3] (2.45ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 489 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%r_V_20 = zext i8 %p_read_194"   --->   Operation 490 'zext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 491 [3/3] (2.45ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 491 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 492 [1/1] (1.41ns)   --->   "%add_ln712_1756 = add i11 %zext_ln1171_775, i11 %zext_ln1171_781"   --->   Operation 492 'add' 'add_ln712_1756' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln712_682 = zext i11 %add_ln712_1756"   --->   Operation 493 'zext' 'zext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 494 [1/1] (1.48ns)   --->   "%add_ln712_1757 = add i12 %zext_ln712_682, i12 %zext_ln1171_769"   --->   Operation 494 'add' 'add_ln712_1757' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 495 [1/1] (1.53ns)   --->   "%add_ln712_1783 = add i14 %zext_ln1171_777, i14 %zext_ln717_380"   --->   Operation 495 'add' 'add_ln712_1783' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 496 [1/1] (1.54ns)   --->   "%add_ln712_1798 = add i13 %sext_ln1171_346, i13 %sext_ln1171_349"   --->   Operation 496 'add' 'add_ln712_1798' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.45>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i12 %trunc_ln717_819"   --->   Operation 497 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i12 %trunc_ln717_836"   --->   Operation 498 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln1171_793 = zext i11 %trunc_ln1171_17"   --->   Operation 499 'zext' 'zext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 500 [1/3] (2.45ns)   --->   "%mul_ln1171_344 = mul i15 %zext_ln1171_792, i15 83"   --->   Operation 500 'mul' 'mul_ln1171_344' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln1171_18 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_344, i32 3, i32 14"   --->   Operation 501 'partselect' 'trunc_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 502 [1/3] (2.45ns)   --->   "%mul_ln1171_345 = mul i14 %zext_ln1171_797, i14 16365"   --->   Operation 502 'mul' 'mul_ln1171_345' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln717_838 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_345, i32 3, i32 13"   --->   Operation 503 'partselect' 'trunc_ln717_838' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 504 [2/3] (2.45ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 504 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1171_799 = zext i8 %p_read_194"   --->   Operation 505 'zext' 'zext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 506 [2/3] (2.45ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 506 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 507 [3/3] (2.45ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 507 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 508 [3/3] (2.45ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 508 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 509 [1/1] (1.54ns)   --->   "%add_ln712_1721 = add i13 %sext_ln717, i13 %sext_ln1171_350"   --->   Operation 509 'add' 'add_ln712_1721' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln712_681 = zext i11 %add_ln712_1755"   --->   Operation 510 'zext' 'zext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln712_683 = zext i12 %add_ln712_1757"   --->   Operation 511 'zext' 'zext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 512 [1/1] (1.54ns)   --->   "%add_ln712_1758 = add i13 %zext_ln712_683, i13 %zext_ln712_681"   --->   Operation 512 'add' 'add_ln712_1758' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln712_685 = zext i12 %add_ln712_1759"   --->   Operation 513 'zext' 'zext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 514 [1/1] (1.54ns)   --->   "%add_ln712_1760 = add i13 %zext_ln712_685, i13 %zext_ln1171_793"   --->   Operation 514 'add' 'add_ln712_1760' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln712_689 = zext i14 %add_ln712_1782"   --->   Operation 515 'zext' 'zext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln712_690 = zext i14 %add_ln712_1783"   --->   Operation 516 'zext' 'zext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 517 [1/1] (1.52ns)   --->   "%add_ln712_1784 = add i15 %zext_ln712_690, i15 %zext_ln712_689"   --->   Operation 517 'add' 'add_ln712_1784' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.45>
ST_26 : Operation 518 [1/1] (0.00ns)   --->   "%p_read2167 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 518 'read' 'p_read2167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 519 [1/3] (2.45ns)   --->   "%mul_ln717_177 = mul i13 %zext_ln717_381, i13 22"   --->   Operation 519 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%lshr_ln717_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_177, i32 3, i32 12"   --->   Operation 520 'partselect' 'lshr_ln717_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 521 [1/3] (2.45ns)   --->   "%mul_ln1171_349 = mul i16 %r_V_20, i16 65426"   --->   Operation 521 'mul' 'mul_ln1171_349' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln717_841 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_349, i32 3, i32 15"   --->   Operation 522 'partselect' 'trunc_ln717_841' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 523 [2/3] (2.45ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 523 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [2/3] (2.45ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 524 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln1171_211 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_193, i6 0"   --->   Operation 525 'bitconcatenate' 'shl_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln1171_806 = zext i14 %shl_ln1171_211"   --->   Operation 526 'zext' 'zext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 527 [1/1] (1.52ns)   --->   "%sub_ln1171_478 = sub i15 0, i15 %zext_ln1171_806"   --->   Operation 527 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 528 [3/3] (2.45ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 528 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 529 [1/1] (0.00ns)   --->   "%r_V_22 = zext i8 %p_read2066"   --->   Operation 529 'zext' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 530 [3/3] (2.45ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 530 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 531 [1/1] (0.00ns)   --->   "%r_V_23 = zext i8 %p_read2167"   --->   Operation 531 'zext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln1171_214 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read2167, i7 0"   --->   Operation 532 'bitconcatenate' 'shl_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1171_814 = zext i15 %shl_ln1171_214"   --->   Operation 533 'zext' 'zext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 534 [1/1] (1.53ns)   --->   "%sub_ln1171_482 = sub i16 0, i16 %zext_ln1171_814"   --->   Operation 534 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln717_850 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_482, i32 3, i32 15"   --->   Operation 535 'partselect' 'trunc_ln717_850' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 536 [1/1] (1.53ns)   --->   "%sub_ln1171_483 = sub i16 %zext_ln1171_814, i16 %r_V_23"   --->   Operation 536 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 537 [1/1] (0.00ns)   --->   "%lshr_ln717_1587_cast = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_483, i32 3, i32 15"   --->   Operation 537 'partselect' 'lshr_ln717_1587_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln712_686 = zext i13 %add_ln712_1760"   --->   Operation 538 'zext' 'zext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i14 %add_ln712_1763"   --->   Operation 539 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 540 [1/1] (1.52ns)   --->   "%add_ln712_1764 = add i15 %sext_ln712_499, i15 %zext_ln712_686"   --->   Operation 540 'add' 'add_ln712_1764' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.13>
ST_27 : Operation 541 [1/1] (0.00ns)   --->   "%lshr_ln717_1571_cast = zext i10 %lshr_ln717_7"   --->   Operation 541 'zext' 'lshr_ln717_1571_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 542 [1/3] (2.45ns)   --->   "%mul_ln1171_350 = mul i15 %zext_ln1171_799, i15 32714"   --->   Operation 542 'mul' 'mul_ln1171_350' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln717_842 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_350, i32 3, i32 14"   --->   Operation 543 'partselect' 'trunc_ln717_842' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [1/3] (2.45ns)   --->   "%mul_ln1171_351 = mul i15 %zext_ln1171_799, i15 32731"   --->   Operation 544 'mul' 'mul_ln1171_351' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln717_843 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_351, i32 3, i32 14"   --->   Operation 545 'partselect' 'trunc_ln717_843' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 546 [1/1] (0.00ns)   --->   "%r_V_21 = zext i8 %p_read_193"   --->   Operation 546 'zext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i15 %sub_ln1171_478"   --->   Operation 547 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 548 [1/1] (1.53ns)   --->   "%sub_ln1171_479 = sub i16 %sext_ln1171_146, i16 %r_V_21"   --->   Operation 548 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln717_844 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_479, i32 3, i32 15"   --->   Operation 549 'partselect' 'trunc_ln717_844' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 550 [2/3] (2.45ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 550 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln1171_212 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_193, i7 0"   --->   Operation 551 'bitconcatenate' 'shl_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln1171_809 = zext i15 %shl_ln1171_212"   --->   Operation 552 'zext' 'zext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 553 [1/1] (1.53ns)   --->   "%sub_ln1171_480 = sub i16 0, i16 %zext_ln1171_809"   --->   Operation 553 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln717_845 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_480, i32 3, i32 15"   --->   Operation 554 'partselect' 'trunc_ln717_845' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 555 [2/3] (2.45ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 555 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 556 [1/1] (0.00ns)   --->   "%lshr_ln717_1587_cast_cast = zext i13 %lshr_ln717_1587_cast"   --->   Operation 556 'zext' 'lshr_ln717_1587_cast_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 557 [1/1] (0.00ns)   --->   "%r_V_24 = zext i8 %p_read_192"   --->   Operation 557 'zext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 558 [3/3] (2.45ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 558 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 559 [3/3] (2.45ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 559 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln1171_223 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_185, i4 0"   --->   Operation 560 'bitconcatenate' 'shl_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1171_844 = zext i12 %shl_ln1171_223"   --->   Operation 561 'zext' 'zext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 562 [1/1] (1.54ns)   --->   "%sub_ln1171_490 = sub i13 0, i13 %zext_ln1171_844"   --->   Operation 562 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln712_684 = zext i13 %add_ln712_1758"   --->   Operation 563 'zext' 'zext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i15 %add_ln712_1764"   --->   Operation 564 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/1] (1.53ns)   --->   "%add_ln712_1765 = add i16 %sext_ln712_500, i16 %zext_ln712_684"   --->   Operation 565 'add' 'add_ln712_1765' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln712_701 = zext i13 %add_ln712_1814"   --->   Operation 566 'zext' 'zext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1815 = add i14 %lshr_ln717_1571_cast, i14 %lshr_ln717_1587_cast_cast"   --->   Operation 567 'add' 'add_ln712_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 568 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1816 = add i14 %add_ln712_1815, i14 %zext_ln712_701"   --->   Operation 568 'add' 'add_ln712_1816' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.90>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%p_read_191 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 569 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (0.00ns)   --->   "%shl_ln1171_207 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_196, i7 0"   --->   Operation 570 'bitconcatenate' 'shl_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1171_795 = zext i15 %shl_ln1171_207"   --->   Operation 571 'zext' 'zext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln1171_208 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_196, i3 0"   --->   Operation 572 'bitconcatenate' 'shl_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1171_796 = zext i11 %shl_ln1171_208"   --->   Operation 573 'zext' 'zext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 574 [1/1] (1.53ns)   --->   "%sub_ln1171_476 = sub i16 %zext_ln1171_796, i16 %zext_ln1171_795"   --->   Operation 574 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln717_837 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_476, i32 3, i32 15"   --->   Operation 575 'partselect' 'trunc_ln717_837' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i11 %trunc_ln717_838"   --->   Operation 576 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i13 %trunc_ln717_841"   --->   Operation 577 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i12 %trunc_ln717_842"   --->   Operation 578 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln717_973_cast = sext i12 %trunc_ln717_843"   --->   Operation 579 'sext' 'trunc_ln717_973_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i13 %trunc_ln717_844"   --->   Operation 580 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [1/3] (2.45ns)   --->   "%mul_ln1171_353 = mul i15 %zext_ln1171_805, i15 71"   --->   Operation 581 'mul' 'mul_ln1171_353' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln1171_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_353, i32 3, i32 14"   --->   Operation 582 'partselect' 'trunc_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln717_977_cast = sext i13 %trunc_ln717_845"   --->   Operation 583 'sext' 'trunc_ln717_977_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 584 [1/3] (2.45ns)   --->   "%mul_ln1171_355 = mul i16 %r_V_22, i16 65438"   --->   Operation 584 'mul' 'mul_ln1171_355' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln717_847 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_355, i32 3, i32 15"   --->   Operation 585 'partselect' 'trunc_ln717_847' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i13 %trunc_ln717_850"   --->   Operation 586 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [2/3] (2.45ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 587 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [2/3] (2.45ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 588 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1171_818 = zext i8 %p_read_191"   --->   Operation 589 'zext' 'zext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 590 [3/3] (2.45ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 590 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%shl_ln717_198 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_191, i5 0"   --->   Operation 591 'bitconcatenate' 'shl_ln717_198' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln717_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_191, i1 0"   --->   Operation 592 'bitconcatenate' 'shl_ln717_199' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln717_384 = zext i9 %shl_ln717_199"   --->   Operation 593 'zext' 'zext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (1.53ns)   --->   "%sub_ln717_200 = sub i13 %shl_ln717_198, i13 %zext_ln717_384"   --->   Operation 594 'sub' 'sub_ln717_200' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln1171_25 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_200, i32 3, i32 12"   --->   Operation 595 'partselect' 'trunc_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln1171_215 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_191, i6 0"   --->   Operation 596 'bitconcatenate' 'shl_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln1171_820 = zext i14 %shl_ln1171_215"   --->   Operation 597 'zext' 'zext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln1171_216 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_191, i3 0"   --->   Operation 598 'bitconcatenate' 'shl_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1171_821 = zext i11 %shl_ln1171_216"   --->   Operation 599 'zext' 'zext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 600 [1/1] (1.52ns)   --->   "%sub_ln1171_484 = sub i15 %zext_ln1171_821, i15 %zext_ln1171_820"   --->   Operation 600 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln717_855 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_484, i32 3, i32 14"   --->   Operation 601 'partselect' 'trunc_ln717_855' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%r_V_26 = zext i8 %p_read_190"   --->   Operation 602 'zext' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 603 [3/3] (2.45ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 603 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln1171_218 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_190, i7 0"   --->   Operation 604 'bitconcatenate' 'shl_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln1171_825 = zext i15 %shl_ln1171_218"   --->   Operation 605 'zext' 'zext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 606 [1/1] (1.53ns)   --->   "%sub_ln1171_485 = sub i16 0, i16 %zext_ln1171_825"   --->   Operation 606 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln717_857 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_485, i32 3, i32 15"   --->   Operation 607 'partselect' 'trunc_ln717_857' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln1171_221 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_189, i5 0"   --->   Operation 608 'bitconcatenate' 'shl_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln1171_831 = zext i13 %shl_ln1171_221"   --->   Operation 609 'zext' 'zext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (1.53ns)   --->   "%sub_ln1171_487 = sub i14 0, i14 %zext_ln1171_831"   --->   Operation 610 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln1171_838 = zext i8 %p_read_187"   --->   Operation 611 'zext' 'zext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_187, i6 0"   --->   Operation 612 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1171_841 = zext i14 %tmp_s"   --->   Operation 613 'zext' 'zext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 614 [1/1] (1.52ns)   --->   "%sub_ln1171_512 = sub i15 %zext_ln1171_838, i15 %zext_ln1171_841"   --->   Operation 614 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln717_863 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_512, i32 3, i32 14"   --->   Operation 615 'partselect' 'trunc_ln717_863' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i13 %sub_ln1171_490"   --->   Operation 616 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln1171_224 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_185, i2 0"   --->   Operation 617 'bitconcatenate' 'shl_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln1171_845 = zext i10 %shl_ln1171_224"   --->   Operation 618 'zext' 'zext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (1.53ns)   --->   "%sub_ln1171_491 = sub i14 %sext_ln1171_163, i14 %zext_ln1171_845"   --->   Operation 619 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln717_865 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_491, i32 3, i32 13"   --->   Operation 620 'partselect' 'trunc_ln717_865' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 621 [1/1] (0.00ns)   --->   "%shl_ln1171_225 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_185, i1 0"   --->   Operation 621 'bitconcatenate' 'shl_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln1171_847 = zext i9 %shl_ln1171_225"   --->   Operation 622 'zext' 'zext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 623 [1/1] (1.36ns)   --->   "%sub_ln1171_492 = sub i10 0, i10 %zext_ln1171_847"   --->   Operation 623 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln717_867 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_492, i32 3, i32 9"   --->   Operation 624 'partselect' 'trunc_ln717_867' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i7 %trunc_ln717_867"   --->   Operation 625 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 626 [1/1] (1.53ns)   --->   "%add_ln712_1695 = add i14 %sext_ln1171_145, i14 %sext_ln1171_151"   --->   Operation 626 'add' 'add_ln712_1695' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 627 [1/1] (1.53ns)   --->   "%add_ln712_1723 = add i14 %sext_ln1171_143, i14 %sext_ln1171_147"   --->   Operation 627 'add' 'add_ln712_1723' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 628 [1/1] (1.53ns)   --->   "%add_ln712_1775 = add i14 %sext_ln1171_144, i14 %sext_ln1171_151"   --->   Operation 628 'add' 'add_ln712_1775' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 629 [1/1] (1.53ns)   --->   "%add_ln712_1801 = add i14 %trunc_ln717_973_cast, i14 %trunc_ln717_977_cast"   --->   Operation 629 'add' 'add_ln712_1801' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln712_697 = zext i12 %add_ln712_1808"   --->   Operation 630 'zext' 'zext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 631 [1/1] (1.54ns)   --->   "%add_ln712_1809 = add i14 %zext_ln712_697, i14 %sext_ln712"   --->   Operation 631 'add' 'add_ln712_1809' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln712_702 = zext i14 %add_ln712_1816"   --->   Operation 632 'zext' 'zext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln712_705 = zext i13 %add_ln712_1819"   --->   Operation 633 'zext' 'zext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 634 [1/1] (1.52ns)   --->   "%add_ln712_1820 = add i15 %zext_ln712_705, i15 %zext_ln712_702"   --->   Operation 634 'add' 'add_ln712_1820' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.18>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1171_740 = zext i12 %trunc_ln1171_4"   --->   Operation 635 'zext' 'zext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1171_782 = zext i10 %trunc_ln1171_16"   --->   Operation 636 'zext' 'zext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1171_794 = zext i12 %trunc_ln1171_18"   --->   Operation 637 'zext' 'zext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln717_965_cast = sext i13 %trunc_ln717_837"   --->   Operation 638 'sext' 'trunc_ln717_965_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln717_382 = zext i6 %lshr_ln717_6"   --->   Operation 639 'zext' 'zext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln1171_808 = zext i12 %trunc_ln1171_22"   --->   Operation 640 'zext' 'zext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln717_979_cast = sext i13 %trunc_ln717_847"   --->   Operation 641 'sext' 'trunc_ln717_979_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 642 [1/3] (2.45ns)   --->   "%mul_ln1171_357 = mul i16 %r_V_24, i16 65458"   --->   Operation 642 'mul' 'mul_ln1171_357' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln717_851 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_357, i32 3, i32 15"   --->   Operation 643 'partselect' 'trunc_ln717_851' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 644 [1/3] (2.45ns)   --->   "%mul_ln1171_360 = mul i16 %r_V_24, i16 65439"   --->   Operation 644 'mul' 'mul_ln1171_360' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln717_853 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_360, i32 3, i32 15"   --->   Operation 645 'partselect' 'trunc_ln717_853' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [2/3] (2.45ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 646 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln1171_819 = zext i10 %trunc_ln1171_25"   --->   Operation 647 'zext' 'zext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln717_991_cast = sext i12 %trunc_ln717_855"   --->   Operation 648 'sext' 'trunc_ln717_991_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 649 [2/3] (2.45ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 649 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln717_995_cast = sext i13 %trunc_ln717_857"   --->   Operation 650 'sext' 'trunc_ln717_995_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i14 %sub_ln1171_487"   --->   Operation 651 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln1171_832 = zext i10 %shl_ln717_201"   --->   Operation 652 'zext' 'zext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 653 [1/1] (1.52ns)   --->   "%sub_ln1171_488 = sub i15 %sext_ln1171_158, i15 %zext_ln1171_832"   --->   Operation 653 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln717_859 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_488, i32 3, i32 14"   --->   Operation 654 'partselect' 'trunc_ln717_859' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 655 [1/1] (0.00ns)   --->   "%r_V_28 = zext i8 %p_read_188"   --->   Operation 655 'zext' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln1171_833 = zext i8 %p_read_188"   --->   Operation 656 'zext' 'zext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln1171_222 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_188, i7 0"   --->   Operation 657 'bitconcatenate' 'shl_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln1171_835 = zext i15 %shl_ln1171_222"   --->   Operation 658 'zext' 'zext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 659 [1/1] (1.53ns)   --->   "%sub_ln1171_489 = sub i16 0, i16 %zext_ln1171_835"   --->   Operation 659 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln717_860 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_489, i32 3, i32 15"   --->   Operation 660 'partselect' 'trunc_ln717_860' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 661 [3/3] (2.45ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 661 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 662 [3/3] (2.45ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 662 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln717_1006_cast = sext i12 %trunc_ln717_863"   --->   Operation 663 'sext' 'trunc_ln717_1006_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i11 %trunc_ln717_865"   --->   Operation 664 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1707 = add i11 %zext_ln717_382, i11 %zext_ln1171_819"   --->   Operation 665 'add' 'add_ln712_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 666 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1708 = add i11 %add_ln712_1707, i11 %zext_ln1171_782"   --->   Operation 666 'add' 'add_ln712_1708' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 667 [1/1] (1.54ns)   --->   "%add_ln712_1728 = add i14 %sext_ln1171_164, i14 %zext_ln1171_740"   --->   Operation 667 'add' 'add_ln712_1728' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1786 = add i13 %zext_ln1171_794, i13 %zext_ln1171_808"   --->   Operation 668 'add' 'add_ln712_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln712_692 = zext i12 %add_ln712_1787"   --->   Operation 669 'zext' 'zext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 670 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1788 = add i13 %zext_ln712_692, i13 %add_ln712_1786"   --->   Operation 670 'add' 'add_ln712_1788' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i14 %add_ln712_1801"   --->   Operation 671 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 672 [1/1] (1.52ns)   --->   "%add_ln712_1802 = add i15 %sext_ln712_517, i15 %trunc_ln717_965_cast"   --->   Operation 672 'add' 'add_ln712_1802' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 673 [1/1] (1.53ns)   --->   "%add_ln712_1803 = add i14 %trunc_ln717_979_cast, i14 %trunc_ln717_991_cast"   --->   Operation 673 'add' 'add_ln712_1803' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 674 [1/1] (1.53ns)   --->   "%add_ln712_1804 = add i14 %trunc_ln717_995_cast, i14 %trunc_ln717_1006_cast"   --->   Operation 674 'add' 'add_ln712_1804' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i14 %add_ln712_1809"   --->   Operation 675 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln712_700 = zext i14 %add_ln712_1812"   --->   Operation 676 'zext' 'zext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1813 = add i16 %zext_ln712_700, i16 %sext_ln712_522"   --->   Operation 677 'add' 'add_ln712_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln712_706 = zext i15 %add_ln712_1820"   --->   Operation 678 'zext' 'zext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 679 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1821 = add i16 %zext_ln712_706, i16 %add_ln712_1813"   --->   Operation 679 'add' 'add_ln712_1821' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1171_209 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_194, i6 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln1171_801 = zext i14 %shl_ln1171_209"   --->   Operation 681 'zext' 'zext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 682 [1/1] (0.00ns)   --->   "%shl_ln1171_210 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_194, i2 0"   --->   Operation 682 'bitconcatenate' 'shl_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln1171_802 = zext i10 %shl_ln1171_210"   --->   Operation 683 'zext' 'zext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 684 [1/1] (1.52ns)   --->   "%sub_ln1171_477 = sub i15 %zext_ln1171_801, i15 %zext_ln1171_802"   --->   Operation 684 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln717_840 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_477, i32 3, i32 14"   --->   Operation 685 'partselect' 'trunc_ln717_840' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln1171_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read2167, i1 0"   --->   Operation 686 'bitconcatenate' 'shl_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln1171_813 = zext i9 %shl_ln1171_213"   --->   Operation 687 'zext' 'zext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 688 [1/1] (1.36ns)   --->   "%sub_ln1171_481 = sub i10 0, i10 %zext_ln1171_813"   --->   Operation 688 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln717_848 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_481, i32 3, i32 9"   --->   Operation 689 'partselect' 'trunc_ln717_848' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i7 %trunc_ln717_848"   --->   Operation 690 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i13 %trunc_ln717_851"   --->   Operation 691 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i13 %trunc_ln717_853"   --->   Operation 692 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 693 [1/3] (2.45ns)   --->   "%mul_ln1171_362 = mul i14 %zext_ln1171_818, i14 58"   --->   Operation 693 'mul' 'mul_ln1171_362' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 694 [1/1] (0.00ns)   --->   "%lshr_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_362, i32 3, i32 13"   --->   Operation 694 'partselect' 'lshr_ln717_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 695 [1/3] (2.45ns)   --->   "%mul_ln1171_365 = mul i16 %r_V_26, i16 65450"   --->   Operation 695 'mul' 'mul_ln1171_365' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln717_856 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_365, i32 3, i32 15"   --->   Operation 696 'partselect' 'trunc_ln717_856' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i12 %trunc_ln717_859"   --->   Operation 697 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i13 %trunc_ln717_860"   --->   Operation 698 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 699 [2/3] (2.45ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 699 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 700 [2/3] (2.45ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 700 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 701 [1/1] (0.00ns)   --->   "%r_V_29 = zext i8 %p_read_187"   --->   Operation 701 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 702 [3/3] (2.45ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 702 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 703 [3/3] (2.45ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 703 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 704 [1/1] (1.53ns)   --->   "%add_ln712_1697 = add i14 %sext_ln1171_154, i14 %sext_ln717_111"   --->   Operation 704 'add' 'add_ln712_1697' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 705 [1/1] (1.53ns)   --->   "%add_ln712_1724 = add i14 %sext_ln1171_149, i14 %sext_ln1171_152"   --->   Operation 705 'add' 'add_ln712_1724' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i14 %add_ln712_1728"   --->   Operation 706 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 707 [1/1] (1.52ns)   --->   "%add_ln712_1729 = add i15 %sext_ln712_485, i15 %sext_ln1171_159"   --->   Operation 707 'add' 'add_ln712_1729' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i14 %add_ln712_1803"   --->   Operation 708 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_1804"   --->   Operation 709 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 710 [1/1] (1.52ns)   --->   "%add_ln712_1805 = add i15 %sext_ln712_520, i15 %sext_ln712_519"   --->   Operation 710 'add' 'add_ln712_1805' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.13>
ST_31 : Operation 711 [1/1] (0.00ns)   --->   "%p_read_186 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 711 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln717_379 = zext i11 %lshr_ln717_4"   --->   Operation 712 'zext' 'zext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i12 %trunc_ln717_840"   --->   Operation 713 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln1171_803 = zext i13 %sext_ln1171_351"   --->   Operation 714 'zext' 'zext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln717_383 = zext i11 %lshr_ln717_8"   --->   Operation 715 'zext' 'zext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 716 [1/3] (2.45ns)   --->   "%mul_ln1171_367 = mul i16 %r_V_28, i16 65446"   --->   Operation 716 'mul' 'mul_ln1171_367' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln717_861 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_367, i32 3, i32 15"   --->   Operation 717 'partselect' 'trunc_ln717_861' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 718 [1/3] (2.45ns)   --->   "%mul_ln1171_368 = mul i14 %zext_ln1171_833, i14 47"   --->   Operation 718 'mul' 'mul_ln1171_368' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln1171_32 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_368, i32 3, i32 13"   --->   Operation 719 'partselect' 'trunc_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 720 [2/3] (2.45ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 720 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 721 [2/3] (2.45ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 721 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln1171_842 = zext i8 %p_read_186"   --->   Operation 722 'zext' 'zext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 723 [3/3] (2.45ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 723 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 724 [3/3] (2.45ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 724 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i14 %add_ln712_1723"   --->   Operation 725 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i14 %add_ln712_1724"   --->   Operation 726 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 727 [1/1] (1.52ns)   --->   "%add_ln712_1725 = add i15 %sext_ln712_483, i15 %sext_ln712_482"   --->   Operation 727 'add' 'add_ln712_1725' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1734 = add i14 %zext_ln1171_803, i14 %zext_ln717_383"   --->   Operation 728 'add' 'add_ln712_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 729 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1735 = add i14 %add_ln712_1734, i14 %zext_ln717_379"   --->   Operation 729 'add' 'add_ln712_1735' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i15 %add_ln712_1802"   --->   Operation 730 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i15 %add_ln712_1805"   --->   Operation 731 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 732 [1/1] (1.53ns)   --->   "%add_ln712_1806 = add i16 %sext_ln712_521, i16 %sext_ln712_518"   --->   Operation 732 'add' 'add_ln712_1806' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.45>
ST_32 : Operation 733 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read147"   --->   Operation 733 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 734 [3/3] (2.45ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 734 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 735 [3/3] (2.45ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 735 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln1171_74 = zext i8 %p_read248"   --->   Operation 736 'zext' 'zext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read248, i5 0"   --->   Operation 737 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 738 [1/1] (1.53ns)   --->   "%sub_ln717 = sub i13 %shl_ln3, i13 %zext_ln1171_74"   --->   Operation 738 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 739 [1/1] (0.00ns)   --->   "%lshr_ln717_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717, i32 3, i32 12"   --->   Operation 739 'partselect' 'lshr_ln717_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i13 %trunc_ln717_856"   --->   Operation 740 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i13 %trunc_ln717_861"   --->   Operation 741 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1171_837 = zext i11 %trunc_ln1171_32"   --->   Operation 742 'zext' 'zext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 743 [1/3] (2.45ns)   --->   "%mul_ln1171_371 = mul i14 %zext_ln1171_839, i14 46"   --->   Operation 743 'mul' 'mul_ln1171_371' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln1171_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_371, i32 3, i32 13"   --->   Operation 744 'partselect' 'trunc_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 745 [1/3] (2.45ns)   --->   "%mul_ln1171_372 = mul i16 %r_V_29, i16 65451"   --->   Operation 745 'mul' 'mul_ln1171_372' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln717_862 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_372, i32 3, i32 15"   --->   Operation 746 'partselect' 'trunc_ln717_862' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 747 [2/3] (2.45ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 747 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 748 [2/3] (2.45ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 748 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 749 [1/1] (1.54ns)   --->   "%add_ln712_1709 = add i12 %trunc_ln1171_28, i12 %zext_ln1171_837"   --->   Operation 749 'add' 'add_ln712_1709' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln712_677 = zext i14 %add_ln712_1735"   --->   Operation 750 'zext' 'zext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i14 %add_ln712_1738"   --->   Operation 751 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 752 [1/1] (1.52ns)   --->   "%add_ln712_1739 = add i15 %sext_ln712_488, i15 %zext_ln712_677"   --->   Operation 752 'add' 'add_ln712_1739' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 753 [1/1] (1.53ns)   --->   "%add_ln712_1749 = add i14 %sext_ln1171_156, i14 %sext_ln1171_160"   --->   Operation 753 'add' 'add_ln712_1749' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.07>
ST_33 : Operation 754 [2/3] (2.45ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 754 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 755 [2/3] (2.45ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 755 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read248"   --->   Operation 756 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 757 [3/3] (2.45ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 757 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln1171_728 = zext i10 %lshr_ln717_1"   --->   Operation 758 'zext' 'zext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln1171_735 = zext i8 %p_read450"   --->   Operation 759 'zext' 'zext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 760 [3/3] (2.45ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 760 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln1171_206 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_198, i7 0"   --->   Operation 761 'bitconcatenate' 'shl_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln1171_788 = zext i15 %shl_ln1171_206"   --->   Operation 762 'zext' 'zext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 763 [1/1] (1.53ns)   --->   "%sub_ln1171_475 = sub i16 0, i16 %zext_ln1171_788"   --->   Operation 763 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln717_833 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_475, i32 3, i32 15"   --->   Operation 764 'partselect' 'trunc_ln717_833' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln1171_219 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_189, i6 0"   --->   Operation 765 'bitconcatenate' 'shl_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln1171_829 = zext i14 %shl_ln1171_219"   --->   Operation 766 'zext' 'zext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln1171_220 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_189, i1 0"   --->   Operation 767 'bitconcatenate' 'shl_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1171_830 = zext i9 %shl_ln1171_220"   --->   Operation 768 'zext' 'zext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 769 [1/1] (1.52ns)   --->   "%sub_ln1171_486 = sub i15 %zext_ln1171_830, i15 %zext_ln1171_829"   --->   Operation 769 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln717_858 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_486, i32 3, i32 14"   --->   Operation 770 'partselect' 'trunc_ln717_858' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln1171_840 = zext i11 %trunc_ln1171_34"   --->   Operation 771 'zext' 'zext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i13 %trunc_ln717_862"   --->   Operation 772 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 773 [1/3] (2.45ns)   --->   "%mul_ln1171_373 = mul i15 %zext_ln1171_842, i15 32709"   --->   Operation 773 'mul' 'mul_ln1171_373' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln717_864 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_373, i32 3, i32 14"   --->   Operation 774 'partselect' 'trunc_ln717_864' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 775 [1/3] (2.45ns)   --->   "%mul_ln1171_374 = mul i15 %zext_ln1171_842, i15 73"   --->   Operation 775 'mul' 'mul_ln1171_374' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 776 [1/1] (0.00ns)   --->   "%lshr_ln717_1617_cast = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_374, i32 3, i32 14"   --->   Operation 776 'partselect' 'lshr_ln717_1617_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 777 [1/1] (1.53ns)   --->   "%add_ln712_1698 = add i14 %sext_ln1171_161, i14 %zext_ln1171_728"   --->   Operation 777 'add' 'add_ln712_1698' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i14 %add_ln712_1749"   --->   Operation 778 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln712_679 = zext i12 %add_ln712_1750"   --->   Operation 779 'zext' 'zext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 780 [1/1] (1.52ns)   --->   "%add_ln712_1751 = add i15 %zext_ln712_679, i15 %sext_ln712_496"   --->   Operation 780 'add' 'add_ln712_1751' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln712_694 = zext i11 %add_ln712_1789"   --->   Operation 781 'zext' 'zext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1790 = add i12 %zext_ln1171_840, i12 704"   --->   Operation 782 'add' 'add_ln712_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 783 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1791 = add i12 %add_ln712_1790, i12 %zext_ln712_694"   --->   Operation 783 'add' 'add_ln712_1791' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.45>
ST_34 : Operation 784 [1/3] (2.45ns)   --->   "%mul_ln1171_301 = mul i15 %zext_ln1171_723, i15 32733"   --->   Operation 784 'mul' 'mul_ln1171_301' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln717_799 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_301, i32 3, i32 14"   --->   Operation 785 'partselect' 'trunc_ln717_799' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 786 [1/3] (2.45ns)   --->   "%mul_ln1171_303 = mul i16 %r_V_1, i16 65429"   --->   Operation 786 'mul' 'mul_ln1171_303' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln717_800 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_303, i32 3, i32 15"   --->   Operation 787 'partselect' 'trunc_ln717_800' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 788 [2/3] (2.45ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 788 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1171_734 = zext i8 %p_read450"   --->   Operation 789 'zext' 'zext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 790 [2/3] (2.45ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 790 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 791 [3/3] (2.45ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 791 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 792 [3/3] (2.45ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 792 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i13 %trunc_ln717_833"   --->   Operation 793 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i12 %trunc_ln717_858"   --->   Operation 794 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i12 %trunc_ln717_864"   --->   Operation 795 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 796 [1/1] (0.00ns)   --->   "%lshr_ln717_1617_cast_cast = zext i12 %lshr_ln717_1617_cast"   --->   Operation 796 'zext' 'lshr_ln717_1617_cast_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i14 %add_ln712_1695"   --->   Operation 797 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 798 [1/1] (1.52ns)   --->   "%add_ln712_1696 = add i15 %sext_ln712_468, i15 %sext_ln1171_140"   --->   Operation 798 'add' 'add_ln712_1696' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i14 %add_ln712_1697"   --->   Operation 799 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i14 %add_ln712_1698"   --->   Operation 800 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 801 [1/1] (1.52ns)   --->   "%add_ln712_1699 = add i15 %sext_ln712_471, i15 %sext_ln712_470"   --->   Operation 801 'add' 'add_ln712_1699' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 802 [1/1] (1.54ns)   --->   "%add_ln712_1710 = add i13 %lshr_ln717_1617_cast_cast, i13 7968"   --->   Operation 802 'add' 'add_ln712_1710' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 803 [1/1] (1.54ns)   --->   "%add_ln712_1776 = add i13 %sext_ln1171_354, i13 %sext_ln1171_355"   --->   Operation 803 'add' 'add_ln712_1776' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln712_693 = zext i13 %add_ln712_1788"   --->   Operation 804 'zext' 'zext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln712_695 = zext i12 %add_ln712_1791"   --->   Operation 805 'zext' 'zext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 806 [1/1] (1.53ns)   --->   "%add_ln712_1792 = add i14 %zext_ln712_695, i14 %zext_ln712_693"   --->   Operation 806 'add' 'add_ln712_1792' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.13>
ST_35 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read46, i3 0"   --->   Operation 807 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln1171_718 = zext i11 %shl_ln"   --->   Operation 808 'zext' 'zext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read46, i1 0"   --->   Operation 809 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln1171_719 = zext i9 %shl_ln1171_s"   --->   Operation 810 'zext' 'zext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 811 [1/1] (1.48ns)   --->   "%sub_ln1171 = sub i12 %zext_ln1171_719, i12 %zext_ln1171_718"   --->   Operation 811 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171, i32 3, i32 11"   --->   Operation 812 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 813 [1/3] (2.45ns)   --->   "%mul_ln1171_305 = mul i16 %r_V_2, i16 65457"   --->   Operation 813 'mul' 'mul_ln1171_305' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln717_801 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_305, i32 3, i32 15"   --->   Operation 814 'partselect' 'trunc_ln717_801' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 815 [1/3] (2.45ns)   --->   "%mul_ln1171_309 = mul i14 %zext_ln1171_735, i14 16359"   --->   Operation 815 'mul' 'mul_ln1171_309' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln717_805 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_309, i32 3, i32 13"   --->   Operation 816 'partselect' 'trunc_ln717_805' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 817 [2/3] (2.45ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 817 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 818 [2/3] (2.45ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 818 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 819 [1/1] (0.00ns)   --->   "%r_V_6 = zext i8 %p_read652"   --->   Operation 819 'zext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln1171_743 = zext i8 %p_read652"   --->   Operation 820 'zext' 'zext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln717_369 = zext i8 %p_read652"   --->   Operation 821 'zext' 'zext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln717_194 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read652, i3 0"   --->   Operation 822 'bitconcatenate' 'shl_ln717_194' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln717_370 = zext i11 %shl_ln717_194"   --->   Operation 823 'zext' 'zext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 824 [1/1] (1.48ns)   --->   "%sub_ln717_198 = sub i12 %zext_ln717_370, i12 %zext_ln717_369"   --->   Operation 824 'sub' 'sub_ln717_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln717_809 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_198, i32 3, i32 11"   --->   Operation 825 'partselect' 'trunc_ln717_809' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 826 [3/3] (2.45ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 826 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 827 [3/3] (2.45ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 827 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i15 %add_ln712_1696"   --->   Operation 828 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i15 %add_ln712_1699"   --->   Operation 829 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 830 [1/1] (1.53ns)   --->   "%add_ln712_1700 = add i16 %sext_ln712_472, i16 %sext_ln712_469"   --->   Operation 830 'add' 'add_ln712_1700' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln712_673 = zext i11 %add_ln712_1708"   --->   Operation 831 'zext' 'zext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln712_674 = zext i12 %add_ln712_1709"   --->   Operation 832 'zext' 'zext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i13 %add_ln712_1710"   --->   Operation 833 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1711 = add i14 %sext_ln712_473, i14 %zext_ln712_674"   --->   Operation 834 'add' 'add_ln712_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 835 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1712 = add i14 %add_ln712_1711, i14 %zext_ln712_673"   --->   Operation 835 'add' 'add_ln712_1712' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i14 %add_ln712_1775"   --->   Operation 836 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i13 %add_ln712_1776"   --->   Operation 837 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 838 [1/1] (1.52ns)   --->   "%add_ln712_1777 = add i15 %sext_ln712_509, i15 %sext_ln712_508"   --->   Operation 838 'add' 'add_ln712_1777' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.13>
ST_36 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln1171_717 = zext i8 %p_read46"   --->   Operation 839 'zext' 'zext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i9 %trunc_ln"   --->   Operation 840 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 841 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read46, i2 0"   --->   Operation 841 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1171_721 = zext i10 %tmp"   --->   Operation 842 'zext' 'zext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 843 [1/1] (1.41ns)   --->   "%sub_ln1171_511 = sub i11 %zext_ln1171_717, i11 %zext_ln1171_721"   --->   Operation 843 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln717_798 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_511, i32 3, i32 10"   --->   Operation 844 'partselect' 'trunc_ln717_798' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i12 %trunc_ln717_799"   --->   Operation 845 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i13 %trunc_ln717_801"   --->   Operation 846 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 847 [1/3] (2.45ns)   --->   "%mul_ln1171_310 = mul i15 %zext_ln1171_734, i15 32721"   --->   Operation 847 'mul' 'mul_ln1171_310' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln717_806 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_310, i32 3, i32 14"   --->   Operation 848 'partselect' 'trunc_ln717_806' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 849 [1/3] (2.45ns)   --->   "%mul_ln1171_313 = mul i15 %zext_ln1171_739, i15 32724"   --->   Operation 849 'mul' 'mul_ln1171_313' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln717_807 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_313, i32 3, i32 14"   --->   Operation 850 'partselect' 'trunc_ln717_807' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i9 %trunc_ln717_809"   --->   Operation 851 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln1171_744 = zext i10 %sext_ln1171_341"   --->   Operation 852 'zext' 'zext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 853 [2/3] (2.45ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 853 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 854 [2/3] (2.45ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 854 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln1171_750 = zext i8 %p_read753"   --->   Operation 855 'zext' 'zext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 856 [3/3] (2.45ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 856 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 857 [1/1] (0.00ns)   --->   "%r_V_8 = zext i8 %p_read854"   --->   Operation 857 'zext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 858 [3/3] (2.45ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 858 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln712_672 = zext i15 %add_ln712_1706"   --->   Operation 859 'zext' 'zext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i14 %add_ln712_1712"   --->   Operation 860 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 861 [1/1] (1.53ns)   --->   "%add_ln712_1713 = add i16 %sext_ln712_474, i16 %zext_ln712_672"   --->   Operation 861 'add' 'add_ln712_1713' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1715 = add i14 %sext_ln1171_113, i14 %sext_ln1171_115"   --->   Operation 862 'add' 'add_ln712_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 863 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1716 = add i14 %add_ln712_1715, i14 %sext_ln1171"   --->   Operation 863 'add' 'add_ln712_1716' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 864 [1/1] (1.54ns)   --->   "%add_ln712_1730 = add i12 %zext_ln1171_744, i12 %trunc_ln1171_11"   --->   Operation 864 'add' 'add_ln712_1730' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.13>
ST_37 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i8 %trunc_ln717_798"   --->   Operation 865 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i13 %trunc_ln717_800"   --->   Operation 866 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln717_916_cast = sext i12 %trunc_ln717_806"   --->   Operation 867 'sext' 'trunc_ln717_916_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i12 %trunc_ln717_807"   --->   Operation 868 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 869 [1/3] (2.45ns)   --->   "%mul_ln1171_314 = mul i16 %r_V_6, i16 65450"   --->   Operation 869 'mul' 'mul_ln1171_314' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln717_810 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_314, i32 3, i32 15"   --->   Operation 870 'partselect' 'trunc_ln717_810' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 871 [1/3] (2.45ns)   --->   "%mul_ln1171_315 = mul i15 %zext_ln1171_743, i15 32725"   --->   Operation 871 'mul' 'mul_ln1171_315' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln717_811 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_315, i32 3, i32 14"   --->   Operation 872 'partselect' 'trunc_ln717_811' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 873 [2/3] (2.45ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 873 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 874 [2/3] (2.45ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 874 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 875 [3/3] (2.45ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 875 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 876 [3/3] (2.45ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 876 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 877 [1/1] (0.00ns)   --->   "%shl_ln1171_201 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read1157, i6 0"   --->   Operation 877 'bitconcatenate' 'shl_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln1171_770 = zext i14 %shl_ln1171_201"   --->   Operation 878 'zext' 'zext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 879 [1/1] (1.52ns)   --->   "%sub_ln1171_468 = sub i15 0, i15 %zext_ln1171_770"   --->   Operation 879 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i14 %sext_ln1171_114, i14 %sext_ln1171_121"   --->   Operation 880 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 881 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1691 = add i14 %add_ln712, i14 %sext_ln1171_338"   --->   Operation 881 'add' 'add_ln712_1691' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i14 %add_ln712_1716"   --->   Operation 882 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1719"   --->   Operation 883 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 884 [1/1] (1.53ns)   --->   "%add_ln712_1720 = add i16 %sext_ln712_479, i16 %sext_ln712_476"   --->   Operation 884 'add' 'add_ln712_1720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i14 %add_ln712_1795"   --->   Operation 885 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 886 [1/1] (1.52ns)   --->   "%add_ln712_1796 = add i15 %sext_ln712_512, i15 %trunc_ln717_916_cast"   --->   Operation 886 'add' 'add_ln712_1796' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.10>
ST_38 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i10 %trunc_ln717_803"   --->   Operation 887 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i11 %trunc_ln717_805"   --->   Operation 888 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i12 %trunc_ln717_811"   --->   Operation 889 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 890 [1/3] (2.45ns)   --->   "%mul_ln1171_317 = mul i14 %zext_ln1171_750, i14 16359"   --->   Operation 890 'mul' 'mul_ln1171_317' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln717_813 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_317, i32 3, i32 13"   --->   Operation 891 'partselect' 'trunc_ln717_813' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 892 [1/3] (2.45ns)   --->   "%mul_ln1171_321 = mul i16 %r_V_8, i16 65434"   --->   Operation 892 'mul' 'mul_ln1171_321' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln717_815 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_321, i32 3, i32 15"   --->   Operation 893 'partselect' 'trunc_ln717_815' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 894 [2/3] (2.45ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 894 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 895 [2/3] (2.45ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 895 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 896 [1/1] (0.00ns)   --->   "%r_V_10 = zext i8 %p_read1056"   --->   Operation 896 'zext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln1171_200 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read1056, i1 0"   --->   Operation 897 'bitconcatenate' 'shl_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln1171_765 = zext i9 %shl_ln1171_200"   --->   Operation 898 'zext' 'zext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 899 [1/1] (1.36ns)   --->   "%sub_ln1171_467 = sub i10 0, i10 %zext_ln1171_765"   --->   Operation 899 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln717_820 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_467, i32 3, i32 9"   --->   Operation 900 'partselect' 'trunc_ln717_820' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 901 [3/3] (2.45ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 901 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln1171_766 = zext i8 %p_read1157"   --->   Operation 902 'zext' 'zext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i15 %sub_ln1171_468"   --->   Operation 903 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln1171_202 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read1157, i3 0"   --->   Operation 904 'bitconcatenate' 'shl_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln1171_771 = zext i11 %shl_ln1171_202"   --->   Operation 905 'zext' 'zext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 906 [1/1] (1.53ns)   --->   "%sub_ln1171_469 = sub i16 %sext_ln1171_133, i16 %zext_ln1171_771"   --->   Operation 906 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln717_822 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_469, i32 3, i32 15"   --->   Operation 907 'partselect' 'trunc_ln717_822' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 908 [1/1] (1.30ns)   --->   "%sub_ln1171_470 = sub i9 0, i9 %zext_ln1171_766"   --->   Operation 908 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln717_824 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_470, i32 3, i32 8"   --->   Operation 909 'partselect' 'trunc_ln717_824' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 910 [3/3] (2.45ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 910 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1767 = add i13 %sext_ln1171_340, i13 %sext_ln1171_342"   --->   Operation 911 'add' 'add_ln712_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 912 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1768 = add i13 %add_ln712_1767, i13 %sext_ln1171_339"   --->   Operation 912 'add' 'add_ln712_1768' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 2.45>
ST_39 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i11 %trunc_ln717_813"   --->   Operation 913 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i13 %trunc_ln717_815"   --->   Operation 914 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 915 [1/3] (2.45ns)   --->   "%mul_ln1171_322 = mul i16 %r_V_9, i16 65439"   --->   Operation 915 'mul' 'mul_ln1171_322' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln717_816 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_322, i32 3, i32 15"   --->   Operation 916 'partselect' 'trunc_ln717_816' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 917 [1/3] (2.45ns)   --->   "%mul_ln1171_323 = mul i16 %r_V_9, i16 65433"   --->   Operation 917 'mul' 'mul_ln1171_323' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln717_817 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_323, i32 3, i32 15"   --->   Operation 918 'partselect' 'trunc_ln717_817' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i7 %trunc_ln717_820"   --->   Operation 919 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 920 [2/3] (2.45ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 920 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i13 %trunc_ln717_822"   --->   Operation 921 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 922 [2/3] (2.45ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 922 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln1171_779 = zext i8 %p_read_199"   --->   Operation 923 'zext' 'zext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 924 [3/3] (2.45ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 924 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 925 [3/3] (2.45ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 925 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 926 [1/1] (1.53ns)   --->   "%add_ln712_1769 = add i14 %sext_ln1171_125, i14 %sext_ln1171_127"   --->   Operation 926 'add' 'add_ln712_1769' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 927 [1/1] (1.53ns)   --->   "%add_ln712_1770 = add i14 %sext_ln1171_131, i14 %sext_ln1171_134"   --->   Operation 927 'add' 'add_ln712_1770' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.15>
ST_40 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i13 %trunc_ln717_810"   --->   Operation 928 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i13 %trunc_ln717_816"   --->   Operation 929 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i13 %trunc_ln717_817"   --->   Operation 930 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 931 [1/3] (2.45ns)   --->   "%mul_ln1171_327 = mul i16 %r_V_10, i16 65441"   --->   Operation 931 'mul' 'mul_ln1171_327' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln717_821 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_327, i32 3, i32 15"   --->   Operation 932 'partselect' 'trunc_ln717_821' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 933 [1/3] (2.45ns)   --->   "%mul_ln1171_333 = mul i16 %r_V_13, i16 65451"   --->   Operation 933 'mul' 'mul_ln1171_333' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln717_827 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_333, i32 3, i32 15"   --->   Operation 934 'partselect' 'trunc_ln717_827' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 935 [2/3] (2.45ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 935 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 936 [2/3] (2.45ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 936 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln1171_790 = zext i8 %p_read_197"   --->   Operation 937 'zext' 'zext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 938 [3/3] (2.45ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 938 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 939 [1/1] (0.00ns)   --->   "%r_V_19 = zext i8 %p_read_195"   --->   Operation 939 'zext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 940 [3/3] (2.45ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 940 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln712_619 = sext i13 %add_ln712_1721"   --->   Operation 941 'sext' 'sext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 942 [1/1] (1.53ns)   --->   "%add_ln712_1722 = add i14 %sext_ln712_619, i14 %sext_ln1171_343"   --->   Operation 942 'add' 'add_ln712_1722' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 943 [1/1] (1.53ns)   --->   "%add_ln712_1742 = add i14 %sext_ln1171_122, i14 %sext_ln1171_129"   --->   Operation 943 'add' 'add_ln712_1742' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln712_622 = sext i13 %add_ln712_1768"   --->   Operation 944 'sext' 'sext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i14 %add_ln712_1769"   --->   Operation 945 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i14 %add_ln712_1770"   --->   Operation 946 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1771 = add i15 %sext_ln712_504, i15 %sext_ln712_503"   --->   Operation 947 'add' 'add_ln712_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 948 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1772 = add i15 %add_ln712_1771, i15 %sext_ln712_622"   --->   Operation 948 'add' 'add_ln712_1772' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 3.13>
ST_41 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i13 %trunc_ln717_821"   --->   Operation 949 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln717_946_cast = sext i6 %trunc_ln717_824"   --->   Operation 950 'sext' 'trunc_ln717_946_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln717_950_cast = sext i13 %trunc_ln717_827"   --->   Operation 951 'sext' 'trunc_ln717_950_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 952 [1/3] (2.45ns)   --->   "%mul_ln1171_334 = mul i14 %zext_ln1171_779, i14 57"   --->   Operation 952 'mul' 'mul_ln1171_334' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln1171_15 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_334, i32 3, i32 13"   --->   Operation 953 'partselect' 'trunc_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 954 [1/3] (2.45ns)   --->   "%mul_ln1171_335 = mul i14 %zext_ln1171_779, i14 16357"   --->   Operation 954 'mul' 'mul_ln1171_335' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln717_829 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_335, i32 3, i32 13"   --->   Operation 955 'partselect' 'trunc_ln717_829' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 956 [1/1] (0.00ns)   --->   "%shl_ln1171_205 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_198, i3 0"   --->   Operation 956 'bitconcatenate' 'shl_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln1171_787 = zext i11 %shl_ln1171_205"   --->   Operation 957 'zext' 'zext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 958 [1/1] (1.48ns)   --->   "%sub_ln1171_473 = sub i12 0, i12 %zext_ln1171_787"   --->   Operation 958 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 959 [2/3] (2.45ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 959 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 960 [2/3] (2.45ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 960 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln1171_810 = zext i8 %p_read2066"   --->   Operation 961 'zext' 'zext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 962 [3/3] (2.45ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 962 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln1171_812 = zext i8 %p_read2167"   --->   Operation 963 'zext' 'zext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 964 [3/3] (2.45ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 964 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i14 %add_ln712_1692"   --->   Operation 965 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 966 [1/1] (1.52ns)   --->   "%add_ln712_1693 = add i15 %sext_ln712_466, i15 %sext_ln1171_132"   --->   Operation 966 'add' 'add_ln712_1693' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i14 %add_ln712_1722"   --->   Operation 967 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i15 %add_ln712_1725"   --->   Operation 968 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 969 [1/1] (1.53ns)   --->   "%add_ln712_1726 = add i16 %sext_ln712_484, i16 %sext_ln712_481"   --->   Operation 969 'add' 'add_ln712_1726' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1797 = add i14 %trunc_ln717_946_cast, i14 %trunc_ln717_950_cast"   --->   Operation 970 'add' 'add_ln712_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln712_624 = sext i13 %add_ln712_1798"   --->   Operation 971 'sext' 'sext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 972 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1799 = add i14 %sext_ln712_624, i14 %add_ln712_1797"   --->   Operation 972 'add' 'add_ln712_1799' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 3.10>
ST_42 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln1171_774 = zext i12 %trunc_ln1171_13"   --->   Operation 973 'zext' 'zext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln1171_780 = zext i11 %trunc_ln1171_15"   --->   Operation 974 'zext' 'zext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln1171_784 = zext i8 %p_read_198"   --->   Operation 975 'zext' 'zext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln1171_785 = zext i8 %p_read_198"   --->   Operation 976 'zext' 'zext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 977 [1/1] (1.30ns)   --->   "%sub_ln1171_472 = sub i9 0, i9 %zext_ln1171_785"   --->   Operation 977 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln717_831 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_472, i32 3, i32 8"   --->   Operation 978 'partselect' 'trunc_ln717_831' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i12 %sub_ln1171_473"   --->   Operation 979 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 980 [1/1] (1.54ns)   --->   "%sub_ln1171_474 = sub i13 %sext_ln1171_138, i13 %zext_ln1171_784"   --->   Operation 980 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln717_832 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_474, i32 3, i32 12"   --->   Operation 981 'partselect' 'trunc_ln717_832' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 982 [1/3] (2.45ns)   --->   "%mul_ln1171_339 = mul i15 %zext_ln1171_790, i15 32725"   --->   Operation 982 'mul' 'mul_ln1171_339' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln717_834 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_339, i32 3, i32 14"   --->   Operation 983 'partselect' 'trunc_ln717_834' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 984 [1/3] (2.45ns)   --->   "%mul_ln1171_347 = mul i16 %r_V_19, i16 65453"   --->   Operation 984 'mul' 'mul_ln1171_347' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln717_839 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_347, i32 3, i32 15"   --->   Operation 985 'partselect' 'trunc_ln717_839' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 986 [2/3] (2.45ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 986 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 987 [2/3] (2.45ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 987 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 988 [3/3] (2.45ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 988 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 989 [1/1] (0.00ns)   --->   "%r_V_25 = zext i8 %p_read_191"   --->   Operation 989 'zext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 990 [3/3] (2.45ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 990 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i14 %add_ln712_1691"   --->   Operation 991 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i15 %add_ln712_1693"   --->   Operation 992 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 993 [1/1] (1.53ns)   --->   "%add_ln712_1694 = add i16 %sext_ln712_467, i16 %sext_ln712_465"   --->   Operation 993 'add' 'add_ln712_1694' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln712_675 = zext i12 %add_ln712_1730"   --->   Operation 994 'zext' 'zext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1731 = add i13 %zext_ln1171_774, i13 %zext_ln1171_780"   --->   Operation 995 'add' 'add_ln712_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 996 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1732 = add i13 %add_ln712_1731, i13 %zext_ln712_675"   --->   Operation 996 'add' 'add_ln712_1732' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i15 %add_ln712_1796"   --->   Operation 997 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i14 %add_ln712_1799"   --->   Operation 998 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 999 [1/1] (1.53ns)   --->   "%add_ln712_1800 = add i16 %sext_ln712_516, i16 %sext_ln712_513"   --->   Operation 999 'add' 'add_ln712_1800' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.18>
ST_43 : Operation 1000 [1/1] (0.00ns)   --->   "%shl_ln1171_185 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read46, i4 0"   --->   Operation 1000 'bitconcatenate' 'shl_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln1171_720 = zext i12 %shl_ln1171_185"   --->   Operation 1001 'zext' 'zext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1002 [1/1] (1.54ns)   --->   "%sub_ln1171_458 = sub i13 0, i13 %zext_ln1171_720"   --->   Operation 1002 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i11 %trunc_ln717_829"   --->   Operation 1003 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i10 %trunc_ln717_832"   --->   Operation 1004 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i13 %trunc_ln717_839"   --->   Operation 1005 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1006 [1/3] (2.45ns)   --->   "%mul_ln1171_354 = mul i14 %zext_ln1171_810, i14 16363"   --->   Operation 1006 'mul' 'mul_ln1171_354' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln717_846 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_354, i32 3, i32 13"   --->   Operation 1007 'partselect' 'trunc_ln717_846' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1008 [1/3] (2.45ns)   --->   "%mul_ln1171_356 = mul i15 %zext_ln1171_812, i15 32711"   --->   Operation 1008 'mul' 'mul_ln1171_356' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln717_849 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_356, i32 3, i32 14"   --->   Operation 1009 'partselect' 'trunc_ln717_849' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1010 [2/3] (2.45ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 1010 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1011 [2/3] (2.45ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 1011 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1012 [1/1] (0.00ns)   --->   "%r_V_31 = zext i8 %p_read_185"   --->   Operation 1012 'zext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1013 [3/3] (2.45ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 1013 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1701 = add i16 %add_ln712_1700, i16 %add_ln712_1694"   --->   Operation 1014 'add' 'add_ln712_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1015 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1714 = add i16 %add_ln712_1713, i16 %add_ln712_1701"   --->   Operation 1015 'add' 'add_ln712_1714' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i15 %add_ln712_1729"   --->   Operation 1016 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln712_676 = zext i13 %add_ln712_1732"   --->   Operation 1017 'zext' 'zext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1733 = add i16 %zext_ln712_676, i16 %sext_ln712_486"   --->   Operation 1018 'add' 'add_ln712_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i15 %add_ln712_1739"   --->   Operation 1019 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1020 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1740 = add i16 %sext_ln712_489, i16 %add_ln712_1733"   --->   Operation 1020 'add' 'add_ln712_1740' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1773 = add i14 %sext_ln1171_139, i14 %sext_ln717_109"   --->   Operation 1021 'add' 'add_ln712_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1022 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1774 = add i14 %add_ln712_1773, i14 %sext_ln717_253"   --->   Operation 1022 'add' 'add_ln712_1774' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1807 = add i16 %add_ln712_1806, i16 %add_ln712_1800"   --->   Operation 1023 'add' 'add_ln712_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1024 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1822 = add i16 %add_ln712_1821, i16 %add_ln712_1807"   --->   Operation 1024 'add' 'add_ln712_1822' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 3.18>
ST_44 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1171_716 = zext i8 %p_read46"   --->   Operation 1025 'zext' 'zext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i13 %sub_ln1171_458"   --->   Operation 1026 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1027 [1/1] (1.53ns)   --->   "%sub_ln1171_459 = sub i14 %sext_ln1171_110, i14 %zext_ln1171_716"   --->   Operation 1027 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_459, i32 3, i32 13"   --->   Operation 1028 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i6 %trunc_ln717_831"   --->   Operation 1029 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i12 %trunc_ln717_834"   --->   Operation 1030 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i11 %trunc_ln717_846"   --->   Operation 1031 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1032 [1/3] (2.45ns)   --->   "%mul_ln1171_358 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 1032 'mul' 'mul_ln1171_358' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln717_852 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_358, i32 3, i32 13"   --->   Operation 1033 'partselect' 'trunc_ln717_852' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1034 [1/3] (2.45ns)   --->   "%mul_ln1171_363 = mul i16 %r_V_25, i16 65444"   --->   Operation 1034 'mul' 'mul_ln1171_363' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln717_854 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_363, i32 3, i32 15"   --->   Operation 1035 'partselect' 'trunc_ln717_854' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1036 [2/3] (2.45ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 1036 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1727 = add i16 %add_ln712_1726, i16 %add_ln712_1720"   --->   Operation 1037 'add' 'add_ln712_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1038 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1741 = add i16 %add_ln712_1740, i16 %add_ln712_1727"   --->   Operation 1038 'add' 'add_ln712_1741' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1744 = add i13 %sext_ln1171_348, i13 %sext_ln1171_352"   --->   Operation 1039 'add' 'add_ln712_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1040 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1745 = add i13 %add_ln712_1744, i13 %sext_ln1171_347"   --->   Operation 1040 'add' 'add_ln712_1745' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i14 %add_ln712_1774"   --->   Operation 1041 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i15 %add_ln712_1777"   --->   Operation 1042 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1043 [1/1] (1.53ns)   --->   "%add_ln712_1778 = add i16 %sext_ln712_510, i16 %sext_ln712_507"   --->   Operation 1043 'add' 'add_ln712_1778' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.15>
ST_45 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i11 %trunc_ln717_s"   --->   Operation 1044 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i12 %trunc_ln717_849"   --->   Operation 1045 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i11 %trunc_ln717_852"   --->   Operation 1046 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i13 %trunc_ln717_854"   --->   Operation 1047 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1048 [1/3] (2.45ns)   --->   "%mul_ln1171_376 = mul i16 %r_V_31, i16 65454"   --->   Operation 1048 'mul' 'mul_ln1171_376' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln717_866 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_376, i32 3, i32 15"   --->   Operation 1049 'partselect' 'trunc_ln717_866' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i14 %add_ln712_1742"   --->   Operation 1050 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1743 = add i15 %sext_ln712_490, i15 %sext_ln1171_111"   --->   Operation 1051 'add' 'add_ln712_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln712_620 = sext i13 %add_ln712_1745"   --->   Operation 1052 'sext' 'sext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1053 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1746 = add i15 %sext_ln712_620, i15 %add_ln712_1743"   --->   Operation 1053 'add' 'add_ln712_1746' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1747 = add i14 %sext_ln1171_153, i14 %sext_ln1171_155"   --->   Operation 1054 'add' 'add_ln712_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1055 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1748 = add i14 %add_ln712_1747, i14 %sext_ln1171_353"   --->   Operation 1055 'add' 'add_ln712_1748' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 1.53>
ST_46 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i13 %trunc_ln717_866"   --->   Operation 1056 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i14 %add_ln712_1748"   --->   Operation 1057 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i15 %add_ln712_1751"   --->   Operation 1058 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1059 [1/1] (1.53ns)   --->   "%add_ln712_1752 = add i16 %sext_ln712_497, i16 %sext_ln712_495"   --->   Operation 1059 'add' 'add_ln712_1752' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln712_688 = zext i12 %add_ln712_1780"   --->   Operation 1060 'zext' 'zext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1061 [1/1] (1.53ns)   --->   "%add_ln712_1781 = add i14 %zext_ln712_688, i14 %sext_ln1171_165"   --->   Operation 1061 'add' 'add_ln712_1781' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.18>
ST_47 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln712_621 = sext i15 %add_ln712_1746"   --->   Operation 1062 'sext' 'sext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1753 = add i16 %add_ln712_1752, i16 %sext_ln712_621"   --->   Operation 1063 'add' 'add_ln712_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1064 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1766 = add i16 %add_ln712_1765, i16 %add_ln712_1753"   --->   Operation 1064 'add' 'add_ln712_1766' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i14 %add_ln712_1781"   --->   Operation 1065 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln712_691 = zext i15 %add_ln712_1784"   --->   Operation 1066 'zext' 'zext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1785 = add i16 %zext_ln712_691, i16 %sext_ln712_511"   --->   Operation 1067 'add' 'add_ln712_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln712_696 = zext i14 %add_ln712_1792"   --->   Operation 1068 'zext' 'zext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1069 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1793 = add i16 %zext_ln712_696, i16 %add_ln712_1785"   --->   Operation 1069 'add' 'add_ln712_1793' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 3.18>
ST_48 : Operation 1070 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 1070 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1071 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 1071 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln712_623 = sext i15 %add_ln712_1772"   --->   Operation 1072 'sext' 'sext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1779 = add i16 %add_ln712_1778, i16 %sext_ln712_623"   --->   Operation 1073 'add' 'add_ln712_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1074 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1794 = add i16 %add_ln712_1793, i16 %add_ln712_1779"   --->   Operation 1074 'add' 'add_ln712_1794' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1075 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln712_1741" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1075 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1076 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln712_1766" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1076 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1077 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln712_1794" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1077 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1078 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln712_1714" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1078 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1079 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln712_1822" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1079 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1080 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1080 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read1056') on port 'p_read10' [52]  (0 ns)
	'mul' operation ('mul_ln1171_328') [293]  (2.46 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_328') [293]  (2.46 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_328') [293]  (2.46 ns)

 <State 4>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_346') [426]  (2.46 ns)

 <State 5>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_352') [470]  (2.46 ns)

 <State 6>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_359') [520]  (2.46 ns)

 <State 7>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_364') [551]  (2.46 ns)

 <State 8>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read46') on port 'p_read' [62]  (0 ns)
	'mul' operation ('mul_ln1171') [80]  (2.46 ns)

 <State 9>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [80]  (2.46 ns)

 <State 10>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [80]  (2.46 ns)

 <State 11>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln717') [88]  (2.46 ns)

 <State 12>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_302') [101]  (2.46 ns)

 <State 13>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_306') [115]  (2.46 ns)

 <State 14>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_308') [150]  (2.46 ns)

 <State 15>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_312') [175]  (2.46 ns)

 <State 16>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_318') [223]  (2.46 ns)

 <State 17>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_320') [231]  (2.46 ns)

 <State 18>: 2.84ns
The critical path consists of the following:
	'add' operation ('add_ln717') [282]  (1.48 ns)
	'add' operation ('add_ln712_1754') [769]  (1.36 ns)

 <State 19>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_1705') [689]  (3.1 ns)

 <State 20>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_1703') [687]  (0 ns)
	'add' operation ('add_ln712_1706') [691]  (3.16 ns)

 <State 21>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_332') [339]  (2.46 ns)

 <State 22>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_336') [364]  (2.46 ns)

 <State 23>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_340') [397]  (2.46 ns)

 <State 24>: 2.9ns
The critical path consists of the following:
	'add' operation ('add_ln712_1756') [773]  (1.42 ns)
	'add' operation ('add_ln712_1757') [775]  (1.48 ns)

 <State 25>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_344') [411]  (2.46 ns)

 <State 26>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_177') [435]  (2.46 ns)

 <State 27>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_1815') [874]  (0 ns)
	'add' operation ('add_ln712_1816') [875]  (3.13 ns)

 <State 28>: 2.91ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_492') [662]  (1.36 ns)
	'add' operation ('add_ln712_1809') [863]  (1.55 ns)

 <State 29>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1813') [871]  (0 ns)
	'add' operation ('add_ln712_1821') [885]  (3.19 ns)

 <State 30>: 2.9ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_481') [497]  (1.36 ns)
	'add' operation ('add_ln712_1724') [721]  (1.54 ns)

 <State 31>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_1735') [738]  (3.13 ns)

 <State 32>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_301') [94]  (2.46 ns)

 <State 33>: 3.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_1790') [832]  (0 ns)
	'add' operation ('add_ln712_1791') [833]  (3.08 ns)

 <State 34>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_301') [94]  (2.46 ns)

 <State 35>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_1712') [701]  (3.13 ns)

 <State 36>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_1716') [706]  (3.13 ns)

 <State 37>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_1691') [666]  (3.13 ns)

 <State 38>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_1768') [794]  (3.1 ns)

 <State 39>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_322') [255]  (2.46 ns)

 <State 40>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_1772') [801]  (3.16 ns)

 <State 41>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln712_1797') [843]  (0 ns)
	'add' operation ('add_ln712_1799') [846]  (3.13 ns)

 <State 42>: 3.1ns
The critical path consists of the following:
	'add' operation ('add_ln712_1731') [733]  (0 ns)
	'add' operation ('add_ln712_1732') [734]  (3.1 ns)

 <State 43>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1701') [684]  (0 ns)
	'add' operation ('add_ln712_1714') [704]  (3.19 ns)

 <State 44>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1727') [726]  (0 ns)
	'add' operation ('add_ln712_1741') [749]  (3.19 ns)

 <State 45>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln712_1743') [752]  (0 ns)
	'add' operation ('add_ln712_1746') [756]  (3.16 ns)

 <State 46>: 1.54ns
The critical path consists of the following:
	'add' operation ('add_ln712_1781') [816]  (1.54 ns)

 <State 47>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1753') [768]  (0 ns)
	'add' operation ('add_ln712_1766') [792]  (3.19 ns)

 <State 48>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1779') [813]  (0 ns)
	'add' operation ('add_ln712_1794') [838]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
