Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May  4 11:26:42 2022
| Host         : PC-626 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.287        0.000                      0                  160        0.262        0.000                      0                  160        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.287        0.000                      0                  160        0.262        0.000                      0                  160        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 pwm/duty_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/fill_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.771ns (33.858%)  route 3.460ns (66.142%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.171    pwm/clk
    SLICE_X6Y23          FDRE                                         r  pwm/duty_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  pwm/duty_int_reg[9]/Q
                         net (fo=7, routed)           0.831     6.480    pwm/duty_int_reg_n_0_[9]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.295     6.775 r  pwm/fill1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.775    pwm/fill1_carry_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.307 r  pwm/fill1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm/fill1_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  pwm/fill1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.430    pwm/fill1_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  pwm/fill1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    pwm/fill1_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 f  pwm/fill1_carry__2/CO[3]
                         net (fo=2, routed)           1.321     8.979    pwm/fill1
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124     9.103 r  pwm/fill[0]_i_1/O
                         net (fo=31, routed)          1.299    10.401    pwm/fill[0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.881    pwm/clk
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[0]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.688    pwm/fill_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 pwm/duty_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/fill_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.771ns (33.858%)  route 3.460ns (66.142%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.171    pwm/clk
    SLICE_X6Y23          FDRE                                         r  pwm/duty_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  pwm/duty_int_reg[9]/Q
                         net (fo=7, routed)           0.831     6.480    pwm/duty_int_reg_n_0_[9]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.295     6.775 r  pwm/fill1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.775    pwm/fill1_carry_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.307 r  pwm/fill1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm/fill1_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  pwm/fill1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.430    pwm/fill1_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  pwm/fill1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    pwm/fill1_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 f  pwm/fill1_carry__2/CO[3]
                         net (fo=2, routed)           1.321     8.979    pwm/fill1
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124     9.103 r  pwm/fill[0]_i_1/O
                         net (fo=31, routed)          1.299    10.401    pwm/fill[0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.881    pwm/clk
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[1]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.688    pwm/fill_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 pwm/duty_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/fill_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.771ns (33.858%)  route 3.460ns (66.142%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.171    pwm/clk
    SLICE_X6Y23          FDRE                                         r  pwm/duty_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  pwm/duty_int_reg[9]/Q
                         net (fo=7, routed)           0.831     6.480    pwm/duty_int_reg_n_0_[9]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.295     6.775 r  pwm/fill1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.775    pwm/fill1_carry_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.307 r  pwm/fill1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm/fill1_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  pwm/fill1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.430    pwm/fill1_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  pwm/fill1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    pwm/fill1_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 f  pwm/fill1_carry__2/CO[3]
                         net (fo=2, routed)           1.321     8.979    pwm/fill1
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124     9.103 r  pwm/fill[0]_i_1/O
                         net (fo=31, routed)          1.299    10.401    pwm/fill[0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.881    pwm/clk
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[2]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.688    pwm/fill_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 pwm/duty_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/fill_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.771ns (33.858%)  route 3.460ns (66.142%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.171    pwm/clk
    SLICE_X6Y23          FDRE                                         r  pwm/duty_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  pwm/duty_int_reg[9]/Q
                         net (fo=7, routed)           0.831     6.480    pwm/duty_int_reg_n_0_[9]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.295     6.775 r  pwm/fill1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.775    pwm/fill1_carry_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.307 r  pwm/fill1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm/fill1_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  pwm/fill1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.430    pwm/fill1_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  pwm/fill1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    pwm/fill1_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 f  pwm/fill1_carry__2/CO[3]
                         net (fo=2, routed)           1.321     8.979    pwm/fill1
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124     9.103 r  pwm/fill[0]_i_1/O
                         net (fo=31, routed)          1.299    10.401    pwm/fill[0]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.881    pwm/clk
    SLICE_X4Y20          FDRE                                         r  pwm/fill_reg[3]/C
                         clock pessimism              0.272    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.688    pwm/fill_reg[3]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 pwm/cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.668ns (34.008%)  route 3.237ns (65.992%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.175    pwm/clk
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  pwm/cycles_reg[0]/Q
                         net (fo=4, routed)           1.028     6.721    pwm/cycles_reg_n_0_[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  pwm/cycles1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.845    pwm/cycles1_carry_i_8_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.377 r  pwm/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.386    pwm/cycles1_carry_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cycles1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cycles1_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cycles1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cycles1_carry__1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 f  pwm/cycles1_carry__2/CO[3]
                         net (fo=6, routed)           1.143     8.872    pwm/cycles1_carry__2_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.152     9.024 r  pwm/cycles[31]_i_1/O
                         net (fo=31, routed)          1.056    10.080    pwm/cycles[31]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.880    pwm/clk
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[1]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.631    14.472    pwm/cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 pwm/cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.668ns (34.008%)  route 3.237ns (65.992%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.175    pwm/clk
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  pwm/cycles_reg[0]/Q
                         net (fo=4, routed)           1.028     6.721    pwm/cycles_reg_n_0_[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  pwm/cycles1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.845    pwm/cycles1_carry_i_8_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.377 r  pwm/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.386    pwm/cycles1_carry_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cycles1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cycles1_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cycles1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cycles1_carry__1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 f  pwm/cycles1_carry__2/CO[3]
                         net (fo=6, routed)           1.143     8.872    pwm/cycles1_carry__2_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.152     9.024 r  pwm/cycles[31]_i_1/O
                         net (fo=31, routed)          1.056    10.080    pwm/cycles[31]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.880    pwm/clk
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[2]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.631    14.472    pwm/cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 pwm/cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.668ns (34.008%)  route 3.237ns (65.992%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.175    pwm/clk
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  pwm/cycles_reg[0]/Q
                         net (fo=4, routed)           1.028     6.721    pwm/cycles_reg_n_0_[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  pwm/cycles1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.845    pwm/cycles1_carry_i_8_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.377 r  pwm/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.386    pwm/cycles1_carry_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cycles1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cycles1_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cycles1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cycles1_carry__1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 f  pwm/cycles1_carry__2/CO[3]
                         net (fo=6, routed)           1.143     8.872    pwm/cycles1_carry__2_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.152     9.024 r  pwm/cycles[31]_i_1/O
                         net (fo=31, routed)          1.056    10.080    pwm/cycles[31]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.880    pwm/clk
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[3]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.631    14.472    pwm/cycles_reg[3]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 pwm/cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.668ns (34.008%)  route 3.237ns (65.992%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.175    pwm/clk
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  pwm/cycles_reg[0]/Q
                         net (fo=4, routed)           1.028     6.721    pwm/cycles_reg_n_0_[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  pwm/cycles1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.845    pwm/cycles1_carry_i_8_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.377 r  pwm/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.009     7.386    pwm/cycles1_carry_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cycles1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cycles1_carry__0_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cycles1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cycles1_carry__1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 f  pwm/cycles1_carry__2/CO[3]
                         net (fo=6, routed)           1.143     8.872    pwm/cycles1_carry__2_n_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.152     9.024 r  pwm/cycles[31]_i_1/O
                         net (fo=31, routed)          1.056    10.080    pwm/cycles[31]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.880    pwm/clk
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[4]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.631    14.472    pwm/cycles_reg[4]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 pwm/duty_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/fill_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.771ns (34.795%)  route 3.319ns (65.205%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.171    pwm/clk
    SLICE_X6Y23          FDRE                                         r  pwm/duty_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  pwm/duty_int_reg[9]/Q
                         net (fo=7, routed)           0.831     6.480    pwm/duty_int_reg_n_0_[9]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.295     6.775 r  pwm/fill1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.775    pwm/fill1_carry_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.307 r  pwm/fill1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm/fill1_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  pwm/fill1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.430    pwm/fill1_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  pwm/fill1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    pwm/fill1_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 f  pwm/fill1_carry__2/CO[3]
                         net (fo=2, routed)           1.321     8.979    pwm/fill1
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124     9.103 r  pwm/fill[0]_i_1/O
                         net (fo=31, routed)          1.158    10.261    pwm/fill[0]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  pwm/fill_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.880    pwm/clk
    SLICE_X4Y21          FDRE                                         r  pwm/fill_reg[4]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.687    pwm/fill_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 pwm/duty_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/fill_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.771ns (34.795%)  route 3.319ns (65.205%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.619     5.171    pwm/clk
    SLICE_X6Y23          FDRE                                         r  pwm/duty_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  pwm/duty_int_reg[9]/Q
                         net (fo=7, routed)           0.831     6.480    pwm/duty_int_reg_n_0_[9]
    SLICE_X5Y23          LUT3 (Prop_lut3_I2_O)        0.295     6.775 r  pwm/fill1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.775    pwm/fill1_carry_i_8_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.307 r  pwm/fill1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.307    pwm/fill1_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  pwm/fill1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.430    pwm/fill1_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  pwm/fill1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.544    pwm/fill1_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 f  pwm/fill1_carry__2/CO[3]
                         net (fo=2, routed)           1.321     8.979    pwm/fill1
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.124     9.103 r  pwm/fill[0]_i_1/O
                         net (fo=31, routed)          1.158    10.261    pwm/fill[0]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  pwm/fill_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.880    pwm/clk
    SLICE_X4Y21          FDRE                                         r  pwm/fill_reg[5]/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.687    pwm/fill_reg[5]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.500    pwm/clk
    SLICE_X1Y28          FDRE                                         r  pwm/cycles_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm/cycles_reg[28]/Q
                         net (fo=2, routed)           0.118     1.759    pwm/cycles_reg_n_0_[28]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pwm/cycles_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm/p_1_in[28]
    SLICE_X1Y28          FDRE                                         r  pwm/cycles_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.014    pwm/clk
    SLICE_X1Y28          FDRE                                         r  pwm/cycles_reg[28]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    pwm/cycles_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.498    pwm/clk
    SLICE_X1Y26          FDRE                                         r  pwm/cycles_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm/cycles_reg[20]/Q
                         net (fo=2, routed)           0.119     1.759    pwm/cycles_reg_n_0_[20]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pwm/cycles_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm/p_1_in[20]
    SLICE_X1Y26          FDRE                                         r  pwm/cycles_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     2.011    pwm/clk
    SLICE_X1Y26          FDRE                                         r  pwm/cycles_reg[20]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm/cycles_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.500    pwm/clk
    SLICE_X1Y27          FDRE                                         r  pwm/cycles_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm/cycles_reg[24]/Q
                         net (fo=2, routed)           0.119     1.761    pwm/cycles_reg_n_0_[24]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  pwm/cycles_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    pwm/p_1_in[24]
    SLICE_X1Y27          FDRE                                         r  pwm/cycles_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.013    pwm/clk
    SLICE_X1Y27          FDRE                                         r  pwm/cycles_reg[24]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    pwm/cycles_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.500    pwm/clk
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  pwm/cycles_reg[0]/Q
                         net (fo=4, routed)           0.175     1.840    pwm/cycles_reg_n_0_[0]
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  pwm/cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    pwm/cycles[0]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.013    pwm/clk
    SLICE_X2Y27          FDRE                                         r  pwm/cycles_reg[0]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     1.620    pwm/cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.497    pwm/clk
    SLICE_X1Y24          FDRE                                         r  pwm/cycles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  pwm/cycles_reg[12]/Q
                         net (fo=3, routed)           0.120     1.759    pwm/cycles_reg_n_0_[12]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pwm/cycles_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm/p_1_in[12]
    SLICE_X1Y24          FDRE                                         r  pwm/cycles_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     2.010    pwm/clk
    SLICE_X1Y24          FDRE                                         r  pwm/cycles_reg[12]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    pwm/cycles_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.497    pwm/clk
    SLICE_X1Y25          FDRE                                         r  pwm/cycles_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  pwm/cycles_reg[16]/Q
                         net (fo=2, routed)           0.120     1.759    pwm/cycles_reg_n_0_[16]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pwm/cycles_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pwm/p_1_in[16]
    SLICE_X1Y25          FDRE                                         r  pwm/cycles_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     2.010    pwm/clk
    SLICE_X1Y25          FDRE                                         r  pwm/cycles_reg[16]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    pwm/cycles_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.500    pwm/clk
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  pwm/cycles_reg[4]/Q
                         net (fo=3, routed)           0.120     1.762    pwm/cycles_reg_n_0_[4]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  pwm/cycles_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    pwm/p_1_in[4]
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.013    pwm/clk
    SLICE_X1Y22          FDRE                                         r  pwm/cycles_reg[4]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.605    pwm/cycles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.498    pwm/clk
    SLICE_X1Y23          FDRE                                         r  pwm/cycles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm/cycles_reg[8]/Q
                         net (fo=3, routed)           0.120     1.760    pwm/cycles_reg_n_0_[8]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  pwm/cycles_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    pwm/p_1_in[8]
    SLICE_X1Y23          FDRE                                         r  pwm/cycles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     2.011    pwm/clk
    SLICE_X1Y23          FDRE                                         r  pwm/cycles_reg[8]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm/cycles_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.497    pwm/clk
    SLICE_X1Y25          FDRE                                         r  pwm/cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  pwm/cycles_reg[13]/Q
                         net (fo=3, routed)           0.114     1.753    pwm/cycles_reg_n_0_[13]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  pwm/cycles_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    pwm/p_1_in[13]
    SLICE_X1Y25          FDRE                                         r  pwm/cycles_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     2.010    pwm/clk
    SLICE_X1Y25          FDRE                                         r  pwm/cycles_reg[13]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    pwm/cycles_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm/cycles_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/cycles_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.498    pwm/clk
    SLICE_X1Y23          FDRE                                         r  pwm/cycles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pwm/cycles_reg[5]/Q
                         net (fo=3, routed)           0.115     1.754    pwm/cycles_reg_n_0_[5]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  pwm/cycles_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    pwm/p_1_in[5]
    SLICE_X1Y23          FDRE                                         r  pwm/cycles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     2.011    pwm/clk
    SLICE_X1Y23          FDRE                                         r  pwm/cycles_reg[5]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    pwm/cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27     pwm/cycles_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     pwm/cycles_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     pwm/cycles_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     pwm/cycles_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     pwm/cycles_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     pwm/cycles_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     pwm/cycles_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25     pwm/cycles_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26     pwm/cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm/cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm/cycles_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26     pwm/cycles_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25     pwm/cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     pwm/cycles_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23     pwm/duty_int_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23     pwm/duty_int_reg[9]/C



