INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D\axil_conv2D.hlsrun_cosim_summary, at 11/28/24 17:21:45
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D -config C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg -cmdlineconfig C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 28 17:21:47 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Goncalo' on host 'desktop-9fniqpr' (Windows NT_amd64 version 10.0) on Thu Nov 28 17:21:48 +0000 2024
INFO: [HLS 200-10] In directory 'C:/Users/Goncalo/Documents/SEC/lab1_hls'
INFO: [HLS 200-2005] Using work_dir C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_conv2D' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(5)
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling apatb_axil_conv2D.cpp
   Compiling axil_conv2D.cpp_pre.cpp.tb.cpp
   Compiling tb_axil_conv2D.cpp_pre.cpp.tb.cpp
   Compiling apatb_axil_conv2D_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Input Image
11 12 13 14 15 16 
21 22 23 24 25 26 
31 32 33 34 35 36 
41 42 43 44 45 46 
51 52 53 54 55 56 
61 62 63 64 65 66 
Output Image
  93   94   95   96 
 103  104  105  106 
 113  114  115  116 
 123  124  125  126 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\Goncalo\Documents\SEC\lab1_hls\axil_conv2D\hls\sim\verilog>set PATH= 

C:\Users\Goncalo\Documents\SEC\lab1_hls\axil_conv2D\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_axil_conv2D_top glbl -Oenable_linking_all_libraries  -prj axil_conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s axil_conv2D -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axil_conv2D_top glbl -Oenable_linking_all_libraries -prj axil_conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s axil_conv2D -debug all 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axil_conv2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_BUS1_s_axi
INFO: [VRFC 10-311] analyzing module axil_conv2D_BUS1_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_flow_control_loop_delay_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_flow_control_loop_delay_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_mul_8ns_8s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_conv2D_mul_8ns_8s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd1' [C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v:201]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd0' [C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v:215]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd0' [C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/axil_conv2D_BUS1_s_axi.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi_ram(DEPTH...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi_ram(MEM_T...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi_ram(MEM_T...
Compiling module xil_defaultlib.axil_conv2D_BUS1_s_axi
Compiling module xil_defaultlib.axil_conv2D_mul_8ns_8s_16_1_1(NU...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_16...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_16...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_17...
Compiling module xil_defaultlib.axil_conv2D_mac_muladd_8ns_8s_17...
Compiling module xil_defaultlib.axil_conv2D_flow_control_loop_de...
Compiling module xil_defaultlib.axil_conv2D
Compiling module xil_defaultlib.AESL_axi_slave_BUS1
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 960. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 969. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1010. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1208. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1217. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1258. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axil_conv2D_top
Compiling module work.glbl
Built simulation snapshot axil_conv2D

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 28 17:22:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
