---
alias: radhapuramDesignEmulationAllDigital2019
date:
tags: #
---

# Design and Emulation of All-Digital Phase-Locked Loop on FPGA
<cite>* Authors: [[Saichandrateja Radhapuram]], [[Takuya Yoshihara]], [[Toshimasa Matsuoka]]</cite>

* Date: [[2019-11-07]]


* URL: [https://www.mdpi.com/2079-9292/8/11/1307](https://www.mdpi.com/2079-9292/8/11/1307)

* DOI: [10.3390/electronics8111307](https://doi.org/10.3390/electronics8111307)

* [Local library](zotero://select/items/1_DFG9AJW9)

* PDF Attachments
	- [Radhapuram 等。 - 2019 - Design and Emulation of All-Digital Phase-Locked L.pdf](zotero://open-pdf/library/items/XF4RJ7EN)

***

