/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6989";
	interrupt-parent = <0x1>;
	model = "MT6989";

	MD1-SIM1-HOT-PLUG-EINT {
		phandle = <0x342>;
	};

	MD1-SIM2-HOT-PLUG-EINT {
		phandle = <0x343>;
	};

	__symbols__ {
		accdet_pins_eint_as_int = "/soc/pinctrl/accdet-eint";
		adsp_core0 = "/soc/adsp-core0@1e050000";
		adsp_core1 = "/soc/adsp-core1@1e0c0000";
		adspsys = "/soc/adspsys@1e000000";
		afe = "/mt6989-afe-pcm@11050000";
		afe_clk = "/syscon@11050000";
		aie = "/soc/aie@15310000";
		ambient_ntc = "/thermal-zones/ambient-ntc";
		ambient_ntc_crit = "/thermal-zones/ambient-ntc/trips/ambient-ntc-crit";
		android = "/firmware/android";
		aod_scp = "/aod-scp";
		aov = "/aov";
		ap_ntc = "/thermal-zones/ap_ntc";
		ap_ntc_crit = "/thermal-zones/ap_ntc/trips/ap-ntc-crit";
		apdma = "/soc/dma-controller@11300c80";
		apmixedsys_clk = "/syscon@1000c000";
		apu_a0_crit = "/thermal-zones/apu-a0/trips/apu-a0-crit";
		apu_a1_crit = "/thermal-zones/apu-a1/trips/apu-a1-crit";
		apu_a2_crit = "/thermal-zones/apu-a2/trips/apu-a2-crit";
		apu_a3_crit = "/thermal-zones/apu-a3/trips/apu-a3-crit";
		apu_b0_crit = "/thermal-zones/apu-b0/trips/apu-b0-crit";
		apu_iommu_group_0 = "/soc/iommu@19c00000/iommu-groups/apu-iommu-group-code";
		apu_iommu_group_1 = "/soc/iommu@19c00000/iommu-groups/apu-iommu-group-data";
		apu_smmu = "/soc/iommu@19c00000";
		apu_smmu_tbu_0_pmu = "/soc/smmu-pmu@19c42000";
		apu_smmu_tbu_1_pmu = "/soc/smmu-pmu@19c62000";
		apu_smmu_tbu_2_pmu = "/soc/smmu-pmu@19c82000";
		apu_smmu_tbu_3_pmu = "/soc/smmu-pmu@19ca2000";
		apu_smmu_tcu_pmu = "/soc/smmu-pmu@19c02000";
		apu_top_3 = "/soc/apu-top-3@19020000";
		apusys_aov_smmu_device = "/apusys-aov-smmu-device";
		apusys_hw_logger = "/soc/apusys-hw-logger@19024000";
		apusys_rv = "/soc/apusys-rv@190e1000";
		armpll_b_pll_ctrl_clk = "/syscon@c030c00";
		armpll_bl_pll_ctrl_clk = "/syscon@c030800";
		armpll_ll_pll_ctrl_clk = "/syscon@c030400";
		atf_logger = "/atf-logger";
		aud_clk_mosi_off = "/soc/pinctrl/aud-clk-mosi-off";
		aud_clk_mosi_on = "/soc/pinctrl/aud-clk-mosi-on";
		aud_dat_miso0_off = "/soc/pinctrl/aud-dat-miso0-off";
		aud_dat_miso0_on = "/soc/pinctrl/aud-dat-miso0-on";
		aud_dat_miso1_off = "/soc/pinctrl/aud-dat-miso1-off";
		aud_dat_miso1_on = "/soc/pinctrl/aud-dat-miso1-on";
		aud_dat_miso_only_off = "/soc/pinctrl/aud-dat-miso-only-off";
		aud_dat_miso_only_on = "/soc/pinctrl/aud-dat-miso-only-on";
		aud_dat_mosi_ch34_off = "/soc/pinctrl/aud-dat-mosi-ch34-off";
		aud_dat_mosi_ch34_on = "/soc/pinctrl/aud-dat-mosi-ch34-on";
		aud_dat_mosi_off = "/soc/pinctrl/aud-dat-mosi-off";
		aud_dat_mosi_on = "/soc/pinctrl/aud-dat-mosi-on";
		aud_gpio_i2sin4_off = "/soc/pinctrl/aud-gpio-i2sin4-off";
		aud_gpio_i2sin4_on = "/soc/pinctrl/aud-gpio-i2sin4-on";
		aud_gpio_i2sin6_off = "/soc/pinctrl/aud-gpio-i2sin6-off";
		aud_gpio_i2sin6_on = "/soc/pinctrl/aud-gpio-i2sin6-on";
		aud_gpio_i2sout4_off = "/soc/pinctrl/aud-gpio-i2sout4-off";
		aud_gpio_i2sout4_on = "/soc/pinctrl/aud-gpio-i2sout4-on";
		aud_gpio_i2sout6_off = "/soc/pinctrl/aud-gpio-i2sout6-off";
		aud_gpio_i2sout6_on = "/soc/pinctrl/aud-gpio-i2sout6-on";
		audio_dsp_hrt_bw = "/audio-dsp-hrt-bw";
		audio_extend = "/audio_extend";
		backlight_cooler = "/backlight-cooler";
		bcrm_infra1_bus = "/syscon@1002a000";
		bcrm_ssr_bus = "/syscon@1070e000";
		bp_thl = "/bp-thl";
		bt = "/bt";
		bt_combo_gpio_init = "/soc/pinctrl/bt-combo-gpio-init";
		bt_combo_gpio_pre_on = "/soc/pinctrl/bt-combo-gpio-pre-on";
		bt_combo_uart_rx_aux = "/soc/pinctrl/bt-combo-uart-rx-aux";
		bt_combo_uart_tx_aux = "/soc/pinctrl/bt-combo-uart-tx-aux";
		bt_find_my_phone_high = "/soc/pinctrl/bt-find-my-phone-high";
		bt_find_my_phone_low = "/soc/pinctrl/bt-find-my-phone-low";
		bt_rst_off = "/soc/pinctrl/bt-rst-off";
		bt_rst_on = "/soc/pinctrl/bt-rst-on";
		bus26m = "/mtk-lpm/resource-ctrl-list/bus26m";
		cam_raw_a = "/soc/cam-raw-a@1a030000";
		cam_vcore_clk = "/syscon@1b204000";
		camisp = "/soc/camisp@1a000000";
		camsys_ipe_clk = "/syscon@1a1d0000";
		camsys_main_clk = "/syscon@1a000000";
		camsys_mraw_clk = "/syscon@1a170000";
		camsys_rawa_clk = "/syscon@1a04f000";
		camsys_rawb_clk = "/syscon@1a08f000";
		camsys_rawc_clk = "/syscon@1a0cf000";
		camsys_rmsa_clk = "/syscon@1a04e000";
		camsys_rmsb_clk = "/syscon@1a08e000";
		camsys_rmsc_clk = "/syscon@1a0ce000";
		camsys_vcore_power = "/camsys-vcore-power";
		camsys_yuva_clk = "/syscon@1a06f000";
		camsys_yuvb_clk = "/syscon@1a0af000";
		camsys_yuvc_clk = "/syscon@1a0ef000";
		ccci_scp = "/soc/ccci-scp@1023c000";
		ccifdriver = "/soc/ccifdriver@10209000";
		ccipll_pll_ctrl_clk = "/syscon@c030000";
		ccu_main_clk = "/syscon@1b200000";
		ccu_rproc = "/soc/ccu_rproc@1b080000";
		ccu_rproc1 = "/soc/ccu_rproc1@0x1b180000";
		ccucammain = "/soc/ccucammain";
		cgppt = "/cgppt";
		charger = "/charger";
		charger_cooler = "/charger-cooler";
		chosen = "/chosen";
		clk104m = "/clocks/clk104m";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_ao = "/clk-ao";
		clk_null = "/clocks/clk-null";
		clkbuf_ctrl = "/clkbuf-ctrl";
		clkitg = "/clkitg";
		clusteroff_b = "/cpus/idle-states/clusteroff-b";
		clusteroff_l = "/cpus/idle-states/clusteroff-l";
		clusteroff_m = "/cpus/idle-states/clusteroff-m";
		cm_mgr = "/cm-mgr@c100000";
		codec_en_off = "/soc/pinctrl/codec-en-off";
		codec_en_on = "/soc/pinctrl/codec-en-on";
		connfem = "/connfem";
		connscp = "/connscp";
		connsys_combo_gpio_init = "/soc/pinctrl/connsys-combo-gpio-init";
		connsys_combo_gpio_on = "/soc/pinctrl/connsys-combo-gpio-on";
		connsys_combo_gpio_pre_on = "/soc/pinctrl/connsys-combo-gpio-pre-on";
		connsys_emi_config = "/connsys-emi-config";
		connsys_pin_pmic_en_clr = "/soc/pinctrl/connsys-pin-pmic-en-clr";
		connsys_pin_pmic_en_default = "/soc/pinctrl/connsys-pin-pmic-en-default";
		connsys_pin_pmic_en_set = "/soc/pinctrl/connsys-pin-pmic-en-set";
		connsys_pin_pmic_faultb_default = "/soc/pinctrl/connsys-pin-pmic-faultb-default";
		connsys_pin_pmic_faultb_enable = "/soc/pinctrl/connsys-pin-pmic-faultb-enable";
		connsys_pin_pmic_vsel_high = "/soc/pinctrl/connsys-pin-pmic-vsel-high";
		connsys_pin_pmic_vsel_low = "/soc/pinctrl/connsys-pin-pmic-vsel-low";
		connv3 = "/connv3";
		consys = "/soc/consys@18000000";
		cpu0 = "/cpus/cpu@0";
		cpu1 = "/cpus/cpu@1";
		cpu2 = "/cpus/cpu@2";
		cpu3 = "/cpus/cpu@3";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@200";
		cpu_big_core7_0_crit = "/thermal-zones/cpu-big-core7-0/trips/cpu-big-core7-0-crit";
		cpu_big_core7_1_crit = "/thermal-zones/cpu-big-core7-1/trips/cpu-big-core7-1-crit";
		cpu_dsu0_crit = "/thermal-zones/cpu-dsu0/trips/cpu-dsu0-crit";
		cpu_dsu1_crit = "/thermal-zones/cpu-dsu1/trips/cpu-dsu1-crit";
		cpu_dsu2_crit = "/thermal-zones/cpu-dsu2/trips/cpu-dsu2-crit";
		cpu_dsu3_crit = "/thermal-zones/cpu-dsu3/trips/cpu-dsu3-crit";
		cpu_little_core0_crit = "/thermal-zones/cpu-little-core0/trips/cpu-little-core0-crit";
		cpu_little_core1_crit = "/thermal-zones/cpu-little-core1/trips/cpu-little-core1-crit";
		cpu_little_core2_crit = "/thermal-zones/cpu-little-core2/trips/cpu-little-core2-crit";
		cpu_little_core3_crit = "/thermal-zones/cpu-little-core3/trips/cpu-little-core3-crit";
		cpu_mcucfg = "/soc/mcusys-ao-cfg@c530000";
		cpu_medium_core4_0_crit = "/thermal-zones/cpu-medium-core4-0/trips/cpu-medium-core4-0-crit";
		cpu_medium_core4_1_crit = "/thermal-zones/cpu-medium-core4-1/trips/cpu-medium-core4-1-crit";
		cpu_medium_core5_0_crit = "/thermal-zones/cpu-medium-core5-0/trips/cpu-medium-core5-0-crit";
		cpu_medium_core5_1_crit = "/thermal-zones/cpu-medium-core5-1/trips/cpu-medium-core5-1-crit";
		cpu_medium_core6_0_crit = "/thermal-zones/cpu-medium-core6-0/trips/cpu-medium-core4-0-crit";
		cpu_medium_core6_1_crit = "/thermal-zones/cpu-medium-core6-1/trips/cpu-medium-core6-1-crit";
		cpu_pll = "/soc/mcusys-pll1u-top@1000c000";
		cpu_power_throttling = "/cpu-power-throttling";
		cpu_version = "/efuse@11f10000/cpu-data@234";
		cpub = "/mtk-lpm/cpu-gov-info-list/cpub";
		cpuhvfs = "/cpuhvfs@c0de750";
		cpul = "/mtk-lpm/cpu-gov-info-list/cpul";
		cpum = "/mtk-lpm/cpu-gov-info-list/cpum";
		cpuoff_b = "/cpus/idle-states/cpuoff-b";
		cpuoff_l = "/cpus/idle-states/cpuoff-l";
		cpuoff_m = "/cpus/idle-states/cpuoff-m";
		cpupm_sysram = "/mtk-lpm/cpupm-sysram@11b000";
		cpuqos_v3 = "/cpuqos-v3@c0dc350";
		csi_efuse0 = "/efuse@11f10000/csi-data0@1d4";
		csi_efuse1 = "/efuse@11f10000/csi-data1@1d8";
		csi_efuse2 = "/efuse@11f10000/csi-data2@1dc";
		csi_efuse3 = "/efuse@11f10000/csi-data3@140";
		csi_efuse4 = "/efuse@11f10000/csi-data4@144";
		csi_efuse5 = "/efuse@11f10000/csi-data5@148";
		csram_sys = "/soc/csram-sysram@11bc00";
		curve_adj = "/soc/curve-adjust@c0dfd80";
		dcm = "/soc/dcm@c000010";
		dfd_cache = "/soc/dfd-mcu/dfd-cache";
		dfd_mcu = "/soc/dfd-mcu";
		dfd_soc = "/soc/dfd-soc";
		dip_nr1_dip1_clk = "/syscon@15130000";
		dip_nr2_dip1_clk = "/syscon@15170000";
		dip_top_dip1_clk = "/syscon@15110000";
		disable_unused = "/disable-unused";
		disp1_dp_intf0 = "/soc/disp1-dp-intf0@14209000";
		disp1_mutex0 = "/soc/disp1-mutex0@14201000";
		disp1_ovl0_2l = "/soc/disp1-ovl0-2l@14602000";
		disp1_ovl1_2l = "/soc/disp1-ovl1-2l@14603000";
		disp1_ovl2_2l = "/soc/disp1-ovl2-2l@14604000";
		disp1_r2y0 = "/soc/disp1-r2y0@14216000";
		disp1_splitter0 = "/soc/disp1-splitter0@14203000";
		disp1_splitter1 = "/soc/disp1-splitter1@14204000";
		disp1_vdcm0 = "/soc/disp1-vdcm0@14205000";
		disp_aal0 = "/soc/disp-aal0@14002000";
		disp_aal1 = "/soc/disp-aal1@14003000";
		disp_c3d0 = "/soc/disp-c3d0@14004000";
		disp_c3d1 = "/soc/disp-c3d1@14005000";
		disp_ccorr0 = "/soc/disp-ccorr0@14006000";
		disp_ccorr1 = "/soc/disp-ccorr1@14007000";
		disp_ccorr2 = "/soc/disp-ccorr2@14008000";
		disp_ccorr3 = "/soc/disp-ccorr3@14009000";
		disp_chist0 = "/soc/disp-chist0@1400a000";
		disp_chist1 = "/soc/disp-chist1@1400b000";
		disp_color0 = "/soc/disp-color0@1400c000";
		disp_color1 = "/soc/disp-color1@1400d000";
		disp_dither0 = "/soc/disp-dither0@1400e000";
		disp_dither1 = "/soc/disp-dither1@1400f000";
		disp_dither2 = "/soc/disp-dither2@14010000";
		disp_dpc = "/soc/disp-dpc@14226000";
		disp_dsc_wrap0 = "/soc/disp1-dsc-wrap0@14206000";
		disp_dsc_wrap1 = "/soc/disp1-dsc-wrap1@14207000";
		disp_dsc_wrap2 = "/soc/disp1-dsc-wrap2@14208000";
		disp_gamma0 = "/soc/disp-gamma0@14011000";
		disp_gamma1 = "/soc/disp-gamma1@14012000";
		disp_mdp_aal0 = "/soc/disp-mdp-aal0@14013000";
		disp_mdp_aal1 = "/soc/disp-mdp-aal1@1401f000";
		disp_mdp_rdma0 = "/soc/disp-mdp-rdma0@14014000";
		disp_merge0 = "/soc/disp1-merge0@1420d000";
		disp_oddmr0 = "/soc/disp-oddmr0@14015000";
		disp_ovl0_2l = "/soc/disp-ovl0-2l@14402000";
		disp_ovl1_2l = "/soc/disp-ovl1-2l@14403000";
		disp_ovl2_2l = "/soc/disp-ovl2-2l@14404000";
		disp_postalign0 = "/soc/disp-postalign0@14024000";
		disp_postmask0 = "/soc/disp-postmask0@14017000";
		disp_postmask1 = "/soc/disp-postmask1@14018000";
		disp_rsz0 = "/soc/disp-rsz0@14019000";
		disp_rsz1 = "/soc/disp-rsz1@1401a000";
		disp_spr0 = "/soc/disp-spr@1401b000";
		disp_ssc0_smi_2x1_sub_comm = "/disp-ssc0-smi-2x1-sub-comm@1e804000";
		disp_ssc1_smi_2x1_sub_comm = "/disp-ssc1-smi-2x1-sub-comm@1e805000";
		disp_tdshp0 = "/soc/disp-tdshp0@1401c000";
		disp_tdshp1 = "/soc/disp-tdshp1@1401d000";
		disp_wdma0 = "/soc/disp-wdma0@1401e000";
		disp_wdma1 = "/soc/disp1-wdma0@1420e000";
		disp_wdma2 = "/soc/disp1-disp-wdma1@14217000";
		disp_wdma3 = "/soc/disp1-disp-wdma2@14218000";
		disp_y2r0 = "/soc/disp-y2r0@14023000";
		dispsys1_config_clk = "/syscon@14200000";
		dispsys_config = "/soc/dispsys-config@14000000";
		dispsys_config_clk = "/syscon@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		doe_dvfs_cl2 = "/cpus/cpu-map/cluster2/doe";
		dp_tx = "/soc/dp-tx@11e60000";
		dpmaif = "/soc/dpmaif@10014000";
		dpmaif_resv_cache_mem = "/reserved-memory/ccci-dpmaif-cache-memory";
		dpmaif_resv_nocache_mem = "/reserved-memory/ccci-dpmaif-nocache-memory";
		dram_s0 = "/mtk-lpm/resource-ctrl-list/dram-s0";
		dram_s1 = "/mtk-lpm/resource-ctrl-list/dram-s1";
		dramc = "/soc/dramc@10230000";
		drm = "/soc/drm@1000d000";
		drm_wv = "/drm-wv";
		dsi0 = "/soc/dsi0@1420a000";
		dsi1 = "/soc/dsi1@1420b000";
		dsi1_te = "/soc/dsi1-te";
		dsi2 = "/soc/dsi2@1420c000";
		dsi_te = "/soc/dsi-te";
		dsu_pmu_0 = "/dsu-pmu-0";
		dvfsrc = "/soc/dvfsrc@1c00f000";
		dvfsrc_freq_opp0 = "/soc/dvfsrc@1c00f000/opp0";
		dvfsrc_freq_opp1 = "/soc/dvfsrc@1c00f000/opp1";
		dvfsrc_freq_opp10 = "/soc/dvfsrc@1c00f000/opp10";
		dvfsrc_freq_opp2 = "/soc/dvfsrc@1c00f000/opp2";
		dvfsrc_freq_opp3 = "/soc/dvfsrc@1c00f000/opp3";
		dvfsrc_freq_opp4 = "/soc/dvfsrc@1c00f000/opp4";
		dvfsrc_freq_opp5 = "/soc/dvfsrc@1c00f000/opp5";
		dvfsrc_freq_opp6 = "/soc/dvfsrc@1c00f000/opp6";
		dvfsrc_freq_opp7 = "/soc/dvfsrc@1c00f000/opp7";
		dvfsrc_freq_opp8 = "/soc/dvfsrc@1c00f000/opp8";
		dvfsrc_freq_opp9 = "/soc/dvfsrc@1c00f000/opp9";
		dvfsrc_vcore = "/soc/dvfsrc@1c00f000/dvfsrc-vcore";
		dvgf = "/soc/dvgf@1a1a0c00";
		dvp = "/soc/dvp@1a1a0800";
		dvs = "/soc/dvs@1a1a0000";
		eas_info = "/soc/eas-info";
		edge_keypad = "/mtk-lpm/irq-remain-list/edge-keypad";
		efuse = "/efuse@11f10000";
		efuse_segment = "/efuse@11f10000/segment@78";
		eint = "/soc/apirq@11de0000";
		emicen = "/soc/emicen@10219000";
		emichn = "/soc/emichn@10235000";
		emimpu = "/soc/emimpu@10226000";
		emislb = "/soc/emislb@10342000";
		ext_32k = "/spmi@1cc04000/mt6685_mfd/mt6685_rtc/ext_32k";
		extcon_usb = "/extcon-usb";
		extcon_usb1 = "/extcon-usb1";
		fdvfs = "/soc/fdvfs@c068200";
		ffa = "/memory-ffa-enabled";
		fg_init = "/spmi@1cc04000/mt6685_mfd/mt6685_rtc/fg_init";
		fg_soc = "/spmi@1cc04000/mt6685_mfd/mt6685_rtc/fg_soc";
		fhctl = "/soc/fhctl@1000ce00";
		firmware = "/firmware";
		flashlight_core = "/flashlight-core";
		flt = "/soc/flt@c0d4270";
		fpsgo = "/fpsgo";
		gce = "/soc/gce@1e980000";
		gce_m = "/soc/gce@1e990000";
		gce_m_sec = "/soc/gce-mbox-m-sec@1e990000";
		gce_sec = "/soc/gce-mbox-sec@1e980000";
		ged = "/ged";
		gic = "/interrupt-controller@c400000";
		goodix_fp = "/soc/fingerprint";
		gpio = "/soc/gpio@10005000";
		gpio_usage_mapping = "/gpio";
		gps = "/gps@18c00000";
		gpu0_crit = "/thermal-zones/gpu0/trips/gpu0-crit";
		gpu1_crit = "/thermal-zones/gpu1/trips/gpu1-crit";
		gpu2_crit = "/thermal-zones/gpu2/trips/gpu2-crit";
		gpu_dcs = "/soc/gpu-dcs";
		gpu_dvfs_async = "/soc/gpu-async-ratio";
		gpu_dvfs_mips = "/soc/gpu-reduce-mips";
		gpu_mali_opp = "/soc/opp-table0";
		gpu_power_throttling = "/gpu-power-throttling";
		gpu_protected_memory_allocator = "/soc/protected-memory-allocator@13c4f000";
		gpu_qos = "/soc/gpu-qos@117800";
		gpu_slc = "/soc/gpu-slc@117820";
		gpu_smmu = "/soc/iommu@13a00000";
		gpu_smmu_tbu_0_pmu = "/soc/smmu-pmu@13a42000";
		gpu_smmu_tbu_1_pmu = "/soc/smmu-pmu@13a62000";
		gpu_smmu_tbu_2_pmu = "/soc/smmu-pmu@13a82000";
		gpu_smmu_tbu_3_pmu = "/soc/smmu-pmu@13aa2000";
		gpu_smmu_tcu_pmu = "/soc/smmu-pmu@13a02000";
		gpueb = "/soc/gpueb@13c00000";
		gpueb_rts_header = "/met/gpueb-rts-header";
		gpufreq = "/soc/gpufreq@13fbf000";
		gpufreq_wrapper = "/gpufreq-wrapper";
		hcp = "/soc/hcp@15001000";
		hfrp_1_bus = "/syscon@1eca5000";
		hfrp_2_bus = "/syscon@1ec24000";
		hre_top_mdpsys = "/soc/hre-top-mdpsys@1f017000";
		hvbp = "/hvbp";
		hwrng = "/hwrng";
		hwv = "/syscon@10320000";
		hypervisor = "/hypervisor";
		i2c0 = "/i2c@11f00000";
		i2c1 = "/i2c@11d00000";
		i2c10 = "/i2c@11280000";
		i2c11 = "/i2c@11281000";
		i2c12 = "/i2c@11282000";
		i2c13 = "/i2c@11283000";
		i2c2 = "/i2c@11d20000";
		i2c3 = "/i2c@11d01000";
		i2c4 = "/i2c@11d21000";
		i2c5 = "/i2c@11d02000";
		i2c6 = "/i2c@11f01000";
		i2c7 = "/i2c@11d22000";
		i2c8 = "/i2c@11d23000";
		i2c9 = "/i2c@11d03000";
		ifr_bus = "/syscon@1002c000";
		img_vcore_d1a_clk = "/syscon@15780000";
		imgsys_cmdq = "/soc/imgsys-cmdq@15002000";
		imgsys_fw = "/soc/imgsys-fw@15000000";
		imgsys_main_clk = "/syscon@15000000";
		imgsys_vcore_power = "/imgsys-vcore-power";
		imp_iic_wrap_c_clk = "/syscon@11284000";
		imp_iic_wrap_es_clk = "/syscon@11d24000";
		imp_iic_wrap_n_clk = "/syscon@11f02000";
		imp_iic_wrap_s_clk = "/syscon@11d04000";
		infra = "/mtk-lpm/resource-ctrl-list/infra";
		infracfg_ao_clk = "/syscon@10001000";
		inlinerot0 = "/soc/inlinerot@1440b000";
		inlinerot1 = "/soc/inlinerot@1460b000";
		ips_east = "/soc/ips@11db0000";
		ips_west = "/soc/ips@11fb0000";
		irtx_pwm = "/soc/irtx-pwm";
		ise_lpm = "/ise-lpm";
		ise_mbox = "/soc/ise-mbox@10711000";
		ise_trusty = "/ise-trusty";
		keypad = "/kp@1c00e000";
		lastbus = "/soc/lastbus@10023000";
		level_apusys_hw_apu_logtop = "/mtk-lpm/irq-remain-list/level-apusys-hw-apu-logtop";
		level_apusys_rv_apu_wdt = "/mtk-lpm/irq-remain-list/level-apusys-rv-apu-wdt";
		level_apusys_rv_ce_exp = "/mtk-lpm/irq-remain-list/level-apusys-rv-ce-exp";
		level_apusys_rv_mbox0 = "/mtk-lpm/irq-remain-list/level-apusys-rv-mbox0";
		level_apusys_rv_mbox1 = "/mtk-lpm/irq-remain-list/level-apusys-rv-mbox1";
		level_dsi0 = "/mtk-lpm/irq-remain-list/level-dsi0";
		lk_charger = "/lk-charger";
		lkg = "/soc/lkg@c0de750";
		lkginfo = "/efuse@11f10000/lkg@218";
		logstore = "/logstore";
		low_battery_throttling = "/low-battery-throttling";
		lpm_sysram = "/mtk-lpm/lpm-sysram@11b500";
		ltepa_ntc = "/thermal-zones/ltepa_ntc";
		ltepa_ntc_crit = "/thermal-zones/ltepa_ntc/trips/ltepa-ntc-crit";
		lvts = "/soc/lvts@10315000";
		lvts_e_data1 = "/efuse@11f10000/data1@2d4";
		lvts_e_data2 = "/efuse@11f10000/data2@364";
		lvts_e_data3 = "/efuse@11f10000/data3@2fc";
		lvts_e_data4 = "/efuse@11f10000/data4@350";
		lvts_e_data5 = "/efuse@11f10000/data4@43c";
		main_pmic = "/spmi@1cc04000/pmic@4";
		mali = "/soc/mali@13000000";
		masp = "/masp@1040e000";
		mbraink_pmu_info = "/soc/mbraink-pmu-info";
		mcupm = "/mcupm@c070000";
		mcupm_rts_header = "/met/mcupm-rts-header";
		mcusys_ctrl = "/mtk-lpm/mcusys-ctrl@c040000";
		mcusysoff_b = "/cpus/idle-states/mcusysoff-b";
		mcusysoff_l = "/cpus/idle-states/mcusysoff-l";
		mcusysoff_m = "/cpus/idle-states/mcusysoff-m";
		md1_sim1_hot_plug_eint = "/MD1-SIM1-HOT-PLUG-EINT";
		md1_sim2_hot_plug_eint = "/MD1-SIM2-HOT-PLUG-EINT";
		md_auxadc = "/md-auxadc";
		md_power_throttling = "/md-power-throttling";
		mddriver = "/soc/mddriver";
		mdla = "/mdla";
		mdp_aal0 = "/soc/mdp-aal0@1f007000";
		mdp_birsz0 = "/soc/mdp-birsz0@1f018000";
		mdp_color0 = "/soc/mdp-color0@1f00d000";
		mdp_hdr0 = "/soc/mdp-hdr0@1f005000";
		mdp_m0_rsi_regs = "/smi-mdp-m0-rsi-regs@1e80a000";
		mdp_m1_rsi_regs = "/smi-mdp-m1-rsi-regs@1e80b000";
		mdp_mutex0 = "/soc/mdp-mutex0@1f001000";
		mdp_rdma0 = "/soc/mdp-rdma0@1f003000";
		mdp_rdma2 = "/soc/mdp-rdma2@1f011000";
		mdp_rsz0 = "/soc/mdp-rsz0@1f009000";
		mdp_ssc4_smi_2x1_sub_comm = "/mdp-ssc4-smi-2x1-sub-comm@1e80c000";
		mdp_ssc5_smi_2x1_sub_comm = "/mdp-ssc5-smi-2x1-sub-comm@1e80d000";
		mdp_tdshp0 = "/soc/mdp-tdshp0@1f00b000";
		mdp_wrot0 = "/soc/mdp-wrot0@1f00f000";
		mdpm = "/mdpm";
		mdpsys1_config_clk = "/syscon@1f800000";
		mdpsys_config = "/soc/mdpsys-config@1f000000";
		mdpsys_config_clk = "/syscon@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		met_emi = "/met/met-emi";
		mfgpll_pll_ctrl_clk = "/syscon@13fa0000";
		mfgpll_sc0_pll_ctrl_clk = "/syscon@13fa0400";
		mfgpll_sc1_pll_ctrl_clk = "/syscon@13fa0800";
		mgm = "/mgm";
		mipi_tx_config0 = "/soc/mipi-tx-config0@11e90000";
		mipi_tx_config1 = "/soc/mipi-tx-config1@11ea0000";
		mkp_mem = "/reserved-memory/mkp-kernel-code-protection-memory";
		mm_hwv = "/syscon@1ec3a000";
		mm_iommu_group_0 = "/soc/iommu@1ee00000/iommu-groups/mm-iommu-group-common";
		mm_m0_rsi_regs = "/smi-mm-m0-rsi-regs@1e802000";
		mm_m1_rsi_regs = "/smi-mm-m1-rsi-regs@1e803000";
		mm_smmu = "/soc/iommu@1ee00000";
		mm_smmu_aov_normal = "/mm-smmu-aov-normal";
		mm_smmu_aov_protected = "/mm-smmu-aov-protected";
		mm_smmu_ccu_data = "/mm-smmu-ccu-data";
		mm_smmu_ccu_inst = "/mm-smmu-ccu-inst";
		mm_smmu_ccu_normal = "/mm-smmu-ccu-normal";
		mm_smmu_ccu_protected = "/mm-smmu-ccu-protected";
		mm_smmu_ccu_secure = "/mm-smmu-ccu-secure";
		mm_smmu_gce_inst = "/mm-smmu-gce-inst";
		mm_smmu_hrt_normal = "/mm-smmu-hrt-normal";
		mm_smmu_hrt_protected = "/mm-smmu-hrt-protected";
		mm_smmu_hrt_secure = "/mm-smmu-hrt-secure";
		mm_smmu_mmup_inst = "/mm-smmu-mmup-inst";
		mm_smmu_mmup_normal = "/mm-smmu-mmup-normal";
		mm_smmu_mmup_protected = "/mm-smmu-mmup-protected";
		mm_smmu_srt_normal = "/mm-smmu-srt-normal";
		mm_smmu_srt_protected = "/mm-smmu-srt-protected";
		mm_smmu_srt_secure = "/mm-smmu-srt-secure";
		mm_smmu_tbu_0_pmu = "/soc/smmu-pmu@1ee42000";
		mm_smmu_tbu_1_pmu = "/soc/smmu-pmu@1ee62000";
		mm_smmu_tbu_2_pmu = "/soc/smmu-pmu@1ee82000";
		mm_smmu_tbu_3_pmu = "/soc/smmu-pmu@1eea2000";
		mm_smmu_tcu_pmu = "/soc/smmu-pmu@1ee02000";
		mmc1 = "/soc/mmc@11240000";
		mmc1_pins_default = "/soc/pinctrl/mmc1default";
		mmc1_pins_uhs = "/soc/pinctrl/mmc1@0";
		mmc2 = "/soc/mmc@11242000";
		mmc2_pins_default = "/soc/pinctrl/mmc2default";
		mmc2_pins_uhs = "/soc/pinctrl/mmc2@0";
		mmdvfs_debug = "/soc/mmdvfs-debug";
		mmdvfs_mux = "/soc/mmdvfs-mux";
		mminfra_ao_config_clk = "/syscon@1e8ff000";
		mminfra_config_clk = "/syscon@1e800000";
		mminfra_debug = "/mminfra-debug@1e827000";
		mminfra_hwv = "/syscon@1c000000";
		mminfra_tcu_ssc_regs = "/smi-tcu-ssc-regs@1e80e000";
		mml_aal0 = "/soc/mml-aal0@1f807000";
		mml_birsz0 = "/soc/mml-birsz0@1f818000";
		mml_c3d0 = "/soc/mml-c3d0@1f81d000";
		mml_color0 = "/soc/mml-color0@1f80d000";
		mml_fg0 = "/soc/mml-fg0@1f81e000";
		mml_hdr0 = "/soc/mml-hdr0@1f805000";
		mml_merge0 = "/soc/mml-merge0-bcse@1f81c000";
		mml_mutex0 = "/soc/mml-mutex0@1f801000";
		mml_rdma0 = "/soc/mml-rdma0@1f803000";
		mml_rdma2 = "/soc/mml-rdma2@1f811000";
		mml_rrot0 = "/soc/mml-rrot0@1f81a000";
		mml_rrot0_2nd = "/soc/mml-rrot0-2nd-bbse@1f81b000";
		mml_rsz0 = "/soc/mml-rsz0@1f809000";
		mml_rsz2 = "/soc/mml-rsz2@1f813000";
		mml_tdshp0 = "/soc/mml-tdshp0@1f80b000";
		mml_wrot0 = "/soc/mml-wrot0@1f80f000";
		mml_wrot2 = "/soc/mml-wrot2@1f815000";
		mmlsys_config = "/soc/mmlsys-config@1f800000";
		mmqos = "/interconnect";
		mmsram_smi_2x1_sub_comm3 = "/mmsram-smi-2x1-sub-comm3@1e807000";
		mmsram_smi_2x1_sub_comm4 = "/mmsram-smi-2x1-sub-comm4@1e808000";
		mobicore = "/mobicore";
		monitorhang = "/monitorhang";
		mrdump_ext_rst = "/soc/mrdump_ext_rst";
		mt6316_15 = "/spmi@1cc04000/mt6316@15";
		mt6316_15_regulator = "/spmi@1cc04000/mt6316@15/mt6316-15-regulator";
		mt6316_15_vbuck1 = "/spmi@1cc04000/mt6316@15/mt6316-15-regulator/15-vbuck1";
		mt6316_15_vbuck3 = "/spmi@1cc04000/mt6316@15/mt6316-15-regulator/15-vbuck3";
		mt6316_6 = "/spmi@1cc04000/mt6316@6";
		mt6316_6_regulator = "/spmi@1cc04000/mt6316@6/mt6316-6-regulator";
		mt6316_6_vbuck1 = "/spmi@1cc04000/mt6316@6/mt6316-6-regulator/6-vbuck1";
		mt6316_6_vbuck3 = "/spmi@1cc04000/mt6316@6/mt6316-6-regulator/6-vbuck3";
		mt6316_7 = "/spmi@1cc04000/mt6316@7";
		mt6316_7_regulator = "/spmi@1cc04000/mt6316@7/mt6316-7-regulator";
		mt6316_7_vbuck1 = "/spmi@1cc04000/mt6316@7/mt6316-7-regulator/7-vbuck1";
		mt6316_7_vbuck3 = "/spmi@1cc04000/mt6316@7/mt6316-7-regulator/7-vbuck3";
		mt6316_8 = "/spmi@1cc04000/mt6316@8";
		mt6316_8_regulator = "/spmi@1cc04000/mt6316@8/mt6316-8-regulator";
		mt6316_8_vbuck1 = "/spmi@1cc04000/mt6316@8/mt6316-8-regulator/8-vbuck1";
		mt6316_8_vbuck3 = "/spmi@1cc04000/mt6316@8/mt6316-8-regulator/8-vbuck3";
		mt6363_dynamic_loading_throttling = "/spmi@1cc04000/pmic@4/mtk-dynamic-loading-throttling";
		mt6363_isink_load = "/spmi@1cc04000/pmic@4/regulators/isink-load";
		mt6363_pio = "/spmi@1cc04000/pmic@4/mt6363-pinctrl";
		mt6363_temp = "/mt6363-temp";
		mt6363_thermal_efuse = "/spmi@1cc04000/pmic@4/mt6363-efuse/mt6363_e_data";
		mt6363_va12_1 = "/spmi@1cc04000/pmic@4/regulators/va12-1";
		mt6363_va12_2 = "/spmi@1cc04000/pmic@4/regulators/va12-2";
		mt6363_va15 = "/spmi@1cc04000/pmic@4/regulators/va15";
		mt6363_vaux18 = "/spmi@1cc04000/pmic@4/regulators/vaux18";
		mt6363_vbuck1 = "/spmi@1cc04000/pmic@4/regulators/vbuck1";
		mt6363_vbuck2 = "/spmi@1cc04000/pmic@4/regulators/vbuck2";
		mt6363_vbuck3 = "/spmi@1cc04000/pmic@4/regulators/vbuck3";
		mt6363_vbuck4 = "/spmi@1cc04000/pmic@4/regulators/vbuck4";
		mt6363_vbuck5 = "/spmi@1cc04000/pmic@4/regulators/vbuck5";
		mt6363_vbuck6 = "/spmi@1cc04000/pmic@4/regulators/vbuck6";
		mt6363_vbuck7 = "/spmi@1cc04000/pmic@4/regulators/vbuck7";
		mt6363_vcn13 = "/spmi@1cc04000/pmic@4/regulators/vcn13";
		mt6363_vcn15 = "/spmi@1cc04000/pmic@4/regulators/vcn15";
		mt6363_vemc = "/spmi@1cc04000/pmic@4/regulators/vemc";
		mt6363_vio075 = "/spmi@1cc04000/pmic@4/regulators/vio075";
		mt6363_vio18 = "/spmi@1cc04000/pmic@4/regulators/vio18";
		mt6363_vm18 = "/spmi@1cc04000/pmic@4/regulators/vm18";
		mt6363_vrf09 = "/spmi@1cc04000/pmic@4/regulators/vrf09";
		mt6363_vrf12 = "/spmi@1cc04000/pmic@4/regulators/vrf12";
		mt6363_vrf13 = "/spmi@1cc04000/pmic@4/regulators/vrf13";
		mt6363_vrf18 = "/spmi@1cc04000/pmic@4/regulators/vrf18";
		mt6363_vrfio18 = "/spmi@1cc04000/pmic@4/regulators/vrfio18";
		mt6363_vs1 = "/spmi@1cc04000/pmic@4/regulators/vs1";
		mt6363_vs2 = "/spmi@1cc04000/pmic@4/regulators/vs2";
		mt6363_vs3 = "/spmi@1cc04000/pmic@4/regulators/vs3";
		mt6363_vsram_apu = "/spmi@1cc04000/pmic@4/regulators/vsram-apu";
		mt6363_vsram_cpub = "/spmi@1cc04000/pmic@4/regulators/vsram-cpub";
		mt6363_vsram_cpul = "/spmi@1cc04000/pmic@4/regulators/vsram-cpul";
		mt6363_vsram_cpum = "/spmi@1cc04000/pmic@4/regulators/vsram-cpum";
		mt6363_vsram_digrf = "/spmi@1cc04000/pmic@4/regulators/vsram-digrf";
		mt6363_vsram_mdfe = "/spmi@1cc04000/pmic@4/regulators/vsram-mdfe";
		mt6363_vsram_modem = "/spmi@1cc04000/pmic@4/regulators/vsram-modem";
		mt6363_vtref18 = "/spmi@1cc04000/pmic@4/regulators/vtref18";
		mt6363_vufs12 = "/spmi@1cc04000/pmic@4/regulators/vufs12";
		mt6363_vufs18 = "/spmi@1cc04000/pmic@4/regulators/vufs18";
		mt6363keys = "/spmi@1cc04000/pmic@4/mt6363keys";
		mt6373_adc = "/spmi@1cc04000/second_pmic@5/mt6373-auxadc";
		mt6373_consys = "/spmi@1cc04000/second_pmic@5/mt6373-consys";
		mt6373_efuse = "/spmi@1cc04000/second_pmic@5/mt6373-efuse";
		mt6373_pio = "/spmi@1cc04000/second_pmic@5/mt6373-pinctrl";
		mt6373_temp = "/mt6373-temp";
		mt6373_thermal_efuse = "/spmi@1cc04000/second_pmic@5/mt6373-efuse/mt6373_e_data";
		mt6373_vant18 = "/spmi@1cc04000/second_pmic@5/regulators/vant18";
		mt6373_vaud18 = "/spmi@1cc04000/second_pmic@5/regulators/vaud18";
		mt6373_vaux18 = "/spmi@1cc04000/second_pmic@5/regulators/vaux18";
		mt6373_vbuck0 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck0";
		mt6373_vbuck1 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck1";
		mt6373_vbuck2 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck2";
		mt6373_vbuck3 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck3";
		mt6373_vbuck4 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck4";
		mt6373_vbuck4_ufs = "/spmi@1cc04000/second_pmic@5/regulators/vbuck4-ufs";
		mt6373_vbuck5 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck5";
		mt6373_vbuck7 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck7";
		mt6373_vbuck8 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck8";
		mt6373_vbuck9 = "/spmi@1cc04000/second_pmic@5/regulators/vbuck9";
		mt6373_vcn18io = "/spmi@1cc04000/second_pmic@5/regulators/vcn18io";
		mt6373_vcn33_1 = "/spmi@1cc04000/second_pmic@5/regulators/vcn33_1";
		mt6373_vcn33_2 = "/spmi@1cc04000/second_pmic@5/regulators/vcn33_2";
		mt6373_vcn33_3 = "/spmi@1cc04000/second_pmic@5/regulators/vcn33_3";
		mt6373_vefuse = "/spmi@1cc04000/second_pmic@5/regulators/vefuse";
		mt6373_vfp = "/spmi@1cc04000/second_pmic@5/regulators/vfp";
		mt6373_vibr = "/spmi@1cc04000/second_pmic@5/regulators/vibr";
		mt6373_vio28 = "/spmi@1cc04000/second_pmic@5/regulators/vio28";
		mt6373_vmc = "/spmi@1cc04000/second_pmic@5/regulators/vmc";
		mt6373_vmch = "/spmi@1cc04000/second_pmic@5/regulators/vmch";
		mt6373_vmch_eint_high = "/spmi@1cc04000/second_pmic@5/regulators/vmch-eint-high";
		mt6373_vrf09_aif = "/spmi@1cc04000/second_pmic@5/regulators/vrf09-aif";
		mt6373_vrf12_aif = "/spmi@1cc04000/second_pmic@5/regulators/vrf12-aif";
		mt6373_vrf13_aif = "/spmi@1cc04000/second_pmic@5/regulators/vrf13-aif";
		mt6373_vrf18_aif = "/spmi@1cc04000/second_pmic@5/regulators/vrf18-aif";
		mt6373_vrfio18_aif = "/spmi@1cc04000/second_pmic@5/regulators/vrfio18-aif";
		mt6373_vsram_digrf_aif = "/spmi@1cc04000/second_pmic@5/regulators/vsram-digrf-aif";
		mt6373_vtp = "/spmi@1cc04000/second_pmic@5/regulators/vtp";
		mt6373_vusb = "/spmi@1cc04000/second_pmic@5/regulators/vusb";
		mt6375 = "/i2c@11d02000/mt6375@34";
		mt6375_adc = "/i2c@11d02000/mt6375@34/adc";
		mt6375_auxadc = "/i2c@11d02000/mt6375@34/auxadc";
		mt6375_batoc_throttle = "/i2c@11d02000/mt6375@34/mtk-battery-oc-throttling";
		mt6375_chg = "/i2c@11d02000/mt6375@34/chg";
		mt6375_otg_vbus = "/i2c@11d02000/mt6375@34/chg/otg";
		mt6375_typec = "/i2c@11d02000/mt6375@34/tcpc";
		mt6681_accdet = "/i2c@1cbb1000/mt6681-pmic@6b/mt6681-accdet";
		mt6681_auxadc = "/i2c@1cbb1000/mt6681-pmic@6b/mt6681-auxadc";
		mt6681_efuse = "/i2c@1cbb1000/mt6681-pmic@6b/mt6681-efuse";
		mt6681_pmic = "/i2c@1cbb1000/mt6681-pmic@6b";
		mt6681_sound = "/i2c@1cbb1000/mt6681-pmic@6b/mt6681-sound";
		mt6681_vaud18 = "/i2c@1cbb1000/mt6681-pmic@6b/regulators/vaud18";
		mt6685_clkbuf = "/spmi@1cc04000/mt6685_mfd/mt6685-clkbuf";
		mt6685_mfd = "/spmi@1cc04000/mt6685_mfd";
		mt6685_rtc = "/spmi@1cc04000/mt6685_mfd/mt6685_rtc";
		mtee = "/mtee-svp/MTEE";
		mtee_svp = "/mtee-svp";
		mtk_apu_mem_code = "/mtk-apu-mem-code";
		mtk_apu_mem_data = "/mtk-apu-mem-data";
		mtk_composite_v4l2_1 = "/mtk-composite-v4l2-1";
		mtk_composite_v4l2_2 = "/mtk-composite-v4l2-2";
		mtk_ctd = "/mtk-ctd";
		mtk_dmabufheap_debug0 = "/dmaheap-test0";
		mtk_dmabufheap_debug1 = "/dmaheap-test1";
		mtk_gauge = "/i2c@11d02000/mt6375@34/mtk-gauge";
		mtk_leds = "/soc/mtk-leds";
		mtk_lpm = "/mtk-lpm";
		mtkfb = "/soc/mtkfb@0";
		mtkheap_page_svp = "/mtkheap-page-svp";
		mtkheap_page_wfd = "/mtkheap-page-wfd";
		mtkheap_region_svp = "/mtkheap-region-svp";
		mtkheap_region_tui = "/mtkheap-region-tui";
		mtkheap_region_wfd = "/mtkheap-region-wfd";
		mtu3_drd_switch = "/soc/usb0@11201000/port/endpoint";
		mtu3_drd_switch1 = "/soc/usb1@11211000/port/endpoint";
		nebula = "/nebula";
		nemicfg_ao_mem_prot_reg_bus_clk = "/syscon@10270000";
		nfc = "/nfc";
		nkp = "/soc/nkp@10351000";
		nofem = "/connfem/nofem";
		nrpa_ntc = "/thermal-zones/nrpa_ntc";
		nrpa_ntc_crit = "/thermal-zones/nrpa_ntc/trips/nrpa-ntc-crit";
		nsmpu = "/soc/nsmpu@10351000";
		odm = "/odm";
		oplus_cam_event = "/oplus_cam_event";
		oplus_secure_common = "/soc/oplus_secure_common";
		opp_table_cam = "/soc/opp-table-cam";
		opp_table_disp = "/soc/opp-table-disp";
		opp_table_img = "/soc/opp-table-img";
		opp_table_mminfra = "/soc/opp-table-mminfra";
		opp_table_vdec = "/soc/opp-table-vdec";
		opp_table_venc = "/soc/opp-table-venc";
		opp_table_vote = "/soc/opp-table-vote";
		ovl0_rsz0 = "/soc/ovl-rsz0@14406000";
		ovl0_ufbc_wdma0 = "/soc/disp-ufbc-wdma0@14409000";
		ovl1_dli_async0 = "/soc/ovl1-dli-async0@14600000";
		ovl1_dlo_async0 = "/soc/ovl1-dlo-async0@14600000";
		ovl1_mdp_rsz0 = "/soc/disp-mdp-rsz1@14607000";
		ovl1_rsz0 = "/soc/ovl1-rsz1@14606000";
		ovl1_ufbc_wdma0 = "/soc/disp-ufbc-wdma0@14609000";
		ovl1_wdma0 = "/soc/disp-wdma0@14608000";
		ovl1_wdma1 = "/soc/disp-wdma2@1460a000";
		ovl1_y2r0 = "/soc/ovl1-disp-y2r0@14612000";
		ovl_dli_async0 = "/soc/ovl-dli-async0@14400000";
		ovl_dlo_async0 = "/soc/ovl-dlo-async0@14400000";
		ovl_mdp_rsz0 = "/soc/disp-mdp-rsz0@14407000";
		ovl_wdma0 = "/soc/disp-wdma0@14408000";
		ovl_wdma1 = "/soc/disp-wdma2@1440a000";
		ovl_y2r0 = "/soc/ovl-disp-y2r0@14412000";
		ovlsys1_config_clk = "/syscon@14600000";
		ovlsys_config_clk = "/syscon@14400000";
		page_based_v2 = "/page-based-v2-enabled";
		pbm = "/pbm";
		pcie0 = "/soc/pcie@112f0000";
		pcie1 = "/soc/pcie@112f8000";
		pcie_intc0 = "/soc/pcie@112f0000/interrupt-controller";
		pcie_intc1 = "/soc/pcie@112f8000/interrupt-controller";
		pciephy0 = "/soc/phy@11100000";
		pciephy1 = "/soc/phy@11120000";
		pd_adapter = "/pd-adapter";
		pda = "/soc/pda@1a180000";
		pda2 = "/soc/pda2@1a181000";
		pdc = "/pdc";
		pe = "/pe";
		pe2 = "/pe2";
		pe45 = "/pe45";
		pe5 = "/pe5";
		pe5p = "/pe5p";
		peak_power_budget = "/peak-power-budget@117780";
		perf_tracker_info = "/soc/perf-tracker-info";
		performance = "/soc/performance-controller@c0dd350";
		pericfg_ao_clk = "/syscon@11036000";
		pextpcfg_ao_clk = "/syscon@112e0000";
		pio = "/soc/pinctrl";
		pmic = "/spmi@1cc04000/pmic@4";
		pmic6363_bk3_bk7_crit = "/thermal-zones/pmic6363-bk3-bk7/trips/pmic6363-bk3-bk7-crit";
		pmic6363_vio18_crit = "/thermal-zones/pmic6363-vio18/trips/pmic6363-vio18-crit";
		pmic6363_vs1_vs3_crit = "/thermal-zones/pmic6363-vs1-vs3/trips/pmic6363-vs1-vs3-crit";
		pmic6363_vs2_crit = "/thermal-zones/pmic6363-vs2/trips/pmic6363-vs2-crit";
		pmic6373_bk0_crit = "/thermal-zones/pmic6373-bk0/trips/pmic6373-bk0-crit";
		pmic6373_bk3_bk7_crit = "/thermal-zones/pmic6373-bk3-bk7/trips/pmic6373-bk3-bk7-crit";
		pmic6373_bk4_bk8_crit = "/thermal-zones/pmic6373-bk4-bk8/trips/pmic6373-bk4-bk8-crit";
		pmic6373_ldo_crit = "/thermal-zones/pmic6373-ldo/trips/pmic6373-ldo-crit";
		pmic_adc = "/spmi@1cc04000/pmic@4/mt6363-auxadc";
		pmsr = "/pmsr";
		pmu_hunter = "/pmu-hunter";
		pmu_hunter_elp = "/pmu-hunter-elp";
		pmu_x4 = "/pmu-x4";
		ppi_cluster0 = "/interrupt-controller@c400000/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller@c400000/ppi-partitions/interrupt-partition-1";
		ppi_cluster2 = "/interrupt-controller@c400000/ppi-partitions/interrupt-partition-2";
		ps5170 = "/i2c@11f01000/ps5170@28";
		ptppll_pll_ctrl_clk = "/syscon@c034000";
		qm42195 = "/connfem/qm42195";
		qm42639 = "/connfem/qm42639";
		qm45197 = "/connfem/qm45197";
		qm45639 = "/connfem/qm45639";
		qos = "/qos@11bb00";
		quiet_mdpa_ntc = "/thermal-zones/quiet-mdpa-ntc";
		quiet_mdpa_ntc_crit = "/thermal-zones/quiet-mdpa-ntc/trips/quiet-mdpa-ntc-crit";
		quiet_ntc = "/thermal-zones/quiet_ntc";
		quiet_ntc_crit = "/thermal-zones/quiet_ntc/trips/quiet-ntc-crit";
		quiet_pmic_ntc = "/thermal-zones/quiet-pmic-ntc-ntc";
		quiet_pmic_ntc_crit = "/thermal-zones/quiet-pmic-ntc-ntc/trips/quiet-pmic-ntc-crit";
		rc_bus26m = "/mtk-lpm/constraint-list/rc-bus26m";
		rc_syspll = "/mtk-lpm/constraint-list/rc-syspll";
		rc_vcore = "/mtk-lpm/constraint-list/rc-vcore";
		regulator_vibrator = "/regulator-vibrator";
		remoteproc_ccd = "/soc/remoteproc-ccd";
		reserved_memory = "/reserved-memory";
		rt5133 = "/i2c@11d00000/rt5133@18";
		rt5133_eint = "/odm/rt5133-eint";
		rt5133_gpio1 = "/odm/rt5133-gpio1";
		rt5133_gpio2 = "/odm/rt5133-gpio2";
		rt5133_gpio3 = "/odm/rt5133-gpio3";
		rt5133_ldo1 = "/i2c@11d00000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/i2c@11d00000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/i2c@11d00000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/i2c@11d00000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/i2c@11d00000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/i2c@11d00000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/i2c@11d00000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/i2c@11d00000/rt5133@18/regulators/LDO8";
		rt6160_bus5 = "/i2c@11d02000/rt6160@75";
		s2idle = "/cpus/idle-states/s2idle";
		sap = "/sap@1c710000";
		scmi = "/firmware/scmi";
		scmi_rx_shmem = "/ssram2@1c360000/tiny-mbox@1";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		scmi_tx_shmem = "/ssram1@1c350000/tiny-mbox@0";
		scp = "/scp@1c400000";
		scp_clk = "/syscon@1cb21000";
		scp_clk_ctrl = "/soc/scp-clk-ctrl@1cb21000";
		scp_dvfs = "/scp-dvfs";
		scp_fast_iic_clk = "/syscon@1cbe1000";
		scp_i2c1 = "/i2c@1cbb1000";
		scp_iic_clk = "/syscon@1cbb8000";
		scpsys = "/power-controller@1c001000";
		secure_apu_smmu_device = "/secure-apu-smmu-device";
		security_ao = "/security-ao@1040d000";
		semicfg_ao_mem_prot_reg_bus_clk = "/syscon@1030e000";
		seninf_top = "/soc/seninf-top@1a00e000";
		si_pa_L = "/si_pa_L";
		si_pa_R = "/si_pa_R";
		skp = "/soc/skp@10355000";
		slbc = "/slbc@113e00";
		slcparity = "/soc/slc-parity@10342000";
		smart_pa = "/smart-pa";
		smi_cam_sub_comm0 = "/smi-cam-sub-comm0@1a005000";
		smi_cam_sub_comm2 = "/smi-cam-sub-comm2@1a006000";
		smi_cam_vcore_sub_comm = "/smi-cam-vcore-sub-comm@1b203000";
		smi_ccu_sub_comm0 = "/smi-ccu-sub-comm0@1b202000";
		smi_dbg = "/smi-dbg";
		smi_disp_common = "/smi-disp-comm@1e801000";
		smi_disp_dram_sub_comm0 = "/smi-disp-dram-sub-comm0@14210000";
		smi_disp_dram_sub_comm1 = "/smi-disp-dram-sub-comm1@14211000";
		smi_disp_venc_sub_comm0 = "/smi-disp-venc-sub-comm0@17070000";
		smi_img_sub_comm0 = "/smi-img-sub-comm0@15002000";
		smi_img_sub_comm1 = "/smi-img-sub-comm1@15003000";
		smi_img_sub_comm2 = "/smi-img-sub-comm2@15008000";
		smi_img_sub_comm3 = "/smi-img-sub-comm3@15009000";
		smi_img_sub_comm4 = "/smi-img-sub-comm4@1500a000";
		smi_img_vcore_sub_comm0 = "/smi-img-vcore-sub-comm0@15781000";
		smi_img_vcore_sub_comm1 = "/smi-img-vcore-sub-comm1@15782000";
		smi_larb0 = "/smi-larb0@1440c000";
		smi_larb1 = "/smi-larb1@1440d000";
		smi_larb10 = "/smi-larb10@15120000";
		smi_larb11 = "/smi-larb11@15230000";
		smi_larb12 = "/smi-larb12@15340000";
		smi_larb13 = "/smi-larb13@1a001000";
		smi_larb14 = "/smi-larb14@1a002000";
		smi_larb15 = "/smi-larb15@15140000";
		smi_larb16 = "/smi-larb16@1a026000";
		smi_larb17 = "/smi-larb17@1a027000";
		smi_larb18 = "/smi-larb18@15006000";
		smi_larb19 = "/smi-larb19@1a02e000";
		smi_larb2 = "/smi-larb2@1f002000";
		smi_larb20 = "/smi-larb20@14410000";
		smi_larb21 = "/smi-larb21@14411000";
		smi_larb22 = "/smi-larb22@15530000";
		smi_larb23 = "/smi-larb23@15630000";
		smi_larb24 = "/smi-larb24@17c10000";
		smi_larb25 = "/smi-larb25@1a02c000";
		smi_larb26 = "/smi-larb26@1a02d000";
		smi_larb27 = "/smi-larb27@1a003000";
		smi_larb28 = "/smi-larb28@15720000";
		smi_larb29 = "/smi-larb29@1a004000";
		smi_larb3 = "/smi-larb3@1f802000";
		smi_larb30 = "/smi-larb30@1b201000";
		smi_larb32 = "/smi-larb32@14020000";
		smi_larb33 = "/smi-larb33@1420f000";
		smi_larb34 = "/smi-larb34@1460c000";
		smi_larb35 = "/smi-larb35@1460d000";
		smi_larb36 = "/smi-larb36@14610000";
		smi_larb37 = "/smi-larb37@14611000";
		smi_larb38 = "/smi-larb38@15190000";
		smi_larb39 = "/smi-larb39@15180000";
		smi_larb4 = "/smi-larb4@1602e000";
		smi_larb40 = "/smi-larb40@15730000";
		smi_larb41 = "/smi-larb41@17090000";
		smi_larb42 = "/smi-larb42@17890000";
		smi_larb43 = "/smi-larb43@1a028000";
		smi_larb44 = "/smi-larb44@1a02a000";
		smi_larb45 = "/smi-larb45@1a029000";
		smi_larb46 = "/smi-larb46@1a02b000";
		smi_larb47 = "/smi-larb47@17c90000";
		smi_larb5 = "/smi-larb5@1600d000";
		smi_larb7 = "/smi-larb7@17010000";
		smi_larb8 = "/smi-larb8@17810000";
		smi_larb9 = "/smi-larb9@15001000";
		smi_mdp_common = "/smi-mdp-comm@1e809000";
		smi_mdp_dram_sub_comm2 = "/smi-mdp-dram-sub-comm2@14212000";
		smi_mdp_dram_sub_comm3 = "/smi-mdp-dram-sub-comm3@14213000";
		smi_mdp_venc_sub_comm1 = "/smi-mdp-venc-sub-comm1@17870000";
		smi_mdp_venc_sub_comm2 = "/smi-mdp-venc-sub-comm2@17c70000";
		smi_pd_cam_ccu = "/smi-pd-cam-ccu";
		smi_pd_cam_mraw = "/smi-pd-cam-mraw";
		smi_pd_cam_suba = "/smi-pd-cam-suba";
		smi_pd_cam_subb = "/smi-pd-cam-subb";
		smi_pd_cam_subc = "/smi-pd-cam-subc";
		smi_pd_img_dip = "/smi-pd-img-dip";
		smi_pd_img_main = "/smi-pd-img-main";
		smi_pd_img_traw = "/smi-pd-img-traw";
		smi_pd_img_vcore = "/smi-pd-img-vcore";
		smi_sram_disp_sub_comm0 = "/smi-sram-disp-sub-comm0@14214000";
		smi_sram_disp_sub_comm1 = "/smi-sram-disp-sub-comm1@14215000";
		smi_sram_venc_sub_comm = "/smi-sram-venc-sub-comm@17880000";
		smi_sysram_common = "/smi-sysram-comm@1e806000";
		snd_audio_dsp = "/snd-audio-dsp";
		snd_scp_ultra = "/snd-scp-ultra";
		soc = "/soc";
		soc_bot0_crit = "/thermal-zones/soc-bot0/trips/soc-bot0-crit";
		soc_bot1_crit = "/thermal-zones/soc-bot1/trips/soc-bot1-crit";
		soc_bot2_crit = "/thermal-zones/soc-bot2/trips/soc-bot2-crit";
		soc_bot3_crit = "/thermal-zones/soc-bot3/trips/soc-bot3-crit";
		soc_dbg_error_flag = "/soc/soc-dbg-error-flag@d01a000";
		soc_iommu_group_0 = "/soc/iommu@10500000/iommu-groups/soc-iommu-group-common";
		soc_max = "/thermal-zones/soc_max";
		soc_max_crit = "/thermal-zones/soc_max/trips/so-max-crit";
		soc_smmu = "/soc/iommu@10500000";
		soc_smmu_tbu_0_pmu = "/soc/smmu-pmu@10542000";
		soc_smmu_tbu_1_pmu = "/soc/smmu-pmu@10562000";
		soc_smmu_tbu_2_pmu = "/soc/smmu-pmu@10582000";
		soc_smmu_tcu_pmu = "/soc/smmu-pmu@10502000";
		soc_top0_crit = "/thermal-zones/soc-top0/trips/soc-top0-crit";
		soc_top1_crit = "/thermal-zones/soc-top1/trips/soc-top1-crit";
		soc_top2_crit = "/thermal-zones/soc-top2/trips/soc-top2-crit";
		soc_top3_crit = "/thermal-zones/soc-top3/trips/soc-top3-crit";
		sound = "/sound";
		speech_usip_mem = "/speech-usip-mem";
		spi0 = "/soc/spi0@11010000";
		spi1 = "/soc/spi1@11011000";
		spi2 = "/soc/spi2@11012000";
		spi3 = "/soc/spi3@11013000";
		spi4 = "/soc/spi4@11014000";
		spi5 = "/soc/spi5@11015000";
		spi6 = "/soc/spi6@11016000";
		spi7 = "/soc/spi7@11017000";
		spm_emi = "/mtk-lpm/resource-ctrl-list/spm-emi";
		spm_pmic = "/mtk-lpm/resource-ctrl-list/spm-pmic";
		spm_vcore = "/mtk-lpm/resource-ctrl-list/spm-vcore";
		spmi = "/spmi@1cc04000";
		spmi_pmif_mpu = "/spmi-pmif-mpu@1cc04900";
		srclken_rc = "/soc/srclken-rc@1c00d000";
		ssmpu = "/soc/ssmpu@10355000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma-memory";
		sspm = "/sspm@1c300000";
		sspm_rts_header = "/met/sspm-rts-header";
		ssusb = "/soc/usb0@11201000";
		ssusb1 = "/soc/usb1@11211000";
		subpmic_pmu_eint = "/subpmic-pmu-eint";
		svp = "/mtee-svp/SecureVideoPath";
		swpm = "/swpm";
		syspll = "/mtk-lpm/resource-ctrl-list/syspll";
		system_vcore = "/cpus/idle-states/system-vcore";
		systimer = "/systimer@1cc10000";
		tboard_thermistor1 = "/thermal-ntc1@1cc00554";
		tboard_thermistor2 = "/thermal-ntc2@1cc00558";
		tboard_thermistor3 = "/thermal-ntc3@1cc0055c";
		tboard_thermistor4 = "/thermal-ntc4";
		tboard_thermistor5 = "/thermal-ntc5";
		tboard_thermistor6 = "/thermal-ntc6";
		tboard_thermistor7 = "/thermal-ntc7";
		tboard_thermistor8 = "/thermal-ntc8";
		therm_intf = "/therm-intf@114000";
		thermal_zones = "/thermal-zones";
		timer = "/timer";
		tinysys_mbox = "/tinysys-mbox@1c351000";
		topckgen_clk = "/syscon@10000000";
		touch_panel0 = "/touch-panel0";
		touch_tui0 = "/touch-tui0";
		tracker = "/soc/tracker@10208000";
		traw_cap_dip1_clk = "/syscon@15740000";
		traw_dip1_clk = "/syscon@15710000";
		trusty = "/trusty";
		trusty_irq = "/trusty/trusty-irq";
		trusty_virtio = "/trusty/trusty-virtio";
		tsx_ntc = "/thermal-zones/tsx-ntc";
		tsx_ntc_crit = "/thermal-zones/tsx-ntc/trips/tsx-ntc-crit";
		tsx_thermistor = "/thermal-ntc6@1cc0354c";
		typec_mux_switch = "/soc/typec-mux-switch";
		tz_system = "/trusty/tz-system";
		u2_phy_data = "/efuse@11f10000/u2-phy-data@1cc";
		u2port0 = "/soc/usb-phy0@11e40000/usb2-phy0@11e40000";
		u2port1 = "/soc/usb-phy1@11e30000/usb2-phy1@11e30000";
		u3fpgaphy = "/usb-phy";
		u3fpgaport0 = "/usb-phy/usb-phy@0";
		u3phy = "/soc/usb-phy0@11e40000";
		u3phy1 = "/soc/usb-phy1@11e30000";
		u3port0 = "/soc/usb-phy0@11e40000/usb3-phy0@11e43000";
		uart0 = "/soc/serial@11001000";
		uart1 = "/soc/serial@11002000";
		uart2 = "/soc/serial@11003000";
		uart3 = "/soc/serial@11004000";
		uarthub = "/soc/uarthub@11005000";
		ufscfg_ao_clk = "/syscon@112b8000";
		ufscfg_pdn_clk = "/syscon@112bb000";
		ufscfgao_rst = "/syscon@112b8000/reset-controller";
		ufscfgpdn_rst = "/syscon@112bb000/reset-controller";
		ufshci = "/soc/ufshci@112b0000";
		ufsphy = "/soc/ufsphy@112a0000";
		ulposc = "/clocks/ulposc";
		usb_boost = "/usb-boost-manager";
		usb_dp_selector = "/soc/usb-dp-selector@10005600";
		usb_host = "/soc/usb0@11201000/xhci0@11200000";
		usb_host1 = "/soc/usb1@11211000/xhci1@11210000";
		usb_meta = "/usb-meta";
		usb_offload = "/soc/usb-offload";
		usb_role = "/extcon-usb/port/endpoint";
		usb_role1 = "/extcon-usb1/port/endpoint";
		utos = "/utos";
		vcp = "/vcp@1ec00000";
		vcp_io2 = "/vcp-iommu-vdec";
		vcp_io3 = "/vcp-iommu-venc";
		vcp_io4 = "/vcp-iommu-work";
		vcp_io5 = "/vcp-iommu-sec";
		vdec_gcon_base_clk = "/syscon@1602f000";
		vdec_soc_gcon_base_clk = "/syscon@1600f000";
		venc_gcon_clk = "/syscon@17000000";
		venc_gcon_core1_clk = "/syscon@17800000";
		venc_gcon_core2_clk = "/syscon@17c00000";
		vlp_cksys_clk = "/syscon@1c013000";
		vlpcfg_bus = "/syscon@1c00c000";
		vmmspm = "/vmmspm";
		vow_scp_dmic_clk_off = "/soc/pinctrl/vow-scp-dmic-clk-off";
		vow_scp_dmic_clk_on = "/soc/pinctrl/vow-scp-dmic-clk-on";
		vow_scp_dmic_dat_off = "/soc/pinctrl/vow-scp-dmic-dat-off";
		vow_scp_dmic_dat_on = "/soc/pinctrl/vow-scp-dmic-dat-on";
		vtskin = "/soc/vtskin";
		vtskin1_crit = "/thermal-zones/vtskin1/trips/vtskin1-crit";
		vtskin2_crit = "/thermal-zones/vtskin2/trips/vtskin2-crit";
		vtskin3_crit = "/thermal-zones/vtskin3/trips/vtskin3-crit";
		vtskin4_crit = "/thermal-zones/vtskin4/trips/vtskin4-crit";
		vtskin5_crit = "/thermal-zones/vtskin5/trips/vtskin5-crit";
		vtskin6_crit = "/thermal-zones/vtskin6/trips/vtskin6-crit";
		vtskin_max_crit = "/thermal-zones/vtskin-max/trips/vtskin-max-crit";
		watchdog = "/watchdog@1c00b000";
		wf_rst_off = "/soc/pinctrl/wf-rst-off";
		wf_rst_on = "/soc/pinctrl/wf-rst-on";
		wf_rst_pta_uart_init = "/soc/pinctrl/wf-rst-pta-uart-init";
		wf_rst_pta_uart_off = "/soc/pinctrl/wf-rst-pta-uart-off";
		wf_rst_pta_uart_on = "/soc/pinctrl/wf-rst-pta-uart-on";
		wifi = "/soc/wifi@18000000";
		wifi_adie_0_crit = "/thermal-zones/wifi-adie-0/trips/wifi-adie-0-crit";
		wifi_cooler = "/wifi-cooler";
		wifi_ddie_0_crit = "/thermal-zones/wifi-ddie-0/trips/wifi-ddie-0-crit";
		wifi_ddie_1_crit = "/thermal-zones/wifi-ddie-1/trips/wifi-ddie-1-crit";
		wifi_ddie_2_crit = "/thermal-zones/wifi-ddie-2/trips/wifi-ddie-2-crit";
		wifi_ddie_3_crit = "/thermal-zones/wifi-ddie-3/trips/wifi-ddie-3-crit";
		wifi_misc = "/soc/wifi-misc";
		wifi_ntc = "/thermal-zones/wifi-ntc";
		wifi_ntc_crit = "/thermal-zones/wifi-ntc/trips/wifi-ntc-crit";
		wifi_page_pool = "/soc/wifi-page-pool";
		wifi_tx_cma = "/soc/wifi-tx-cma";
		wl_info = "/wl-info@c0d3bb0";
		wlan7209c = "/connfem/wlan7209c";
		wlan7305h = "/connfem/wlan7305h";
		wpe1_dip1_clk = "/syscon@15220000";
		wpe2_dip1_clk = "/syscon@15520000";
		wpe3_dip1_clk = "/syscon@15620000";
	};

	aliases {
		aal0 = "/soc/disp-aal0@14002000";
		aal1 = "/soc/disp-aal1@14003000";
		c3d0 = "/soc/disp-c3d0@14004000";
		c3d1 = "/soc/disp-c3d1@14005000";
		ccorr0 = "/soc/disp-ccorr0@14006000";
		ccorr1 = "/soc/disp-ccorr1@14007000";
		ccorr2 = "/soc/disp-ccorr2@14008000";
		ccorr3 = "/soc/disp-ccorr3@14009000";
		chist0 = "/soc/disp-chist0@1400a000";
		chist1 = "/soc/disp-chist1@1400b000";
		color0 = "/soc/disp-color0@1400c000";
		color1 = "/soc/disp-color1@1400d000";
		dither0 = "/soc/disp-dither0@1400e000";
		dither1 = "/soc/disp-dither1@1400f000";
		dither2 = "/soc/disp-dither2@14010000";
		dli-async12 = "/soc/ovl-dli-async0@14400000";
		dli-async15 = "/soc/ovl1-dli-async0@14600000";
		dlo-async15 = "/soc/ovl1-dlo-async0@14600000";
		dlo-async8 = "/soc/ovl-dlo-async0@14400000";
		dsc0 = "/soc/disp1-dsc-wrap0@14206000";
		dsc1 = "/soc/disp1-dsc-wrap1@14207000";
		dsc2 = "/soc/disp1-dsc-wrap2@14208000";
		dsi0 = "/soc/dsi0@1420a000";
		dsi1 = "/soc/dsi1@1420b000";
		dsi2 = "/soc/dsi2@1420c000";
		gamma0 = "/soc/disp-gamma0@14011000";
		gamma1 = "/soc/disp-gamma1@14012000";
		i2c0 = "/i2c@11f00000";
		i2c1 = "/i2c@11d00000";
		i2c10 = "/i2c@11280000";
		i2c11 = "/i2c@11281000";
		i2c12 = "/i2c@11282000";
		i2c13 = "/i2c@11283000";
		i2c2 = "/i2c@11d20000";
		i2c3 = "/i2c@11d01000";
		i2c4 = "/i2c@11d21000";
		i2c5 = "/i2c@11d02000";
		i2c6 = "/i2c@11f01000";
		i2c7 = "/i2c@11d22000";
		i2c8 = "/i2c@11d23000";
		i2c9 = "/i2c@11d03000";
		inlinerotate0 = "/soc/inlinerot@1440b000";
		inlinerotate1 = "/soc/inlinerot@1460b000";
		maal0 = "/soc/disp-mdp-aal0@14013000";
		maal1 = "/soc/disp-mdp-aal1@1401f000";
		mdp-rdma0 = "/soc/disp-mdp-rdma0@14014000";
		mdp-rsz0 = "/soc/disp-mdp-rsz0@14407000";
		mdp-rsz1 = "/soc/disp-mdp-rsz1@14607000";
		mml-mutex = "/soc/mml-mutex0@1f801000";
		mml-wrot0 = "/soc/mml-wrot0@1f80f000";
		mml-wrot2 = "/soc/mml-wrot2@1f815000";
		mmlsys-cfg = "/soc/mmlsys-config@1f800000";
		mtksmmu0 = "/soc/iommu@1ee00000";
		mtksmmu1 = "/soc/iommu@13a00000";
		mtksmmu2 = "/soc/iommu@19c00000";
		mtksmmu3 = "/soc/iommu@10500000";
		mutex0 = "/soc/disp1-mutex0@14201000";
		oddmr0 = "/soc/disp-oddmr0@14015000";
		ovl11 = "/soc/disp1-ovl1-2l@14603000";
		ovl12 = "/soc/disp1-ovl2-2l@14604000";
		ovl3 = "/soc/disp-ovl0-2l@14402000";
		ovl4 = "/soc/disp-ovl1-2l@14403000";
		ovl5 = "/soc/disp-ovl2-2l@14404000";
		ovl6 = "/soc/disp1-ovl0-2l@14602000";
		postalign0 = "/soc/disp-postalign0@14024000";
		postmask0 = "/soc/disp-postmask0@14017000";
		postmask1 = "/soc/disp-postmask1@14018000";
		r2y0 = "/soc/disp1-r2y0@14216000";
		rsz0 = "/soc/disp-rsz0@14019000";
		rsz1 = "/soc/disp-rsz1@1401a000";
		rsz4 = "/soc/ovl-rsz0@14406000";
		rsz5 = "/soc/ovl1-rsz1@14606000";
		scp-i2c1 = "/i2c@1cbb1000";
		splitter0 = "/soc/disp1-splitter0@14203000";
		splitter1 = "/soc/disp1-splitter1@14204000";
		spr0 = "/soc/disp-spr@1401b000";
		tdshp0 = "/soc/disp-tdshp0@1401c000";
		tdshp1 = "/soc/disp-tdshp1@1401d000";
		wdma0 = "/soc/disp-wdma0@1401e000";
		wdma1 = "/soc/disp1-wdma0@1420e000";
		wdma10 = "/soc/disp-wdma0@14408000";
		wdma11 = "/soc/disp-wdma2@1440a000";
		wdma12 = "/soc/disp-wdma0@14608000";
		wdma13 = "/soc/disp-wdma2@1460a000";
		wdma14 = "/soc/disp-ufbc-wdma0@14409000";
		y2r0 = "/soc/disp-y2r0@14023000";
		y2r4 = "/soc/ovl-disp-y2r0@14412000";
		y2r6 = "/soc/ovl1-disp-y2r0@14612000";
	};

	aod-scp {
		compatible = "mediatek,aod_scp";
		dsc0 = <0x91 0x1000>;
		dsi0 = <0x90 0x1000>;
		mipitx0 = <0x92 0x1000>;
		phandle = <0x264>;
	};

	aov {
		aie = <0x2>;
		compatible = "mediatek,aov";
		op-mode = <0x1>;
		phandle = <0x134>;
		status = "okay";
	};

	apu-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <0xf8>;
	};

	apu-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <0xf8>;
	};

	apusys-aov {
		compatible = "mediatek,apusys_aov-v2";
		ctrl-size = <0x200000>;
		smmu-device = <0xfa>;
	};

	apusys-aov-smmu-device {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,apusys-aov-smmu-device";
		iommus = <0xf8 0x11>;
		mtk,iommu-dma-range = <0xb000000 0x1000000>;
		phandle = <0xfa>;
	};

	apusys-apummu {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,rv-apummu-mt6989";
		iommus = <0xf8 0xd>;
		mtk,iommu-group = <0xf7>;
	};

	atf-logger {
		compatible = "mediatek,tfa_debug";
		phandle = <0x367>;
	};

	audio-dsp-hrt-bw {
		adsp-qos-scene-phone-call = <0x1 0x1f4>;
		compatible = "mediatek,mt6989-audio-dsp-hrt-bw";
		phandle = <0x356>;
	};

	audio-sram@11059000 {
		block-size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode-size = <0x17000 0x1eaa8>;
		prefer-mode = <0x0>;
		reg = <0x0 0x11059000 0x0 0x25555>;
	};

	audio_extend {
		compatible = "oplus,asoc-audio";
		phandle = <0x358>;
	};

	backlight-cooler {
		#cooling-cells = <0x2>;
		backlight-names = "lcd-backlight";
		compatible = "mediatek,backlight-cooler";
		phandle = <0x38e>;
	};

	bp-thl {
		compatible = "mediatek,mtk-bp-thl";
		max-throttle-level = <0x2>;
		phandle = <0x38a>;
		soc-limit-threshold = <0xf>;
		soc-max-stage = <0x1>;
		soc-throttle-level = <0x0 0x1>;
	};

	bt {
		baudrate = <0xb71b00>;
		bk-rs-en = <0x1>;
		compatible = "mediatek,bt";
		flavor-bin = "dx3";
		hub-en = <0x1>;
		interrupts = <0x0 0x3b2 0x4 0x0>;
		phandle = <0x268>;
		pinctrl-0 = <0x9e>;
		pinctrl-1 = <0x9f>;
		pinctrl-2 = <0xa0>;
		pinctrl-3 = <0xa1>;
		pinctrl-4 = <0xa2>;
		pinctrl-5 = <0xa3>;
		pinctrl-6 = <0xa4>;
		pinctrl-7 = <0xa5>;
		pinctrl-names = "bt_combo_gpio_init", "bt_combo_gpio_pre_on", "bt_combo_uart_tx_aux", "bt_combo_uart_rx_aux", "bt_rst_on", "bt_rst_off", "bt-find-my-phone-high", "bt-find-my-phone-low";
		sleep-en = <0x1>;
		uart-irq-en = <0x1>;
	};

	bus-parity@c000900 {
		compatible = "mediatek,bus-parity";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1", "MCU2IFR", "INF_L3C2MCU";
		infra-types = <0x2 0x2 0x2 0x2 0x1 0x0>;
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";
		interrupts = <0x0 0x2e 0x4 0x0 0x0 0x10f 0x4 0x0>;
		mcu-data-len = <0x4 0x4 0x4 0x4 0x4 0x2>;
		mcu-fail-bit-shift = <0x0 0x1 0x2 0x3 0x4 0x5>;
		mcu-names = "MST_EMI0_CH0", "MST_EMI0_CH1", "MST_EMI1_CH0", "MST_EMI1_CH1", "MST_INFRA", "SLV_L3GIC";
		mcu-rd0wd0-offset = <0xc 0xc 0xc 0xc 0xc 0x24>;
		mcu-types = <0x0 0x0 0x0 0x0 0x0 0x1>;
		reg = <0x0 0xc000900 0x0 0x20 0x0 0xc000920 0x0 0x20 0x0 0xc000940 0x0 0x20 0x0 0xc000960 0x0 0x20 0x0 0xc000980 0x0 0x20 0x0 0xc0009a0 0x0 0x30 0x0 0x10270600 0x0 0x20 0x0 0x10270620 0x0 0x20 0x0 0x1030e600 0x0 0x20 0x0 0x1030e620 0x0 0x20 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc0009dc 0x0 0x4>;
	};

	cache-parity {
		arm-dsu-ecc-hwirq = <0x30>;
		compatible = "mediatek,mt6985-cache-parity";
		ecc-irq-support = <0x1>;
		interrupts = <0x0 0x0 0x4 0x0 0x0 0x1 0x4 0x0 0x0 0x2 0x4 0x0 0x0 0x3 0x4 0x0 0x0 0x4 0x4 0x0 0x0 0x5 0x4 0x0 0x0 0x6 0x4 0x0 0x0 0x7 0x4 0x0 0x0 0x10 0x4 0x0>;
	};

	camera-camsys-ccu {
		compatible = "mediatek,camera-camsys-ccu";
		mediatek,ccu-rproc = <0xfb>;
	};

	camsys-vcore-power {
		compatible = "mediatek,vmm_notifier";
		pd-id = <0x2>;
		phandle = <0x1ce>;
		power-domains = <0x1d 0x16>;
	};

	cgppt {
		compatible = "mediatek,cgppt";
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x129>;
		phandle = <0x382>;
	};

	charger {
		ac-charger-current = <0x1f47d0>;
		ac-charger-input-current = <0x30d400>;
		alg-new-arbitration;
		algorithm-name = "Basic";
		battery-cv = <0x426030>;
		bc12-psy = <0x81>;
		bootmode = <0x76>;
		charger = <0x81>;
		charger-configuration = <0x0>;
		charging-host-charger-current = <0x16e360>;
		compatible = "mediatek,charger";
		enable-boot-volt = <0x1>;
		enable-dynamic-mivr;
		enable-fast-charging-indicator;
		enable-min-charge-temp;
		enable-vbat-mon = <0x0>;
		gauge = <0x82>;
		jeita-temp-above-t4-cv = <0x40b280>;
		jeita-temp-below-t0-cv = <0x3da540>;
		jeita-temp-t0-to-t1-cv = <0x3da540>;
		jeita-temp-t1-to-t2-cv = <0x40b280>;
		jeita-temp-t2-to-t3-cv = <0x423920>;
		jeita-temp-t3-to-t4-cv = <0x40b280>;
		max-charge-temp = <0x32>;
		max-charge-temp-minus-x-degree = <0x2f>;
		max-charger-voltage = <0x632ea0>;
		max-dmivr-charger-current = <0x1b7740>;
		min-charge-temp = <0x0>;
		min-charge-temp-plus-x-degree = <0x6>;
		min-charger-voltage = <0x4630c0>;
		min-charger-voltage-1 = <0x432380>;
		min-charger-voltage-2 = <0x401640>;
		phandle = <0x379>;
		temp-neg-10-thres = <0x0>;
		temp-t0-thres = <0x0>;
		temp-t0-thres-plus-x-degree = <0x0>;
		temp-t1-thres = <0x0>;
		temp-t1-thres-plus-x-degree = <0x6>;
		temp-t2-thres = <0xa>;
		temp-t2-thres-plus-x-degree = <0x10>;
		temp-t3-thres = <0x2d>;
		temp-t3-thres-minus-x-degree = <0x27>;
		temp-t4-thres = <0x32>;
		temp-t4-thres-minus-x-degree = <0x2f>;
		usb-charger-current = <0x7a120>;
		vbus-sw-ovp-voltage = <0xe4e1c0>;
	};

	charger-cooler {
		#cooling-cells = <0x2>;
		compatible = "mediatek,mt6375-charger-cooler";
		phandle = <0x38d>;
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram \t\t\t    nosoftlockup kasan.page_alloc.sample=1 \t\t\t    transparent_hugepage=never \t\t\t    cgroup.memory=nosocket,nokmem \t\t\t    disable_dma32=on \t\t\t    8250.nr_uarts=4 \t\t\t    androidboot.hardware=mt6989 \t\t\t    vmalloc=400M swiotlb=noforce \t\t\t    log_buf_len=2m \t\t\t    loop.hw_queue_depth=15 \t\t\t    firmware_class.path=/vendor/firmware";
		kaslr-seed = <0x0 0x0>;
		mkp_panic = "on";
		phandle = <0x76>;
	};

	clk-ao {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "simple-bus";
		phandle = <0x1c0>;
	};

	clkbuf-ctrl {
		compatible = "mediatek,mt6989-clkbuf";
		phandle = <0x1bb>;
		pmic = <0x3>;
		pmic-supply = <0x3>;
		pmif = <0x5 0x0 0x2>;
		srclken-rc = <0x4>;
	};

	clkchk {
		compatible = "mediatek,mt6989-clkchk";
		interrupt-names = "hwv_irq", "hfrp_hwv_irq";
		interrupts = <0x0 0x183 0x4 0x0 0x0 0x3b3 0x4 0x0>;
	};

	clkitg {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "simple-bus";
		phandle = <0x1c1>;
		status = "okay";

		bring-up@0 {
			clocks = <0x1a 0x13 0x1a 0x3c 0x1a 0x43 0x1b 0x2>;
			compatible = "mediatek,clk-bring-up";
			reg = <0x0>;
		};
	};

	clocks {
		compatible = "clk-ftrace";

		clk-null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0x1c3>;
		};

		clk104m {
			#clock-cells = <0x0>;
			clock-frequency = <0x632ea00>;
			compatible = "fixed-clock";
			phandle = <0x10d>;
		};

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x16c>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x10b>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x1c4>;
		};

		ulposc {
			#clock-cells = <0x0>;
			clock-frequency = <0x1efe9200>;
			compatible = "fixed-clock";
			phandle = <0x1c5>;
		};
	};

	cm-mgr@c100000 {
		cm-mgr,cp-down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr,cp-up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr,dt-down = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		cm-mgr,dt-up = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		cm-mgr,vp-down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr,vp-up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr-arch = "v1p";
		cm-mgr-cpu-opp-to-dram = <0x3 0x3 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa 0xa>;
		cm-mgr-enable = <0x1>;
		cm-mgr-num-array = <0x7>;
		cm-perf-mode-ceiling-opp = <0x0>;
		cm-perf-mode-enable = <0x1>;
		cm-perf-mode-thd = <0x5>;
		compatible = "mediatek,mt6989-cm_mgr";
		interconnect-names = "cm-perf-bw";
		interconnects = <0x64 0x3 0x64 0x0>;
		phandle = <0x1d4>;
		reg = <0x0 0xc100000 0x0 0x9000>;
		reg-names = "cm_mgr_base";
		required-opps = <0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f>;
		use-cpu-to-dram-map = "enable";
		use-cpu-to-dram-map-new = "enable";
	};

	connfem {
		compatible = "mediatek,mt6989-connfem";
		io-channel-names = "pmic_vin6";
		io-channels = <0xa6 0x318>;
		phandle = <0x269>;

		nofem {
			phandle = <0x26a>;
			pid = <0x0>;
			vid = <0x0>;
		};

		qm42195 {
			phandle = <0x26d>;
			pid = <0x1>;
			vid = <0x3>;
		};

		qm42195-qm45197 {
			mapping = <0x0 0x3 0x0 0x1 0x2 0x0 0x2 0x4 0x0 0x4 0x83 0x0 0x5 0x82 0x0 0x6 0x84 0x0 0x12 0x4a 0x0 0xc 0x4b 0x0 0x14 0x4c 0x0 0xe 0xca 0x0 0xf 0xcb 0x0 0x10 0xcc 0x0>;
		};

		qm42639 {
			phandle = <0x26f>;
			pid = <0x3>;
			vid = <0x3>;
		};

		qm42639-qm45639 {
			mapping = <0x0 0x3 0x0 0x1 0x2 0x0 0x2 0x4 0x0 0x3 0xe 0x0 0x4 0x83 0x0 0x5 0x82 0x0 0x6 0x84 0x0 0x7 0x8e 0x0 0x12 0x4a 0x0 0xc 0x4b 0x0 0x14 0x4c 0x0 0xd 0x41 0x0 0xe 0xca 0x0 0xf 0xcb 0x0 0x10 0xcc 0x0 0x11 0xc1 0x0>;
		};

		qm45197 {
			phandle = <0x26e>;
			pid = <0x2>;
			vid = <0x3>;
		};

		qm45639 {
			phandle = <0x270>;
			pid = <0x4>;
			vid = <0x3>;
		};

		wlan7205h-wlan7209c {
			mapping = <0x0 0x3 0x0 0x1 0x2 0x0 0x2 0x4 0x0 0x3 0xe 0x0 0x4 0x83 0x0 0x5 0x82 0x0 0x6 0x84 0x0 0x7 0x8e 0x0 0x12 0x4a 0x0 0xc 0x4b 0x0 0x14 0x4c 0x0 0xd 0x41 0x0 0xe 0xca 0x0 0xf 0xcb 0x0 0x10 0xcc 0x0 0x11 0xc1 0x0>;
		};

		wlan7209c {
			phandle = <0x26c>;
			pid = <0x9>;
			vid = <0x2>;
		};

		wlan7305h {
			phandle = <0x26b>;
			pid = <0x8>;
			vid = <0x2>;
		};
	};

	connscp {
		batching-buf-size = <0x4b000>;
		compatible = "mediatek,mt6989-conn_scp";
		emi-alignment = <0x100000>;
		emi-max-addr = <0xa0000000>;
		emi-min-addr = <0x40000000>;
		ipi-mbox-size = <0x40>;
		phandle = <0x265>;
		report-buf-addr = <0x0>;
		report-buf-offset = <0x445000>;
		report-buf-size = <0x4b000>;
		scp-remap-addr = <0x0>;
		scp-remap-offset = <0x445000>;
		scp-remap-size = <0x520000>;
		scp-shm-size = <0x96000>;
	};

	connsys-emi-config {
		emi-config-support = <0x0>;
		phandle = <0x266>;
	};

	connv3 {
		compatible = "mediatek,mt6989-connv3";
		interrupt-parent = <0x73>;
		interrupts = <0x9e 0x2>;
		phandle = <0x267>;
		pinctrl-0 = <0x94>;
		pinctrl-1 = <0x95>;
		pinctrl-2 = <0x96>;
		pinctrl-3 = <0x97>;
		pinctrl-4 = <0x98>;
		pinctrl-5 = <0x99>;
		pinctrl-6 = <0x9a>;
		pinctrl-7 = <0x9b>;
		pinctrl-8 = <0x9c>;
		pinctrl-9 = <0x9d>;
		pinctrl-names = "connsys-pin-pmic-en-default", "connsys-pin-pmic-en-set", "connsys-pin-pmic-en-clr", "connsys-pin-pmic-faultb-default", "connsys-pin-pmic-faultb-enable", "connsys-combo-gpio-init", "connsys-combo-gpio-pre-on", "connsys-combo-gpio-on", "connsys-pin-pmic-vsel-low", "connsys-pin-pmic-vsel-high";
		radio-off-mode = <0x0>;
		radio-support = "wifi", "bt", "md";
	};

	cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat-limit-freq-lv1 = <0x1b7740 0x1b7740 0x10c8e0>;
		lbat-limit-freq-lv2 = <0x16e360 0x16e360 0xa3930>;
		lbat-limit-freq-lv3 = <0x50910 0x86470 0xa3930>;
		lbat-max-level = <0x3>;
		oc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		oc-limit-freq-lv2 = <0x124f80 0x19f0a0 0x1cfde0>;
		oc-max-level = <0x2>;
		phandle = <0x387>;
		soc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		soc-max-level = <0x1>;
	};

	cpuhvfs@c0de750 {
		apmixedsys = <0x54>;
		clk-div = <0x10c 0x118 0x124 0x100>;
		clk-div-base = <0x55>;
		compatible = "mediatek,cpufreq-hybrid";
		cslog-range = <0x3d0 0xfa0>;
		csram-sys-base = <0x59>;
		curve-adj-base = <0x5a>;
		mcucfg-ver = <0x0>;
		phandle = <0x1c6>;
		pll-con = <0x40c 0x80c 0xc0c 0xc>;
		proc1-supply = <0x56>;
		proc2-supply = <0x57>;
		proc3-supply = <0x58>;
		proc4-supply = <0x58>;
		reg = <0x0 0xc0de750 0x0 0xc00 0x0 0xc0dd350 0x0 0x1400 0x0 0xc0d3800 0x0 0x3b0 0x0 0xc0df290 0x0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		tbl-off = <0x4 0x4c 0x94 0xdc>;
	};

	cpuqos-v3@c0dc350 {
		compatible = "mediatek,cpuqos-v3";
		enable = <0x1>;
		phandle = <0x232>;
		ram-base = <0x2>;
		reg = <0x0 0xc0dc350 0x0 0x400>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x12>;
				};

				core1 {
					cpu = <0x13>;
				};

				core2 {
					cpu = <0x14>;
				};

				core3 {
					cpu = <0x15>;
				};

				doe {
					phandle = <0x1bd>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x16>;
				};

				core1 {
					cpu = <0x17>;
				};

				core2 {
					cpu = <0x18>;
				};

				doe {
					phandle = <0x1be>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x19>;
				};

				doe {
					phandle = <0x1bf>;
				};
			};
		};

		cpu@0 {
			capacity-dmips-mhz = <0x2fe>;
			cpu-idle-states = <0x7 0x8 0x9 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x0>;
			phandle = <0x12>;
			reg = <0x0>;
		};

		cpu@1 {
			capacity-dmips-mhz = <0x2fe>;
			cpu-idle-states = <0x7 0x8 0x9 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x0>;
			phandle = <0x13>;
			reg = <0x100>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x3be>;
			cpu-idle-states = <0xc 0xd 0xe 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x1>;
			phandle = <0x16>;
			reg = <0x400>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x3be>;
			cpu-idle-states = <0xc 0xd 0xe 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x1>;
			phandle = <0x17>;
			reg = <0x500>;
		};

		cpu@102 {
			capacity-dmips-mhz = <0x3be>;
			cpu-idle-states = <0xc 0xd 0xe 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x1>;
			phandle = <0x18>;
			reg = <0x600>;
		};

		cpu@2 {
			capacity-dmips-mhz = <0x2fe>;
			cpu-idle-states = <0x7 0x8 0x9 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x0>;
			phandle = <0x14>;
			reg = <0x200>;
		};

		cpu@200 {
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0xf 0x10 0x11 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x2>;
			phandle = <0x19>;
			reg = <0x700>;
		};

		cpu@3 {
			capacity-dmips-mhz = <0x2fe>;
			cpu-idle-states = <0x7 0x8 0x9 0xa 0xb>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x6 0x0>;
			phandle = <0x15>;
			reg = <0x300>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff-b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2b>;
				exit-latency-us = <0x8a>;
				local-timer-stop;
				min-residency-us = <0xa14>;
				phandle = <0x10>;
			};

			clusteroff-l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x6d>;
				exit-latency-us = <0x145>;
				local-timer-stop;
				min-residency-us = <0x1a36>;
				phandle = <0x8>;
			};

			clusteroff-m {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x3b>;
				exit-latency-us = <0xbc>;
				local-timer-stop;
				min-residency-us = <0x848>;
				phandle = <0xd>;
			};

			cpuoff-b {
				arm,psci-suspend-param = <0x10000>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x28>;
				exit-latency-us = <0x6b>;
				local-timer-stop;
				min-residency-us = <0xa14>;
				phandle = <0xf>;
			};

			cpuoff-l {
				arm,psci-suspend-param = <0x10000>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x61>;
				exit-latency-us = <0xfc>;
				local-timer-stop;
				min-residency-us = <0x1a36>;
				phandle = <0x7>;
			};

			cpuoff-m {
				arm,psci-suspend-param = <0x10000>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x35>;
				exit-latency-us = <0x8f>;
				local-timer-stop;
				min-residency-us = <0x848>;
				phandle = <0xc>;
			};

			mcusysoff-b {
				arm,psci-suspend-param = <0x2010007>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x477>;
				exit-latency-us = <0x263>;
				local-timer-stop;
				min-residency-us = <0xa14>;
				phandle = <0x11>;
			};

			mcusysoff-l {
				arm,psci-suspend-param = <0x2010007>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x54d>;
				exit-latency-us = <0x343>;
				local-timer-stop;
				min-residency-us = <0x1a36>;
				phandle = <0x9>;
			};

			mcusysoff-m {
				arm,psci-suspend-param = <0x2010007>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x4b2>;
				exit-latency-us = <0x2a7>;
				local-timer-stop;
				min-residency-us = <0x848>;
				phandle = <0xe>;
			};

			s2idle {
				arm,psci-suspend-param = <0x20180ff>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2710>;
				exit-latency-us = <0x2710>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0xb>;
			};

			system-vcore {
				arm,psci-suspend-param = <0x20100ff>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x3ac>;
				exit-latency-us = <0xdac>;
				local-timer-stop;
				min-residency-us = <0x8980>;
				phandle = <0xa>;
			};
		};
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <0x53>;
	};

	disable-unused {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "simple-bus";
		phandle = <0x1c2>;
		status = "okay";

		disable-unused-clk-apmixedsys@98 {
			clocks = <0x4d 0x0 0x4d 0x1 0x4d 0x2 0x4d 0x3 0x4d 0x4 0x4d 0x5 0x4d 0x6 0x4d 0x7 0x4d 0x8 0x4d 0x9 0x4d 0xa 0x4d 0xb 0x4d 0xc 0x4d 0xd>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x98>;
		};

		disable-unused-clk-armpll-b-pll-ctrl@9c {
			clocks = <0x51 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x9c>;
		};

		disable-unused-clk-armpll-bl-pll-ctrl@9b {
			clocks = <0x50 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x9b>;
		};

		disable-unused-clk-armpll-ll-pll-ctrl@9a {
			clocks = <0x4f 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x9a>;
		};

		disable-unused-clk-audiosys@93 {
			clocks = <0x4a 0x0 0x4a 0x1 0x4a 0x2 0x4a 0x3 0x4a 0x4 0x4a 0x5 0x4a 0x6 0x4a 0x7 0x4a 0x8 0x4a 0x9 0x4a 0xa 0x4a 0xb 0x4a 0xc 0x4a 0xd 0x4a 0xe 0x4a 0xf 0x4a 0x10 0x4a 0x11 0x4a 0x12 0x4a 0x13 0x4a 0x14 0x4a 0x15 0x4a 0x16 0x4a 0x17 0x4a 0x18 0x4a 0x19 0x4a 0x1a 0x4a 0x1b 0x4a 0x1c 0x4a 0x1d 0x4a 0x1e 0x4a 0x1f 0x4a 0x20 0x4a 0x21 0x4a 0x22 0x4a 0x23 0x4a 0x24 0x4a 0x25 0x4a 0x26 0x4a 0x27 0x4a 0x28 0x4a 0x29 0x4a 0x2a 0x4a 0x2b 0x4a 0x2c 0x4a 0x2d 0x4a 0x2e 0x4a 0x2f 0x4a 0x30 0x4a 0x31 0x4a 0x32 0x4a 0x33 0x4a 0x34 0x4a 0x35 0x4a 0x36 0x4a 0x37 0x4a 0x38 0x4a 0x39 0x4a 0x3a 0x4a 0x3b 0x4a 0x3c 0x4a 0x3d 0x4a 0x3e 0x4a 0x3f 0x4a 0x40 0x4a 0x41 0x4a 0x42 0x4a 0x43 0x4a 0x44 0x4a 0x45 0x4a 0x46 0x4a 0x47 0x4a 0x48 0x4a 0x49>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x7>;
			reg = <0x93>;
		};

		disable-unused-clk-cam-vcore@68 {
			clocks = <0x21 0x0>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x17>;
			reg = <0x68>;
		};

		disable-unused-clk-camsys-ipe@6a {
			clocks = <0x23 0x0 0x23 0x1 0x23 0x2 0x23 0x3 0x23 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x18>;
			reg = <0x6a>;
		};

		disable-unused-clk-camsys-main@75 {
			clocks = <0x2e 0x0 0x2e 0x1 0x2e 0x2 0x2e 0x3 0x2e 0x4 0x2e 0x5 0x2e 0x6 0x2e 0x7 0x2e 0x8 0x2e 0x9 0x2e 0xa 0x2e 0xb 0x2e 0xc 0x2e 0xd 0x2e 0xe 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x13 0x2e 0x14 0x2e 0x15 0x2e 0x16 0x2e 0x17 0x2e 0x18 0x2e 0x19 0x2e 0x1a 0x2e 0x1b>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x17>;
			reg = <0x75>;
		};

		disable-unused-clk-camsys-mraw@6b {
			clocks = <0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x3 0x24 0x4 0x24 0x5 0x24 0x6 0x24 0x7 0x24 0x8>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x18>;
			reg = <0x6b>;
		};

		disable-unused-clk-camsys-rawa@73 {
			clocks = <0x2c 0x0 0x2c 0x1 0x2c 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x19>;
			reg = <0x73>;
		};

		disable-unused-clk-camsys-rawb@70 {
			clocks = <0x29 0x0 0x29 0x1 0x29 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1a>;
			reg = <0x70>;
		};

		disable-unused-clk-camsys-rawc@6d {
			clocks = <0x26 0x0 0x26 0x1 0x26 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1b>;
			reg = <0x6d>;
		};

		disable-unused-clk-camsys-rmsa@74 {
			clocks = <0x2d 0x0 0x2d 0x1 0x2d 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x19>;
			reg = <0x74>;
		};

		disable-unused-clk-camsys-rmsb@71 {
			clocks = <0x2a 0x0 0x2a 0x1 0x2a 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1a>;
			reg = <0x71>;
		};

		disable-unused-clk-camsys-rmsc@6e {
			clocks = <0x27 0x0 0x27 0x1 0x27 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1b>;
			reg = <0x6e>;
		};

		disable-unused-clk-camsys-yuva@72 {
			clocks = <0x2b 0x0 0x2b 0x1 0x2b 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x19>;
			reg = <0x72>;
		};

		disable-unused-clk-camsys-yuvb@6f {
			clocks = <0x28 0x0 0x28 0x1 0x28 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1a>;
			reg = <0x6f>;
		};

		disable-unused-clk-camsys-yuvc@6c {
			clocks = <0x25 0x0 0x25 0x1 0x25 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1b>;
			reg = <0x6c>;
		};

		disable-unused-clk-ccipll-pll-ctrl@99 {
			clocks = <0x4e 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x99>;
		};

		disable-unused-clk-ccu@69 {
			clocks = <0x22 0x0 0x22 0x1 0x22 0x2 0x22 0x3 0x22 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1c>;
			reg = <0x69>;
		};

		disable-unused-clk-dip-nr1-dip1@85 {
			clocks = <0x3e 0x0 0x3e 0x1>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x85>;
		};

		disable-unused-clk-dip-nr2-dip1@84 {
			clocks = <0x3d 0x0 0x3d 0x1 0x3d 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x84>;
		};

		disable-unused-clk-dip-top-dip1@86 {
			clocks = <0x3f 0x0 0x3f 0x1 0x3f 0x2 0x3f 0x3 0x3f 0x4 0x3f 0x5 0x3f 0x6 0x3f 0x7 0x3f 0x8>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x86>;
		};

		disable-unused-clk-img-vcore-d1a@7e {
			clocks = <0x37 0x0 0x37 0x1 0x37 0x2 0x37 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xc>;
			reg = <0x7e>;
		};

		disable-unused-clk-imgsys-main@87 {
			clocks = <0x40 0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40 0x4 0x40 0x5 0x40 0x6 0x40 0x7 0x40 0x8 0x40 0x9 0x40 0xa 0x40 0xb 0x40 0xc 0x40 0xd 0x40 0xe 0x40 0xf 0x40 0x10 0x40 0x11 0x40 0x12 0x40 0x13 0x40 0x14 0x40 0x15 0x40 0x16 0x40 0x17 0x40 0x18 0x40 0x19 0x40 0x1a 0x40 0x1b 0x40 0x1c 0x40 0x1d 0x40 0x1e 0x40 0x1f 0x40 0x20>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xc>;
			reg = <0x87>;
		};

		disable-unused-clk-imp-iic-wrap-c@92 {
			clocks = <0x49 0x0 0x49 0x1 0x49 0x2 0x49 0x3 0x49 0x4>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x92>;
		};

		disable-unused-clk-imp-iic-wrap-es@8d {
			clocks = <0x46 0x0 0x46 0x1 0x46 0x2 0x46 0x3 0x46 0x4>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x8d>;
		};

		disable-unused-clk-imp-iic-wrap-n@8c {
			clocks = <0x45 0x0 0x45 0x1 0x45 0x2>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x8c>;
		};

		disable-unused-clk-imp-iic-wrap-s@8e {
			clocks = <0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x4>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x8e>;
		};

		disable-unused-clk-infracfg-ao@95 {
			clocks = <0x1b 0x0 0x1b 0x1 0x1b 0x2 0x1b 0x3>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x95>;
		};

		disable-unused-clk-mdpsys1@64 {
			clocks = <0x1c 0x0 0x1c 0x1 0x1c 0x2 0x1c 0x3 0x1c 0x4 0x1c 0x5 0x1c 0x6 0x1c 0x7 0x1c 0x8 0x1c 0x9 0x1c 0xa 0x1c 0xb 0x1c 0xc 0x1c 0xd 0x1c 0xe 0x1c 0xf 0x1c 0x10 0x1c 0x11 0x1c 0x12 0x1c 0x13 0x1c 0x14 0x1c 0x15 0x1c 0x16 0x1c 0x17 0x1c 0x18 0x1c 0x19 0x1c 0x1a 0x1c 0x1b 0x1c 0x1c 0x1c 0x1d 0x1c 0x1e 0x1c 0x1f 0x1c 0x20 0x1c 0x21 0x1c 0x22 0x1c 0x23 0x1c 0x24 0x1c 0x25 0x1c 0x26 0x1c 0x27 0x1c 0x28 0x1c 0x29 0x1c 0x2a 0x1c 0x2b 0x1c 0x2c 0x1c 0x2d 0x1c 0x2e>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x21>;
			reg = <0x64>;
		};

		disable-unused-clk-mdpsys@65 {
			clocks = <0x1e 0x0 0x1e 0x1 0x1e 0x2 0x1e 0x3 0x1e 0x4 0x1e 0x5 0x1e 0x6 0x1e 0x7 0x1e 0x8 0x1e 0x9 0x1e 0xa 0x1e 0xb 0x1e 0xc 0x1e 0xd 0x1e 0xe 0x1e 0xf 0x1e 0x10 0x1e 0x11 0x1e 0x12 0x1e 0x13 0x1e 0x14 0x1e 0x15 0x1e 0x16 0x1e 0x17 0x1e 0x18 0x1e 0x19 0x1e 0x1a 0x1e 0x1b 0x1e 0x1c 0x1e 0x1d 0x1e 0x1e 0x1e 0x1f 0x1e 0x20 0x1e 0x21 0x1e 0x22 0x1e 0x23 0x1e 0x24 0x1e 0x25 0x1e 0x26 0x1e 0x27 0x1e 0x28 0x1e 0x29 0x1e 0x2a 0x1e 0x2b 0x1e 0x2c 0x1e 0x2d 0x1e 0x2e>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x20>;
			reg = <0x65>;
		};

		disable-unused-clk-mminfra-ao-config@66 {
			clocks = <0x1f 0x0 0x1f 0x1 0x1f 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xa>;
			reg = <0x66>;
		};

		disable-unused-clk-mminfra-config@67 {
			clocks = <0x20 0x0>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xa>;
			reg = <0x67>;
		};

		disable-unused-clk-mmsys0@8b {
			clocks = <0x44 0x0 0x44 0x1 0x44 0x2 0x44 0x3 0x44 0x4 0x44 0x5 0x44 0x6 0x44 0x7 0x44 0x8 0x44 0x9 0x44 0xa 0x44 0xb 0x44 0xc 0x44 0xd 0x44 0xe 0x44 0xf 0x44 0x10 0x44 0x11 0x44 0x12 0x44 0x13 0x44 0x14 0x44 0x15 0x44 0x16 0x44 0x17 0x44 0x18 0x44 0x19 0x44 0x1a 0x44 0x1b 0x44 0x1c 0x44 0x1d 0x44 0x1e 0x44 0x1f 0x44 0x20 0x44 0x21 0x44 0x22 0x44 0x23 0x44 0x24 0x44 0x25 0x44 0x26 0x44 0x27 0x44 0x28 0x44 0x29 0x44 0x2a 0x44 0x2b 0x44 0x2c 0x44 0x2d 0x44 0x2e>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x22>;
			reg = <0x8b>;
		};

		disable-unused-clk-mmsys1@8a {
			clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3 0x43 0x4 0x43 0x5 0x43 0x6 0x43 0x7 0x43 0x8 0x43 0x9 0x43 0xa 0x43 0xb 0x43 0xc 0x43 0xd 0x43 0xe 0x43 0xf 0x43 0x10 0x43 0x11 0x43 0x12 0x43 0x13 0x43 0x14 0x43 0x15 0x43 0x16 0x43 0x17 0x43 0x18 0x43 0x19 0x43 0x1a 0x43 0x1b 0x43 0x1c 0x43 0x1d 0x43 0x1e 0x43 0x1f 0x43 0x20 0x43 0x21 0x43 0x22 0x43 0x23 0x43 0x24 0x43 0x25>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x1f>;
			reg = <0x8a>;
		};

		disable-unused-clk-ovlsys-config@89 {
			clocks = <0x42 0x0 0x42 0x1 0x42 0x2 0x42 0x3 0x42 0x4 0x42 0x5 0x42 0x6 0x42 0x7 0x42 0x8 0x42 0x9 0x42 0xa 0x42 0xb 0x42 0xc 0x42 0xd 0x42 0xe 0x42 0xf 0x42 0x10 0x42 0x11 0x42 0x12 0x42 0x13 0x42 0x14 0x42 0x15 0x42 0x16 0x42 0x17 0x42 0x18 0x42 0x19 0x42 0x1a 0x42 0x1b>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x23>;
			reg = <0x89>;
		};

		disable-unused-clk-ovlsys1-config@88 {
			clocks = <0x41 0x0 0x41 0x1 0x41 0x2 0x41 0x3 0x41 0x4 0x41 0x5 0x41 0x6 0x41 0x7 0x41 0x8 0x41 0x9 0x41 0xa 0x41 0xb 0x41 0xc 0x41 0xd 0x41 0xe 0x41 0xf 0x41 0x10 0x41 0x11 0x41 0x12 0x41 0x13 0x41 0x14 0x41 0x15 0x41 0x16 0x41 0x17 0x41 0x18 0x41 0x19 0x41 0x1a 0x41 0x1b>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x24>;
			reg = <0x88>;
		};

		disable-unused-clk-pericfg-ao@94 {
			clocks = <0x4b 0x0 0x4b 0x1 0x4b 0x2 0x4b 0x3 0x4b 0x4 0x4b 0x5 0x4b 0x6 0x4b 0x7 0x4b 0x8 0x4b 0x9 0x4b 0xa 0x4b 0xb 0x4b 0xc 0x4b 0xd 0x4b 0xe 0x4b 0xf 0x4b 0x10 0x4b 0x11 0x4b 0x12 0x4b 0x13 0x4b 0x14 0x4b 0x15 0x4b 0x16 0x4b 0x17 0x4b 0x18 0x4b 0x19 0x4b 0x1a 0x4b 0x1b 0x4b 0x1c 0x4b 0x1d 0x4b 0x1e 0x4b 0x1f 0x4b 0x20 0x4b 0x21 0x4b 0x22 0x4b 0x23>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x94>;
		};

		disable-unused-clk-pextpcfg-ao@8f {
			clocks = <0x48 0x0 0x48 0x1 0x48 0x2 0x48 0x3 0x48 0x4 0x48 0x5 0x48 0x6 0x48 0x7 0x48 0x8 0x48 0x9 0x48 0xa 0x48 0xb 0x48 0xc 0x48 0xd>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x8f>;
		};

		disable-unused-clk-ptppll-pll-ctrl@9d {
			clocks = <0x52 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x9d>;
		};

		disable-unused-clk-scp-fast-iic@76 {
			clocks = <0x2f 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x76>;
		};

		disable-unused-clk-scp-iic@77 {
			clocks = <0x30 0x0 0x30 0x1 0x30 0x2 0x30 0x3 0x30 0x4 0x30 0x5 0x30 0x6 0x30 0x7>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x77>;
		};

		disable-unused-clk-scp@78 {
			clocks = <0x31 0x0 0x31 0x1 0x31 0x2 0x31 0x3>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x78>;
		};

		disable-unused-clk-topckgen@97 {
			clocks = <0x1a 0x71 0x1a 0x72 0x1a 0x73 0x1a 0x74 0x1a 0x75 0x1a 0x76 0x1a 0x77 0x1a 0x78 0x1a 0x79 0x1a 0x7a 0x1a 0x7b 0x1a 0x7c 0x1a 0x7d 0x1a 0x7e 0x1a 0x7f 0x1a 0x13 0x1a 0x17 0x1a 0x18 0x1a 0x19 0x1a 0x1a 0x1a 0x1b 0x1a 0x1c 0x1a 0x1d 0x1a 0x1e 0x1a 0x1f 0x1a 0x20 0x1a 0x21 0x1a 0x22 0x1a 0x23 0x1a 0x24 0x1a 0x25 0x1a 0x26 0x1a 0x27 0x1a 0x28 0x1a 0x29 0x1a 0x2a 0x1a 0x2b 0x1a 0x2f 0x1a 0x30 0x1a 0x31 0x1a 0x32 0x1a 0x33 0x1a 0x34 0x1a 0x35 0x1a 0x36 0x1a 0x38 0x1a 0x39 0x1a 0x3a 0x1a 0x3b 0x1a 0x3c 0x1a 0x3d 0x1a 0x3e 0x1a 0x43 0x1a 0x46 0x1a 0x47 0x1a 0x48 0x1a 0x49 0x1a 0x4a 0x1a 0x4b 0x1a 0x4c 0x1a 0x4d 0x1a 0x4e 0x1a 0x4f 0x1a 0x50 0x1a 0x51 0x1a 0x52 0x1a 0x53 0x1a 0x54 0x1a 0x55 0x1a 0x56 0x1a 0x57 0x1a 0x58 0x1a 0x59 0x1a 0x5a 0x1a 0x5b 0x1a 0x5c 0x1a 0x5d 0x1a 0x5e 0x1a 0x5f 0x1a 0x60 0x1a 0x61 0x1a 0x62 0x1a 0x63 0x1a 0x64 0x1a 0x65 0x1a 0x66 0x1a 0x67 0x1a 0x68 0x1a 0x69 0x1a 0x6a 0x1a 0x6b 0x1a 0x6c 0x1a 0x6d 0x1a 0x6e 0x1a 0x6f>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x97>;
		};

		disable-unused-clk-traw-cap-dip1@7f {
			clocks = <0x38 0x0>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x7f>;
		};

		disable-unused-clk-traw-dip1@80 {
			clocks = <0x39 0x0 0x39 0x1 0x39 0x2 0x39 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x80>;
		};

		disable-unused-clk-vdecsys-soc@7d {
			clocks = <0x36 0x0 0x36 0x1 0x36 0x2 0x36 0x3 0x36 0x4 0x36 0x5 0x36 0x6 0x36 0x7 0x36 0x8>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x10>;
			reg = <0x7d>;
		};

		disable-unused-clk-vdecsys@7c {
			clocks = <0x35 0x0 0x35 0x1 0x35 0x2 0x35 0x3 0x35 0x4 0x35 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x12>;
			reg = <0x7c>;
		};

		disable-unused-clk-vencsys-c1@7a {
			clocks = <0x33 0x0 0x33 0x1 0x33 0x2 0x33 0x3 0x33 0x4 0x33 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x14>;
			reg = <0x7a>;
		};

		disable-unused-clk-vencsys-c2@79 {
			clocks = <0x32 0x0 0x32 0x1 0x32 0x2 0x32 0x3 0x32 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x15>;
			reg = <0x79>;
		};

		disable-unused-clk-vencsys@7b {
			clocks = <0x34 0x0 0x34 0x1 0x34 0x2 0x34 0x3 0x34 0x4 0x34 0x5 0x34 0x6>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0x13>;
			reg = <0x7b>;
		};

		disable-unused-clk-vlp-cksys@96 {
			clocks = <0x4c 0x0 0x4c 0x10 0x4c 0x11>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x96>;
		};

		disable-unused-clk-wpe1-dip1@83 {
			clocks = <0x3c 0x0 0x3c 0x1 0x3c 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x83>;
		};

		disable-unused-clk-wpe2-dip1@82 {
			clocks = <0x3b 0x0 0x3b 0x1 0x3b 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x82>;
		};

		disable-unused-clk-wpe3-dip1@81 {
			clocks = <0x3a 0x0 0x3a 0x1 0x3a 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0x81>;
		};

		disable-unused-pd-adsp-ao@a5 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x8>;
			reg = <0xa5>;
		};

		disable-unused-pd-adsp-top-dormant@a4 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x9>;
			reg = <0xa4>;
		};

		disable-unused-pd-audio@a3 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x7>;
			reg = <0xa3>;
		};

		disable-unused-pd-cam-ccu-ao@ba {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x1d>;
			reg = <0xba>;
		};

		disable-unused-pd-cam-ccu@b9 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x1c>;
			reg = <0xb9>;
		};

		disable-unused-pd-cam-main@b7 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x17>;
			reg = <0xb7>;
		};

		disable-unused-pd-cam-mraw@b3 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x18>;
			reg = <0xb3>;
		};

		disable-unused-pd-cam-suba@b4 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x19>;
			reg = <0xb4>;
		};

		disable-unused-pd-cam-subb@b5 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x1a>;
			reg = <0xb5>;
		};

		disable-unused-pd-cam-subc@b6 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x1b>;
			reg = <0xb6>;
		};

		disable-unused-pd-cam-vcore@b8 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x16>;
			reg = <0xb8>;
		};

		disable-unused-pd-csi-rx@c3 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x26>;
			reg = <0xc3>;
		};

		disable-unused-pd-dis0-shutdown@be {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x22>;
			reg = <0xbe>;
		};

		disable-unused-pd-dis1-shutdown@bf {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x1f>;
			reg = <0xbf>;
		};

		disable-unused-pd-disp-vcore@bb {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x1e>;
			reg = <0xbb>;
		};

		disable-unused-pd-dp-tx@c2 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x25>;
			reg = <0xc2>;
		};

		disable-unused-pd-isp-dip1@a9 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0xe>;
			reg = <0xa9>;
		};

		disable-unused-pd-isp-main@aa {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0xc>;
			reg = <0xaa>;
		};

		disable-unused-pd-isp-traw@a8 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0xd>;
			reg = <0xa8>;
		};

		disable-unused-pd-isp-vcore@ab {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0xb>;
			reg = <0xab>;
		};

		disable-unused-pd-mm-infra@a6 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0xa>;
			reg = <0xa6>;
		};

		disable-unused-pd-mml0-shutdown@bc {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x20>;
			reg = <0xbc>;
		};

		disable-unused-pd-mml1-shutdown@bd {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x21>;
			reg = <0xbd>;
		};

		disable-unused-pd-ovl0-shutdown@c0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x23>;
			reg = <0xc0>;
		};

		disable-unused-pd-ovl1-shutdown@c1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x24>;
			reg = <0xc1>;
		};

		disable-unused-pd-peri-usb0@9e {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x2>;
			reg = <0x9e>;
		};

		disable-unused-pd-pextp-mac0@9f {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x3>;
			reg = <0x9f>;
		};

		disable-unused-pd-pextp-mac1@a0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x4>;
			reg = <0xa0>;
		};

		disable-unused-pd-pextp-phy0@a1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x5>;
			reg = <0xa1>;
		};

		disable-unused-pd-pextp-phy1@a2 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x6>;
			reg = <0xa2>;
		};

		disable-unused-pd-ssrsys@a7 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x27>;
			reg = <0xa7>;
		};

		disable-unused-pd-vde-vcore0@ae {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0xf>;
			reg = <0xae>;
		};

		disable-unused-pd-vde-vcore1@af {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x11>;
			reg = <0xaf>;
		};

		disable-unused-pd-vde0@ac {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x10>;
			reg = <0xac>;
		};

		disable-unused-pd-vde1@ad {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x12>;
			reg = <0xad>;
		};

		disable-unused-pd-ven0@b0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x13>;
			reg = <0xb0>;
		};

		disable-unused-pd-ven1@b1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x14>;
			reg = <0xb1>;
		};

		disable-unused-pd-ven2@b2 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x1d 0x15>;
			reg = <0xb2>;
		};
	};

	disp-ssc0-smi-2x1-sub-comm@1e804000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x3>;
		mediatek,vcp-supply = <0xa7>;
		phandle = <0xa8>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e804000 0x0 0x1000>;
		skip-rpm-cb;
	};

	disp-ssc1-smi-2x1-sub-comm@1e805000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x4>;
		mediatek,vcp-supply = <0xa7>;
		phandle = <0xa9>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e805000 0x0 0x1000>;
		skip-rpm-cb;
	};

	disp-vcore-vdisp-ctrl@0 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x0>;
		power-domains = <0x1d 0x1e>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	disp0-vdisp-ctrl@2 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x2>;
		power-domains = <0x1d 0x22>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	disp1-vdisp-ctrl@1 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x1>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	dmaheap-test0 {
		compatible = "mediatek, mtk_dmabufheap, iommu0";
		mtk,smmu-shared = <0x124>;
		phandle = <0x36d>;
	};

	dmaheap-test1 {
		compatible = "mediatek, mtk_dmabufheap, iommu1";
		mtk,smmu-shared = <0x135>;
		phandle = <0x36e>;
	};

	drm-wv {
		compatible = "mediatek,drm_wv";
		phandle = <0x263>;
		status = "okay";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19>;
		interrupts = <0x0 0x23 0x4 0x0>;
		phandle = <0x1e7>;
	};

	efuse@11f10000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,devinfo";
		phandle = <0x1d6>;

		cpu-data@234 {
			phandle = <0x1d7>;
			reg = <0x234 0x4>;
		};

		csi-data0@1d4 {
			phandle = <0x1d9>;
			reg = <0x1d4 0x4>;
		};

		csi-data1@1d8 {
			phandle = <0x1da>;
			reg = <0x1d8 0x4>;
		};

		csi-data2@1dc {
			phandle = <0x1db>;
			reg = <0x1dc 0x4>;
		};

		csi-data3@140 {
			phandle = <0x1dc>;
			reg = <0x140 0x4>;
		};

		csi-data4@144 {
			phandle = <0x1dd>;
			reg = <0x144 0x4>;
		};

		csi-data5@148 {
			phandle = <0x1de>;
			reg = <0x148 0x4>;
		};

		data1@2d4 {
			phandle = <0x101>;
			reg = <0x2d4 0x28>;
		};

		data2@364 {
			phandle = <0x102>;
			reg = <0x364 0x4>;
		};

		data3@2fc {
			phandle = <0x103>;
			reg = <0x2fc 0x14>;
		};

		data4@350 {
			phandle = <0x104>;
			reg = <0x350 0x14>;
		};

		data4@43c {
			phandle = <0x105>;
			reg = <0x43c 0x2c>;
		};

		lkg@218 {
			phandle = <0x1d8>;
			reg = <0x218 0x18>;
		};

		segment@78 {
			phandle = <0x129>;
			reg = <0x78 0x4>;
		};

		u2-phy-data@1cc {
			phandle = <0x14f>;
			reg = <0x1cc 0x4>;
		};
	};

	extcon-usb {
		charger = <0x81>;
		compatible = "mediatek,extcon-usb";
		mediatek,bypss-typec-sink = <0x1>;
		phandle = <0x363>;
		tcpc = "type_c_port0";
		vbus-current = <0x1b7740>;
		vbus-supply = <0x189>;
		vbus-voltage = <0x4c4b40>;

		port {

			endpoint {
				phandle = <0x144>;
				remote-endpoint = <0x18a>;
			};
		};
	};

	extcon-usb1 {
		compatible = "mediatek,extcon-usb";
		phandle = <0x364>;

		port {

			endpoint {
				phandle = <0x147>;
				remote-endpoint = <0x18b>;
			};
		};
	};

	firmware {
		phandle = <0x22e>;

		android {
			compatible = "android,firmware";
			hardware = "mt6989";
			phandle = <0x231>;
		};

		scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx", "rx";
			mboxes = <0x79 0x0 0x79 0x1>;
			phandle = <0x22f>;
			shmem = <0x7a 0x7b>;

			protocol@80 {
				phandle = <0x230>;
				reg = <0x80>;
				scmi-apmcupm = <0x4>;
				scmi-cm = <0x9>;
				scmi-dispplatdbg = <0x2>;
				scmi-gpupm = <0x6>;
				scmi-ise = <0xc>;
				scmi-met = <0x3>;
				scmi-mminfra = <0x5>;
				scmi-plt = <0x7>;
				scmi-qos = <0x1>;
				scmi-slbc = <0xa>;
				scmi-smi = <0x8>;
				scmi-ssc = <0xb>;
			};
		};
	};

	flashlight-core {
		battery-oc-level = <0x2>;
		battery-percent-level = <0x1>;
		compatible = "mediatek,flashlight_core";
		low-battery-level = <0x2>;
		phandle = <0x1d0>;
	};

	fpsgo {
		compatible = "mediatek,fpsgo";
		cpu-limit = <0x2>;
		fbt-cpu-mask = <0xff 0x80 0xf 0x7f 0xf0 0x70>;
		gcc-enable = <0x1>;
		interconnect-names = "fpsgo-perf-bw";
		interconnects = <0x64 0x1 0x64 0x0>;
		phandle = <0x1d5>;
		required-opps = <0x66>;
		sbe-resceue-enable = <0x1>;
		ux-scrol-policy-type = <0x1>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x93>;
		phandle = <0x114>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x341>;
	};

	gps@18c00000 {
		b13b14-status-addr = <0x1c000008>;
		compatible = "mediatek,mt6989-gps";
		emi-addr = <0x0>;
		emi-alignment = <0x100000>;
		emi-connac-ver = <0x2>;
		emi-max-addr = <0xc0000000>;
		emi-size = <0x100000>;
		interrupts = <0x0 0x2a8 0x4 0x0 0x0 0x2a9 0x4 0x0 0x0 0x2aa 0x4 0x0 0x0 0x2ab 0x4 0x0 0x0 0x2ac 0x4 0x0 0x0 0x2ad 0x4 0x0 0x0 0x2ae 0x4 0x0 0x0 0x2b0 0x4 0x0 0x0 0x2af 0x4 0x0 0x0 0x86 0x1 0x0>;
		phandle = <0x370>;
		reg = <0x0 0x18000000 0x0 0x100000 0x0 0x18c00000 0x0 0x100000 0x0 0x18d00000 0x0 0x100000 0x0 0x1c000000 0x0 0x4 0x0 0x1cc00028 0x0 0x4 0x0 0x1cc00030 0x0 0x4 0x0 0x1cc000cc 0x0 0x28>;
		reg-names = "conn_infra_base", "conn_gps_base", "conn_dyn_base", "status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel", "tia2_gps_debug";
	};

	gpu-power-throttling {
		compatible = "mediatek,gpu-power-throttling";
		lbat-limit-freq = <0x52850 0x52850 0x52850>;
		lbat-max-level = <0x3>;
		oc-limit-freq = <0xef808 0x86470>;
		oc-max-level = <0x2>;
		phandle = <0x388>;
		soc-limit-freq = <0x7fffffff>;
		soc-max-level = <0x1>;
	};

	gpu-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <0x110>;
	};

	gpu-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <0x110>;
	};

	gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		dual-buck = <0x1>;
		gpueb-support = <0x1>;
		gpufreq-bringup = <0x0>;
		gpufreq-version = <0x2>;
		phandle = <0x119>;
	};

	hvbp {
		allow-not-check-ta-status;
		chg-time-max = <0x1518>;
		compatible = "mediatek,charger,hvbp";
		force-ta-cv-vbat = <0x2008>;
		gauge = <0x82>;
		idvchg-ss-init = <0x1f4>;
		idvchg-ss-step = <0xfa>;
		idvchg-ss-step1 = <0x64>;
		idvchg-ss-step1-vbat = <0x1f40>;
		idvchg-ss-step2 = <0x32>;
		idvchg-ss-step2-vbat = <0x1fa4>;
		idvchg-step = <0x32>;
		idvchg-term = <0x1f4>;
		ifod-threshold = <0xc8>;
		ircmp-rbat = <0x28>;
		ircmp-vclamp = <0x0>;
		ita-cap-min = <0x3e8>;
		ita-level = <0x9c4 0x8fc 0x866 0x7d0>;
		ita-level-dual = <0xbb8 0x9c4 0x6d6 0x3e8>;
		phandle = <0x378>;
		polling-interval = <0x2710>;
		rcable-level = <0xfa 0x12c 0x177 0x1f4>;
		rcable-level-dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw-min = <0x14>;
		start-soc-max = <0x50>;
		start-soc-min = <0x1>;
		start-vbat-max = <0x222e>;
		start-vbat-min = <0x1bbc>;
		support-ta = "pca_ta_pps", "pd_adapter";
		swchg-aicr = <0x0>;
		swchg-aicr-ss-init = <0x190>;
		swchg-aicr-ss-step = <0xc8>;
		swchg-ichg = <0x0>;
		swchg-off-vbat = <0x2008>;
		ta-blanking = <0x1f4>;
		ta-cv-ss-repeat-tmin = <0x19>;
		tbat-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat-level-def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat-recovery-area = <0x3>;
		tdvchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg-recovery-area = <0x3>;
		tswchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg-recovery-area = <0x3>;
		tta-curlmt = <0x0 0x0 0x0 0x0 0x0 0x0 0x258 0x384 0xffffffff>;
		tta-level-def = <0x0 0x0 0x0 0x0 0x19 0x28 0x32 0x3c 0x46>;
		tta-recovery-area = <0x3>;
		vbat-cv = <0x22c4>;
		vbat-threshold = <0x2008>;
		vta-cap-max = <0x2af8>;
		vta-cap-min = <0xc350>;
	};

	hw-semaphore {
		base = <0x1c001000 0x1ec24000>;
		compatible = "mediatek,hw-semaphore";
		master = <0x0 0x69c 0x5 0x1 0x18 0x1 0x1 0x18 0x3 0x0 0x6a8 0x5 0x1 0x18 0x0>;
		mm-power-id = <0xa 0x0 0x16 0x1 0x17 0x1 0x18 0x1 0x1a 0x1 0x1b 0x1 0x19 0x1 0x1c 0x1 0x1f 0x1 0x24 0x1 0x22 0x1 0x20 0x1 0x21 0x1 0x23 0x1 0x11 0x1 0x12 0x1 0xf 0x1 0x10 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0xb 0x1 0xc 0x1 0xd 0x1 0xe 0x1>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		method-fid = [02 6a];
		methods = "smc";
		phandle = <0x1e1>;
		quality = [03 84];
	};

	hypervisor {
		compatible = "mediatek,geniezone-hyp";
		phandle = <0x3de>;
		status = "disabled";
	};

	i2c@11280000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x49 0x0 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x135 0x4 0x0>;
		phandle = <0x249>;
		reg = <0x0 0x11280000 0x0 0x1000 0x0 0x11300980 0x0 0x80>;
		scl-gpio-id = <0xe3>;
		sda-gpio-id = <0xe4>;
	};

	i2c@11281000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x49 0x1 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x136 0x4 0x0>;
		phandle = <0x24a>;
		reg = <0x0 0x11281000 0x0 0x1000 0x0 0x11300a00 0x0 0x80>;
		scl-gpio-id = <0x3e>;
		sda-gpio-id = <0x3f>;
	};

	i2c@11282000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x49 0x2 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x137 0x4 0x0>;
		phandle = <0x24b>;
		reg = <0x0 0x11282000 0x0 0x1000 0x0 0x11300a80 0x0 0x100>;
		scl-gpio-id = <0x40>;
		sda-gpio-id = <0x41>;
	};

	i2c@11283000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x49 0x3 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x138 0x4 0x0>;
		phandle = <0x24c>;
		reg = <0x0 0x11283000 0x0 0x1000 0x0 0x11300b80 0x0 0x100>;
		scl-gpio-id = <0x68>;
		sda-gpio-id = <0x69>;
	};

	i2c@11d00000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x47 0x0 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x12c 0x4 0x0>;
		phandle = <0x235>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x11300280 0x0 0x80>;
		scl-gpio-id = <0x64>;
		sda-gpio-id = <0x65>;

		rt5133@18 {
			#gpio-cells = <0x2>;
			compatible = "richtek,rt5133";
			gpio-controller;
			gpio-supply = <0x7c>;
			interrupts-extended = <0x73 0x5b 0x2>;
			phandle = <0x8e>;
			reg = <0x18>;
			status = "ok";
			wakeup-source;

			regulators {

				BASE {
					oc-shutdown-all = <0x0>;
					pgb-shutdown-all = <0x0>;
					regulator-name = "rt5133,base";
				};

				LDO1 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x7c>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "rt5133-ldo1";
					soft-start-time-sel = <0x1>;
				};

				LDO2 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x236>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x30d400>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo2";
					soft-start-time-sel = <0x1>;
				};

				LDO3 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x237>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo3";
					soft-start-time-sel = <0x1>;
				};

				LDO4 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x238>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo4";
					soft-start-time-sel = <0x1>;
				};

				LDO5 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x239>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo5";
					soft-start-time-sel = <0x1>;
				};

				LDO6 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x23a>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo6";
					soft-start-time-sel = <0x1>;
				};

				LDO7 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x23b>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "rt5133-ldo7";
					soft-start-time-sel = <0x1>;
				};

				LDO8 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x23c>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xd0bd8>;
					regulator-name = "rt5133-ldo8";
					soft-start-time-sel = <0x1>;
				};
			};
		};

		rt6160@75 {
			compatible = "richtek,rt6160";
			reg = <0x75>;
			regulator-always-on;
			regulator-max-microvolt = <0x319750>;
			regulator-min-microvolt = <0x319750>;
			regulator-name = "rt6160-buckboost-1";

			dbg {
				compatible = "richtek,rt6160-dbg";
			};
		};
	};

	i2c@11d01000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x47 0x1 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x12e 0x4 0x0>;
		phandle = <0x23e>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x11300400 0x0 0x80>;
		scl-gpio-id = <0x4e>;
		sda-gpio-id = <0x4f>;
	};

	i2c@11d02000 {
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x47 0x2 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x130 0x4 0x0>;
		phandle = <0x240>;
		reg = <0x0 0x11d02000 0x0 0x1000 0x0 0x11300580 0x0 0x80>;
		scl-gpio-id = <0x62>;
		sda-gpio-id = <0x63>;

		mt6375@34 {
			#interrupt-cells = <0x1>;
			compatible = "mediatek,mt6375";
			interrupt-controller;
			interrupt-parent = <0x73>;
			interrupts = <0xaf 0x8>;
			phandle = <0x84>;
			reg = <0x34>;
			status = "okay";
			wakeup-source;

			adc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6375-adc";
				interrupt-names = "adc_donei";
				interrupts = <0x2c>;
				phandle = <0x7d>;
			};

			auxadc {
				#interrupt-cells = <0x1>;
				#io-channel-cells = <0x1>;
				charger = <0x81>;
				compatible = "mediatek,pmic-auxadc", "mediatek,mt6375-auxadc";
				gauge = <0x82>;
				interrupt-controller;
				interrupts = <0x68>;
				io-channel-names = "chg_vbat", "auxadc_vbat";
				io-channels = <0x7d 0x4 0x75 0x5>;
				isink-load-supply = <0x83>;
				phandle = <0x75>;

				imix-r {
					val = <0x5a>;
				};
			};

			chg {
				aicr = <0x1f4>;
				bc12-sel = <0x0>;
				boot-mode = <0x76>;
				chg-name = "primary_chg";
				chg-tmr = <0xa>;
				chg-tmr-en;
				compatible = "mediatek,mt6375-chg";
				cv = <0x1068>;
				dcdt-sel = <0x258>;
				ichg = <0x7d0>;
				ieoc = <0x96>;
				interrupt-names = "fl_pwr_rdy", "fl_detach", "fl_vbus_ov", "fl_chg_tout", "fl_wdt", "fl_bc12_dn", "int_chrdet_ext", "fl_aicc_done", "fl_pe_done", "fl_batpro_done", "adc_vbat_mon_ov", "usbid_evt";
				interrupts = <0x0 0x1 0x8 0xb 0x17 0x1f 0x22 0x12 0x13 0x1b 0x2b 0x70>;
				io-channels = <0x7d 0x1 0x7d 0x3 0x7d 0x4 0x7d 0x5 0x7d 0x6 0x7d 0x8 0x7d 0x2 0x7d 0x7 0x7d 0xf>;
				ircmp-r = <0x413c>;
				ircmp-v = <0x20>;
				mivr = <0x1130>;
				nr-port = <0x1>;
				otg-lbp = <0xaf0>;
				phandle = <0x81>;
				phy-names = "usb2-phy";
				phys = <0x7e 0x3>;
				pmic-uvlo = <0x80>;
				spec-ta-en;
				te-en;
				usb = <0x7f>;
				vbus-ov = <0x38a4>;
				vrec = <0x64>;
				wdt = <0x9c40>;

				otg {
					phandle = <0x189>;
					regulator-compatible = "mt6375,otg-vbus";
					regulator-max-microamp = <0x249f00>;
					regulator-max-microvolt = <0x53ec60>;
					regulator-min-microamp = <0x7a120>;
					regulator-min-microvolt = <0x4a0150>;
					regulator-name = "usb-otg-vbus";
				};
			};

			dbg {
				compatible = "mediatek,mt6375-dbg";
			};

			lbat_service {
				compatible = "mediatek,mt6375-lbat-service";
				interrupt-names = "bat_h", "bat_l";
				interrupts-extended = <0x75 0x0 0x75 0x1>;
				io-channel-names = "chg_vbat";
				io-channels = <0x7d 0x4>;
				resistance-ratio = <0x4 0x1>;
			};

			mtk-battery-oc-throttling {
				compatible = "mediatek,mt6375-battery_oc_throttling";
				interrupt-names = "fg_cur_h", "fg_cur_l";
				interrupts-extended = <0x82 0x2 0x82 0x3>;
				oc-thd = <0x1770 0x1b58 0x1f40>;
				phandle = <0x242>;
			};

			mtk-gauge {
				#interrupt-cells = <0x1>;
				active-table = <0x6>;
				battery0-profile-t0 = <0x0 0xa8d4 0x3fc 0x622 0x131 0xa832 0x3fc 0x6c2 0x263 0xa7b8 0x410 0x677 0x394 0xa73e 0x412 0x62e 0x4c5 0xa6ce 0x43a 0x5e8 0x5f6 0xa65d 0x44a 0x59b 0x728 0xa5e3 0x43a 0x576 0x859 0xa56b 0x44c 0x53f 0x98a 0xa4f9 0x44c 0x516 0xabb 0xa481 0x44f 0x4f8 0xbed 0xa411 0x460 0x4dc 0xd1e 0xa3a3 0x460 0x4bb 0xe4f 0xa33d 0x45c 0x497 0xf80 0xa2d3 0x44c 0x478 0x10b2 0xa25d 0x456 0x466 0x11e3 0xa1f7 0x474 0x454 0x1314 0xa18f 0x47a 0x442 0x1445 0xa126 0x482 0x439 0x1577 0xa0b9 0x474 0x431 0x16a8 0xa050 0x47b 0x42e 0x17d9 0x9fe4 0x480 0x429 0x190a 0x9f82 0x47c 0x420 0x1a3c 0x9f2b 0x499 0x412 0x1b6d 0x9ee6 0x4d3 0x3f8 0x1c9e 0x9e9d 0x4ee 0x3de 0x1dcf 0x9e29 0x4c5 0x3e7 0x1f01 0x9da0 0x4b0 0x3f0 0x2032 0x9d16 0x4b0 0x3f9 0x2163 0x9ca7 0x4cf 0x3fc 0x2294 0x9c4b 0x4d6 0x3fc 0x23c6 0x9c06 0x4e6 0x3f3 0x24f7 0x9bc8 0x50b 0x3e5 0x2628 0x9b8c 0x520 0x3d9 0x2759 0x9b53 0x51c 0x3ca 0x288b 0x9b03 0x507 0x3ca 0x29bc 0x9abb 0x526 0x3c1 0x2aed 0x9a6a 0x53c 0x3c0 0x2c1e 0x9a1c 0x54a 0x3c7 0x2d50 0x99b9 0x542 0x3d0 0x2e81 0x993b 0x511 0x3e9 0x2fb2 0x98af 0x4e2 0x409 0x30e3 0x9837 0x49c 0x424 0x3215 0x97d7 0x497 0x438 0x3346 0x9783 0x48c 0x43b 0x3477 0x9732 0x458 0x44c 0x35a8 0x96f1 0x44c 0x44c 0x36da 0x96bc 0x44c 0x44c 0x380b 0x9688 0x43a 0x44c 0x393c 0x964c 0x426 0x44c 0x3a6d 0x9621 0x424 0x446 0x3b9f 0x95ef 0x437 0x442 0x3cd0 0x95bc 0x425 0x442 0x3e01 0x9593 0x437 0x442 0x3f32 0x956a 0x424 0x442 0x4064 0x9542 0x424 0x442 0x4195 0x9519 0x411 0x441 0x42c6 0x94fb 0x43a 0x438 0x43f7 0x94dc 0x45e 0x438 0x4529 0x94bc 0x44c 0x438 0x465a 0x948b 0x44c 0x438 0x478b 0x946e 0x44e 0x438 0x48bc 0x9459 0x462 0x432 0x49ee 0x9445 0x477 0x428 0x4b1f 0x942f 0x48b 0x424 0x4c50 0x9412 0x49c 0x424 0x4d81 0x93fc 0x498 0x424 0x4eb3 0x93e0 0x491 0x424 0x4fe4 0x93c9 0x4b0 0x424 0x5115 0x93a8 0x4a1 0x427 0x5246 0x937f 0x474 0x431 0x5378 0x9356 0x46e 0x438 0x54a9 0x9334 0x466 0x438 0x55da 0x9319 0x46e 0x439 0x570b 0x92ed 0x460 0x442 0x583d 0x92be 0x452 0x443 0x596e 0x9299 0x438 0x44c 0x5a9f 0x9276 0x430 0x44c 0x5bd0 0x9251 0x42d 0x442 0x5d02 0x9237 0x442 0x438 0x5e33 0x9214 0x44c 0x42f 0x5f64 0x91e1 0x456 0x42e 0x6095 0x91a4 0x441 0x42e 0x61c7 0x9167 0x42e 0x425 0x62f8 0x9134 0x443 0x424 0x6429 0x90fc 0x457 0x41c 0x655a 0x90ad 0x449 0x423 0x668c 0x9064 0x444 0x424 0x67bd 0x9046 0x44c 0x41c 0x68ee 0x903c 0x459 0x40a 0x6a1f 0x9031 0x47a 0x3f6 0x6b51 0x9027 0x488 0x3ea 0x6c82 0x900f 0x4b2 0x3e8 0x6db3 0x8fdb 0x4e1 0x3bb 0x6ee4 0x8f14 0x4de 0x326 0x7016 0x8d80 0x4d8 0x320 0x7147 0x8b6a 0x515 0x320 0x7278 0x888f 0x576 0x320 0x73a9 0x8448 0x66b 0x320 0x74db 0x7bb8 0x229f 0x320 0x760c 0x6d7e 0x14b4 0x320>;
				battery0-profile-t0-col = <0x4>;
				battery0-profile-t0-num = <0x64>;
				battery0-profile-t1 = <0x0 0xa8d4 0x4fb 0x622 0x131 0xa832 0x4fb 0x6c2 0x263 0xa7b8 0x514 0x677 0x394 0xa73e 0x517 0x62e 0x4c5 0xa6ce 0x548 0x5e8 0x5f6 0xa65d 0x55d 0x59b 0x728 0xa5e3 0x549 0x576 0x859 0xa56b 0x55f 0x53f 0x98a 0xa4f9 0x55f 0x516 0xabb 0xa481 0x563 0x4f8 0xbed 0xa411 0x578 0x4dc 0xd1e 0xa3a3 0x578 0x4bb 0xe4f 0xa33d 0x573 0x497 0xf80 0xa2d3 0x55f 0x478 0x10b2 0xa25d 0x56b 0x466 0x11e3 0xa1f7 0x591 0x454 0x1314 0xa18f 0x599 0x442 0x1445 0xa126 0x5a2 0x439 0x1577 0xa0b9 0x591 0x431 0x16a8 0xa050 0x59a 0x42e 0x17d9 0x9fe4 0x5a0 0x429 0x190a 0x9f82 0x59b 0x420 0x1a3c 0x9f2b 0x5bf 0x412 0x1b6d 0x9ee6 0x608 0x3f8 0x1c9e 0x9e9d 0x629 0x3de 0x1dcf 0x9e29 0x5f6 0x3e7 0x1f01 0x9da0 0x5dc 0x3f0 0x2032 0x9d16 0x5dc 0x3f9 0x2163 0x9ca7 0x603 0x3fc 0x2294 0x9c4b 0x60c 0x3fc 0x23c6 0x9c06 0x61f 0x3f3 0x24f7 0x9bc8 0x64e 0x3e5 0x2628 0x9b8c 0x668 0x3d9 0x2759 0x9b53 0x663 0x3ca 0x288b 0x9b03 0x649 0x3ca 0x29bc 0x9abb 0x670 0x3c1 0x2aed 0x9a6a 0x68b 0x3c0 0x2c1e 0x9a1c 0x69c 0x3c7 0x2d50 0x99b9 0x693 0x3d0 0x2e81 0x993b 0x655 0x3e9 0x2fb2 0x98af 0x61b 0x409 0x30e3 0x9837 0x5c3 0x424 0x3215 0x97d7 0x5bd 0x438 0x3346 0x9783 0x5af 0x43b 0x3477 0x9732 0x56e 0x44c 0x35a8 0x96f1 0x55f 0x44c 0x36da 0x96bc 0x55f 0x44c 0x380b 0x9688 0x549 0x44c 0x393c 0x964c 0x52f 0x44c 0x3a6d 0x9621 0x52d 0x446 0x3b9f 0x95ef 0x545 0x442 0x3cd0 0x95bc 0x52e 0x442 0x3e01 0x9593 0x545 0x442 0x3f32 0x956a 0x52d 0x442 0x4064 0x9542 0x52d 0x442 0x4195 0x9519 0x515 0x441 0x42c6 0x94fb 0x548 0x438 0x43f7 0x94dc 0x576 0x438 0x4529 0x94bc 0x55f 0x438 0x465a 0x948b 0x55f 0x438 0x478b 0x946e 0x562 0x438 0x48bc 0x9459 0x57b 0x432 0x49ee 0x9445 0x595 0x428 0x4b1f 0x942f 0x5ae 0x424 0x4c50 0x9412 0x5c3 0x424 0x4d81 0x93fc 0x5be 0x424 0x4eb3 0x93e0 0x5b5 0x424 0x4fe4 0x93c9 0x5dc 0x424 0x5115 0x93a8 0x5c9 0x427 0x5246 0x937f 0x591 0x431 0x5378 0x9356 0x58a 0x438 0x54a9 0x9334 0x580 0x438 0x55da 0x9319 0x589 0x439 0x570b 0x92ed 0x578 0x442 0x583d 0x92be 0x566 0x443 0x596e 0x9299 0x546 0x44c 0x5a9f 0x9276 0x53c 0x44c 0x5bd0 0x9251 0x538 0x442 0x5d02 0x9237 0x552 0x438 0x5e33 0x9214 0x55f 0x42f 0x5f64 0x91e1 0x56c 0x42e 0x6095 0x91a4 0x551 0x42e 0x61c7 0x9167 0x53a 0x425 0x62f8 0x9134 0x554 0x424 0x6429 0x90fc 0x56d 0x41c 0x655a 0x90ad 0x55b 0x423 0x668c 0x9064 0x555 0x424 0x67bd 0x9046 0x55f 0x41c 0x68ee 0x903c 0x56f 0x40a 0x6a1f 0x9031 0x599 0x3f6 0x6b51 0x9027 0x5aa 0x3ea 0x6c82 0x900f 0x5de 0x3e8 0x6db3 0x8fdb 0x619 0x3bb 0x6ee4 0x8f14 0x615 0x326 0x7016 0x8d80 0x60e 0x320 0x7147 0x8b6a 0x65a 0x320 0x7278 0x888f 0x6d4 0x320 0x73a9 0x8448 0x806 0x320 0x74db 0x7bb8 0x2b47 0x320 0x760c 0x6d7e 0x19e1 0x320>;
				battery0-profile-t1-col = <0x4>;
				battery0-profile-t1-num = <0x64>;
				battery0-profile-t2 = <0x0 0xa816 0x622 0x622 0x131 0xa774 0x6c2 0x6c2 0x263 0xa6fa 0x677 0x677 0x394 0xa67f 0x62e 0x62e 0x4c5 0xa5fc 0x5e8 0x5e8 0x5f6 0xa583 0x59b 0x59b 0x728 0xa51c 0x576 0x576 0x859 0xa4ab 0x53f 0x53f 0x98a 0xa434 0x516 0x516 0xabb 0xa3cd 0x4f8 0x4f8 0xbed 0xa35e 0x4dc 0x4dc 0xd1e 0xa2f7 0x4bb 0x4bb 0xe4f 0xa287 0x497 0x497 0xf80 0xa219 0x478 0x478 0x10b2 0xa1b1 0x466 0x466 0x11e3 0xa143 0x454 0x454 0x1314 0xa0d4 0x442 0x442 0x1445 0xa064 0x439 0x439 0x1577 0xa009 0x431 0x431 0x16a8 0x9fb4 0x42e 0x42e 0x17d9 0x9f71 0x429 0x429 0x190a 0x9f30 0x420 0x420 0x1a3c 0x9ed4 0x412 0x412 0x1b6d 0x9e48 0x3f8 0x3f8 0x1c9e 0x9d9c 0x3de 0x3de 0x1dcf 0x9cf8 0x3e7 0x3e7 0x1f01 0x9c73 0x3f0 0x3f0 0x2032 0x9c03 0x3f9 0x3f9 0x2163 0x9ba8 0x3fc 0x3fc 0x2294 0x9b62 0x3fc 0x3fc 0x23c6 0x9b14 0x3f3 0x3f3 0x24f7 0x9ac9 0x3e5 0x3e5 0x2628 0x9a6f 0x3d9 0x3d9 0x2759 0x99ff 0x3ca 0x3ca 0x288b 0x9989 0x3ca 0x3ca 0x29bc 0x991b 0x3c1 0x3c1 0x2aed 0x98bc 0x3c0 0x3c0 0x2c1e 0x9868 0x3c7 0x3c7 0x2d50 0x981d 0x3d0 0x3d0 0x2e81 0x97cf 0x3e9 0x3e9 0x2fb2 0x9785 0x409 0x409 0x30e3 0x974c 0x424 0x424 0x3215 0x971a 0x438 0x438 0x3346 0x96d7 0x43b 0x43b 0x3477 0x96a0 0x44c 0x44c 0x35a8 0x9675 0x44c 0x44c 0x36da 0x963c 0x44c 0x44c 0x380b 0x9606 0x44c 0x44c 0x393c 0x95dc 0x44c 0x44c 0x3a6d 0x95b3 0x446 0x446 0x3b9f 0x9581 0x442 0x442 0x3cd0 0x9558 0x442 0x442 0x3e01 0x9539 0x442 0x442 0x3f32 0x951a 0x442 0x442 0x4064 0x94e8 0x442 0x442 0x4195 0x94bf 0x441 0x441 0x42c6 0x94aa 0x438 0x438 0x43f7 0x9483 0x438 0x438 0x4529 0x946e 0x438 0x438 0x465a 0x944e 0x438 0x438 0x478b 0x9428 0x438 0x438 0x48bc 0x9413 0x432 0x432 0x49ee 0x93fd 0x428 0x428 0x4b1f 0x93dd 0x424 0x424 0x4c50 0x93b5 0x424 0x424 0x4d81 0x938e 0x424 0x424 0x4eb3 0x936d 0x424 0x424 0x4fe4 0x9347 0x424 0x424 0x5115 0x9326 0x427 0x427 0x5246 0x92fd 0x431 0x431 0x5378 0x92d4 0x438 0x438 0x54a9 0x92ac 0x438 0x438 0x55da 0x9283 0x439 0x439 0x570b 0x9250 0x442 0x442 0x583d 0x9210 0x443 0x443 0x596e 0x91e1 0x44c 0x44c 0x5a9f 0x91b0 0x44c 0x44c 0x5bd0 0x916a 0x442 0x442 0x5d02 0x911b 0x438 0x438 0x5e33 0x90de 0x42f 0x42f 0x5f64 0x90ba 0x42e 0x42e 0x6095 0x90a0 0x42e 0x42e 0x61c7 0x9082 0x425 0x425 0x62f8 0x9074 0x424 0x424 0x6429 0x9063 0x41c 0x41c 0x655a 0x9039 0x423 0x423 0x668c 0x8f9f 0x424 0x424 0x67bd 0x8e48 0x41c 0x41c 0x68ee 0x8c3a 0x40a 0x40a 0x6a1f 0x897c 0x3f6 0x3f6 0x6b51 0x8573 0x3ea 0x3ea 0x6c82 0x7c66 0x3e8 0x3e8 0x6db3 0x6e32 0x3bb 0x3bb 0x6ee4 0x6e32 0x326 0x326 0x7016 0x6e32 0x320 0x320 0x7147 0x6e32 0x320 0x320 0x7278 0x6e32 0x320 0x320 0x73a9 0x6e32 0x320 0x320 0x74db 0x6e32 0x320 0x320 0x760c 0x6e32 0x320 0x320>;
				battery0-profile-t2-col = <0x4>;
				battery0-profile-t2-num = <0x64>;
				battery0-profile-t3 = <0x0 0xa6d6 0xed8 0x1086 0x131 0xa60b 0xeda 0x1173 0x263 0xa574 0xf40 0x10fd 0x394 0xa4fa 0xfa1 0x107a 0x4c5 0xa480 0xfbd 0xf71 0x5f6 0xa407 0xfed 0xf0b 0x728 0xa39f 0x1007 0xeae 0x859 0xa329 0x1036 0xd83 0x98a 0xa2cb 0x10fa 0xd45 0xabb 0xa25b 0x118b 0xc6d 0xbed 0xa1eb 0x11f5 0xc4c 0xd1e 0xa17d 0x124e 0xb68 0xe4f 0xa117 0x11fc 0xb59 0xf80 0xa0af 0x1185 0xa8e 0x10b2 0xa044 0x110a 0xa92 0x11e3 0x9fed 0x116d 0x9e7 0x1314 0x9faa 0x1250 0x99b 0x1445 0x9f6e 0x1302 0x975 0x1577 0x9f0e 0x135f 0x8ce 0x16a8 0x9e89 0x1301 0x896 0x17d9 0x9de9 0x1213 0x896 0x190a 0x9d34 0x11ee 0x869 0x1a3c 0x9c90 0x1288 0x81c 0x1b6d 0x9c16 0x132c 0x809 0x1c9e 0x9ba0 0x1312 0x824 0x1dcf 0x9b43 0x123e 0x82f 0x1f01 0x9af7 0x1202 0x809 0x2032 0x9aa6 0x128f 0x7cf 0x2163 0x9a4f 0x12f4 0x7b6 0x2294 0x99e8 0x12fb 0x7c4 0x23c6 0x9984 0x1223 0x7da 0x24f7 0x9928 0x1177 0x7d7 0x2628 0x98c7 0x118f 0x7c4 0x2759 0x986d 0x11db 0x7b3 0x288b 0x981c 0x1217 0x7c5 0x29bc 0x97d7 0x126b 0x7e2 0x2aed 0x979a 0x126d 0x807 0x2c1e 0x975d 0x128f 0x814 0x2d50 0x9719 0x1273 0x80e 0x2e81 0x96d9 0x1161 0x7f7 0x2fb2 0x96a3 0x115a 0x7f4 0x30e3 0x9678 0x1224 0x804 0x3215 0x9648 0x12f6 0x81c 0x3346 0x960d 0x1287 0x82f 0x3477 0x95e8 0x117f 0x82b 0x35a8 0x95c1 0x11b0 0x813 0x36da 0x9598 0x1244 0x802 0x380b 0x956f 0x12e1 0x80d 0x393c 0x9534 0x131f 0x827 0x3a6d 0x951c 0x1352 0x83a 0x3b9f 0x94eb 0x1282 0x840 0x3cd0 0x94d5 0x11e5 0x81d 0x3e01 0x94b7 0x12a2 0x7f8 0x3f32 0x948e 0x1355 0x7ff 0x4064 0x9470 0x13eb 0x81a 0x4195 0x9447 0x137e 0x82e 0x42c6 0x9432 0x1248 0x83c 0x43f7 0x940b 0x12b9 0x82b 0x4529 0x9400 0x13c4 0x805 0x465a 0x93eb 0x1437 0x7f3 0x478b 0x93cb 0x1405 0x80b 0x48bc 0x93a5 0x129f 0x826 0x49ee 0x938f 0x1335 0x837 0x4b1f 0x9373 0x1426 0x833 0x4c50 0x935c 0x1459 0x811 0x4d81 0x933c 0x147d 0x7fc 0x4eb3 0x9311 0x145e 0x810 0x4fe4 0x92e5 0x1449 0x82f 0x5115 0x92c9 0x145b 0x849 0x5246 0x9296 0x13d7 0x84c 0x5378 0x925e 0x138b 0x834 0x54a9 0x9220 0x13ab 0x81c 0x55da 0x91f4 0x14bb 0x826 0x570b 0x91b3 0x1563 0x84c 0x583d 0x915f 0x1511 0x877 0x596e 0x9117 0x145c 0x884 0x5a9f 0x90e4 0x1432 0x86d 0x5bd0 0x90cf 0x145b 0x83c 0x5d02 0x90b6 0x14a3 0x839 0x5e33 0x90a1 0x1553 0x84b 0x5f64 0x9092 0x1638 0x856 0x6095 0x9069 0x172a 0x861 0x61c7 0x9006 0x181b 0x860 0x62f8 0x8ee7 0x1883 0x86a 0x6429 0x8d02 0x1920 0x8bf 0x655a 0x8a7c 0x1a9f 0x975 0x668c 0x86dc 0x1cd3 0xab0 0x67bd 0x801b 0x2796 0xcaa 0x68ee 0x7940 0x33db 0xe57 0x6a1f 0x7940 0x33db 0xe9d 0x6b51 0x7940 0x33db 0xe82 0x6c82 0x7940 0x33db 0xe7e 0x6db3 0x7940 0x33db 0xe7e 0x6ee4 0x7940 0x33db 0xe7e 0x7016 0x7940 0x33db 0xe7e 0x7147 0x7940 0x33db 0xe7e 0x7278 0x7940 0x33db 0xe7e 0x73a9 0x7940 0x33db 0xe7e 0x74db 0x7940 0x33db 0xe7e 0x760c 0x7940 0x33db 0xe7e>;
				battery0-profile-t3-col = <0x4>;
				battery0-profile-t3-num = <0x64>;
				battery0-profile-t4 = <0x0 0xa4a6 0x1a87 0x1a87 0x131 0xa3b1 0x1ad1 0x1ad1 0x263 0xa2a9 0x1c05 0x1c05 0x394 0xa198 0x1b54 0x1b54 0x4c5 0xa0be 0x1c02 0x1c02 0x5f6 0xa032 0x1c85 0x1c85 0x728 0x9fc5 0x1b7b 0x1b7b 0x859 0x9f65 0x1cfe 0x1cfe 0x98a 0x9ee7 0x1cb0 0x1cb0 0xabb 0x9e4a 0x1b8a 0x1b8a 0xbed 0x9d92 0x1b07 0x1b07 0xd1e 0x9cdd 0x1aa2 0x1aa2 0xe4f 0x9c3b 0x188c 0x188c 0xf80 0x9bc3 0x1a6c 0x1a6c 0x10b2 0x9b55 0x180f 0x180f 0x11e3 0x9af4 0x198b 0x198b 0x1314 0x9aa4 0x17ad 0x17ad 0x1445 0x9a5a 0x18a2 0x18a2 0x1577 0x9a05 0x18b4 0x18b4 0x16a8 0x99a9 0x18c6 0x18c6 0x17d9 0x994a 0x17e7 0x17e7 0x190a 0x98e8 0x17f4 0x17f4 0x1a3c 0x9888 0x1771 0x1771 0x1b6d 0x982b 0x1805 0x1805 0x1c9e 0x97da 0x16e0 0x16e0 0x1dcf 0x9788 0x1761 0x1761 0x1f01 0x9741 0x1760 0x1760 0x2032 0x9709 0x15ca 0x15ca 0x2163 0x96d1 0x174e 0x174e 0x2294 0x9694 0x1715 0x1715 0x23c6 0x965c 0x1739 0x1739 0x24f7 0x9629 0x1739 0x1739 0x2628 0x95f6 0x1739 0x1739 0x2759 0x95c3 0x1739 0x1739 0x288b 0x9597 0x1739 0x1739 0x29bc 0x956e 0x1739 0x1739 0x2aed 0x9545 0x1739 0x1739 0x2c1e 0x9516 0x1739 0x1739 0x2d50 0x94f1 0x1739 0x1739 0x2e81 0x94cb 0x1739 0x1739 0x2fb2 0x94aa 0x1739 0x1739 0x30e3 0x9493 0x1739 0x1739 0x3215 0x946f 0x1739 0x1739 0x3346 0x9456 0x1739 0x1739 0x3477 0x944a 0x1739 0x1739 0x35a8 0x942f 0x1739 0x1739 0x36da 0x9422 0x1739 0x1739 0x380b 0x940e 0x1739 0x1739 0x393c 0x93f1 0x1739 0x1739 0x3a6d 0x93dc 0x1739 0x1739 0x3b9f 0x93c7 0x1739 0x1739 0x3cd0 0x93bc 0x1739 0x1739 0x3e01 0x93a8 0x1739 0x1739 0x3f32 0x9380 0x1739 0x1739 0x4064 0x9362 0x1739 0x1739 0x4195 0x9343 0x1739 0x1739 0x42c6 0x931b 0x1739 0x1739 0x43f7 0x92fb 0x1739 0x1739 0x4529 0x92c8 0x1739 0x1739 0x465a 0x9296 0x1739 0x1739 0x478b 0x926c 0x1739 0x1739 0x48bc 0x9239 0x1739 0x1739 0x49ee 0x9203 0x1739 0x1739 0x4b1f 0x91ba 0x1739 0x1739 0x4c50 0x916f 0x1739 0x1739 0x4d81 0x913a 0x1739 0x1739 0x4eb3 0x90ff 0x198c 0x1739 0x4fe4 0x90ce 0x198c 0x1739 0x5115 0x90a8 0x198c 0x1739 0x5246 0x9082 0x198c 0x1739 0x5378 0x9042 0x198c 0x1739 0x54a9 0x8fee 0x198c 0x1739 0x55da 0x8f64 0x198c 0x1739 0x570b 0x8e68 0x198c 0x1739 0x583d 0x8cca 0x198c 0x1739 0x596e 0x8a75 0x198c 0x1739 0x5a9f 0x86f8 0x198c 0x1739 0x5bd0 0x8172 0x198c 0x1739 0x5d02 0x7882 0x198c 0x1739 0x5e33 0x7882 0x198c 0x1739 0x5f64 0x7882 0x198c 0x1739 0x6095 0x7882 0x198c 0x1739 0x61c7 0x7882 0x198c 0x1739 0x62f8 0x7882 0x198c 0x1739 0x6429 0x7882 0x198c 0x1739 0x655a 0x7882 0x198c 0x1739 0x668c 0x7882 0x198c 0x1739 0x67bd 0x7882 0x198c 0x1739 0x68ee 0x7882 0x198c 0x1739 0x6a1f 0x7882 0x198c 0x1739 0x6b51 0x7882 0x198c 0x1739 0x6c82 0x7882 0x198c 0x1739 0x6db3 0x7882 0x198c 0x1739 0x6ee4 0x7882 0x198c 0x1739 0x7016 0x7882 0x198c 0x1739 0x7147 0x7882 0x198c 0x1739 0x7278 0x7882 0x198c 0x1739 0x73a9 0x7882 0x198c 0x1739 0x74db 0x7882 0x198c 0x1739 0x760c 0x7882 0x198c 0x1739>;
				battery0-profile-t4-col = <0x4>;
				battery0-profile-t4-num = <0x64>;
				battery0-profile-t5 = <0x0 0xa4a6 0x28d2 0x28d2 0x131 0xa3b1 0x28d9 0x28d9 0x263 0xa2a9 0x2a4e 0x2a4e 0x394 0xa198 0x2ae2 0x2ae2 0x4c5 0xa0be 0x2b23 0x2b23 0x5f6 0xa032 0x2c2e 0x2c2e 0x728 0x9fc5 0x2db0 0x2db0 0x859 0x9f65 0x2e5d 0x2e5d 0x98a 0x9ee7 0x2e2a 0x2e2a 0xabb 0x9e4a 0x2df7 0x2df7 0xbed 0x9d92 0x2db7 0x2db7 0xd1e 0x9cdd 0x2d5a 0x2d5a 0xe4f 0x9c3b 0x2d62 0x2d62 0xf80 0x9bc3 0x2cd0 0x2cd0 0x10b2 0x9b55 0x2c63 0x2c63 0x11e3 0x9af4 0x2c29 0x2c29 0x1314 0x9aa4 0x2c0a 0x2c0a 0x1445 0x9a5a 0x2c66 0x2c66 0x1577 0x9a05 0x2ccb 0x2ccb 0x16a8 0x99a9 0x2cec 0x2cec 0x17d9 0x994a 0x2ce2 0x2ce2 0x190a 0x98e8 0x2ce7 0x2ce7 0x1a3c 0x9888 0x2cd1 0x2cd1 0x1b6d 0x982b 0x2c7d 0x2c7d 0x1c9e 0x97da 0x2c58 0x2c58 0x1dcf 0x9788 0x2bf6 0x2bf6 0x1f01 0x9741 0x2b82 0x2b82 0x2032 0x9709 0x2b43 0x2b43 0x2163 0x96d1 0x2b37 0x2b37 0x2294 0x9694 0x2b35 0x2b35 0x23c6 0x965c 0x2b0e 0x2b0e 0x24f7 0x9629 0x2aea 0x2aea 0x2628 0x95f6 0x2b47 0x2b47 0x2759 0x95c3 0x2b7f 0x2b7f 0x288b 0x9597 0x2ba4 0x2ba4 0x29bc 0x956e 0x2bf0 0x2bf0 0x2aed 0x9545 0x2bea 0x2bea 0x2c1e 0x9516 0x2bfb 0x2bfb 0x2d50 0x94f1 0x2c3f 0x2c3f 0x2e81 0x94cb 0x2cb0 0x2cb0 0x2fb2 0x94aa 0x2d66 0x2d66 0x30e3 0x9493 0x2e57 0x2e57 0x3215 0x946f 0x2de8 0x2de8 0x3346 0x9456 0x2c7a 0x2c7a 0x3477 0x944a 0x2d15 0x2d15 0x35a8 0x942f 0x2da2 0x2da2 0x36da 0x9422 0x2e32 0x2e32 0x380b 0x940e 0x2eb9 0x2eb9 0x393c 0x93f1 0x2e9a 0x2e9a 0x3a6d 0x93dc 0x2e50 0x2e50 0x3b9f 0x93c7 0x2dbd 0x2dbd 0x3cd0 0x93bc 0x2d6c 0x2d6c 0x3e01 0x93a8 0x2e76 0x2e76 0x3f32 0x9380 0x2f2a 0x2f2a 0x4064 0x9362 0x2fc3 0x2fc3 0x4195 0x9343 0x308a 0x308a 0x42c6 0x931b 0x30c2 0x30c2 0x43f7 0x92fb 0x3153 0x3153 0x4529 0x92c8 0x3168 0x3168 0x465a 0x9296 0x3147 0x3147 0x478b 0x926c 0x3104 0x3104 0x48bc 0x9239 0x31f2 0x31f2 0x49ee 0x9203 0x33b4 0x33b4 0x4b1f 0x91ba 0x3564 0x3564 0x4c50 0x916f 0x3757 0x3757 0x4d81 0x913a 0x380e 0x380e 0x4eb3 0x90ff 0x3819 0x3819 0x4fe4 0x90ce 0x38e8 0x38e8 0x5115 0x90a8 0x3bbd 0x3bbd 0x5246 0x9082 0x3e96 0x3e96 0x5378 0x9042 0x409d 0x409d 0x54a9 0x8fee 0x416a 0x416a 0x55da 0x8f64 0x42e8 0x42e8 0x570b 0x8e68 0x45fb 0x45fb 0x583d 0x8cca 0x4743 0x4743 0x596e 0x8a75 0x481d 0x481d 0x5a9f 0x86f8 0x4c23 0x4c23 0x5bd0 0x8172 0x45ef 0x45ef 0x5d02 0x7882 0x3200 0x3200 0x5e33 0x7882 0x3200 0x3200 0x5f64 0x7882 0x3200 0x3200 0x6095 0x7882 0x3200 0x3200 0x61c7 0x7882 0x3200 0x3200 0x62f8 0x7882 0x3200 0x3200 0x6429 0x7882 0x3200 0x3200 0x655a 0x7882 0x3200 0x3200 0x668c 0x7882 0x3200 0x3200 0x67bd 0x7882 0x3200 0x3200 0x68ee 0x7882 0x3200 0x3200 0x6a1f 0x7882 0x3200 0x3200 0x6b51 0x7882 0x3200 0x3200 0x6c82 0x7882 0x3200 0x3200 0x6db3 0x7882 0x3200 0x3200 0x6ee4 0x7882 0x3200 0x3200 0x7016 0x7882 0x3200 0x3200 0x7147 0x7882 0x3200 0x3200 0x7278 0x7882 0x3200 0x3200 0x73a9 0x7882 0x3200 0x3200 0x74db 0x7882 0x3200 0x3200 0x760c 0x7882 0x3200 0x3200>;
				battery0-profile-t5-col = <0x4>;
				battery0-profile-t5-num = <0x64>;
				battery1-profile-t0 = <0x0 0xa8d4 0x1fe 0x311 0x262 0xa832 0x1fe 0x361 0x4c6 0xa7b8 0x208 0x33c 0x728 0xa73e 0x209 0x317 0x98a 0xa6ce 0x21d 0x2f4 0xbec 0xa65d 0x225 0x2ce 0xe50 0xa5e3 0x21d 0x2bb 0x10b2 0xa56b 0x226 0x2a0 0x1314 0xa4f9 0x226 0x28b 0x1576 0xa481 0x228 0x27c 0x17da 0xa411 0x230 0x26e 0x1a3c 0xa3a3 0x230 0x25e 0x1c9e 0xa33d 0x22e 0x24c 0x1f00 0xa2d3 0x226 0x23c 0x2164 0xa25d 0x22b 0x233 0x23c6 0xa1f7 0x23a 0x22a 0x2628 0xa18f 0x23d 0x221 0x288a 0xa126 0x241 0x21d 0x2aee 0xa0b9 0x23a 0x219 0x2d50 0xa050 0x23e 0x217 0x2fb2 0x9fe4 0x240 0x215 0x3214 0x9f82 0x23e 0x210 0x3478 0x9f2b 0x24d 0x209 0x36da 0x9ee6 0x26a 0x1fc 0x393c 0x9e9d 0x277 0x1ef 0x3b9e 0x9e29 0x263 0x1f4 0x3e02 0x9da0 0x258 0x1f8 0x4064 0x9d16 0x258 0x1fd 0x42c6 0x9ca7 0x268 0x1fe 0x4528 0x9c4b 0x26b 0x1fe 0x478c 0x9c06 0x273 0x1fa 0x49ee 0x9bc8 0x286 0x1f3 0x4c50 0x9b8c 0x290 0x1ed 0x4eb2 0x9b53 0x28e 0x1e5 0x5116 0x9b03 0x284 0x1e5 0x5378 0x9abb 0x293 0x1e1 0x55da 0x9a6a 0x29e 0x1e0 0x583c 0x9a1c 0x2a5 0x1e4 0x5aa0 0x99b9 0x2a1 0x1e8 0x5d02 0x993b 0x289 0x1f5 0x5f64 0x98af 0x271 0x205 0x61c6 0x9837 0x24e 0x212 0x642a 0x97d7 0x24c 0x21c 0x668c 0x9783 0x246 0x21e 0x68ee 0x9732 0x22c 0x226 0x6b50 0x96f1 0x226 0x226 0x6db4 0x96bc 0x226 0x226 0x7016 0x9688 0x21d 0x226 0x7278 0x964c 0x213 0x226 0x74da 0x9621 0x212 0x223 0x773e 0x95ef 0x21c 0x221 0x79a0 0x95bc 0x213 0x221 0x7c02 0x9593 0x21c 0x221 0x7e64 0x956a 0x212 0x221 0x80c8 0x9542 0x212 0x221 0x832a 0x9519 0x209 0x221 0x858c 0x94fb 0x21d 0x21c 0x87ee 0x94dc 0x22f 0x21c 0x8a52 0x94bc 0x226 0x21c 0x8cb4 0x948b 0x226 0x21c 0x8f16 0x946e 0x227 0x21c 0x9178 0x9459 0x231 0x219 0x93dc 0x9445 0x23c 0x214 0x963e 0x942f 0x246 0x212 0x98a0 0x9412 0x24e 0x212 0x9b02 0x93fc 0x24c 0x212 0x9d66 0x93e0 0x249 0x212 0x9fc8 0x93c9 0x258 0x212 0xa22a 0x93a8 0x251 0x214 0xa48c 0x937f 0x23a 0x219 0xa6f0 0x9356 0x237 0x21c 0xa952 0x9334 0x233 0x21c 0xabb4 0x9319 0x237 0x21d 0xae16 0x92ed 0x230 0x221 0xb07a 0x92be 0x229 0x222 0xb2dc 0x9299 0x21c 0x226 0xb53e 0x9276 0x218 0x226 0xb7a0 0x9251 0x217 0x221 0xba04 0x9237 0x221 0x21c 0xbc66 0x9214 0x226 0x218 0xbec8 0x91e1 0x22b 0x217 0xc12a 0x91a4 0x221 0x217 0xc38e 0x9167 0x217 0x213 0xc5f0 0x9134 0x222 0x212 0xc852 0x90fc 0x22c 0x20e 0xcab4 0x90ad 0x225 0x212 0xcd18 0x9064 0x222 0x212 0xcf7a 0x9046 0x226 0x20e 0xd1dc 0x903c 0x22d 0x205 0xd43e 0x9031 0x23d 0x1fb 0xd6a2 0x9027 0x244 0x1f5 0xd904 0x900f 0x259 0x1f4 0xdb66 0x8fdb 0x271 0x1de 0xddc8 0x8f14 0x26f 0x193 0xe02c 0x8d80 0x26c 0x190 0xe28e 0x8b6a 0x28b 0x190 0xe4f0 0x888f 0x2bb 0x190 0xe752 0x8448 0x336 0x190 0xe9b6 0x7bb8 0x1150 0x190 0xec18 0x6d7e 0xa5a 0x190>;
				battery1-profile-t0-col = <0x4>;
				battery1-profile-t0-num = <0x64>;
				battery1-profile-t1 = <0x0 0xa8d4 0x27e 0x311 0x262 0xa832 0x27e 0x361 0x4c6 0xa7b8 0x28a 0x33c 0x728 0xa73e 0x28c 0x317 0x98a 0xa6ce 0x2a4 0x2f4 0xbec 0xa65d 0x2af 0x2ce 0xe50 0xa5e3 0x2a5 0x2bb 0x10b2 0xa56b 0x2b0 0x2a0 0x1314 0xa4f9 0x2b0 0x28b 0x1576 0xa481 0x2b2 0x27c 0x17da 0xa411 0x2bc 0x26e 0x1a3c 0xa3a3 0x2bc 0x25e 0x1c9e 0xa33d 0x2ba 0x24c 0x1f00 0xa2d3 0x2b0 0x23c 0x2164 0xa25d 0x2b6 0x233 0x23c6 0xa1f7 0x2c9 0x22a 0x2628 0xa18f 0x2cd 0x221 0x288a 0xa126 0x2d1 0x21d 0x2aee 0xa0b9 0x2c9 0x219 0x2d50 0xa050 0x2cd 0x217 0x2fb2 0x9fe4 0x2d0 0x215 0x3214 0x9f82 0x2ce 0x210 0x3478 0x9f2b 0x2e0 0x209 0x36da 0x9ee6 0x304 0x1fc 0x393c 0x9e9d 0x315 0x1ef 0x3b9e 0x9e29 0x2fb 0x1f4 0x3e02 0x9da0 0x2ee 0x1f8 0x4064 0x9d16 0x2ee 0x1fd 0x42c6 0x9ca7 0x302 0x1fe 0x4528 0x9c4b 0x306 0x1fe 0x478c 0x9c06 0x310 0x1fa 0x49ee 0x9bc8 0x327 0x1f3 0x4c50 0x9b8c 0x334 0x1ed 0x4eb2 0x9b53 0x332 0x1e5 0x5116 0x9b03 0x325 0x1e5 0x5378 0x9abb 0x338 0x1e1 0x55da 0x9a6a 0x346 0x1e0 0x583c 0x9a1c 0x34e 0x1e4 0x5aa0 0x99b9 0x34a 0x1e8 0x5d02 0x993b 0x32b 0x1f5 0x5f64 0x98af 0x30e 0x205 0x61c6 0x9837 0x2e2 0x212 0x642a 0x97d7 0x2df 0x21c 0x668c 0x9783 0x2d8 0x21e 0x68ee 0x9732 0x2b7 0x226 0x6b50 0x96f1 0x2b0 0x226 0x6db4 0x96bc 0x2b0 0x226 0x7016 0x9688 0x2a5 0x226 0x7278 0x964c 0x298 0x226 0x74da 0x9621 0x297 0x223 0x773e 0x95ef 0x2a3 0x221 0x79a0 0x95bc 0x297 0x221 0x7c02 0x9593 0x2a3 0x221 0x7e64 0x956a 0x297 0x221 0x80c8 0x9542 0x297 0x221 0x832a 0x9519 0x28b 0x221 0x858c 0x94fb 0x2a4 0x21c 0x87ee 0x94dc 0x2bb 0x21c 0x8a52 0x94bc 0x2b0 0x21c 0x8cb4 0x948b 0x2b0 0x21c 0x8f16 0x946e 0x2b1 0x21c 0x9178 0x9459 0x2be 0x219 0x93dc 0x9445 0x2cb 0x214 0x963e 0x942f 0x2d7 0x212 0x98a0 0x9412 0x2e2 0x212 0x9b02 0x93fc 0x2df 0x212 0x9d66 0x93e0 0x2db 0x212 0x9fc8 0x93c9 0x2ee 0x212 0xa22a 0x93a8 0x2e5 0x214 0xa48c 0x937f 0x2c9 0x219 0xa6f0 0x9356 0x2c5 0x21c 0xa952 0x9334 0x2c0 0x21c 0xabb4 0x9319 0x2c5 0x21d 0xae16 0x92ed 0x2bc 0x221 0xb07a 0x92be 0x2b3 0x222 0xb2dc 0x9299 0x2a3 0x226 0xb53e 0x9276 0x29e 0x226 0xb7a0 0x9251 0x29c 0x221 0xba04 0x9237 0x2a9 0x21c 0xbc66 0x9214 0x2b0 0x218 0xbec8 0x91e1 0x2b6 0x217 0xc12a 0x91a4 0x2a9 0x217 0xc38e 0x9167 0x29d 0x213 0xc5f0 0x9134 0x2aa 0x212 0xc852 0x90fc 0x2b7 0x20e 0xcab4 0x90ad 0x2ae 0x212 0xcd18 0x9064 0x2ab 0x212 0xcf7a 0x9046 0x2b0 0x20e 0xd1dc 0x903c 0x2b8 0x205 0xd43e 0x9031 0x2cd 0x1fb 0xd6a2 0x9027 0x2d5 0x1f5 0xd904 0x900f 0x2ef 0x1f4 0xdb66 0x8fdb 0x30d 0x1de 0xddc8 0x8f14 0x30b 0x193 0xe02c 0x8d80 0x307 0x190 0xe28e 0x8b6a 0x32d 0x190 0xe4f0 0x888f 0x36a 0x190 0xe752 0x8448 0x403 0x190 0xe9b6 0x7bb8 0x15a4 0x190 0xec18 0x6d7e 0xcf1 0x190>;
				battery1-profile-t1-col = <0x4>;
				battery1-profile-t1-num = <0x64>;
				battery1-profile-t2 = <0x0 0xa816 0x311 0x311 0x262 0xa774 0x361 0x361 0x4c6 0xa6fa 0x33c 0x33c 0x728 0xa67f 0x317 0x317 0x98a 0xa5fc 0x2f4 0x2f4 0xbec 0xa583 0x2ce 0x2ce 0xe50 0xa51c 0x2bb 0x2bb 0x10b2 0xa4ab 0x2a0 0x2a0 0x1314 0xa434 0x28b 0x28b 0x1576 0xa3cd 0x27c 0x27c 0x17da 0xa35e 0x26e 0x26e 0x1a3c 0xa2f7 0x25e 0x25e 0x1c9e 0xa287 0x24c 0x24c 0x1f00 0xa219 0x23c 0x23c 0x2164 0xa1b1 0x233 0x233 0x23c6 0xa143 0x22a 0x22a 0x2628 0xa0d4 0x221 0x221 0x288a 0xa064 0x21d 0x21d 0x2aee 0xa009 0x219 0x219 0x2d50 0x9fb4 0x217 0x217 0x2fb2 0x9f71 0x215 0x215 0x3214 0x9f30 0x210 0x210 0x3478 0x9ed4 0x209 0x209 0x36da 0x9e48 0x1fc 0x1fc 0x393c 0x9d9c 0x1ef 0x1ef 0x3b9e 0x9cf8 0x1f4 0x1f4 0x3e02 0x9c73 0x1f8 0x1f8 0x4064 0x9c03 0x1fd 0x1fd 0x42c6 0x9ba8 0x1fe 0x1fe 0x4528 0x9b62 0x1fe 0x1fe 0x478c 0x9b14 0x1fa 0x1fa 0x49ee 0x9ac9 0x1f3 0x1f3 0x4c50 0x9a6f 0x1ed 0x1ed 0x4eb2 0x99ff 0x1e5 0x1e5 0x5116 0x9989 0x1e5 0x1e5 0x5378 0x991b 0x1e1 0x1e1 0x55da 0x98bc 0x1e0 0x1e0 0x583c 0x9868 0x1e4 0x1e4 0x5aa0 0x981d 0x1e8 0x1e8 0x5d02 0x97cf 0x1f5 0x1f5 0x5f64 0x9785 0x205 0x205 0x61c6 0x974c 0x212 0x212 0x642a 0x971a 0x21c 0x21c 0x668c 0x96d7 0x21e 0x21e 0x68ee 0x96a0 0x226 0x226 0x6b50 0x9675 0x226 0x226 0x6db4 0x963c 0x226 0x226 0x7016 0x9606 0x226 0x226 0x7278 0x95dc 0x226 0x226 0x74da 0x95b3 0x223 0x223 0x773e 0x9581 0x221 0x221 0x79a0 0x9558 0x221 0x221 0x7c02 0x9539 0x221 0x221 0x7e64 0x951a 0x221 0x221 0x80c8 0x94e8 0x221 0x221 0x832a 0x94bf 0x221 0x221 0x858c 0x94aa 0x21c 0x21c 0x87ee 0x9483 0x21c 0x21c 0x8a52 0x946e 0x21c 0x21c 0x8cb4 0x944e 0x21c 0x21c 0x8f16 0x9428 0x21c 0x21c 0x9178 0x9413 0x219 0x219 0x93dc 0x93fd 0x214 0x214 0x963e 0x93dd 0x212 0x212 0x98a0 0x93b5 0x212 0x212 0x9b02 0x938e 0x212 0x212 0x9d66 0x936d 0x212 0x212 0x9fc8 0x9347 0x212 0x212 0xa22a 0x9326 0x214 0x214 0xa48c 0x92fd 0x219 0x219 0xa6f0 0x92d4 0x21c 0x21c 0xa952 0x92ac 0x21c 0x21c 0xabb4 0x9283 0x21d 0x21d 0xae16 0x9250 0x221 0x221 0xb07a 0x9210 0x222 0x222 0xb2dc 0x91e1 0x226 0x226 0xb53e 0x91b0 0x226 0x226 0xb7a0 0x916a 0x221 0x221 0xba04 0x911b 0x21c 0x21c 0xbc66 0x90de 0x218 0x218 0xbec8 0x90ba 0x217 0x217 0xc12a 0x90a0 0x217 0x217 0xc38e 0x9082 0x213 0x213 0xc5f0 0x9074 0x212 0x212 0xc852 0x9063 0x20e 0x20e 0xcab4 0x9039 0x212 0x212 0xcd18 0x8f9f 0x212 0x212 0xcf7a 0x8e48 0x20e 0x20e 0xd1dc 0x8c3a 0x205 0x205 0xd43e 0x897c 0x1fb 0x1fb 0xd6a2 0x8573 0x1f5 0x1f5 0xd904 0x7c66 0x1f4 0x1f4 0xdb66 0x6e32 0x1de 0x1de 0xddc8 0x6e32 0x193 0x193 0xe02c 0x6e32 0x190 0x190 0xe28e 0x6e32 0x190 0x190 0xe4f0 0x6e32 0x190 0x190 0xe752 0x6e32 0x190 0x190 0xe9b6 0x6e32 0x190 0x190 0xec18 0x6e32 0x190 0x190>;
				battery1-profile-t2-col = <0x4>;
				battery1-profile-t2-num = <0x64>;
				battery1-profile-t3 = <0x0 0xa6d6 0x76c 0x843 0x262 0xa60b 0x76d 0x8ba 0x4c6 0xa574 0x7a0 0x87f 0x728 0xa4fa 0x7d1 0x83d 0x98a 0xa480 0x7df 0x7b9 0xbec 0xa407 0x7f7 0x786 0xe50 0xa39f 0x804 0x757 0x10b2 0xa329 0x81b 0x6c2 0x1314 0xa2cb 0x87d 0x6a3 0x1576 0xa25b 0x8c6 0x637 0x17da 0xa1eb 0x8fb 0x626 0x1a3c 0xa17d 0x927 0x5b4 0x1c9e 0xa117 0x8fe 0x5ad 0x1f00 0xa0af 0x8c3 0x547 0x2164 0xa044 0x885 0x549 0x23c6 0x9fed 0x8b7 0x4f4 0x2628 0x9faa 0x928 0x4ce 0x288a 0x9f6e 0x981 0x4bb 0x2aee 0x9f0e 0x9b0 0x467 0x2d50 0x9e89 0x981 0x44b 0x2fb2 0x9de9 0x90a 0x44b 0x3214 0x9d34 0x8f7 0x435 0x3478 0x9c90 0x944 0x40e 0x36da 0x9c16 0x996 0x405 0x393c 0x9ba0 0x989 0x412 0x3b9e 0x9b43 0x91f 0x418 0x3e02 0x9af7 0x901 0x405 0x4064 0x9aa6 0x948 0x3e8 0x42c6 0x9a4f 0x97a 0x3db 0x4528 0x99e8 0x97e 0x3e2 0x478c 0x9984 0x912 0x3ed 0x49ee 0x9928 0x8bc 0x3ec 0x4c50 0x98c7 0x8c8 0x3e2 0x4eb2 0x986d 0x8ee 0x3da 0x5116 0x981c 0x90c 0x3e3 0x5378 0x97d7 0x936 0x3f1 0x55da 0x979a 0x937 0x404 0x583c 0x975d 0x948 0x40a 0x5aa0 0x9719 0x93a 0x407 0x5d02 0x96d9 0x8b1 0x3fc 0x5f64 0x96a3 0x8ad 0x3fa 0x61c6 0x9678 0x912 0x402 0x642a 0x9648 0x97b 0x40e 0x668c 0x960d 0x944 0x418 0x68ee 0x95e8 0x8c0 0x416 0x6b50 0x95c1 0x8d8 0x40a 0x6db4 0x9598 0x922 0x401 0x7016 0x956f 0x971 0x407 0x7278 0x9534 0x990 0x414 0x74da 0x951c 0x9a9 0x41d 0x773e 0x94eb 0x941 0x420 0x79a0 0x94d5 0x8f3 0x40f 0x7c02 0x94b7 0x951 0x3fc 0x7e64 0x948e 0x9ab 0x400 0x80c8 0x9470 0x9f6 0x40d 0x832a 0x9447 0x9bf 0x417 0x858c 0x9432 0x924 0x41e 0x87ee 0x940b 0x95d 0x416 0x8a52 0x9400 0x9e2 0x403 0x8cb4 0x93eb 0xa1c 0x3fa 0x8f16 0x93cb 0xa03 0x406 0x9178 0x93a5 0x950 0x413 0x93dc 0x938f 0x99b 0x41c 0x963e 0x9373 0xa13 0x41a 0x98a0 0x935c 0xa2d 0x409 0x9b02 0x933c 0xa3f 0x3fe 0x9d66 0x9311 0xa2f 0x408 0x9fc8 0x92e5 0xa25 0x418 0xa22a 0x92c9 0xa2e 0x425 0xa48c 0x9296 0x9ec 0x426 0xa6f0 0x925e 0x9c6 0x41a 0xa952 0x9220 0x9d6 0x40e 0xabb4 0x91f4 0xa5e 0x413 0xae16 0x91b3 0xab2 0x426 0xb07a 0x915f 0xa89 0x43c 0xb2dc 0x9117 0xa2e 0x442 0xb53e 0x90e4 0xa19 0x437 0xb7a0 0x90cf 0xa2e 0x41e 0xba04 0x90b6 0xa52 0x41d 0xbc66 0x90a1 0xaaa 0x426 0xbec8 0x9092 0xb1c 0x42b 0xc12a 0x9069 0xb95 0x431 0xc38e 0x9006 0xc0e 0x430 0xc5f0 0x8ee7 0xc42 0x435 0xc852 0x8d02 0xc90 0x460 0xcab4 0x8a7c 0xd50 0x4bb 0xcd18 0x86dc 0xe6a 0x558 0xcf7a 0x801b 0x13cb 0x655 0xd1dc 0x7940 0x19ee 0x72c 0xd43e 0x7940 0x19ee 0x74f 0xd6a2 0x7940 0x19ee 0x741 0xd904 0x7940 0x19ee 0x73f 0xdb66 0x7940 0x19ee 0x73f 0xddc8 0x7940 0x19ee 0x73f 0xe02c 0x7940 0x19ee 0x73f 0xe28e 0x7940 0x19ee 0x73f 0xe4f0 0x7940 0x19ee 0x73f 0xe752 0x7940 0x19ee 0x73f 0xe9b6 0x7940 0x19ee 0x73f 0xec18 0x7940 0x19ee 0x73f>;
				battery1-profile-t3-col = <0x4>;
				battery1-profile-t3-num = <0x64>;
				battery1-profile-t4 = <0x0 0xa4a6 0xd44 0xd44 0x262 0xa3b1 0xd69 0xd69 0x4c6 0xa2a9 0xe03 0xe03 0x728 0xa198 0xdaa 0xdaa 0x98a 0xa0be 0xe01 0xe01 0xbec 0xa032 0xe43 0xe43 0xe50 0x9fc5 0xdbe 0xdbe 0x10b2 0x9f65 0xe7f 0xe7f 0x1314 0x9ee7 0xe58 0xe58 0x1576 0x9e4a 0xdc5 0xdc5 0x17da 0x9d92 0xd84 0xd84 0x1a3c 0x9cdd 0xd51 0xd51 0x1c9e 0x9c3b 0xc46 0xc46 0x1f00 0x9bc3 0xd36 0xd36 0x2164 0x9b55 0xc08 0xc08 0x23c6 0x9af4 0xcc6 0xcc6 0x2628 0x9aa4 0xbd7 0xbd7 0x288a 0x9a5a 0xc51 0xc51 0x2aee 0x9a05 0xc5a 0xc5a 0x2d50 0x99a9 0xc63 0xc63 0x2fb2 0x994a 0xbf4 0xbf4 0x3214 0x98e8 0xbfa 0xbfa 0x3478 0x9888 0xbb9 0xbb9 0x36da 0x982b 0xc03 0xc03 0x393c 0x97da 0xb70 0xb70 0x3b9e 0x9788 0xbb1 0xbb1 0x3e02 0x9741 0xbb0 0xbb0 0x4064 0x9709 0xae5 0xae5 0x42c6 0x96d1 0xba7 0xba7 0x4528 0x9694 0xb8b 0xb8b 0x478c 0x965c 0xb9d 0xb9d 0x49ee 0x9629 0xb9d 0xb9d 0x4c50 0x95f6 0xb9d 0xb9d 0x4eb2 0x95c3 0xb9d 0xb9d 0x5116 0x9597 0xb9d 0xb9d 0x5378 0x956e 0xb9d 0xb9d 0x55da 0x9545 0xb9d 0xb9d 0x583c 0x9516 0xb9d 0xb9d 0x5aa0 0x94f1 0xb9d 0xb9d 0x5d02 0x94cb 0xb9d 0xb9d 0x5f64 0x94aa 0xb9d 0xb9d 0x61c6 0x9493 0xb9d 0xb9d 0x642a 0x946f 0xb9d 0xb9d 0x668c 0x9456 0xb9d 0xb9d 0x68ee 0x944a 0xb9d 0xb9d 0x6b50 0x942f 0xb9d 0xb9d 0x6db4 0x9422 0xb9d 0xb9d 0x7016 0x940e 0xb9d 0xb9d 0x7278 0x93f1 0xb9d 0xb9d 0x74da 0x93dc 0xb9d 0xb9d 0x773e 0x93c7 0xb9d 0xb9d 0x79a0 0x93bc 0xb9d 0xb9d 0x7c02 0x93a8 0xb9d 0xb9d 0x7e64 0x9380 0xb9d 0xb9d 0x80c8 0x9362 0xb9d 0xb9d 0x832a 0x9343 0xb9d 0xb9d 0x858c 0x931b 0xb9d 0xb9d 0x87ee 0x92fb 0xb9d 0xb9d 0x8a52 0x92c8 0xb9d 0xb9d 0x8cb4 0x9296 0xb9d 0xb9d 0x8f16 0x926c 0xb9d 0xb9d 0x9178 0x9239 0xb9d 0xb9d 0x93dc 0x9203 0xb9d 0xb9d 0x963e 0x91ba 0xb9d 0xb9d 0x98a0 0x916f 0xb9d 0xb9d 0x9b02 0x913a 0xb9d 0xb9d 0x9d66 0x90ff 0xcc6 0xb9d 0x9fc8 0x90ce 0xcc6 0xb9d 0xa22a 0x90a8 0xcc6 0xb9d 0xa48c 0x9082 0xcc6 0xb9d 0xa6f0 0x9042 0xcc6 0xb9d 0xa952 0x8fee 0xcc6 0xb9d 0xabb4 0x8f64 0xcc6 0xb9d 0xae16 0x8e68 0xcc6 0xb9d 0xb07a 0x8cca 0xcc6 0xb9d 0xb2dc 0x8a75 0xcc6 0xb9d 0xb53e 0x86f8 0xcc6 0xb9d 0xb7a0 0x8172 0xcc6 0xb9d 0xba04 0x7882 0xcc6 0xb9d 0xbc66 0x7882 0xcc6 0xb9d 0xbec8 0x7882 0xcc6 0xb9d 0xc12a 0x7882 0xcc6 0xb9d 0xc38e 0x7882 0xcc6 0xb9d 0xc5f0 0x7882 0xcc6 0xb9d 0xc852 0x7882 0xcc6 0xb9d 0xcab4 0x7882 0xcc6 0xb9d 0xcd18 0x7882 0xcc6 0xb9d 0xcf7a 0x7882 0xcc6 0xb9d 0xd1dc 0x7882 0xcc6 0xb9d 0xd43e 0x7882 0xcc6 0xb9d 0xd6a2 0x7882 0xcc6 0xb9d 0xd904 0x7882 0xcc6 0xb9d 0xdb66 0x7882 0xcc6 0xb9d 0xddc8 0x7882 0xcc6 0xb9d 0xe02c 0x7882 0xcc6 0xb9d 0xe28e 0x7882 0xcc6 0xb9d 0xe4f0 0x7882 0xcc6 0xb9d 0xe752 0x7882 0xcc6 0xb9d 0xe9b6 0x7882 0xcc6 0xb9d 0xec18 0x7882 0xcc6 0xb9d>;
				battery1-profile-t4-col = <0x4>;
				battery1-profile-t4-num = <0x64>;
				battery1-profile-t5 = <0x0 0xa4a6 0x1469 0x1469 0x262 0xa3b1 0x146d 0x146d 0x4c6 0xa2a9 0x1527 0x1527 0x728 0xa198 0x1571 0x1571 0x98a 0xa0be 0x1592 0x1592 0xbec 0xa032 0x1617 0x1617 0xe50 0x9fc5 0x16d8 0x16d8 0x10b2 0x9f65 0x172f 0x172f 0x1314 0x9ee7 0x1715 0x1715 0x1576 0x9e4a 0x16fc 0x16fc 0x17da 0x9d92 0x16dc 0x16dc 0x1a3c 0x9cdd 0x16ad 0x16ad 0x1c9e 0x9c3b 0x16b1 0x16b1 0x1f00 0x9bc3 0x1668 0x1668 0x2164 0x9b55 0x1632 0x1632 0x23c6 0x9af4 0x1615 0x1615 0x2628 0x9aa4 0x1605 0x1605 0x288a 0x9a5a 0x1633 0x1633 0x2aee 0x9a05 0x1666 0x1666 0x2d50 0x99a9 0x1676 0x1676 0x2fb2 0x994a 0x1671 0x1671 0x3214 0x98e8 0x1674 0x1674 0x3478 0x9888 0x1669 0x1669 0x36da 0x982b 0x163f 0x163f 0x393c 0x97da 0x162c 0x162c 0x3b9e 0x9788 0x15fb 0x15fb 0x3e02 0x9741 0x15c1 0x15c1 0x4064 0x9709 0x15a2 0x15a2 0x42c6 0x96d1 0x159c 0x159c 0x4528 0x9694 0x159b 0x159b 0x478c 0x965c 0x1587 0x1587 0x49ee 0x9629 0x1575 0x1575 0x4c50 0x95f6 0x15a4 0x15a4 0x4eb2 0x95c3 0x15c0 0x15c0 0x5116 0x9597 0x15d2 0x15d2 0x5378 0x956e 0x15f8 0x15f8 0x55da 0x9545 0x15f5 0x15f5 0x583c 0x9516 0x15fe 0x15fe 0x5aa0 0x94f1 0x1620 0x1620 0x5d02 0x94cb 0x1658 0x1658 0x5f64 0x94aa 0x16b3 0x16b3 0x61c6 0x9493 0x172c 0x172c 0x642a 0x946f 0x16f4 0x16f4 0x668c 0x9456 0x163d 0x163d 0x68ee 0x944a 0x168b 0x168b 0x6b50 0x942f 0x16d1 0x16d1 0x6db4 0x9422 0x1719 0x1719 0x7016 0x940e 0x175d 0x175d 0x7278 0x93f1 0x174d 0x174d 0x74da 0x93dc 0x1728 0x1728 0x773e 0x93c7 0x16df 0x16df 0x79a0 0x93bc 0x16b6 0x16b6 0x7c02 0x93a8 0x173b 0x173b 0x7e64 0x9380 0x1795 0x1795 0x80c8 0x9362 0x17e2 0x17e2 0x832a 0x9343 0x1845 0x1845 0x858c 0x931b 0x1861 0x1861 0x87ee 0x92fb 0x18aa 0x18aa 0x8a52 0x92c8 0x18b4 0x18b4 0x8cb4 0x9296 0x18a4 0x18a4 0x8f16 0x926c 0x1882 0x1882 0x9178 0x9239 0x18f9 0x18f9 0x93dc 0x9203 0x19da 0x19da 0x963e 0x91ba 0x1ab2 0x1ab2 0x98a0 0x916f 0x1bac 0x1bac 0x9b02 0x913a 0x1c07 0x1c07 0x9d66 0x90ff 0x1c0d 0x1c0d 0x9fc8 0x90ce 0x1c74 0x1c74 0xa22a 0x90a8 0x1ddf 0x1ddf 0xa48c 0x9082 0x1f4b 0x1f4b 0xa6f0 0x9042 0x204f 0x204f 0xa952 0x8fee 0x20b5 0x20b5 0xabb4 0x8f64 0x2174 0x2174 0xae16 0x8e68 0x22fe 0x22fe 0xb07a 0x8cca 0x23a2 0x23a2 0xb2dc 0x8a75 0x240f 0x240f 0xb53e 0x86f8 0x2612 0x2612 0xb7a0 0x8172 0x22f8 0x22f8 0xba04 0x7882 0x1900 0x1900 0xbc66 0x7882 0x1900 0x1900 0xbec8 0x7882 0x1900 0x1900 0xc12a 0x7882 0x1900 0x1900 0xc38e 0x7882 0x1900 0x1900 0xc5f0 0x7882 0x1900 0x1900 0xc852 0x7882 0x1900 0x1900 0xcab4 0x7882 0x1900 0x1900 0xcd18 0x7882 0x1900 0x1900 0xcf7a 0x7882 0x1900 0x1900 0xd1dc 0x7882 0x1900 0x1900 0xd43e 0x7882 0x1900 0x1900 0xd6a2 0x7882 0x1900 0x1900 0xd904 0x7882 0x1900 0x1900 0xdb66 0x7882 0x1900 0x1900 0xddc8 0x7882 0x1900 0x1900 0xe02c 0x7882 0x1900 0x1900 0xe28e 0x7882 0x1900 0x1900 0xe4f0 0x7882 0x1900 0x1900 0xe752 0x7882 0x1900 0x1900 0xe9b6 0x7882 0x1900 0x1900 0xec18 0x7882 0x1900 0x1900>;
				battery1-profile-t5-col = <0x4>;
				battery1-profile-t5-num = <0x64>;
				bootmode = <0x76>;
				car-tune-value = <0x64>;
				charger = <0x81>;
				com-fg-meter-resistance = <0x46>;
				com-r-fg-value = <0x0>;
				compatible = "mediatek,mt6375-gauge";
				curr-measure-20a = <0x0>;
				detect-bat-type = <0x1>;
				difference-fullocv-ith = <0xc8>;
				embedded-sel = <0x0>;
				enable-tmp-intr-suspend = <0x0>;
				fg-meter-resistance = <0x46>;
				g-fg-charge-pseudo100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g-fg-charge-pseudo100-col = <0xa>;
				g-fg-charge-pseudo100-row = <0x4>;
				g-fg-pseudo100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g-fg-pseudo100-col = <0xa>;
				g-fg-pseudo100-row = <0x4>;
				g-fg-pseudo100-t0 = <0x64>;
				g-fg-pseudo100-t1 = <0x64>;
				g-fg-pseudo100-t2 = <0x64>;
				g-fg-pseudo100-t3 = <0x64>;
				g-fg-pseudo100-t4 = <0x64>;
				g-pmic-min-vol = <0x7d00 0x7d00 0x7d00 0x7d00 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7d00 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918>;
				g-pmic-min-vol-col = <0xa>;
				g-pmic-min-vol-row = <0x4>;
				g-pon-sys-iboot = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
				g-pon-sys-iboot-col = <0xa>;
				g-pon-sys-iboot-row = <0x4>;
				g-q-max = <0xb82 0x1530 0x9ba 0x7ad 0xaec 0x15d8 0x9a4 0x7c0 0xa9e 0x153c 0x906 0x79a 0x9e7 0x13ce 0x742 0x751 0x9db 0x13b6 0x733 0x73b 0x8a3 0x1146 0x5fd 0x605 0x899 0x1132 0x5f3 0x5fb 0x88f 0x111e 0x5e9 0x5f1 0x885 0x110a 0x5df 0x5e7 0x87b 0x10f6 0x5d5 0x5dd>;
				g-q-max-col = <0xa>;
				g-q-max-h-current = <0xa56 0x14ac 0x88e 0x681 0x9c0 0x1380 0x878 0x694 0x972 0x12e4 0x7da 0x66e 0x8bb 0x1176 0x616 0x625 0x8af 0x115e 0x607 0x60f 0x8a2 0x1144 0x5fd 0x605 0x898 0x1130 0x5f3 0x5fb 0x88e 0x111c 0x5e9 0x5f1 0x884 0x1108 0x5df 0x5e7 0x87a 0x10f4 0x5d5 0x5dd>;
				g-q-max-h-current-col = <0xa>;
				g-q-max-h-current-row = <0x4>;
				g-q-max-row = <0x4>;
				g-qmax-sys-vol = <0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530>;
				g-qmax-sys-vol-col = <0xa>;
				g-qmax-sys-vol-row = <0x4>;
				interrupt-controller;
				interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L", "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV", "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H", "BAT_TMP_L";
				interrupts-extended = <0x84 0x68 0x82 0x0 0x82 0x1 0x75 0x2 0x75 0x3 0x75 0x9 0x82 0x13 0x82 0x4 0x82 0x7 0x82 0x8 0x82 0x9 0x75 0x4 0x75 0x5>;
				io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt", "ptim_r", "vref";
				io-channels = <0x75 0x0 0x75 0x1 0x75 0x2 0x75 0x3 0x75 0x4>;
				keep-100-percent = <0x1>;
				multi-temp-gauge0 = <0x1>;
				no-bat-temp-compensate = <0x1>;
				nvmem-cell-names = "initialization", "state-of-charge";
				nvmem-cells = <0x85 0x86>;
				phandle = <0x82>;
				pmic-min-vol = <0x7530>;
				pmic-shutdown-current = <0x14>;
				poweron-system-iboot = <0x1f4>;
				q-max-sys-voltage-bat0 = <0xbb8>;
				q-max-sys-voltage-bat1 = <0xbb8>;
				q-max-sys-voltage-bat2 = <0xbb8>;
				q-max-sys-voltage-bat3 = <0xbb8>;
				r-fg-value = <0x1>;
				rbat-pull-up-volt = <0x730>;
				shutdown-1-time = <0x3c>;
				shutdown-gauge0-voltage = <0x7530>;
				temperature-t0 = <0x32>;
				temperature-t1 = <0x19>;
				temperature-t2 = <0xa>;
				temperature-t3 = <0x0>;
				temperature-t4 = <0xfffffff9>;
				temperature-t5 = <0xfffffff6>;
				unit-multiple = <0x1>;
			};

			tcpc {
				charger = <0x81>;
				compatible = "mediatek,mt6375-tcpc";
				interrupt-names = "pd_evt";
				interrupts = <0x78>;
				io-channels = <0x7d 0xe 0x7d 0xf>;
				phandle = <0x241>;
				tcpc,en-ctd;
				tcpc,en-floatgnd;
				tcpc,en-typec-otp;
				tcpc,name = "type_c_port0";
				tcpc,role-def = <0x1>;
				tcpc,rp-level = <0x0>;
				tcpc,vconn-supply = <0x1>;
				wd,sbu-aud-ubound = <0x640>;
				wd,sbu-calib-init = <0x4b0>;
				wd,sbu-ph-auddev = <0x64>;
				wd,sbu-ph-lbound = <0x378>;
				wd,sbu-ph-lbound1-c2c = <0xb22>;
				wd,sbu-ph-ubound1-c2c = <0xc4e>;
				wd,sbu-ph-ubound2-c2c = <0xed8>;
				wd,sbu-pl-bound = <0xc8>;
				wd,sbu-pl-lbound-c2c = <0x44c>;
				wd,sbu-pl-ubound-c2c = <0xa28>;
				wd,wd0-tdet = <0x3>;
				wd,wd0-tsleep = <0x0>;

				displayport {
					1st-connection = "dfp-d";
					2nd-connection = "dfp-d";
					typec,receptacle;

					dfp-d {
						pin-assignment,mode-c;
						pin-assignment,mode-d;
						pin-assignment,mode-e;
					};

					ufp-d {
					};
				};

				dpm-caps {
					attempt-discover-cable;
					attempt-discover-id;
					attempt-discover-svid;
					dr-check = <0x0>;
					local-dr-data;
					local-dr-power;
					local-no-suspend;
					local-usb-comm;
					pr-check = <0x0>;
				};

				pd-data {
					bat,nr = <0x1>;
					pd,charging-policy = <0x31>;
					pd,id-vdo-data = <0xd14029cf 0x0 0x63750000 0x61000000 0x0 0x41000000>;
					pd,id-vdo-size = <0x6>;
					pd,mfrs = "RichtekTCPC";
					pd,pid = <0x6375>;
					pd,sink-cap-ext = <0xcf297563 0x0 0x100 0x0 0x10b010a 0xa000000>;
					pd,sink-pdo-data = <0x190c8>;
					pd,sink-pdo-size = <0x1>;
					pd,source-cap-ext = [cf 29 75 63 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 07 00];
					pd,source-pdo-data = <0x19064>;
					pd,source-pdo-size = <0x1>;
					pd,vid = <0x29cf>;

					bat-info0 {
						bat,design-cap = <0xbb8>;
						bat,mfrs = "bat1";
						bat,pid = <0x6375>;
						bat,vid = <0x29cf>;
					};
				};
			};
		};

		rt6160@75 {
			compatible = "richtek,rt6160";
			phandle = <0x243>;
			reg = <0x75>;
			regulator-always-on;
			regulator-max-microvolt = <0x4f5880>;
			regulator-min-microvolt = <0x1ee628>;
			regulator-name = "rt6160-buckboost";

			dbg {
				compatible = "richtek,rt6160-dbg";
			};
		};
	};

	i2c@11d03000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x47 0x3 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x134 0x4 0x0>;
		phandle = <0x248>;
		reg = <0x0 0x11d03000 0x0 0x1000 0x0 0x11300880 0x0 0x100>;
		scl-gpio-id = <0x66>;
		sda-gpio-id = <0x67>;
	};

	i2c@11d20000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x46 0x0 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x12d 0x4 0x0>;
		phandle = <0x23d>;
		reg = <0x0 0x11d20000 0x0 0x1000 0x0 0x11300300 0x0 0x100>;
		scl-gpio-id = <0x80>;
		sda-gpio-id = <0x81>;

		rt6160@75 {
			compatible = "richtek,rt6160";
			reg = <0x75>;
			regulator-always-on;
			regulator-max-microvolt = <0x4f5880>;
			regulator-min-microvolt = <0x1ee628>;
			regulator-name = "rt6160-buckboost-2";

			dbg {
				compatible = "richtek,rt6160-dbg";
			};
		};
	};

	i2c@11d21000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x46 0x1 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x12f 0x4 0x0>;
		phandle = <0x23f>;
		reg = <0x0 0x11d21000 0x0 0x1000 0x0 0x11300480 0x0 0x100>;
		scl-gpio-id = <0x82>;
		sda-gpio-id = <0x83>;
	};

	i2c@11d22000 {
		ch-offset-i2c = <0x100>;
		ch-offset-scp = <0x200>;
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x46 0x2 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x132 0x4 0x0>;
		phandle = <0x246>;
		reg = <0x0 0x11d22000 0x0 0x1000 0x0 0x11300680 0x0 0x100>;
		scl-gpio-id = <0x78>;
		sda-gpio-id = <0x79>;
	};

	i2c@11d23000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x46 0x3 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x133 0x4 0x0>;
		phandle = <0x247>;
		reg = <0x0 0x11d23000 0x0 0x1000 0x0 0x11300780 0x0 0x100>;
		scl-gpio-id = <0x7a>;
		sda-gpio-id = <0x7b>;
	};

	i2c@11f00000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x45 0x0 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x12b 0x4 0x0>;
		phandle = <0x234>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x11300200 0x0 0x80>;
		scl-gpio-id = <0xdf>;
		sda-gpio-id = <0xe0>;
	};

	i2c@11f01000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x45 0x1 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x131 0x4 0x0>;
		phandle = <0x244>;
		reg = <0x0 0x11f01000 0x0 0x1000 0x0 0x11300600 0x0 0x80>;
		scl-gpio-id = <0xe1>;
		sda-gpio-id = <0xe2>;

		ps5170@28 {
			compatible = "parade,ps5170";
			mediatek,vs-voter = <0x87 0x189a 0x20 0x1>;
			phandle = <0x245>;
			reg = <0x28>;
			status = "okay";
		};
	};

	i2c@1cbb1000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		ch-offset-dma = <0x80>;
		ch-offset-i2c = <0x200>;
		clk-src-in-hz = <0x7bfa480>;
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x30 0x1 0x4b 0x14>;
		compatible = "mediatek,mt6989-i2c";
		interrupts = <0x0 0x321 0x4 0x0>;
		phandle = <0x24d>;
		reg = <0x0 0x1cbb1000 0x0 0x1000 0x0 0x1cb53180 0x0 0x100>;
		scl-gpio-id = <0xb0>;
		scp-power-stat = <0x1cb21124 0xf0000>;
		scp-wake-en = <0x1>;
		sda-gpio-id = <0xb1>;
		vlp-scp-sleep = <0x92c 0x1 0x2>;
		vlp-scp-sleep-stat = <0x930 0x1>;
		vlpcfg-base = <0x1c00c000>;

		mt6681-pmic@6b {
			compatible = "mediatek,mt6681_pmic";
			phandle = <0x24e>;
			pinctrl-0 = <0x88>;
			pinctrl-1 = <0x89>;
			pinctrl-names = "codec-en-off", "codec-en-on";
			reg = <0x6b>;
			status = "okay";

			mt6681-accdet {
				accdet-mic-mode = <0x2>;
				accdet-mic-vol = <0x8>;
				accdet-name = "mt6681-accdet";
				accdet-plugout-debounce = <0x1>;
				compatible = "mediatek,mt6681-accdet";
				eint-use-ext-res = <0x0>;
				headset-eint-num = <0x0>;
				headset-eint-trig-mode = <0x1>;
				headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
				headset-key-mode = <0x0>;
				headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44 0x4 0x1 0x5 0x3 0x3 0x5 0xe>;
				headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
				headset-use-ap-eint = <0x0>;
				interrupt-names = "ap_eint";
				interrupt-parent = <0x73>;
				interrupts = <0x14 0x8>;
				io-channel-names = "pmic_accdet";
				io-channels = <0x8a 0x9>;
				nvmem = <0x8b>;
				nvmem-names = "mt63xx-accdet-efuse";
				phandle = <0x250>;
				pinctrl-0 = <0x8d>;
				pinctrl-names = "state_eint_as_int";
				status = "okay";
			};

			mt6681-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6681-auxadc";
				phandle = <0x8a>;
				reg-vaud18-supply = <0x8c>;

				accdet {
					channel = <0x9>;
				};

				chip-temp {
					channel = <0x5>;
				};

				hpofs-cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};
			};

			mt6681-efuse {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6681-efuse";
				phandle = <0x8b>;
			};

			mt6681-sound {
				compatible = "mediatek,mt6681-sound";
				io-channel-names = "pmic_hpofs_cal";
				io-channels = <0x8a 0xc>;
				mediatek,dmic-mode = <0x0>;
				mediatek,mic-type-0 = <0x3>;
				mediatek,mic-type-1 = <0x3>;
				mediatek,mic-type-2 = <0x3>;
				nvmem = <0x8b>;
				nvmem-names = "pmic-hp-efuse";
				phandle = <0x24f>;
				reg-vaud18-supply = <0x8c>;
			};

			regulators {
				compatible = "mediatek,mt6681-regulator";

				vaud18 {
					phandle = <0x8c>;
					regulator-compatible = "VAUD18";
					regulator-name = "mt6681_vaud18";
				};
			};
		};
	};

	imgsys-vcore-power {
		compatible = "mediatek,vmm_notifier";
		pd-id = <0x3>;
		phandle = <0x1cf>;
		power-domains = <0x1d 0xb>;
	};

	interconnect {
		#mtk-interconnect-cells = <0x1>;
		clock-names = "mm", "mdp";
		clocks = <0x1a 0x6f 0x1a 0x6f>;
		compatible = "mediatek,mt6989-mmqos";
		interconnect-names = "icc-bw", "icc-hrt-bw";
		interconnects = <0x64 0x8 0x64 0x0 0x64 0x1a 0x64 0x19>;
		mediatek,commons-supply = <0xb0 0xb1>;
		mediatek,larbs-supply = <0xc9 0xca 0xb9 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xda 0xdf 0xe0 0xdb 0xe1 0xe5 0xdc 0xe8 0xcb 0xcc 0xd7 0xd8 0xd9 0xea 0xeb 0xec 0xdd 0xed 0xee 0xcd 0xce 0xe6 0xe7 0xe2 0xe4 0xde 0xe3 0xe9 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5>;
		mminfra-base = <0x1e800000>;
		mmqos-log-level = <0x0>;
		mmqos-state = <0x1fd>;
		phandle = <0xff>;
		vmmrc-base = <0x1ec00000>;
		vmmrc-mask = <0x2e814>;
		vmmrc-mask-bit = <0x8>;
		vmmrc-off-table = <0x2e7a8>;
		vmmrc-on-table = <0x2e788>;
	};

	interrupt-controller@c400000 {
		#address-cells = <0x2>;
		#interrupt-cells = <0x4>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4 0x0>;
		phandle = <0x1>;
		reg = <0x0 0xc400000 0x0 0x40000 0x0 0xc440000 0x0 0x200000>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x12 0x13 0x14 0x15>;
				phandle = <0x72>;
			};

			interrupt-partition-1 {
				affinity = <0x16 0x17 0x18>;
				phandle = <0x71>;
			};

			interrupt-partition-2 {
				affinity = <0x19>;
				phandle = <0x70>;
			};
		};
	};

	ise-lpm {
		compatible = "mediatek,ise-lpm";
		phandle = <0x271>;
	};

	ise-trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,ise-trusty-smc-v1";
		phandle = <0x272>;
		ranges;

		ise-log {
			compatible = "android,ise-trusty-log-v1";
		};

		ise-virtio@10001000 {
			compatible = "android,ise-trusty-virtio-v1";
			interrupts = <0x0 0x3aa 0x4 0x0>;
			reg = <0x0 0x10001000 0x0 0x1000>;
		};
	};

	kp@1c00e000 {
		clock-names = "kpd";
		clocks = <0x10b>;
		compatible = "mediatek,kp";
		interrupts = <0x0 0x84 0x1 0x0>;
		mediatek,hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		mediatek,hw-map-num = <0x48>;
		mediatek,key-debounce-ms = <0x400>;
		phandle = <0x1a5>;
		reg = <0x0 0x1c00e000 0x0 0x1000>;
	};

	lk-charger {
		ac-charger-current = <0x1f47d0>;
		ac-charger-input-current = <0x30d400>;
		charging-host-charger-current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable-anime;
		enable-boot-volt = <0x1>;
		enable-check-vsys;
		enable-pd20-reset;
		fast-charge-voltage = <0x2dc6c0>;
		max-charger-voltage = <0x632ea0>;
		non-std-ac-charger-current = <0x7a120>;
		pd-charger-current = <0x7a120>;
		phandle = <0x74>;
		power-path-support;
		ta-ac-charger-current = <0x2dc6c0>;
		temp-t1-threshold = <0x0>;
		temp-t3-threshold = <0x2d>;
		temp-t4-threshold = <0x32>;
		usb-charger-current = <0x7a120>;
	};

	logstore {
		enabled = <0x1>;
		phandle = <0x1df>;
		pmic-register = <0xa0d>;
	};

	low-battery-throttling {
		bat0-aging-threshold = <0x3e8 0x7d0>;
		bat0-aging-volts-t0 = <0x0 0x0>;
		bat0-aging-volts-t1 = <0x0 0x0>;
		bat0-aging-volts-t2 = <0x0 0x0>;
		bat0-aging-volts-t3 = <0x0 0x0>;
		bat1-aging-threshold = <0x3e8 0x7d0>;
		bat1-aging-volts-t0 = <0x0 0x0>;
		bat1-aging-volts-t1 = <0x0 0x0>;
		bat1-aging-volts-t2 = <0x0 0x0>;
		bat1-aging-volts-t3 = <0x0 0x0>;
		bootmode = <0x76>;
		compatible = "mediatek,low_battery_throttling";
		gauge = <0x82>;
		lvsys-thd-enable = <0x1>;
		lvsys-thd-volt-h = <0xc1c>;
		lvsys-thd-volt-l = <0xb54>;
		phandle = <0x384>;
		temperature-max-stage = <0x3>;
		temperature-stage-threshold = <0x19 0xa 0x0>;
		thd-volts-h = <0xdac 0xd48 0xc4e 0xe10 0xdac 0xcb2 0xe74 0xe10 0xd16 0xf0a 0xea6 0xdac>;
		thd-volts-h-2s = <0xdac 0xd48 0xc4e 0xe10 0xdac 0xcb2 0xe74 0xe10 0xd16 0xf0a 0xea6 0xdac>;
		thd-volts-l = <0xd48 0xc4e 0xb54 0xdac 0xcb2 0xbb8 0xe10 0xd16 0xc1c 0xea6 0xdac 0xcb2>;
		thd-volts-l-2s = <0xd48 0xc4e 0xb54 0xdac 0xcb2 0xbb8 0xe10 0xd16 0xc1c 0xea6 0xdac 0xcb2>;
		throttle-level = <0x0 0x1 0x2 0x3 0x0 0x1 0x2 0x3 0x0 0x1 0x2 0x3 0x0 0x1 0x2 0x3>;
		vbat-thd-enable = <0x1>;
	};

	masp@1040e000 {
		compatible = "mediatek,masp";
		interrupts = <0x0 0x19a 0x4 0x0>;
		phandle = <0x1e3>;
		reg = <0x0 0x1040e000 0x0 0x1000>;
	};

	mcupm@c070000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7", "mbox8", "mbox9", "mbox10", "mbox11", "mbox12", "mbox13", "mbox14", "mbox15";
		interrupts = <0x0 0x30 0x4 0x0 0x0 0x31 0x4 0x0 0x0 0x32 0x4 0x0 0x0 0x33 0x4 0x0 0x0 0x34 0x4 0x0 0x0 0x35 0x4 0x0 0x0 0x36 0x4 0x0 0x0 0x37 0x4 0x0 0x0 0x38 0x4 0x0 0x0 0x39 0x4 0x0 0x0 0x3a 0x4 0x0 0x0 0x3b 0x4 0x0 0x0 0x3c 0x4 0x0 0x0 0x3d 0x4 0x0 0x0 0x3e 0x4 0x0 0x0 0x3f 0x4 0x0>;
		mbox-extend = <0x10>;
		mpmm-node-support = <0x1>;
		phandle = <0x108>;
		reg = <0x0 0xc070000 0x0 0x50000 0x0 0xc0df600 0x0 0xa0 0x0 0xc072004 0x0 0x4 0x0 0xc072018 0x0 0x4 0x0 0xc072000 0x0 0x4 0x0 0xc072010 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv";
	};

	md-auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0xa6 0x313>;
		phandle = <0x340>;
	};

	md-power-throttling {
		compatible = "mediatek,md-power-throttling";
		lbat-dedicate-volts = <0xcb2 0xc1c 0xb86 0xb22>;
		lbat-max-level = <0x3>;
		lbat-reduce-tx-lv1 = <0x2>;
		lbat-reduce-tx-lv2 = <0x4>;
		lbat-reduce-tx-lv3 = <0x4>;
		oc-max-level = <0x2>;
		oc-reduce-tx-lv1 = <0x0>;
		oc-reduce-tx-lv2 = <0x6>;
		phandle = <0x389>;
		soc-max-level = <0x0>;
	};

	mdla {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek, mdla-rv";
		core-num = <0x4>;
		iommus = <0xf8 0xe>;
		mtk,iommu-group = <0xf7>;
		phandle = <0x284>;
		version = <0x69890501>;
	};

	mdp {
		clock-names = "mmdvfs_clk";
		clocks = <0x11f 0x1>;
		compatible = "mediatek,mdp";
		dre30-hist-sram-start = [06 00];
		dvfsrc-vcore-supply = <0xaa>;
		interconnect-names = "mdp_rdma0", "mdp_rdma2", "mdp_wrot0";
		interconnects = <0xff 0x40040 0xff 0x10000 0xff 0x40044 0xff 0x10000 0xff 0x40041 0xff 0x10000>;
		mboxes = <0x12a 0x14 0x0 0x1 0x12a 0x15 0x0 0x1>;
		mdp-aal-frame-done = <0x54>;
		mdp-aal0 = <0x165>;
		mdp-birsz0 = <0x162>;
		mdp-birsz0-frame-done = <0x55>;
		mdp-color-frame-done = <0x57>;
		mdp-color0 = <0x166>;
		mdp-hdr0 = <0x167>;
		mdp-hdr0-frame-done = <0x59>;
		mdp-opp = <0x11a>;
		mdp-rdma0 = <0x15f>;
		mdp-rdma0-frame-done = <0x5b>;
		mdp-rdma0-rst-done = <0x79>;
		mdp-rdma0-sof = <0x53>;
		mdp-rdma2 = <0x160>;
		mdp-rdma2-frame-done = <0x5c>;
		mdp-rdma2-rst-done = <0x7a>;
		mdp-rdma2-sof = <0x4c>;
		mdp-rsz0 = <0x161>;
		mdp-rsz0-frame-done = <0x5f>;
		mdp-tdshp-frame-done = <0x61>;
		mdp-tdshp0 = <0x164>;
		mdp-wrot0 = <0x163>;
		mdp-wrot0-rst-done = <0x7d>;
		mdp-wrot0-sof = <0x4d>;
		mdp-wrot0-write-frame-done = <0x62>;
		mediatek,larb = <0xb9>;
		mm-mutex = <0x15e>;
		mmsys-config = <0x15d>;
		operating-points-v2 = <0x11a>;
		power-domains = <0x1d 0xa>;
		thread-count = <0x18>;
	};

	mdp-ssc4-smi-2x1-sub-comm@1e80c000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x5>;
		mediatek,vcp-supply = <0xa7>;
		phandle = <0xac>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e80c000 0x0 0x1000>;
		skip-rpm-cb;
	};

	mdp-ssc5-smi-2x1-sub-comm@1e80d000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x6>;
		mediatek,vcp-supply = <0xa7>;
		phandle = <0xad>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e80d000 0x0 0x1000>;
		skip-rpm-cb;
	};

	mdpm {
		compatible = "mediatek,mt6989-mdpm";
		phandle = <0x386>;
		status = "disabled";
	};

	memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
		phandle = <0x25e>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		phandle = <0x25d>;
		prot-region-based-size = <0x0 0x0>;
		sapu-data-shm-size = <0x0 0x0>;
		svp-region-based-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-region-based-size = <0x0 0x2000000>;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};

	met {

		gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING", "cc0_ping,cc1_ping,cc4_ping,cc5_ping,cc6_ping,fc0_ping,fc1_ping,fc4_ping,fc5_ping,fc6_ping";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "CC_TOP,FC_TOP,CC_STACK,FC_STACK";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
			node-24 = "GPUEB_PTP3_CPMETER", "ST0_POWER,ST1_POWER,ST3_POWER,ST4_POWER,ST5_POWER,ST6_POWER,TOP_POWER,ST0_CURRENT,ST1_CURRENT,ST3_CURRENT,ST4_CURRENT,ST5_CURRENT,ST6_CURRENT,TOP_CURRENT";
			node-25 = "GPUEB_PTP3_VOLTMETER", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-26 = "GPUEB_PTP3_TEMPMETER", "ST0_MAX,ST1_MAX,ST3_MAX,ST4_MAX,ST5_MAX,ST6_MAX,TOP_MAX,ST0_MIN,ST1_MIN,ST3_MIN,ST4_MIN,ST5_MIN,ST6_MIN,TOP_MIN";
			node-27 = "GPUEB_PTP3_CC_FC_PS", "ST0_CC,ST1_CC,ST3_CC,ST4_CC,ST5_CC,ST6_CC,TOP_CC,ST0_FC,ST1_FC,ST3_FC,ST4_FC,ST5_FC,ST6_FC,TOP_FC,ST0_PS,ST1_PS,ST3_PS,ST4_PS,ST5_PS,ST6_PS,TOP_PS";
			node-28 = "GPUEB_PTP3_AUTOMINFC", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-29 = "GPUEB_PTP3_MINFC", "ST0_CC0,ST1_CC0,ST3_CC0,ST4_CC0,ST5_CC0,ST6_CC0,TOP_CC0,ST0_CC1,ST1_CC1,ST3_CC1,ST4_CC1,ST5_CC1,ST6_CC1,TOP_CC1,ST0_CC2,ST1_CC2,ST3_CC2,ST4_CC2,ST5_CC2,ST6_CC2,TOP_CC2,ST0_CC3,ST1_CC3,ST3_CC3,ST4_CC3,ST5_CC3,ST6_CC3,TOP_CC3,ST0_CC4,ST1_CC4,ST3_CC4,ST4_CC4,ST5_CC4,ST6_CC4,TOP_CC4";
			node-3 = "GPUEB_PTP3_FSM", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-30 = "GPUEB_IPA_COUNTER", "iter_active,mcu_active";
			node-31 = "GPUEB_IPA_LOADING", "loading,max_active,delta_time,cur_top,cur_stack";
			node-32 = "GPUEB_POLICY_INFO", "virtual_opp,real_freq,virtual_freq,core_num,policy_flag";
			node-33 = "GPUEB_MARGIN_INFO", "high,low,margin";
			node-34 = "GPUEB_POWER_STATE", "power_state";
			node-35 = "GPUEB_FB_FRAME_TIME", "fb_accum_time,target_hd";
			node-36 = "GPUEB_TARGET_FPS", "target_fps";
			node-37 = "GPUEB_LB_FRAME_TIME", "umcomplete_time,target_hd";
			node-38 = "GPUEB_PTP3_TMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-39 = "GPUEB_PTP3_IMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-40 = "GPUEB_PTP3_TARGET_SCALE", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-41 = "GPUEB_PTP3_INC_DEC_SIGNAL", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-42 = "GPUEB_PTP3_TEMPMETER__detail", "ST0_LDRO0,ST0_LDRO1,ST0_LDRO2,ST0_LDRO3,ST0_LDRO4,ST0_LDRO5,ST0_LDRO6,ST0_LDRO7,ST0_LDRO8,ST0_LDRO9,ST0_LDRO10,ST0_LDRO11,ST0_LDRO12,ST0_LDRO13,ST0_LDRO14,ST0_LDRO15,ST1_LDRO0,ST1_LDRO1,ST1_LDRO2,ST1_LDRO3,ST1_LDRO4,ST1_LDRO5,ST1_LDRO6,ST1_LDRO7,ST1_LDRO8,ST1_LDRO9,ST1_LDRO10,ST1_LDRO11,ST1_LDRO12,ST1_LDRO13,ST1_LDRO14,ST1_LDRO15,ST3_LDRO0,ST3_LDRO1,ST3_LDRO2,ST3_LDRO3,ST3_LDRO4,ST3_LDRO5,ST3_LDRO6,ST3_LDRO7,ST3_LDRO8,ST3_LDRO9,ST3_LDRO10,ST3_LDRO11,ST3_LDRO12,ST3_LDRO13,ST3_LDRO14,ST3_LDRO15,ST4_LDRO0,ST4_LDRO1,ST4_LDRO2,ST4_LDRO3,ST4_LDRO4,ST4_LDRO5,ST4_LDRO6,ST4_LDRO7,ST4_LDRO8,ST4_LDRO9,ST4_LDRO10,ST4_LDRO11,ST4_LDRO12,ST4_LDRO13,ST4_LDRO14,ST4_LDRO15,ST5_LDRO0,ST5_LDRO1,ST5_LDRO2,ST5_LDRO3,ST5_LDRO4,ST5_LDRO5,ST5_LDRO6,ST5_LDRO7,ST5_LDRO8,ST5_LDRO9,ST5_LDRO10,ST5_LDRO11,ST5_LDRO12,ST5_LDRO13,ST5_LDRO14,ST5_LDRO15,ST6_LDRO0,ST6_LDRO1,ST6_LDRO2,ST6_LDRO3,ST6_LDRO4,ST6_LDRO5,ST6_LDRO6,ST6_LDRO7,ST6_LDRO8,ST6_LDRO9,ST6_LDRO10,ST6_LDRO11,ST6_LDRO12,ST6_LDRO13,ST6_LDRO14,ST6_LDRO15,TOP_LDRO0,TOP_LDRO1,TOP_LDRO2,TOP_LDRO3,TOP_LDRO4,TOP_LDRO5,TOP_LDRO6,TOP_LDRO7,TOP_LDRO8,TOP_LDRO9,TOP_LDRO10,TOP_LDRO11,TOP_LDRO12,TOP_LDRO13,TOP_LDRO14,TOP_LDRO15";
			node-43 = "GPUEB_PTP3_Cerr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-44 = "GPUEB_PTP3_Ferr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-45 = "GPUEB_PTP3_HBVC_VOLT", "gpu_Vc,stack_Vc,gpu_Vt,stack_Vt";
			node-46 = "GPUEB_PTP3_HBVC_VOLT__detail", "ST0_Vt,ST1_Vt,ST3_Vt,ST4_Vt,ST5_Vt,ST6_Vt,TOP_Vt";
			node-5 = "GPUEB_PTP3_FREQ", "gpu_cur_freq,stack_cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "gpu_work_volt,gpu_cur_volt,stack_work_volt,stack_cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "val";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR", "ST0_in,ST1_in,ST3_in,ST4_in,ST5_in,ST6_in,TOP_in,ST0_out,ST1_out,ST3_out,ST4_out,ST5_out,ST6_out,TOP_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			phandle = <0x37d>;
		};

		mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";
			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,cpuqos_mode,dnth0,dnth1,upth0,upth1,hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,l3_hit,l3_mis,pmu_cyc_cnt";
			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-11 = "MCUPM_PMU_MGR_NON_WFX", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-12 = "MCUPM_WLC_TYPE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,sys_type";
			node-13 = "MCUPM_WLC_PMU0", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "MCUPM_WLC_PMU1", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "MCUPM_WLC_PMU2", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "MCUPM_WLC_PMU3", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "MCUPM_WLC_PMU4", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "MCUPM_WLC_PMU5", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "MCUPM_WLC_PMU6", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";
			node-20 = "MCUPM_WLC_PMU7", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "MCUPM_WLC_PMU8", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "MCUPM_WLC_PMU9", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "MCUPM_WLC_PMU10", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-24 = "MCUPM_CPUCOOLER_LDRO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "MCUPM_CPUCOOLER_FREQ_IN", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "MCUPM_CPUCOOLER_TARGET_SCALE_OUT", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-27 = "MCUPM_CPUCOOLER_FREQ_OUT", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-28 = "MCUPM_CPUCOOLER_CTT_ENABLE", "L,M,B";
			node-29 = "MCUPM_CPUCOOLER_DSU_MAX_FREQ", "max_freq";
			node-3 = "MCUPM_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-30 = "MCUPM_PMU_MGR_CPU_STALL_COUNT", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-4 = "MCUPM_DSU_DVFS_L3_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-5 = "MCUPM_DSU_DVFS_EMI_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-6 = "MCUPM_DSU_DVFS_NON_WFX", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-7 = "MCUPM_DSU_DVFS_OPP", "CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";
			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			phandle = <0x37b>;
		};

		met-config {
			compatible = "mediatek,met_config";
			met-config-list = <0x1>;
		};

		met-emi {
			apmixedsys-reg-base = <0x1000c000>;
			apmixedsys-reg-size = <0x410>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			compatible = "mediatek,met_emi";
			ddr-ratio-default = <0x8>;
			ddrphy-ao-misc-cg-ctrl0 = <0x0>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			dram-freq-default = <0x1900>;
			dram-num = <0x2>;
			dram-type-default = <0x8>;
			dramc-ao-bus-mon1 = <0x118>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xf08>;
			dramc-ver = <0x2>;
			emi-num = <0x2>;
			met-emi-support-list = <0xf2>;
			phandle = <0x37a>;
			slc-pmu-2nd-reg-base = <0x10359000 0x1035c000>;
			slc-pmu-2nd-reg-size = <0x1000>;
			slc-pmu-reg-base = <0x10342000 0x10343000>;
			slc-pmu-reg-size = <0x1000>;
			slc-ver = <0x3>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";

			met-res-ram-gpueb {
				size = <0x400000>;
				start = <0x0>;
			};

			met-res-ram-mcupm {
				size = <0x400000>;
				start = <0x0>;
			};

			met-res-ram-sspm {
				size = <0x400000>;
				start = <0x0>;
			};
		};

		sspm-rts-header {
			node-0 = "SSPM_PTPOD", "_id,voltage";
			node-1 = "SSPM_MET_UNIT_TEST", "test";
			node-10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5";
			node-100 = "SSPM_SLBC_CACHE_SIZE", "pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp,total,valid";
			node-101 = "SSPM_SLBC_CACHE_WAY", "pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp,total,buf_unused";
			node-102 = "SSPM_VCORE_DVFS__DDR_DETAIL", "EMI_MON,QOS_B,HR_BW,SW_R1,SW_R2,", "SW_R3,MD,MD2,ADSP";
			node-103 = "SSPM_VCORE_DVFS__VCORE_DETAIL", "SW_R3,SW_R4,SW_R7";
			node-104 = "SSPM_VCORE_DVFS__MISC_DETAIL", "PS_B0,PS_B1,PS_B2,PS_B3,", "PS_B4,PS_B5,PS_B6,PS_DPC,", "PS_TOTAL,MD_SCE,MD_STA,EMI_OPP,", "HR_DB,HR_IB,HR_MB,HR_BASE,", "CEIL_MISC";
			node-105 = "SSPM_SWPM_GPU__STATE_RATIO", "gpueb_active,gpueb_idle,gpueb_off,", "top_active,top_idle_1,top_idle_2,top_off,", "smmu_active,smmu_idle,smmu_off,", "stack_active,stack_idle,stack_off,", "other_exec_core_active,other_gpu_active_2,other_gpu_active_3";
			node-106 = "SSPM_VCORE_DVFS__DDR", "EMI_MON,QOS_B,HR_BW";
			node-107 = "SSPM_VCORE_DVFS__VCORE", "SW_R3";
			node-108 = "SSPM_VCORE_DVFS__OPP", "FREQ,VOLT";
			node-109 = "SSPM_VCORE_DVFS__MISC", "PS_B0,PS_B1,PS_B2,PS_B3,", "PS_B4,PS_B5,PS_B6,PS_DPC,", "PS_TOTAL";
			node-11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5,reset";
			node-110 = "SSPM_SWPM_AUDIO__SCENARIO_IDX", "afe_on,user_case,output_device,input_device,adda_mode,sample_rate,", "channel_num,freq_clock,D0_ratio";
			node-111 = "SSPM_SWPM_ADSP__CORE_STATE_RATIO", "active_0_1,active_0_wfi_1,wfi_0_active_1,wfi_0_1,active_0_off_1,", "wfi_0_off_1,off_0_1,core_freq";
			node-112 = "SSPM_SWPM_TSFDC__POWER_STATE", "active_ratio10,active_ratio9,active_ratio8,active_ratio7,", "active_ratio6,active_ratio5,active_ratio4,active_ratio3,", "active_ratio2,active_ratio1,active_ratio0,Freq";
			node-113 = "SSPM_SWPM_DISP__PWR_STA", "off,act,disp_clk,time,dsi_off,dsi_lp_pll_on,dsi_act,dsi_lane_num,", "dsi_phy_type,dsi_clk,DISP_AAL,DISP_CCORR,DISP_C3D,DISP_GAMMA,", "DISP_COLOR,DISP_TDSHP,DISP_DITHER";
			node-114 = "SSPM_SWPM_USB", "sspxtp_active,sspxtp_d11_powerdown_b1,sspxtp_d10_powerdown_b0,", "sspxtp_d9_G1U3,sspxtp_d8_G2U3,sspxtp_d7_G1U2,sspxtp_d6_G1U1,", "sspxtp_d5_G2U2,sspxtp_d4_G2U1,sspxtp_d3_G1UXEXIT,sspxtp_d2_G2UXEXIT,", "sspxtp_d1_G1U0,sspxtp_d0_G2U0,ssusb_u2_phy_l0_fsrx_ip1,ssusb_u2_phy_l0_fstx_ip1,", "ssusb_u2_phy_l0_hsrx_ip1,ssusb_u2_phy_l0_hstx_ip1,ssusb_u2_phy_l0_idle_ip1,", "ssusb_u2_phy_l0_ip1,ssusb_u2_phy_l1_ip1,ssusb_u2_phy_l2_ip1,", "ssusb_usb2_l2_ip1,ssusb_usb2_l1_ip1,ssusb_usb2_l0_ip1,", "ssusb_u2_phy_l0_fsrx_ip0,ssusb_u2_phy_l0_fstx_ip0,", "ssusb_u2_phy_l0_hsrx_ip0,ssusb_u2_phy_l0_hstx_ip0,ssusb_u2_phy_l0_idle_ip0,", "ssusb_u2_phy_l0_ip0,ssusb_u2_phy_l1_ip0,ssusb_u2_phy_l2_ip0,", "ssusb_usb2_l2_ip0,ssusb_usb2_l1_ip0,ssusb_usb2_l0_ip0,ssusb_usb3_u3_ip0,ssusb_usb3_u2_ip0,", "ssusb_usb3_u1_ip0,ssusb_usb3_u0_ip0,usb_ck_freq";
			node-115 = "SSPM_SWPM_INFRA", "socsys_freq,socsys_bw,socsys_d0_ratio,socsys_d2_ratio,", "peri_freq,peri_m0_busy_ratio,peri_m1_busy_ratio,peri_d1_ratio,peri_d2_ratio";
			node-116 = "SSPM_SWPM_VCP__POWER_STATE", "hfrp_active,hfrp_sleep,hfrp_wfi,", "hfrp_pwr,hfrp_frequency";
			node-117 = "SSPM_SWPM_MML__ENG_ACTIVE", "MML_ACTIVE,MML_FREQ,MML_PQ,", "WROT0_ACTIVE,WROT1_ACTIVE,WROT2_ACTIVE,WROT3_ACTIVE,", "RROT0,RROT0_2ND,RDMA0,RDMA1,RDMA2,RDMA3,FG0,HDR0,HDR1,AAL0,AAL1,C3D0,", "RSZ0,RSZ1,RSZ2,RSZ3,BIRSZ0,BIRSZ1,THSHP0,TDSHP1,COLOR0,COLOR1,", "WROT0,WROT1,WROT2,WROT3";
			node-118 = "SSPM_SWPM_PCIE__SCENARIO_IDX", "p0_G4_L0_BUSY,p0_IDLE,p0_G1_L0_BUSY,p0_L0S_TX,", "p0_L0S_RX,p0_L0S_TRX,p0_L1,p0_L1_1,", "p0_L1_2,p0_L1_2_DEEP,p0_L2,p0_L1_2_EXIT,", "p0_RECOVER_A_1,p0_RECOVER_A_2,p0_RECOVER_B,p0_RECOVER_C,", "p1_G4_L0_BUSY,p1_IDLE,p1_G1_L0_BUSY,p1_L0S_TX,", "p1_L0S_RX,p1_L0S_TRX,p1_L1,p1_L1_1,", "p1_L1_2,p1_L1_2_DEEP,p1_L2,p1_L1_2_EXIT,", "p1_RECOVER_A_1,p1_RECOVER_A_2,p1_RECOVER_B,p1_RECOVER_C,", "pcie_ck_freq";
			node-119 = "SSPM_SWPM_VDEC__STATE_RATIO", "vdec_core_active,vdec_core_idle,vdec_core_off,", "vdec_soc_active,vdec_soc_idle,vdec_soc_off,vdec_frequency";
			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR", "up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,", "down_BB,down_DSU,total_up,total_cur,total_down";
			node-120 = "SSPM_SWPM_MMINFRA__INDEX", "vcore,freq,emi_read_bw,emi_write_bw,slb_read_bw,slb_write_bw,active";
			node-121 = "SSPM_SWPM_UFS__STATE_RATIO", "g4_txrx,g4_tx,g4_rx,g4_idle,g5_txrx,g5_tx,g5_rx,g5_idle,", "h8_ckoff,h8_ckon,off,frequency";
			node-122 = "SSPM_SWPM_SOCPLL__ACTIVE_RATIO", "APLL2_EN,APLL1_EN,EMIPLL2_EN,UNIVPLL_EN,TVDPLL_EN,MSDCPLL_EN,", "MMPLL_EN,MAINPLL_EN,EMIPLL_EN,IMGPLL_EN,MMPLL2_EN,UNIVPLL2_EN,", "MAINPLL2_EN,ADSPPLL_EN,", "APLL2_PD,APLL1_PD,EMIPLL2_PD,UNIVPLL_PD,TVDPLL_PD,MSDCPLL_PD,", "MMPLL_PD,MAINPLL_PD,EMIPLL_PD,IMGPLL_PD,MMPLL2_PD,UNIVPLL2_PD,", "MAINPLL2_PD,ADSPPLL_PD,", "APLL2_PCW,APLL1_PCW,EMIPLL2_PCW,UNIVPLL_PCW,TVDPLL_PCW,", "MSDCPLL_PCW,MMPLL_PCW,MAINPLL_PCW,EMIPLL_PCW,IMGPLL_PCW,", "MMPLL2_PCW,UNIVPLL2_PCW,MAINPLL2_PCW,", "ADSPPLL_PCW,freq,dvdd_sys_voltage";
			node-123 = "SSPM_SWPM_VENC__INFO", "venc0_hevc_active,venc0_h264_active,venc0_off,", "venc1_hevc_active,venc1_h264_active,venc1_off,", "venc2_hevc_active,venc2_h264_active,venc2_off,", "spec,resolution,fps,frequency,", "vcore_voltage,venc_frequency";
			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR", "up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,", "cur_BB_a,down_L_a,down_B_a,down_BB_a,", "up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,", "cur_BB_s,down_L_s,down_B_s,down_BB_s";
			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";
			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP", "map_opp_50,map_opp_70,final,", "orig,L3_vote_opp,debounce_up,debounce_down";
			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG", "up_L,up_B,up_BB,down_L,down_B,down_BB,", "up_L_flag,up_B_flag,up_BB_flag,", "down_L_flag,down_B_flag,down_BB_flag";
			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-2 = "SSPM_QOS_BOUND_STATE", "ver,apu_num,idx,state,num,event,emibw_mon_total,", "emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,", "emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,", "apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,", "apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,", "apubw_mon_edma0,apubw_mon_edma1,", "apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,", "apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,", "apulat_mon_edma0,apulat_mon_edma1,", "ddr_lv,", "PMQOS_BW0,PMQOS_BW1,PMQOS_BW2,PMQOS_BW3,PMQOS_BW4,PMQOS_BW_TOTAL,", "EMI_Occupy_TOTAL,", "EMI_data_CPU,EMI_data_GPU,EMI_data_MM,EMI_data_MD,EMI_data_TOTAL";
			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,dormant,off";
			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node-3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node-30 = "SSPM_SWPM_CPU__DVFS", "vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,", "cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node-31 = "SSPM_SWPM_CPU__LKG_POWER", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";
			node-32 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,cpu_BB,dsu,mcusys";
			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node-34 = "SSPM_SWPM_GPU__LOADING", "top_loading,stack_loading,iterator_loading";
			node-35 = "SSPM_SWPM_GPU__DVFS", "top_freq,stack_freq,vgpu,vstack,core_num";
			node-36 = "SSPM_SWPM_GPU__URATE", "alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node-37 = "SSPM_SWPM_GPU__THERMAL", "thermal,top_lkg,stack_lkg";
			node-38 = "SSPM_SWPM_GPU__COUNTER", "GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,", "TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,", "ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";
			node-39 = "SSPM_SWPM_GPU__POWER", "gpu";
			node-4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node-5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,", "c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";
			node-50 = "SSPM_SWPM_CORE__DVFS", "vcore,ddr_freq,vcore_opp,ddr_opp";
			node-51 = "SSPM_SWPM_CORE__POWER", "dramc,infra_top,aphy_vcore";
			node-52 = "SSPM_SWPM_CORE__LKG_POWER", "infra_top,dramc,thermal";
			node-53 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw_0,read_bw_1,write_bw_0,write_bw_1,", "dramc_read_bw_0,dramc_read_bw_1,dramc_write_bw_0,dramc_write_bw_1,", "srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,", "phr_pct_0,phr_pct_1,util_0,util_1,", "trans_0,trans_1,mr4,ddr_freq,ddr_opp,", "predir_pct_0,predir_pct_1";
			node-54 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node-55 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,", "dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";
			node-56 = "SSPM_SWPM_ME__POWER", "disp,mdp,venc,vdec";
			node-57 = "SSPM_SWPM_ME__IDX", "vdec_fps,venc_fps,disp_fps,disp_resolution";
			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node-6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_eas_opp_cur_0,c_eas_opp_cur_1,c_eas_opp_cur_2,", "c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,d_times_down,", "c_map_dram_enable,perf_mode_enable,perf_mode_ceiling_opp,", "perf_mode_thd,mode";
			node-60 = "__SSPM_GPU_APU_SSC_CNT__", "N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,", "N_APU_1_R,N_APU_1_W,N_GPU_1_R,", "N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,", "S_GPU_0_W,S_APU_1_R,S_APU_1_W,", "S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT", "enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node-62 = "SSPM_SLBC_REF", "aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,apu,venc_fhd";
			node-63 = "SSPM_SLBC_BW", "mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU", "hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY", "aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,apu,venc_fhd,", "slb,cpu,gpu,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU", "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,DSU";
			node-68 = "SSPM_SWPM_SOC__SMAP", "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES", "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-7 = "SSPM_CM_MGR_RATIO", "stall_0,stall_1,stall_2,stall_3,stall_4,", "stall_5,stall_6,stall_7,", "active_0,active_1,active_2,active_3,active_4,", "active_5,active_6,active_7";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX", "diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,", "wact_0,wact_1,bcnt_0,bcnt_1,", "dcm_ctrl_0,dcm_ctrl_1,", "stb_0_0,stb_0_1,stb_1_0,stb_1_1,", "stb_2_0,stb_2_1,stb_3_0,stb_3_1,", "pd_0_0,pd_0_1,pd_1_0,pd_1_1,", "pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ", "cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,", "emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-72 = "SSPM_SPM_RES__APSRC_REQ", "cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,", "ccif,emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-73 = "SSPM_SPM_DBG__PWR_OFF", "cam_ccu_ao,cam_ccu,cam_main,cam_subc,cam_subb,cam_suba,cam_mraw,isp_main,isp_dip1,", "isp_traw,infra,ufs_phy,peri_usb,pextp_mac1,pextp_mac0,south_emi,north_emi,adsp_infra,", "scp,mm_proc,mminfra,ufs,peri_audio,peri,ovl1,ovl0,mml1,mml0,cam_vcore,isp_vcore,", "venc2,venc1,venc0,vdec1,vdec0,dis1,dis0,dpm,mcu";
			node-74 = "SSPM_SPM_DBG__PWR_ACT", "scp,adsp,venc0,venc1,audio,cam,img,mminfra,", "sspm,disp0,disp1,ovl0,ovl1,md0,md1,conn";
			node-75 = "SSPM_SPM_DBG__SYS_STA", "s0_p,s0,s1,spm_res7,spm_res6,spm_res5,", "spm_res4,spm_res3,spm_res2,spm_res1,spm_res0";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX", "diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,", "wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,", "pgh_0,pgh_1,pgh_2,pgh_3,", "pgm_0,pgm_1,pgm_2,pgm_3,", "intb_0,intb_1,intb_2,intb_3,", "stb_0_0,stb_0_1,stb_1_0,stb_1_1,", "stb_2_0,stb_2_1,stb_3_0,stb_3_1,", "mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,", "mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX", "pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,pmu_23,pmu_24,", "pmu_25,pmu_26,pmu_27,pmu_28,pmu_29";
			node-78 = "SSPM_GPU_BM", "bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ", "cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,", "ccif,emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-8 = "SSPM_CM_MGR_BW", "total_bw";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ", "cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,", "ccif,ipic,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-81 = "SSPM_SPM_RES__INFRA_REQ", "srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,", "ccif,ipic,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-82 = "SSPM_SPM_RES__26M_REQ", "srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,", "ccif,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,connb,conna,md2,md1,md";
			node-83 = "SSPM_SPM_RES__VCORE_REQ", "cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,uart_hub,dpm,", "pcie0,audio,scp,conn,md";
			node-84 = "SSPM_SPM_RES__PMIC_REQ", "srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,", "ccif,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,", "disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-85 = "WLA_NTH_IDLE_CNT", "wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,", "wla11,wla12,wla13,wla14,wla15";
			node-86 = "WLA_STH_IDLE_CNT", "wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,", "wla11,wla12,wla13,wla14,wla15";
			node-87 = "SSPM_SWPM_APU__MDLA", "mdla_pdx0,mdla_pdx1,mdla_pdx2,mdla_pdx3,", "mdla_freq0,mdla_freq1,mdla_freq2,mdla_freq3,", "mdla_on_ratio0,mdla_on_ratio1,mdla_on_ratio2,mdla_on_ratio3";
			node-88 = "SSPM_SWPM_APU__MVPU", "mvpu_pdx0,mvpu_pdx1,", "mvpu_freq0,mvpu_freq1,", "mvpu_on_ratio0,mvpu_on_ratio1";
			node-89 = "SSPM_SWPM_APU__TOP_FRQ_AND_RATIO", "top_freq,top_on_ratio,idle_ratio_noc,wfi_ratio,", "top_on_ratio_acx0,top_on_ratio_acx1,top_on_ratio_acx2";
			node-9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5";
			node-90 = "SSPM_SWPM_APU__TOP_BW", "top_bw,eDPAbw,tcmbw,rcxbw,acx0bw,acx1bw,acx2bw";
			node-91 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP0", "0x04_c0,0x04_c1,0x04_c2,0x04_c3,0x04_c4,0x04_c5,0x04_c6,0x04_c7,", "0x10_c0,0x10_c1,0x10_c2,0x10_c3,0x10_c4,0x10_c5,0x10_c6,0x10_c7,", "0x14_c0,0x14_c1,0x14_c2,0x14_c3,0x14_c4,0x14_c5,0x14_c6,0x14_c7,", "0x16_c0,0x16_c1,0x16_c2,0x16_c3,0x16_c4,0x16_c5,0x16_c6,0x16_c7,";
			node-92 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP1", "0x17_c0,0x17_c1,0x17_c2,0x17_c3,0x17_c4,0x17_c5,0x17_c6,0x17_c7,", "0x18_c0,0x18_c1,0x18_c2,0x18_c3,0x18_c4,0x18_c5,0x18_c6,0x18_c7,", "0x21_c0,0x21_c1,0x21_c2,0x21_c3,0x21_c4,0x21_c5,0x21_c6,0x21_c7,", "0x3B_c0,0x3B_c1,0x3B_c2,0x3B_c3,0x3B_c4,0x3B_c5,0x3B_c6,0x3B_c7,";
			node-93 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP2", "0x3D_c0,0x3D_c1,0x3D_c2,0x3D_c3,0x3D_c4,0x3D_c5,0x3D_c6,0x3D_c7,", "80C1_c0,80C1_c1,80C1_c2,80C1_c3,80C1_c4,80C1_c5,80C1_c6,80C1_c7,", "80EF_c0,80EF_c1,80EF_c2,80EF_c3,80EF_c4,80EF_c5,80EF_c6,80EF_c7,";
			node-94 = "SSPM_SLBC_GID_USED", "cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-95 = "SSPM_SLBC_GID_VALID", "cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-96 = "SSPM_SLBC_CACHE_QUOTA", "gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-97 = "SSPM_SLBC_CACHE_HIT", "gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-98 = "SSPM_SLBC_CACHE_TOTAL", "gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-99 = "SSPM_SLBC_CACHE_STATUS", "pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			phandle = <0x37c>;
		};
	};

	mgm {
		compatible = "arm,physical-memory-group-manager";
		phandle = <0x111>;
	};

	mkp {
		compatible = "mediatek,mkp-drv";
		memory-region = <0x18c>;
	};

	mm-smmu-aov-normal {
		compatible = "mediatek,smmu-share-group";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x22>;
		label = "mm_smmu_aov_normal";
		mtk,smmu-dma-mode = "disable";
		phandle = <0x344>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-aov-protected {
		compatible = "mediatek,smmu-share-group";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x2c>;
		label = "mm_smmu_aov_protected";
		mtk,smmu-dma-mode = "disable";
		phandle = <0x345>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-ccu-data {
		compatible = "mediatek,smmu-share-group";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x38>;
		label = "mm_smmu_ccu_data";
		phandle = <0x34b>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-ccu-inst {
		compatible = "mediatek,smmu-share-group";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x36>;
		label = "mm_smmu_ccu_inst";
		phandle = <0x34a>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-ccu-normal {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		iommus = <0x10f 0x21>;
		label = "mm_smmu_ccu_normal";
		mtk,iommu-dma-range = <0x1 0x8000000 0x0 0x4000000>;
		phandle = <0xfe>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-ccu-protected {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		iommus = <0x10f 0x2b>;
		label = "mm_smmu_ccu_protected";
		mtk,iommu-dma-range = <0x1 0xc000000 0x0 0x4000000>;
		phandle = <0x100>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-ccu-secure {
		compatible = "mediatek,smmu-share-group";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x39>;
		label = "mm_smmu_ccu_secure";
		phandle = <0x34c>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-gce-inst {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x35>;
		label = "mm_smmu_gce_inst";
		phandle = <0x349>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-hrt-normal {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x1e>;
		label = "mm_smmu_hrt_normal";
		mtk,iommu-group = <0x12f>;
		phandle = <0x124>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-hrt-protected {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x28>;
		label = "mm_smmu_hrt_protected";
		mtk,iommu-group = <0x12f>;
		phandle = <0x13d>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-hrt-secure {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x32>;
		label = "mm_smmu_hrt_secure";
		phandle = <0x346>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <0x10f>;
	};

	mm-smmu-mmup-inst {
		compatible = "mediatek,smmu-share-group";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x34>;
		label = "mm_smmu_mmup_inst";
		phandle = <0x348>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-mmup-normal {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,smmu-share-group";
		iommus = <0x10f 0x20>;
		label = "mm_smmu_mmup_normal";
		mtk,iommu-dma-range = <0x1 0x40000000 0x0 0x80000000>;
		phandle = <0x187>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-mmup-protected {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,smmu-share-group";
		iommus = <0x10f 0x2a>;
		label = "mm_smmu_mmup_protected";
		mtk,iommu-dma-range = <0x1 0x0 0x0 0x40000000>;
		phandle = <0x188>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <0x10f>;
	};

	mm-smmu-srt-normal {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x1f>;
		label = "mm_smmu_srt_normal";
		mtk,iommu-group = <0x12f>;
		phandle = <0x135>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-srt-protected {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x29>;
		label = "mm_smmu_srt_protected";
		mtk,iommu-group = <0x12f>;
		phandle = <0x18d>;
		smmu-supply = <0x10f>;
	};

	mm-smmu-srt-secure {
		compatible = "mediatek,smmu-share-group";
		dma-mask-bit = <0x23>;
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <0x10f 0x33>;
		label = "mm_smmu_srt_secure";
		phandle = <0x347>;
		smmu-supply = <0x10f>;
	};

	mminfra-debug@1e827000 {
		bkrs-reg = <0x1e800250>;
		clock-names = "clk0", "clk1", "clk2", "clk3";
		clocks = <0x1f 0x0 0x1f 0x1 0x20 0x0 0x1f 0x2>;
		compatible = "mediatek,mminfra-debug";
		init-clk-on;
		interrupts = <0x0 0x21a 0x4 0x0>;
		mediatek,vcp-supply = <0xa7>;
		mm-mtcmos-base = <0x1c001ea8>;
		mm-mtcmos-mask = <0xc0000000>;
		mm-voter-base = <0x1ec45130>;
		mminfra-ao-base;
		mminfra-bkrs = <0x0>;
		mminfra-gals-sel = <0x5 0x9 0xa 0xe 0xf 0x10 0x11 0x12 0x13 0x1c>;
		no-sleep-pd-cb;
		phandle = <0x281>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e827000 0x0 0x90>;
		skip-apsrc;
		spm-base = <0x1c001000>;
		vcp-gipc;
		vlp-base = <0x1c000000>;
	};

	mml-ait {
		compatible = "mediatek,mml-ait";
		mediatek,mml = <0x123>;
	};

	mml-test {
		compatible = "mediatek,mml-test";
		mediatek,mml = <0x123>;
	};

	mml0-vdisp-ctrl@6 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x6>;
		power-domains = <0x1d 0x20>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	mml1-vdisp-ctrl@5 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x5>;
		power-domains = <0x1d 0x21>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	mmqos-wrapper {
		compatible = "mediatek,mt6989-mmqos-wrapper";
	};

	mmsram-smi-2x1-sub-comm3@1e807000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x7>;
		mediatek,vcp-supply = <0xa7>;
		phandle = <0xae>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e807000 0x0 0x1000>;
		skip-rpm-cb;
	};

	mmsram-smi-2x1-sub-comm4@1e808000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x8>;
		mediatek,vcp-supply = <0xa7>;
		phandle = <0xaf>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e808000 0x0 0x1000>;
		skip-rpm-cb;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x8b 0x1 0x0>;
		phandle = <0x1e8>;
	};

	monitorhang {
		enabled = <0x0>;
		phandle = <0x351>;
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	mt6363-temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6363-pmic-temp";
		io-channel-names = "pmic6363_ts1", "pmic6363_ts2", "pmic6363_ts3", "pmic6363_ts4";
		io-channels = <0xa6 0x5 0xa6 0x6 0xa6 0x7 0xa6 0x8>;
		nvmem-cell-names = "mt6363_e_data";
		nvmem-cells = <0x1a8>;
		phandle = <0x1b6>;
	};

	mt6373-temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6373-pmic-temp";
		io-channel-names = "pmic6373_ts1", "pmic6373_ts2", "pmic6373_ts3", "pmic6373_ts4";
		io-channels = <0x1a9 0x5 0x1a9 0x6 0x1a9 0x7 0x1a9 0x8>;
		nvmem-cell-names = "mt6373_e_data";
		nvmem-cells = <0x1aa>;
		phandle = <0x1b7>;
	};

	mt6989-afe-pcm@11050000 {
		apmixedsys = <0x4d>;
		clock-names = "aud_hopping_clk", "aud_f26m_clk", "aud_ul0_adc_clk", "aud_ul0_adc_hires_clk", "aud_ul1_adc_clk", "aud_ul1_adc_hires_clk", "aud_apll1_clk", "aud_apll2_clk", "aud_apll_tuner1_clk", "aud_apll_tuner2_clk", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_mux_aud_eng2", "top_apll2_d4", "top_mux_audio_h", "top_i2sin0_m_sel", "top_i2sin1_m_sel", "top_fmi2s_m_sel", "top_tdmout_m_sel", "top_apll12_div_i2sin0", "top_apll12_div_i2sin1", "top_apll12_div_fmi2s", "top_apll12_div_tdmout_m", "top_apll12_div_tdmout_b", "top_clk26m_clk", "aud_slv_ck_peri", "aud_mst_ck_peri", "aud_intbus_ck_peri", "aud_engen1_ck_peri", "aud_engen2_ck_peri", "aud_tdmout_b_ck_peri", "aud_h_peri";
		clocks = <0x4a 0x43 0x4a 0x44 0x4a 0x18 0x4a 0x16 0x4a 0x14 0x4a 0x12 0x4a 0x45 0x4a 0x46 0x4a 0x49 0x4a 0x48 0x1a 0x23 0x1a 0x83 0x1a 0x30 0x1a 0xa1 0x1a 0x31 0x1a 0xa4 0x1a 0x2a 0x1a 0xa2 0x1a 0x2b 0x1a 0xa5 0x1a 0x32 0x1a 0x46 0x1a 0x47 0x1a 0x52 0x1a 0x53 0x1a 0x71 0x1a 0x72 0x1a 0x7d 0x1a 0x7e 0x1a 0x7f 0x1a 0xb3 0x4b 0x1d 0x4b 0x1e 0x4b 0x1f 0x4b 0x20 0x4b 0x21 0x4b 0x22 0x4b 0x23>;
		compatible = "mediatek,mt6989-sound";
		etdm-in-ch = <0x2>;
		etdm-in-sync = <0x1>;
		etdm-ip-mode = <0x0>;
		etdm-out-ch = <0x2>;
		etdm-out-sync = <0x0>;
		infracfg = <0x1b>;
		interrupts = <0x0 0x160 0x4 0x0>;
		phandle = <0x185>;
		pinctrl-0 = <0x16d>;
		pinctrl-1 = <0x16e>;
		pinctrl-10 = <0x177>;
		pinctrl-11 = <0x178>;
		pinctrl-12 = <0x179>;
		pinctrl-13 = <0x17a>;
		pinctrl-14 = <0x17b>;
		pinctrl-15 = <0x17c>;
		pinctrl-16 = <0x17d>;
		pinctrl-17 = <0x17e>;
		pinctrl-18 = <0x17f>;
		pinctrl-19 = <0x180>;
		pinctrl-2 = <0x16f>;
		pinctrl-20 = <0x181>;
		pinctrl-21 = <0x182>;
		pinctrl-22 = <0x183>;
		pinctrl-23 = <0x184>;
		pinctrl-3 = <0x170>;
		pinctrl-4 = <0x171>;
		pinctrl-5 = <0x172>;
		pinctrl-6 = <0x173>;
		pinctrl-7 = <0x174>;
		pinctrl-8 = <0x175>;
		pinctrl-9 = <0x176>;
		pinctrl-names = "aud-clk-mosi-off", "aud-clk-mosi-on", "aud-dat-mosi-off", "aud-dat-mosi-on", "aud-dat-mosi-ch34-off", "aud-dat-mosi-ch34-on", "aud-dat-miso0-off", "aud-dat-miso0-on", "aud-dat-miso1-off", "aud-dat-miso1-on", "aud-gpio-i2sin4-off", "aud-gpio-i2sin4-on", "aud-gpio-i2sout4-off", "aud-gpio-i2sout4-on", "aud-gpio-i2sin6-off", "aud-gpio-i2sin6-on", "aud-gpio-i2sout6-off", "aud-gpio-i2sout6-on", "vow-scp-dmic-dat-off", "vow-scp-dmic-dat-on", "vow-scp-dmic-clk-off", "vow-scp-dmic-clk-on", "aud-dat-miso-only-off", "aud-dat-miso-only-on";
		power-domains = <0x1d 0x7>;
		reg = <0x0 0x11050000 0x0 0x9000>;
		topckgen = <0x1a>;
	};

	mtee-svp {
		compatible = "medaitek,svp";
		phandle = <0x260>;

		MTEE {
			compatible = "mediatek,mtk_svp_on_mtee_support";
			phandle = <0x261>;
		};

		SecureVideoPath {
			compatible = "mediatek,mtk_sec_video_path_support";
			phandle = <0x262>;
		};
	};

	mtk-apu-mem-code {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek, apu_mem_code";
		iommus = <0xf8 0xb>;
		mask = <0x3 0xffffffff>;
		mtk,iommu-group = <0xf7>;
		phandle = <0x282>;
		status = "okay";
		type = <0x1>;
	};

	mtk-apu-mem-data {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek, apu_mem_data";
		iommus = <0xf8 0xa>;
		mask = <0x3 0xffffffff>;
		mtk,iommu-group = <0xf9>;
		phandle = <0x283>;
		status = "okay";
		type = <0x2>;
	};

	mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x1d1>;
	};

	mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x1d2>;
	};

	mtk-ctd {
		bc12-psy-port0 = <0x81>;
		bc12-sel-port0 = <0x0>;
		chg-name-port0 = "primary_chg";
		compatible = "mediatek,mtk_ctd";
		nr-port = <0x1>;
		phandle = <0x253>;
	};

	mtk-iommu-debug {
		compatible = "mediatek,mt6989-smmu-debug";
	};

	mtk-lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		cg-shift = <0x0>;
		common-sodi = <0x1>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x19f 0x1a0 0x1a1>;
		cpu-gov-info = <0x1a2 0x1a3 0x1a4>;
		hwreq = "hw_cg", "peri_req";
		irq-remain = <0x190 0x191 0x192 0x193 0x194 0x195 0x196>;
		logger-enable-states = "mcusysoff_l", "mcusysoff_m", "mcusysoff_b", "system_vcore";
		lpm-gov-enable = <0x1>;
		lpm-kernel-suspend = <0x0>;
		mcusys-cnt-chk = <0x0>;
		phandle = <0x37e>;
		pll-shift = <0x0>;
		ranges;
		resource-ctrl = <0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e>;
		suspend-method = "enable";

		constraint-list {

			rc-bus26m {
				cond-info = <0x1>;
				id = <0x1>;
				phandle = <0x1a0>;
				rc-name = "bus26m";
				value = <0x1>;
			};

			rc-syspll {
				cond-info = <0x1>;
				id = <0x2>;
				phandle = <0x1a1>;
				rc-name = "syspll";
				value = <0x1>;
			};

			rc-vcore {
				cond-info = <0x1>;
				id = <0x0>;
				phandle = <0x19f>;
				rc-name = "vcore";
				value = <0x1>;
			};
		};

		cpu-gov-info-list {

			cpub {
				hidden-state = "wfi", "cpuoff-b";
				last-idle-state = "system-vcore";
				phandle = <0x1a4>;
			};

			cpul {
				hidden-state = "wfi", "cpuoff-l";
				last-idle-state = "system-vcore";
				phandle = <0x1a2>;
			};

			cpum {
				hidden-state = "wfi", "cpuoff-m";
				last-idle-state = "system-vcore";
				phandle = <0x1a3>;
			};
		};

		cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0x37f>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge-keypad {
				phandle = <0x190>;
				target = <0x1a5>;
				value = <0x1 0x0 0x0 0x4>;
			};

			level-apusys-hw-apu-logtop {
				phandle = <0x195>;
				target = <0x1a7>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-apusys-rv-apu-wdt {
				phandle = <0x191>;
				target = <0x1a6>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-apusys-rv-ce-exp {
				phandle = <0x194>;
				target = <0x1a6>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level-apusys-rv-mbox0 {
				phandle = <0x192>;
				target = <0x1a6>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level-apusys-rv-mbox1 {
				phandle = <0x193>;
				target = <0x1a6>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level-dsi0 {
				phandle = <0x196>;
				target = <0x90>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0x381>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		mcusys-ctrl@c040000 {
			compatible = "mediatek,mcusys-ctrl";
			phandle = <0x380>;
			reg = <0x0 0xc040000 0x0 0x1000>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x197>;
				value = <0x0>;
			};

			dram-s0 {
				id = <0x3>;
				phandle = <0x19a>;
				value = <0x0>;
			};

			dram-s1 {
				id = <0x4>;
				phandle = <0x19b>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x198>;
				value = <0x0>;
			};

			spm-emi {
				id = <0x6>;
				phandle = <0x19c>;
				value = <0x0>;
			};

			spm-pmic {
				id = <0x7>;
				phandle = <0x19d>;
				value = <0x0>;
			};

			spm-vcore {
				id = <0x5>;
				phandle = <0x19e>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x199>;
				value = <0x0>;
			};
		};
	};

	mtkheap-page-prot {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_prot_page-uncached";
		trusted-mem-type = <0xa>;
	};

	mtkheap-page-sapu {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_sapu_page-uncached";
		trusted-mem-type = <0xe>;
	};

	mtkheap-page-svp {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_svp_page-uncached";
		phandle = <0x368>;
		status = "ok";
		trusted-mem-type = <0x9>;
	};

	mtkheap-page-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_wfd_page-uncached";
		phandle = <0x369>;
		status = "ok";
		trusted-mem-type = <0xb>;
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		mtk,smmu-shared = <0x18d>;
		region-heap-align-name = "mtk_prot_region-aligned";
		trusted-mem-type = <0x1>;
	};

	mtkheap-region-saup-data {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_sapu_data_shm_region";
		mtk,smmu-shared = <0x18e>;
		region-heap-align-name = "mtk_sapu_data_shm_region-aligned";
		trusted-mem-type = <0xc>;
	};

	mtkheap-region-saup-engine {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_sapu_engine_shm_region";
		mtk,smmu-shared = <0x18e>;
		region-heap-align-name = "mtk_sapu_engine_shm_region-aligned";
		trusted-mem-type = <0xd>;
	};

	mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		mtk,smmu-shared = <0x18d>;
		phandle = <0x36a>;
		region-heap-align-name = "mtk_svp_region-aligned";
		status = "ok";
		trusted-mem-type = <0x0>;
	};

	mtkheap-region-tui {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_tui_region";
		mtk,smmu-shared = <0x18d>;
		phandle = <0x36c>;
		region-heap-align-name = "mtk_tui_region-aligned";
		status = "disabled";
		trusted-mem-type = <0x8>;
	};

	mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		mtk,smmu-shared = <0x18d>;
		phandle = <0x36b>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		status = "ok";
		trusted-mem-type = <0x2>;
	};

	mtkheap-slc {
		compatible = "mediatek,dmaheap-mtk-slc";
		heap-name = "mtk_slc";
	};

	mvpu {
		compatible = "mediatek, mt6989-mvpu";
		core-num = <0x2>;
		iommus = <0xf8 0xf>;
		mask = <0x3 0xffffffff>;
		mtk,iommu-group = <0xf7>;
		version = <0x0>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		phandle = <0x3dd>;
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		phandle = <0x252>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x255>;

		rt5133-eint {
			phandle = <0x256>;
		};

		rt5133-gpio1 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x8e 0x0 0x0>;
			phandle = <0x257>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "rt5133-gpio1";
			vin-supply = <0x7c>;
		};

		rt5133-gpio2 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x8e 0x1 0x0>;
			phandle = <0x258>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "rt5133-gpio2";
			vin-supply = <0x7c>;
		};

		rt5133-gpio3 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x8e 0x2 0x0>;
			phandle = <0x259>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-min-microvolt = <0x2ab980>;
			regulator-name = "rt5133-gpio3";
			vin-supply = <0x7c>;
		};
	};

	oplus_cam_event {
		compatible = "oplus,cam-event";
		phandle = <0x1bc>;
	};

	ovl0-vdisp-ctrl@4 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x4>;
		power-domains = <0x1d 0x23>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	ovl1-vdisp-ctrl@3 {
		compatible = "mediatek,mt6989-vdisp-ctrl";
		disp-pd-id = <0x3>;
		power-domains = <0x1d 0x24>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
		reg-names = "VLP_BASE";
	};

	page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
		phandle = <0x25f>;
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x385>;
		status = "disabled";
	};

	pd-adapter {
		adapter-name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		force-cv;
		nr-port = <0x1>;
		phandle = <0x251>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		enable-inductor-protect = <0x1>;
		gauge = <0x82>;
		ibus-err = <0xe>;
		min-charger-voltage = <0x4630c0>;
		pd-stop-battery-soc = <0x50>;
		pd-vbus-low-bound = <0x4c4b40>;
		pd-vbus-upper-bound = <0x4c4b40>;
		phandle = <0x374>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		vbat-threshold = <0x1036>;
		vsys-watt = <0x4c4b40>;
	};

	pdchk {
		compatible = "mediatek,mt6989-pdchk";
		interrupt-names = "hwv_irq", "hfrp_hwv_irq";
		interrupts = <0x0 0x183 0x4 0x0 0x0 0x3b3 0x4 0x0>;
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x82>;
		min-charger-voltage = <0x4630c0>;
		pe-charger-current = <0x2dc6c0>;
		pe-ichg-level-threshold = <0xf4240>;
		phandle = <0x372>;
		ta-12v-support;
		ta-9v-support;
		ta-ac-12v-input-current = <0x30d400>;
		ta-ac-7v-input-current = <0x30d400>;
		ta-ac-9v-input-current = <0x30d400>;
		ta-start-battery-soc = <0x0>;
		ta-stop-battery-soc = <0x55>;
		vbat-threshold = <0x1036>;
	};

	pe2 {
		cable-imp-threshold = <0x2bb>;
		compatible = "mediatek,charger,pe2";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		gauge = <0x82>;
		min-charger-voltage = <0x4630c0>;
		pe20-ichg-level-threshold = <0xf4240>;
		phandle = <0x373>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		ta-start-battery-soc = <0x0>;
		ta-stop-battery-soc = <0x55>;
		vbat-cable-imp-threshold = <0x3b8260>;
		vbat-threshold = <0x1036>;
	};

	pe45 {
		compatible = "mediatek,charger,pe45";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		gauge = <0x82>;
		high-temp-to-enter-pe45 = <0x27>;
		high-temp-to-leave-pe45 = <0x2e>;
		ibus-err = <0xe>;
		low-temp-to-enter-pe45 = <0x10>;
		low-temp-to-leave-pe45 = <0xa>;
		min-charger-voltage = <0x4630c0>;
		pe45-r-cable-1a-lower = <0x1f4>;
		pe45-r-cable-2a-lower = <0x15f>;
		pe45-r-cable-3a-lower = <0xf0>;
		pe45-r-cable-current-limit = <0xbb8 0xbb8 0xbb8 0x9c4 0x898>;
		pe45-r-cable-level = <0xc8 0x12c 0x190 0x1f4 0x1f4>;
		pe45-r-cable-voltage = <0x1388 0x157c 0x1770 0x1964 0x1b58>;
		pe45-stop-battery-soc = <0x50>;
		phandle = <0x375>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		vbat-threshold = <0x1036>;
	};

	pe5 {
		allow-not-check-ta-status;
		chg-time-max = <0x1518>;
		compatible = "mediatek,charger,pe5";
		force-ta-cv-vbat = <0x109a>;
		gauge = <0x82>;
		idvchg-ss-init = <0x3e8>;
		idvchg-ss-step = <0xfa>;
		idvchg-ss-step1 = <0x64>;
		idvchg-ss-step1-vbat = <0xfa0>;
		idvchg-ss-step2 = <0x32>;
		idvchg-ss-step2-vbat = <0x1068>;
		idvchg-step = <0x32>;
		idvchg-term = <0x1f4>;
		ifod-threshold = <0xc8>;
		ircmp-rbat = <0x28>;
		ircmp-vclamp = <0x0>;
		ita-cap-min = <0x3e8>;
		ita-level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		ita-level-dual = <0x1388 0xe74 0xd48 0xbb8>;
		phandle = <0x376>;
		polling-interval = <0x2710>;
		rcable-level = <0xfa 0x12c 0x177 0x1f4>;
		rcable-level-dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw-min = <0x14>;
		start-soc-max = <0x50>;
		start-soc-min = <0x0>;
		start-vbat-max = <0x10cc>;
		support-ta = "pca_ta_pps", "pd_adapter";
		swchg-aicr = <0x0>;
		swchg-aicr-ss-init = <0x190>;
		swchg-aicr-ss-step = <0xc8>;
		swchg-ichg = <0x4b0>;
		swchg-off-vbat = <0x109a>;
		ta-blanking = <0x190>;
		ta-cv-ss-repeat-tmin = <0x19>;
		tbat-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat-level-def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat-recovery-area = <0x3>;
		tdvchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg-recovery-area = <0x3>;
		tswchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg-recovery-area = <0x3>;
		tta-curlmt = <0x0 0x0 0x0 0x0 0x0 0x12c 0x258 0x384 0xffffffff>;
		tta-level-def = <0x0 0x0 0x0 0x0 0x19 0x32 0x3c 0x46 0x50>;
		tta-recovery-area = <0x3>;
		vbat-cv = <0x10fe>;
		vbat-threshold = <0x1036>;
		vta-cap-max = <0x2af8>;
		vta-cap-min = <0x1a90>;
	};

	pe5p {
		allow-not-check-ta-status;
		chg-time-max = <0x1518>;
		compatible = "mediatek,charger,pe5p";
		force-ta-cv-vbat = <0x2008>;
		gauge = <0x82>;
		idvchg-ss-init = <0x1f4>;
		idvchg-ss-step = <0xfa>;
		idvchg-ss-step1 = <0x64>;
		idvchg-ss-step1-vbat = <0x1f40>;
		idvchg-ss-step2 = <0x32>;
		idvchg-ss-step2-vbat = <0x1fa4>;
		idvchg-step = <0x32>;
		idvchg-term = <0xfa>;
		ifod-threshold = <0xc8>;
		ircmp-rbat = <0x28>;
		ircmp-vclamp = <0x0>;
		ita-cap-min = <0x3e8>;
		ita-level = <0x1388 0x1194 0xea6 0xbb8>;
		ita-level-dual = <0x1388 0x1194 0xea6 0xbb8>;
		phandle = <0x377>;
		polling-interval = <0x2710>;
		rcable-level = <0xfa 0x12c 0x177 0x1f4>;
		rcable-level-dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw-min = <0x14>;
		start-soc-max = <0x50>;
		start-soc-min = <0x0>;
		start-vbat-max = <0x222e>;
		start-vbat-min = <0x1bbc>;
		support-ta = "pca_ta_pps", "pd_adapter";
		swchg-aicr = <0x0>;
		swchg-aicr-ss-init = <0x190>;
		swchg-aicr-ss-step = <0xc8>;
		swchg-ichg = <0x0>;
		swchg-off-vbat = <0x2008>;
		ta-blanking = <0x1f4>;
		ta-cv-ss-repeat-tmin = <0x19>;
		tbat-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat-level-def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat-recovery-area = <0x3>;
		tdvchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg-recovery-area = <0x3>;
		tswchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg-recovery-area = <0x3>;
		tta-curlmt = <0x0 0x0 0x0 0x0 0x0 0x0 0x258 0x384 0xffffffff>;
		tta-level-def = <0x0 0x0 0x0 0x0 0x19 0x28 0x32 0x3c 0x46>;
		tta-recovery-area = <0x3>;
		vbat-cv = <0x22c4>;
		vbat-threshold = <0x2008>;
		vta-cap-max = <0x4e20>;
		vta-cap-min = <0x36b0>;
	};

	peak-power-budget@117780 {
		bat-ocv-table-num = <0x5>;
		bat-ocv-table-t4 = <0x0 0xada0 0x0 0xfb 0xacd5 0x0 0x1f5 0xac21 0x0 0x2f0 0xab8e 0x0 0x3ea 0xab08 0x0 0x4e5 0xaa86 0x0 0x5e0 0xaa06 0x0 0x6da 0xa98b 0x0 0x7d5 0xa912 0x0 0x8cf 0xa898 0x0 0x9ca 0xa81e 0x0 0xac4 0xa7a6 0x0 0xbbf 0xa72c 0x0 0xcba 0xa6b1 0x0 0xdb4 0xa637 0x0 0xeaf 0xa5be 0x0 0xfa9 0xa546 0x0 0x10a4 0xa4cf 0x0 0x119f 0xa45a 0x0 0x1299 0xa3e8 0x0 0x1394 0xa374 0x0 0x148e 0xa2fe 0x0 0x1589 0xa288 0x0 0x1684 0xa212 0x0 0x177e 0xa19e 0x0 0x1879 0xa12c 0x0 0x1973 0xa0b8 0x0 0x1a6e 0xa044 0x0 0x1b69 0x9fd2 0x0 0x1c63 0x9f62 0x0 0x1d5e 0x9ef4 0x0 0x1e58 0x9e82 0x0 0x1f53 0x9e10 0x0 0x204d 0x9da1 0x0 0x2148 0x9d2f 0x0 0x2243 0x9cbb 0x0 0x233d 0x9c45 0x0 0x2438 0x9bcd 0x0 0x2532 0x9b52 0x0 0x262d 0x9ad8 0x0 0x2728 0x9a5e 0x0 0x2822 0x99e8 0x0 0x291d 0x9977 0x0 0x2a17 0x990d 0x0 0x2b12 0x98a9 0x0 0x2c0d 0x9849 0x0 0x2d07 0x97f2 0x0 0x2e02 0x97a1 0x0 0x2efc 0x9754 0x0 0x2ff7 0x970c 0x0 0x30f2 0x96c8 0x0 0x31ec 0x9686 0x0 0x32e7 0x9649 0x0 0x33e1 0x960f 0x0 0x34dc 0x95d8 0x0 0x35d6 0x95a2 0x0 0x36d1 0x956d 0x0 0x37cc 0x953e 0x0 0x38c6 0x9511 0x0 0x39c1 0x94e7 0x0 0x3abb 0x94c0 0x0 0x3bb6 0x949a 0x0 0x3cb1 0x9477 0x0 0x3dab 0x9459 0x0 0x3ea6 0x943d 0x0 0x3fa0 0x9428 0x0 0x409b 0x9412 0x0 0x4196 0x93fd 0x0 0x4290 0x93e4 0x0 0x438b 0x93ca 0x0 0x4485 0x93b1 0x0 0x4580 0x9398 0x0 0x467b 0x937e 0x0 0x4775 0x9361 0x0 0x4870 0x9340 0x0 0x496a 0x931d 0x0 0x4a65 0x92f3 0x0 0x4b5f 0x92c5 0x0 0x4c5a 0x9292 0x0 0x4d55 0x9256 0x0 0x4e4f 0x9217 0x0 0x4f4a 0x91d1 0x0 0x5044 0x9188 0x0 0x513f 0x913e 0x0 0x523a 0x90ed 0x0 0x5334 0x909b 0x0 0x542f 0x904a 0x0 0x5529 0x900e 0x0 0x5624 0x8fe5 0x0 0x571f 0x8fe5 0x0 0x5819 0x8fe5 0x0 0x5914 0x8fe5 0x0 0x5a0e 0x8fe5 0x0 0x5b09 0x8fe5 0x0 0x5c04 0x8fe5 0x0 0x5cfe 0x8fe5 0x0 0x5df9 0x8fe5 0x0 0x5ef3 0x8fe5 0x0 0x5fee 0x8fe5 0x0 0x60e8 0x8fe5 0x0>;
		bat-ocv-table-t4-qmax = <0x898>;
		bat-ocv-table-t4-size = <0x64>;
		bat-ocv-table-t4-temperature = <0xfffffff6>;
		bat0-ocv-table-t0 = <0x0 0xad08 0x0 0xfb 0xac88 0x0 0x1f5 0xac0f 0x0 0x2f0 0xaba0 0x0 0x3ea 0xab36 0x0 0x4e5 0xaace 0x0 0x5e0 0xaa68 0x0 0x6da 0xa9fd 0x0 0x7d5 0xa991 0x0 0x8cf 0xa922 0x0 0x9ca 0xa8b3 0x0 0xac4 0xa840 0x0 0xbbf 0xa7cb 0x0 0xcba 0xa754 0x0 0xdb4 0xa6da 0x0 0xeaf 0xa65f 0x0 0xfa9 0xa5e3 0x0 0x10a4 0xa567 0x0 0x119f 0xa4eb 0x0 0x1299 0xa46f 0x0 0x1394 0xa3f3 0x0 0x148e 0xa377 0x0 0x1589 0xa2fb 0x0 0x1684 0xa281 0x0 0x177e 0xa209 0x0 0x1879 0xa195 0x0 0x1973 0xa120 0x0 0x1a6e 0xa0aa 0x0 0x1b69 0xa039 0x0 0x1c63 0x9fc9 0x0 0x1d5e 0x9f5c 0x0 0x1e58 0x9eef 0x0 0x1f53 0x9e80 0x0 0x204d 0x9e1a 0x0 0x2148 0x9db4 0x0 0x2243 0x9d4f 0x0 0x233d 0x9ced 0x0 0x2438 0x9c8d 0x0 0x2532 0x9c2e 0x0 0x262d 0x9bd0 0x0 0x2728 0x9b73 0x0 0x2822 0x9b11 0x0 0x291d 0x9aa0 0x0 0x2a17 0x9a1b 0x0 0x2b12 0x9984 0x0 0x2c0d 0x98f5 0x0 0x2d07 0x9898 0x0 0x2e02 0x9844 0x0 0x2efc 0x97f6 0x0 0x2ff7 0x97b2 0x0 0x30f2 0x9770 0x0 0x31ec 0x9730 0x0 0x32e7 0x96f3 0x0 0x33e1 0x96b8 0x0 0x34dc 0x9682 0x0 0x35d6 0x964d 0x0 0x36d1 0x9618 0x0 0x37cc 0x95e8 0x0 0x38c6 0x95b8 0x0 0x39c1 0x958a 0x0 0x3abb 0x955e 0x0 0x3bb6 0x9534 0x0 0x3cb1 0x950c 0x0 0x3dab 0x94e4 0x0 0x3ea6 0x94bd 0x0 0x3fa0 0x949a 0x0 0x409b 0x9477 0x0 0x4196 0x9452 0x0 0x4290 0x9427 0x0 0x438b 0x93f3 0x0 0x4485 0x939e 0x0 0x4580 0x9354 0x0 0x467b 0x9312 0x0 0x4775 0x92e1 0x0 0x4870 0x92af 0x0 0x496a 0x927b 0x0 0x4a65 0x924a 0x0 0x4b5f 0x921b 0x0 0x4c5a 0x91f0 0x0 0x4d55 0x91c2 0x0 0x4e4f 0x9191 0x0 0x4f4a 0x914c 0x0 0x5044 0x9108 0x0 0x513f 0x90c6 0x0 0x523a 0x907a 0x0 0x5334 0x9030 0x0 0x542f 0x8fff 0x0 0x5529 0x8fe3 0x0 0x5624 0x8fd5 0x0 0x571f 0x8fc8 0x0 0x5819 0x8fb2 0x0 0x5914 0x8f8f 0x0 0x5a0e 0x8ecf 0x0 0x5b09 0x8daf 0x0 0x5c04 0x8ba6 0x0 0x5cfe 0x88ea 0x0 0x5df9 0x85a5 0x0 0x5ef3 0x7eab 0x0 0x5fee 0x7a2e 0x0 0x60e8 0x7a2e 0x0>;
		bat0-ocv-table-t0-qmax = <0x985>;
		bat0-ocv-table-t0-size = <0x64>;
		bat0-ocv-table-t0-temperature = <0x32>;
		bat0-ocv-table-t1 = <0x0 0xada8 0x0 0xfb 0xacba 0x0 0x1f5 0xac02 0x0 0x2f0 0xab9b 0x0 0x3ea 0xab2f 0x0 0x4e5 0xaac5 0x0 0x5e0 0xaa61 0x0 0x6da 0xa9fa 0x0 0x7d5 0xa98f 0x0 0x8cf 0xa924 0x0 0x9ca 0xa8b6 0x0 0xac4 0xa844 0x0 0xbbf 0xa7d1 0x0 0xcba 0xa75c 0x0 0xdb4 0xa6e0 0x0 0xeaf 0xa666 0x0 0xfa9 0xa5ee 0x0 0x10a4 0xa56d 0x0 0x119f 0xa4ef 0x0 0x1299 0xa473 0x0 0x1394 0xa3f6 0x0 0x148e 0xa37a 0x0 0x1589 0xa2fe 0x0 0x1684 0xa284 0x0 0x177e 0xa20c 0x0 0x1879 0xa193 0x0 0x1973 0xa11c 0x0 0x1a6e 0xa0a6 0x0 0x1b69 0xa02d 0x0 0x1c63 0x9fb7 0x0 0x1d5e 0x9f44 0x0 0x1e58 0x9ed3 0x0 0x1f53 0x9e62 0x0 0x204d 0x9df2 0x0 0x2148 0x9d82 0x0 0x2243 0x9d13 0x0 0x233d 0x9ca5 0x0 0x2438 0x9c36 0x0 0x2532 0x9bc7 0x0 0x262d 0x9b5b 0x0 0x2728 0x9af0 0x0 0x2822 0x9a84 0x0 0x291d 0x9a18 0x0 0x2a17 0x99ad 0x0 0x2b12 0x9946 0x0 0x2c0d 0x98e0 0x0 0x2d07 0x987d 0x0 0x2e02 0x9825 0x0 0x2efc 0x97d2 0x0 0x2ff7 0x978b 0x0 0x30f2 0x9746 0x0 0x31ec 0x9704 0x0 0x32e7 0x96c7 0x0 0x33e1 0x968c 0x0 0x34dc 0x9653 0x0 0x35d6 0x961c 0x0 0x36d1 0x95e6 0x0 0x37cc 0x95b4 0x0 0x38c6 0x9584 0x0 0x39c1 0x9555 0x0 0x3abb 0x9527 0x0 0x3bb6 0x94fa 0x0 0x3cb1 0x94d1 0x0 0x3dab 0x94a8 0x0 0x3ea6 0x947f 0x0 0x3fa0 0x9457 0x0 0x409b 0x9430 0x0 0x4196 0x940b 0x0 0x4290 0x93e6 0x0 0x438b 0x93c2 0x0 0x4485 0x939f 0x0 0x4580 0x9379 0x0 0x467b 0x9352 0x0 0x4775 0x932c 0x0 0x4870 0x9305 0x0 0x496a 0x92de 0x0 0x4a65 0x92ac 0x0 0x4b5f 0x927d 0x0 0x4c5a 0x9254 0x0 0x4d55 0x9228 0x0 0x4e4f 0x91fb 0x0 0x4f4a 0x91c6 0x0 0x5044 0x9188 0x0 0x513f 0x9142 0x0 0x523a 0x9105 0x0 0x5334 0x90c0 0x0 0x542f 0x906a 0x0 0x5529 0x9030 0x0 0x5624 0x9004 0x0 0x571f 0x8ff9 0x0 0x5819 0x8fe6 0x0 0x5914 0x8fcf 0x0 0x5a0e 0x8fa3 0x0 0x5b09 0x8f37 0x0 0x5c04 0x8e67 0x0 0x5cfe 0x8c93 0x0 0x5df9 0x8a34 0x0 0x5ef3 0x86b5 0x0 0x5fee 0x7d1f 0x0 0x60e8 0x6f6c 0x0>;
		bat0-ocv-table-t1-qmax = <0x9ad>;
		bat0-ocv-table-t1-size = <0x64>;
		bat0-ocv-table-t1-temperature = <0x19>;
		bat0-ocv-table-t2 = <0x0 0xad80 0x0 0xfb 0xacf9 0x0 0x1f5 0xac7c 0x0 0x2f0 0xac10 0x0 0x3ea 0xabab 0x0 0x4e5 0xab48 0x0 0x5e0 0xaae4 0x0 0x6da 0xaa7e 0x0 0x7d5 0xaa17 0x0 0x8cf 0xa9ab 0x0 0x9ca 0xa93e 0x0 0xac4 0xa8cd 0x0 0xbbf 0xa859 0x0 0xcba 0xa7e2 0x0 0xdb4 0xa76b 0x0 0xeaf 0xa6f0 0x0 0xfa9 0xa675 0x0 0x10a4 0xa5f9 0x0 0x119f 0xa57c 0x0 0x1299 0xa4fe 0x0 0x1394 0xa482 0x0 0x148e 0xa406 0x0 0x1589 0xa38b 0x0 0x1684 0xa311 0x0 0x177e 0xa299 0x0 0x1879 0xa221 0x0 0x1973 0xa1aa 0x0 0x1a6e 0xa134 0x0 0x1b69 0xa0c2 0x0 0x1c63 0xa052 0x0 0x1d5e 0x9fe2 0x0 0x1e58 0x9f74 0x0 0x1f53 0x9f08 0x0 0x204d 0x9e9f 0x0 0x2148 0x9e36 0x0 0x2243 0x9dce 0x0 0x233d 0x9d6a 0x0 0x2438 0x9d07 0x0 0x2532 0x9ca5 0x0 0x262d 0x9c43 0x0 0x2728 0x9be2 0x0 0x2822 0x9b75 0x0 0x291d 0x9b00 0x0 0x2a17 0x9a7c 0x0 0x2b12 0x99ef 0x0 0x2c0d 0x9961 0x0 0x2d07 0x98eb 0x0 0x2e02 0x9884 0x0 0x2efc 0x982b 0x0 0x2ff7 0x97e0 0x0 0x30f2 0x9798 0x0 0x31ec 0x9752 0x0 0x32e7 0x9714 0x0 0x33e1 0x96d8 0x0 0x34dc 0x96a0 0x0 0x35d6 0x9668 0x0 0x36d1 0x9630 0x0 0x37cc 0x95ff 0x0 0x38c6 0x95cf 0x0 0x39c1 0x95a1 0x0 0x3abb 0x9574 0x0 0x3bb6 0x9547 0x0 0x3cb1 0x951f 0x0 0x3dab 0x94f7 0x0 0x3ea6 0x94d0 0x0 0x3fa0 0x94ad 0x0 0x409b 0x948b 0x0 0x4196 0x946a 0x0 0x4290 0x944b 0x0 0x438b 0x942c 0x0 0x4485 0x9411 0x0 0x4580 0x93f5 0x0 0x467b 0x93d8 0x0 0x4775 0x93b7 0x0 0x4870 0x9394 0x0 0x496a 0x936c 0x0 0x4a65 0x933a 0x0 0x4b5f 0x9305 0x0 0x4c5a 0x92d6 0x0 0x4d55 0x92aa 0x0 0x4e4f 0x9282 0x0 0x4f4a 0x924c 0x0 0x5044 0x920f 0x0 0x513f 0x91c6 0x0 0x523a 0x9183 0x0 0x5334 0x9141 0x0 0x542f 0x90e5 0x0 0x5529 0x9098 0x0 0x5624 0x9060 0x0 0x571f 0x9042 0x0 0x5819 0x9027 0x0 0x5914 0x9008 0x0 0x5a0e 0x8fd9 0x0 0x5b09 0x8f9b 0x0 0x5c04 0x8eaf 0x0 0x5cfe 0x8e29 0x0 0x5df9 0x8e29 0x0 0x5ef3 0x8e29 0x0 0x5fee 0x8e29 0x0 0x60e8 0x8e29 0x0>;
		bat0-ocv-table-t2-qmax = <0x942>;
		bat0-ocv-table-t2-size = <0x64>;
		bat0-ocv-table-t2-temperature = <0xa>;
		bat0-ocv-table-t3 = <0x0 0xadbb 0x0 0xfb 0xad07 0x0 0x1f5 0xac6a 0x0 0x2f0 0xabeb 0x0 0x3ea 0xab7b 0x0 0x4e5 0xab0e 0x0 0x5e0 0xaaa5 0x0 0x6da 0xaa3d 0x0 0x7d5 0xa9d5 0x0 0x8cf 0xa966 0x0 0x9ca 0xa8f6 0x0 0xac4 0xa885 0x0 0xbbf 0xa80f 0x0 0xcba 0xa798 0x0 0xdb4 0xa721 0x0 0xeaf 0xa6a7 0x0 0xfa9 0xa62c 0x0 0x10a4 0xa5b1 0x0 0x119f 0xa535 0x0 0x1299 0xa4b9 0x0 0x1394 0xa43c 0x0 0x148e 0xa3c0 0x0 0x1589 0xa346 0x0 0x1684 0xa2ce 0x0 0x177e 0xa255 0x0 0x1879 0xa1de 0x0 0x1973 0xa167 0x0 0x1a6e 0xa0f0 0x0 0x1b69 0xa07f 0x0 0x1c63 0xa00d 0x0 0x1d5e 0x9f9a 0x0 0x1e58 0x9f2c 0x0 0x1f53 0x9ebe 0x0 0x204d 0x9e51 0x0 0x2148 0x9de5 0x0 0x2243 0x9d7a 0x0 0x233d 0x9d10 0x0 0x2438 0x9ca7 0x0 0x2532 0x9c3d 0x0 0x262d 0x9bcb 0x0 0x2728 0x9b57 0x0 0x2822 0x9ade 0x0 0x291d 0x9a60 0x0 0x2a17 0x99df 0x0 0x2b12 0x9962 0x0 0x2c0d 0x98ee 0x0 0x2d07 0x9883 0x0 0x2e02 0x9826 0x0 0x2efc 0x97cf 0x0 0x2ff7 0x9781 0x0 0x30f2 0x9737 0x0 0x31ec 0x96f1 0x0 0x32e7 0x96b0 0x0 0x33e1 0x9672 0x0 0x34dc 0x9636 0x0 0x35d6 0x95ff 0x0 0x36d1 0x95c9 0x0 0x37cc 0x9594 0x0 0x38c6 0x9564 0x0 0x39c1 0x9536 0x0 0x3abb 0x9509 0x0 0x3bb6 0x94df 0x0 0x3cb1 0x94b6 0x0 0x3dab 0x9491 0x0 0x3ea6 0x946d 0x0 0x3fa0 0x9449 0x0 0x409b 0x942a 0x0 0x4196 0x940b 0x0 0x4290 0x93f0 0x0 0x438b 0x93d7 0x0 0x4485 0x93c0 0x0 0x4580 0x93ad 0x0 0x467b 0x9397 0x0 0x4775 0x9380 0x0 0x4870 0x9367 0x0 0x496a 0x934a 0x0 0x4a65 0x9325 0x0 0x4b5f 0x92f9 0x0 0x4c5a 0x92ca 0x0 0x4d55 0x9297 0x0 0x4e4f 0x925e 0x0 0x4f4a 0x9220 0x0 0x5044 0x91d9 0x0 0x513f 0x918f 0x0 0x523a 0x9143 0x0 0x5334 0x90f3 0x0 0x542f 0x90a0 0x0 0x5529 0x9044 0x0 0x5624 0x8ffe 0x0 0x571f 0x8fca 0x0 0x5819 0x8f9e 0x0 0x5914 0x8f6e 0x0 0x5a0e 0x8f38 0x0 0x5b09 0x8f2e 0x0 0x5c04 0x8f2e 0x0 0x5cfe 0x8f2e 0x0 0x5df9 0x8f2e 0x0 0x5ef3 0x8f2e 0x0 0x5fee 0x8f2e 0x0 0x60e8 0x8f2e 0x0>;
		bat0-ocv-table-t3-qmax = <0x907>;
		bat0-ocv-table-t3-size = <0x64>;
		bat0-ocv-table-t3-temperature = <0x0>;
		battery0-path-rac-t0 = <0x35>;
		battery0-path-rac-t1 = <0x35>;
		battery0-path-rac-t2 = <0x35>;
		battery0-path-rac-t3 = <0x35>;
		battery0-path-rdc-t0 = <0x54>;
		battery0-path-rdc-t1 = <0x93>;
		battery0-path-rdc-t2 = <0xf6>;
		battery0-path-rdc-t3 = <0x1b9>;
		bootmode = <0x76>;
		compatible = "mediatek,peak_power_budget";
		max-temperature-stage = <0x3>;
		phandle = <0x383>;
		reg = <0x0 0x117780 0x0 0x30>;
		reg-names = "ppb_sram";
		system-ocp = <0x32c8>;
		system-uvlo = <0xa28>;
		temperature-threshold = <0x19 0xa 0x0>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6983-oc-debug";
		status = "okay";
	};

	pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <0x3>;
		phandle = <0x371>;
	};

	pmu-hunter {
		compatible = "arm,cortex-a710-pmu";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4 0x72>;
		phandle = <0x1e6>;
	};

	pmu-hunter-elp {
		compatible = "arm,cortex-x2-pmu";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4 0x71>;
		phandle = <0x1e5>;
	};

	pmu-x4 {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4 0x70>;
		phandle = <0x1e4>;
	};

	power-controller@1c001000 {
		#power-domain-cells = <0x1>;
		clock-names = "adsp", "aud_bus", "cam", "dpe", "ccusys", "ccu_ahb", "disp", "mdp", "mm_infra", "img1", "ipe", "vde", "ven", "ssr_dma", "cam-0", "cam-1", "cam-2", "cam-3", "mm_infra_lp-0", "disp-0", "disp1-0", "ovl-0", "ovl1-0", "mdp-0", "mdp1-0", "cam_suba-0", "cam_suba-1", "cam_suba-2", "cam_subb-0", "cam_subb-1", "cam_subb-2", "cam_subc-0", "cam_subc-1", "cam_subc-2", "cam_mraw-0", "cam_mraw-1", "cam_mraw-2", "cam_mraw-3", "ccu-0";
		clocks = <0x1a 0x33 0x1a 0x23 0x1a 0x64 0x1a 0x66 0x1a 0x68 0x1a 0x61 0x1a 0x6d 0x1a 0x6e 0x1a 0x6f 0x1a 0x62 0x1a 0x63 0x1a 0x67 0x1a 0x6a 0x1a 0x40 0x2e 0x0 0x2e 0x1 0x2e 0x2 0x2e 0x3 0x20 0x0 0x44 0x2e 0x43 0x13 0x42 0x18 0x41 0x18 0x1e 0x2 0x1c 0x2f 0x2e 0x5 0x2c 0x3 0x2b 0x3 0x2e 0x6 0x29 0x3 0x28 0x3 0x2e 0x7 0x26 0x3 0x25 0x3 0x2e 0x8 0x24 0x0 0x2e 0x14 0x23 0x0 0x22 0x0>;
		compatible = "mediatek,mt6989-scpsys-hwv", "syscon";
		hfrp-1-bus = <0x62>;
		hfrp-2-bus = <0x61>;
		hw-voter-regmap = <0x5b>;
		ifr-bus = <0x5d>;
		mm-hw-ccf-regmap = <0x5c>;
		mminfra-hwv-regmap = <0x63>;
		nemicfg-ao-mem-prot-reg-bus = <0x5e>;
		phandle = <0x1d>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
		semicfg-ao-mem-prot-reg-bus = <0x5f>;
		vlpcfg = <0x60>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,enable = <0x1>;
		phandle = <0x1d3>;
		reg = <0x0 0x11bb00 0x0 0x100 0x0 0x11b9c0 0x0 0x140 0x0 0x11b920 0x0 0xa0>;
		reg-names = "sram", "share_sram", "share_sram_ext";
	};

	regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		max-volt = <0x3567e0>;
		min-volt = <0x2ab980>;
		phandle = <0x35b>;
		vib-supply = <0x186>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x25a>;
		ranges;

		ccci-dpmaif-cache-memory {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0xf0000000>;
			compatible = "mediatek,dpmaif-resv-cache-mem";
			phandle = <0x25b>;
			size = <0x0 0x210000>;
		};

		ccci-dpmaif-nocache-memory {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0xf0000000>;
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			phandle = <0x25c>;
			size = <0x0 0x50000>;
		};

		mkp-kernel-code-protection-memory {
			alloc-ranges = <0x0 0x40000000 0x0 0x10000>;
			compatible = "mkp-kernel-protection";
			phandle = <0x18c>;
			size = <0x0 0x10000>;
		};

		ssmr-reserved-cma-memory {
			alignment = <0x0 0x1000000>;
			compatible = "shared-dma-pool";
			phandle = <0x8f>;
			reusable;
			size = <0x0 0x10000000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr-port = <0x1>;
	};

	sap@1c710000 {
		#recv-cells-mode = <0x1>;
		compatible = "mediatek,sap";
		core-id = [02];
		interrupt-names = "mbox0";
		interrupts = <0x0 0x31e 0x4 0x0>;
		l2tcm-offset = <0x310000>;
		mbox-count = <0x1>;
		memorydump = <0x20000 0x3f00 0x100>;
		phandle = <0x34e>;
		recv-table = <0x0 0x0 0x11 0x0 0x0 0x0 0x0>;
		reg = <0x0 0x1cb3a000 0x0 0x1000 0x0 0x1cbc0000 0x0 0x20000 0x0 0x1cbff000 0x0 0x100 0x0 0x1cbff100 0x0 0x4 0x0 0x1cbff10c 0x0 0x4 0x0 0x1cba5030 0x0 0x4>;
		reg-names = "sap_cfg_reg", "sap_l1cache", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init";
		secure-dump-size = <0x24000>;
		send-table = <0x1 0x0 0x11>;
		status = "disable";
	};

	scp-dvfs {
		ccf-fmeter-support;
		clk-dbg-ver = "v4";
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5";
		clocks = <0x4c 0x0 0x1a 0xb3 0x1a 0xbf 0x1a 0x89 0x1a 0x81 0x1a 0x80 0x1a 0xa1>;
		compatible = "mediatek,scp-dvfs";
		do-ulposc-cali;
		dvfs-opp = <0x8c618 0xb71b0 0xff 0xfff 0x122 0x0 0x0 0x9eb10 0xb71b0 0xff 0xfff 0x1f4 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x2bc 0x0 0x0>;
		fmeter-clksys = <0x4c>;
		phandle = <0x34f>;
		scp-clk-ctrl = <0x16b>;
		scp-clk-hw-ver = "v1";
		scp-core-online-mask = <0x7>;
		scp-dvfs-flag = "enable";
		ulposc-cali-config = <0x2c292c0 0x2400 0xc 0x50a92c0 0x2400 0xc 0x71292c0 0x2400 0xc>;
		ulposc-cali-num = <0x3>;
		ulposc-cali-target = <0x122 0x1f4 0x2bc>;
		ulposc-cali-ver = "v2";
		ulposc-clksys = <0x4c>;
		vlp-support;
		vlpck-support;
	};

	scp@1c400000 {
		#recv-cells-mode = <0x1>;
		compatible = "mediatek,scp";
		core-0 = "enable";
		core-nums = <0x2>;
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x318 0x4 0x0 0x0 0x319 0x4 0x0 0x0 0x31a 0x4 0x0 0x0 0x31b 0x4 0x0 0x0 0x31c 0x4 0x0 0x0 0x31d 0x4 0x0 0x0 0x31e 0x4 0x0>;
		mbox-count = <0x4>;
		memorydump = <0x340000 0xc4000 0x3c00 0x400 0x500000>;
		phandle = <0x34d>;
		recv-table = <0x1 0x0 0x2 0x0 0x0 0x0 0x0 0x2 0x0 0x1a 0x0 0x0 0x0 0x0 0x24 0x0 0x1 0x0 0x0 0x0 0x0 0xf 0x0 0x1 0x1 0x0 0x0 0x0 0x16 0x0 0x1 0x0 0x0 0x0 0x0 0x15 0x1 0x6 0x0 0x0 0x0 0x0 0x1e 0x1 0x2 0x0 0x0 0x0 0x0 0x20 0x1 0x7 0x0 0x0 0x0 0x0 0x5 0x2 0x1 0x1 0x0 0x0 0x0 0x8 0x2 0xa 0x0 0x0 0x0 0x0 0x22 0x2 0x10 0x0 0x0 0x0 0x0 0x7 0x3 0x2 0x0 0x0 0x0 0x0 0x26 0x3 0x1 0x0 0x0 0x0 0x0 0x1c 0x3 0x5 0x0 0x0 0x0 0x0 0x1b 0x3 0x2 0x0 0x0 0x0 0x0 0x23 0x3 0x4 0x1 0x0 0x0 0x0 0x28 0x3 0x4 0x0 0x0 0x0 0x0 0x2c 0x3 0x4 0x0 0x0 0x0 0x0 0x2f 0x3 0x2 0x1 0x0 0x0 0x0 0x30 0x3 0x2 0x0 0x0 0x0 0x1>;
		reg = <0x0 0x1c400000 0x0 0x340000 0x0 0x1cb24000 0x0 0x1000 0x0 0x1cb21000 0x0 0x1000 0x0 0x1cb30000 0x0 0x1000 0x0 0x1cb40000 0x0 0x1000 0x0 0x1cb52000 0x0 0x1000 0x0 0x1cb60000 0x0 0x40000 0x0 0x1cba5000 0x0 0x4 0x0 0x1cbfb000 0x0 0x100 0x0 0x1cbfb100 0x0 0x4 0x0 0x1cbfb10c 0x0 0x4 0x0 0x1cba5020 0x0 0x4 0x0 0x1cbfc000 0x0 0x100 0x0 0x1cbfc100 0x0 0x4 0x0 0x1cbfc10c 0x0 0x4 0x0 0x1cba5024 0x0 0x4 0x0 0x1cbfd000 0x0 0x100 0x0 0x1cbfd100 0x0 0x4 0x0 0x1cbfd10c 0x0 0x4 0x0 0x1cba5028 0x0 0x4 0x0 0x1cbfe000 0x0 0x100 0x0 0x1cbfe100 0x0 0x4 0x0 0x1cbfe10c 0x0 0x4 0x0 0x1cba502c 0x0 0x4 0x0 0x1cbff000 0x0 0x100 0x0 0x1cbff100 0x0 0x4 0x0 0x1cbff10c 0x0 0x4 0x0 0x1cba5030 0x0 0x4 0x0 0x1cb54000 0x0 0x1000>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init", "scp_cfgreg_ap";
		scp-cfgreg-ap-en = "enable";
		scp-dram-region = "enable";
		scp-feature-tbl = <0x0 0x28 0x1 0x1 0x0 0x0 0x2 0x1a 0x0 0x3 0x0 0x0 0x4 0xc8 0x1 0x5 0x0 0x0 0x6 0x2bc 0x1 0x7 0xa 0x1 0x8 0x50 0x1 0x9 0x2b 0x1 0xa 0x16 0x1 0xb 0x14 0x1 0xc 0x64 0x1 0xd 0xc8 0x0>;
		scp-hwvoter = "enable";
		scp-ipc-wa = "enable";
		scp-low-pwr-dbg = "enable";
		scp-mbrain = "enable";
		scp-mem-key = "mediatek,reserve-memory-scp_share";
		scp-mem-tbl = <0x0 0x0 0x0 0x1 0xca700 0x0 0x2 0x100000 0x0 0x3 0x180000 0x0 0x4 0x19000 0x0 0x5 0xa000 0x0 0x7 0x1a000 0x0 0x8 0x10000 0x0 0x9 0x1000 0x0 0xa 0x2000 0x0 0xb 0x100 0x0 0xc 0x100 0x0 0xf 0x10000 0x0 0x11 0x8000 0x0 0x12 0x8000 0x0 0x13 0x100 0x0 0x18 0x100000 0x0 0x19 0x11000 0x0 0x1a 0x10000 0x0>;
		scp-pm-notify = "enable";
		scp-protect = "enable";
		scp-resource-dump = "enable";
		scp-resource-reg-dump = <0x1c001818 0x4 0x1c00192c 0x4>;
		scp-resource-reg-dump-cell = <0x2>;
		scp-sram-size = <0x340000>;
		scp-supply-num = <0x3>;
		scp-thermal-wq = "disable";
		secure-dump = "enable";
		secure-dump-size = <0x908000>;
		send-table = <0x0 0x0 0xb 0xe 0x0 0x1 0xf 0x0 0x2 0x10 0x0 0x1 0x12 0x0 0x2 0x2e 0x0 0x1 0x11 0x1 0x6 0x1d 0x1 0x10 0x1f 0x1 0x7 0x4 0x2 0x1 0x5 0x2 0x2 0x6 0x2 0x1 0x21 0x2 0x10 0x3 0x3 0x4 0x25 0x3 0x1 0x1a 0x3 0x9 0x23 0x3 0x2 0x27 0x3 0x4 0x2b 0x3 0x4 0x2d 0x3 0x1 0x2f 0x3 0x2 0x30 0x3 0x2>;
		status = "okay";
		twohart = <0x1>;
		vscp0-supply = <0x168>;
		vscp1-supply = <0x169>;
		vscp2-supply = <0x16a>;
	};

	secure-apu-smmu-device {
		compatible = "mediatek,secure-apu-smmu-device";
		iommus = <0xf8 0x10>;
		mtk,iommu-group = <0xf7>;
		phandle = <0x18e>;
	};

	security-ao@1040d000 {
		compatible = "mediatek,security_ao";
		phandle = <0x1e2>;
		reg = <0x0 0x1040d000 0x0 0x1000>;
	};

	si_pa_L {
		phandle = <0x359>;
	};

	si_pa_R {
		phandle = <0x35a>;
	};

	slbc@113e00 {
		compatible = "mediatek,mtk-slbc";
		phandle = <0x362>;
		reg = <0x0 0x113e00 0x0 0x200>;
		slbc-all-cache-enable = <0x1>;
		slbc-enable = <0x1>;
		trace-dram-base = <0x0>;
		trace-dram-size = <0x0>;
	};

	sleep@1c001000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0x193 0x4 0x0>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
	};

	smart-pa {
		phandle = <0x38b>;
	};

	smi-cam-sub-comm0@1a005000 {
		clock-names = "apb";
		clocks = <0x2e 0xf>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		flow-ctrl-dbg;
		mediatek,common-id = <0x1a>;
		mediatek,smi-supply = <0xb0 0x0>;
		phandle = <0xc5>;
		power-domains = <0x1d 0x17>;
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	smi-cam-sub-comm2@1a006000 {
		clock-names = "apb";
		clocks = <0x2e 0x10>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		flow-ctrl-dbg;
		mediatek,common-id = <0x1b>;
		mediatek,smi-supply = <0xb1 0x0>;
		phandle = <0xc6>;
		power-domains = <0x1d 0x17>;
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	smi-cam-vcore-sub-comm@1b203000 {
		clock-names = "apb";
		clocks = <0x21 0x0>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		flow-ctrl-dbg;
		mediatek,common-id = <0x1c>;
		mediatek,smi-supply = <0xb1 0x0>;
		phandle = <0xc7>;
		power-domains = <0x1d 0x16>;
		reg = <0x0 0x1b203000 0x0 0x1000>;
	};

	smi-ccu-sub-comm0@1b202000 {
		clock-names = "apb";
		clocks = <0x22 0x4>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1d>;
		mediatek,smi-supply = <0xb1 0x0>;
		phandle = <0xc8>;
		power-domains = <0x1d 0x1c>;
		reg = <0x0 0x1b202000 0x0 0x1000>;
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		hwccf-support;
		mediatek-common-supply = <0xa8 0xa9 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb5 0xb7 0xb8 0xb4 0xb6 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc1 0xc4 0xc2 0xc0 0xc3 0xc5 0xc6 0xc7 0xc8 0xf6>;
		mediatek-larb-supply = <0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xb9 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5>;
		phandle = <0x280>;
		smi-disp-skip-rpm = <0x3f 0x300003 0x0 0x7fff>;
		smi-isp-dip1-skip-rpm = <0xc0 0xc08c00 0x0 0x0>;
		smi-isp-traw-skip-rpm = <0x100 0x10000000 0x0 0x0>;
		smi-mminfra-skip-rpm = <0x0 0x0 0x0 0x1ff>;
		smi-mml-skip-rpm = <0x0 0x8 0x0 0x7fff>;
		smi-vdec-skip-rpm = <0x0 0x30 0x0 0x1ff>;
		smi-venc-skip-rpm = <0x8600 0x1000180 0x0 0x781ff>;
	};

	smi-disp-comm@1e801000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon";
		mediatek,common-id = <0x0>;
		mediatek,smi-supply = <0xa8 0x0 0xa9 0x0>;
		mmdvfs-dvfsrc-vcore-supply = <0xaa>;
		operating-points-v2 = <0xab>;
		phandle = <0xb0>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e801000 0x0 0x1000>;
		skip-rpm-cb;
		smi-common;
	};

	smi-disp-dram-sub-comm0@14210000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x13 0x43 0x13 0x43 0x13 0x43 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x9>;
		mediatek,smi-supply = <0xb0 0x1>;
		phandle = <0xb3>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x14210000 0x0 0x1000>;
	};

	smi-disp-dram-sub-comm1@14211000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x13 0x43 0x13 0x43 0x13 0x43 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xa>;
		mediatek,smi-supply = <0xb0 0x1>;
		phandle = <0xb5>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x14211000 0x0 0x1000>;
	};

	smi-disp-venc-sub-comm0@17070000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0xf>;
		mediatek,smi-supply = <0xb0 0x0>;
		phandle = <0xba>;
		power-domains = <0x1d 0x13>;
		reg = <0x0 0x17070000 0x0 0x1000>;
		skip-busy-check;
	};

	smi-img-sub-comm0@15002000 {
		clock-names = "apb", "smi";
		clocks = <0x40 0x20 0x40 0x11>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x15>;
		mediatek,smi-supply = <0xbe 0x0>;
		phandle = <0xc1>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15002000 0x0 0x1000>;
	};

	smi-img-sub-comm1@15003000 {
		clock-names = "apb", "smi";
		clocks = <0x40 0x20 0x40 0x12>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x17>;
		mediatek,smi-supply = <0xbf 0x0>;
		phandle = <0xc2>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15003000 0x0 0x1000>;
	};

	smi-img-sub-comm2@15008000 {
		clock-names = "apb", "smi";
		clocks = <0x40 0x20 0x40 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x19>;
		mediatek,smi-supply = <0xb2 0x0>;
		phandle = <0xc3>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15008000 0x0 0x1000>;
	};

	smi-img-sub-comm3@15009000 {
		clock-names = "apb", "smi";
		clocks = <0x40 0x20 0x40 0x14>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x16>;
		mediatek,smi-supply = <0xbe 0x0>;
		phandle = <0xc4>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15009000 0x0 0x1000>;
	};

	smi-img-sub-comm4@1500a000 {
		clock-names = "apb", "smi";
		clocks = <0x40 0x20 0x40 0x15>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x18>;
		mediatek,smi-supply = <0xbf 0x0>;
		phandle = <0xc0>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x1500a000 0x0 0x1000>;
	};

	smi-img-vcore-sub-comm0@15781000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x37 0x2 0x37 0x1 0x37 0x0 0x40 0x7>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x13>;
		mediatek,smi-supply = <0xb0 0x0>;
		phandle = <0xbe>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15781000 0x0 0x1000>;
	};

	smi-img-vcore-sub-comm1@15782000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x37 0x3 0x37 0x1 0x37 0x0 0x40 0x7>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x14>;
		mediatek,smi-supply = <0xb1 0x0>;
		phandle = <0xbf>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15782000 0x0 0x1000>;
	};

	smi-larb0@1440c000 {
		clock-names = "apb", "smi";
		clocks = <0x42 0x18 0x42 0x18>;
		compatible = "mediatek,smi_larb0", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x0>;
		mediatek,smi-supply = <0xb3 0x0 0xb4 0x0>;
		phandle = <0xc9>;
		power-domains = <0x1d 0x23>;
		reg = <0x0 0x1440c000 0x0 0x1000>;
	};

	smi-larb10@15120000 {
		clock-names = "apb", "smi", "gals0";
		clocks = <0x3f 0x5 0x3f 0x1 0x3f 0x0>;
		compatible = "mediatek,smi_larb10", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xa>;
		mediatek,smi-supply = <0xc1 0x0>;
		phandle = <0xd5>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15120000 0x0 0x1000>;
	};

	smi-larb11@15230000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
		clocks = <0x40 0x8 0x40 0x19 0x3c 0x2 0x3c 0x1 0x3c 0x0>;
		compatible = "mediatek,smi_larb11", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xb>;
		mediatek,smi-supply = <0xc2 0x0>;
		phandle = <0xd6>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15230000 0x0 0x1000>;
	};

	smi-larb12@15340000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
		clocks = <0x40 0x9 0x40 0x1c 0x40 0x1d 0x40 0x1e 0x40 0x1f 0x40 0x3>;
		compatible = "mediatek,smi_larb12", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xc>;
		mediatek,smi-supply = <0xc3 0x0 0xc4 0x0>;
		phandle = <0xda>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15340000 0x0 0x1000>;
	};

	smi-larb13@1a001000 {
		clock-names = "apb";
		clocks = <0x2e 0x0>;
		compatible = "mediatek,smi_larb13", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xd>;
		mediatek,smi-supply = <0xc5 0x0 0xc6 0x0>;
		phandle = <0xdf>;
		power-domains = <0x1d 0x17>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi-larb14@1a002000 {
		clock-names = "apb";
		clocks = <0x2e 0x1>;
		compatible = "mediatek,smi_larb14", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xe>;
		mediatek,smi-supply = <0xc5 0x0 0xc7 0x0>;
		phandle = <0xe0>;
		power-domains = <0x1d 0x17>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi-larb15@15140000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
		clocks = <0x40 0x16 0x3f 0x0 0x3f 0x6 0x3f 0x2 0x3e 0x1 0x3d 0x0 0x3d 0x1>;
		compatible = "mediatek,smi_larb15", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-supply = <0xc2 0x0>;
		phandle = <0xdb>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15140000 0x0 0x1000>;
	};

	smi-larb16@1a026000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x5 0x2c 0x0>;
		compatible = "mediatek,smi_larb16", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,comm-port-id = <0x0>;
		mediatek,larb-id = <0x10>;
		mediatek,smi-supply = <0xc5 0x0>;
		phandle = <0xe1>;
		power-domains = <0x1d 0x19>;
		reg = <0x0 0x1a026000 0x0 0x1000>;
	};

	smi-larb17@1a027000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x5 0x2b 0x0>;
		compatible = "mediatek,smi_larb17", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,comm-port-id = <0x2>;
		mediatek,larb-id = <0x11>;
		mediatek,smi-supply = <0xc6 0x0>;
		phandle = <0xe5>;
		power-domains = <0x1d 0x19>;
		reg = <0x0 0x1a027000 0x0 0x1000>;
	};

	smi-larb18@15006000 {
		clock-names = "apb";
		clocks = <0x40 0xc>;
		compatible = "mediatek,smi_larb18", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-supply = <0xc2 0x0 0xc3 0x0>;
		phandle = <0xdc>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15006000 0x0 0x1000>;
	};

	smi-larb19@1a02e000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x14 0x23 0x0>;
		compatible = "mediatek,smi_larb19", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-supply = <0xc5 0x0>;
		phandle = <0xe8>;
		power-domains = <0x1d 0x18>;
		reg = <0x0 0x1a02e000 0x0 0x1000>;
	};

	smi-larb1@1440d000 {
		clock-names = "apb", "smi";
		clocks = <0x42 0x18 0x42 0x18>;
		compatible = "mediatek,smi_larb1", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x1>;
		mediatek,smi-supply = <0xb5 0x0 0xb6 0x0>;
		phandle = <0xca>;
		power-domains = <0x1d 0x23>;
		reg = <0x0 0x1440d000 0x0 0x1000>;
	};

	smi-larb20@14410000 {
		clock-names = "apb", "smi";
		clocks = <0x42 0x18 0x42 0x18>;
		compatible = "mediatek,smi_larb20", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x14>;
		mediatek,smi-supply = <0xb7 0x0 0xb6 0x0>;
		phandle = <0xcb>;
		power-domains = <0x1d 0x23>;
		reg = <0x0 0x14410000 0x0 0x1000>;
	};

	smi-larb21@14411000 {
		clock-names = "apb", "smi";
		clocks = <0x42 0x18 0x42 0x18>;
		compatible = "mediatek,smi_larb21", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x15>;
		mediatek,smi-supply = <0xb8 0x0 0xb4 0x0>;
		phandle = <0xcc>;
		power-domains = <0x1d 0x23>;
		reg = <0x0 0x14411000 0x0 0x1000>;
	};

	smi-larb22@15530000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
		clocks = <0x40 0xa 0x40 0x1a 0x3b 0x2 0x3b 0x1 0x3b 0x0>;
		compatible = "mediatek,smi_larb22", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x16>;
		mediatek,smi-supply = <0xc1 0x0>;
		phandle = <0xd7>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15530000 0x0 0x1000>;
	};

	smi-larb23@15630000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
		clocks = <0x40 0xb 0x40 0x1b 0x3a 0x2 0x3a 0x1 0x3a 0x0>;
		compatible = "mediatek,smi_larb23", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x17>;
		mediatek,smi-supply = <0xc0 0x0>;
		phandle = <0xd8>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15630000 0x0 0x1000>;
	};

	smi-larb24@17c10000 {
		compatible = "mediatek,smi_larb24", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x18>;
		mediatek,smi-supply = <0xbd 0x0 0xbc 0x0>;
		phandle = <0xd9>;
		power-domains = <0x1d 0x15>;
		reg = <0x0 0x17c10000 0x0 0x1000>;
		skip-busy-check;
		skip-restore;
	};

	smi-larb25@1a02c000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x8 0x24 0x0>;
		compatible = "mediatek,smi_larb25", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x19>;
		mediatek,smi-supply = <0xc5 0x0>;
		phandle = <0xea>;
		power-domains = <0x1d 0x18>;
		reg = <0x0 0x1a02c000 0x0 0x1000>;
	};

	smi-larb26@1a02d000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x8 0x24 0x0>;
		compatible = "mediatek,smi_larb26", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1a>;
		mediatek,smi-supply = <0xc6 0x0>;
		phandle = <0xeb>;
		power-domains = <0x1d 0x18>;
		reg = <0x0 0x1a02d000 0x0 0x1000>;
	};

	smi-larb27@1a003000 {
		clock-names = "apb";
		clocks = <0x2e 0x2>;
		compatible = "mediatek,smi_larb27", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1b>;
		mediatek,smi-supply = <0xc6 0x0>;
		phandle = <0xec>;
		power-domains = <0x1d 0x17>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi-larb28@15720000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
		clocks = <0x40 0x5 0x40 0x18 0x39 0x3 0x39 0x2 0x39 0x0>;
		compatible = "mediatek,smi_larb28", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1c>;
		mediatek,smi-supply = <0xc1 0x0>;
		phandle = <0xdd>;
		power-domains = <0x1d 0xd>;
		reg = <0x0 0x15720000 0x0 0x1000>;
	};

	smi-larb29@1a004000 {
		clock-names = "apb";
		clocks = <0x2e 0x3>;
		compatible = "mediatek,smi_larb29", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1d>;
		mediatek,smi-supply = <0xc5 0x0 0xc6 0x0>;
		phandle = <0xed>;
		power-domains = <0x1d 0x17>;
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	smi-larb2@1f002000 {
		clock-names = "apb", "smi";
		clocks = <0x1e 0x2 0x1e 0x2>;
		compatible = "mediatek,smi_larb2", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-supply = <0xb3 0x0 0xb4 0x0>;
		phandle = <0xb9>;
		power-domains = <0x1d 0x20>;
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	smi-larb30@1b201000 {
		clock-names = "apb";
		clocks = <0x22 0x0>;
		compatible = "mediatek,smi_larb30", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1e>;
		mediatek,smi-supply = <0xc8 0x0>;
		phandle = <0xee>;
		power-domains = <0x1d 0x1c>;
		reg = <0x0 0x1b201000 0x0 0x1000>;
	};

	smi-larb32@14020000 {
		clock-names = "apb", "smi";
		clocks = <0x44 0x2e 0x44 0x2e>;
		compatible = "mediatek,smi_larb32", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x20>;
		mediatek,smi-supply = <0xb7 0x0 0xb4 0x0>;
		phandle = <0xcd>;
		power-domains = <0x1d 0x22>;
		reg = <0x0 0x14020000 0x0 0x1000>;
	};

	smi-larb33@1420f000 {
		clock-names = "apb", "smi";
		clocks = <0x43 0x13 0x43 0x13>;
		compatible = "mediatek,smi_larb33", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x21>;
		mediatek,smi-supply = <0xb5 0x0 0xb6 0x0>;
		phandle = <0xce>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x1420f000 0x0 0x1000>;
	};

	smi-larb34@1460c000 {
		clock-names = "apb", "smi";
		clocks = <0x41 0x18 0x41 0x18>;
		compatible = "mediatek,smi_larb34", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x22>;
		mediatek,smi-supply = <0xb8 0x0 0xb6 0x0>;
		phandle = <0xe6>;
		power-domains = <0x1d 0x24>;
		reg = <0x0 0x1460c000 0x0 0x1000>;
	};

	smi-larb35@1460d000 {
		clock-names = "apb", "smi";
		clocks = <0x41 0x18 0x41 0x18>;
		compatible = "mediatek,smi_larb35", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x23>;
		mediatek,smi-supply = <0xb7 0x0 0xb4 0x0>;
		phandle = <0xe7>;
		power-domains = <0x1d 0x24>;
		reg = <0x0 0x1460d000 0x0 0x1000>;
	};

	smi-larb36@14610000 {
		clock-names = "apb", "smi";
		clocks = <0x41 0x18 0x41 0x18>;
		compatible = "mediatek,smi_larb36", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x24>;
		mediatek,smi-supply = <0xb5 0x0 0xb4 0x0>;
		phandle = <0xe2>;
		power-domains = <0x1d 0x24>;
		reg = <0x0 0x14610000 0x0 0x1000>;
	};

	smi-larb37@14611000 {
		clock-names = "apb", "smi";
		clocks = <0x41 0x18 0x41 0x18>;
		compatible = "mediatek,smi_larb37", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x25>;
		mediatek,smi-supply = <0xb3 0x0 0xb6 0x0>;
		phandle = <0xe4>;
		power-domains = <0x1d 0x24>;
		reg = <0x0 0x14611000 0x0 0x1000>;
	};

	smi-larb38@15190000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x40 0x16 0x3f 0x7 0x3f 0x3 0x3f 0x0>;
		compatible = "mediatek,smi_larb38", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x26>;
		mediatek,smi-supply = <0xc4 0x0>;
		phandle = <0xde>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15190000 0x0 0x1000>;
	};

	smi-larb39@15180000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
		clocks = <0x3f 0x0 0x3f 0x4 0x3f 0x8 0x3d 0x1 0x3d 0x0 0x3d 0x2>;
		compatible = "mediatek,smi_larb39", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x27>;
		mediatek,smi-supply = <0xc0 0x0>;
		phandle = <0xe3>;
		power-domains = <0x1d 0xe>;
		reg = <0x0 0x15180000 0x0 0x1000>;
	};

	smi-larb3@1f802000 {
		clock-names = "apb", "smi";
		clocks = <0x1c 0x2 0x1c 0x2>;
		compatible = "mediatek,smi_larb3", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-supply = <0xb8 0x0 0xb6 0x0>;
		phandle = <0xcf>;
		power-domains = <0x1d 0x21>;
		reg = <0x0 0x1f802000 0x0 0x1000>;
	};

	smi-larb40@15730000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x40 0x5 0x39 0x3 0x39 0x1 0x39 0x0>;
		compatible = "mediatek,smi_larb40", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x28>;
		mediatek,smi-supply = <0xc4 0x0>;
		phandle = <0xe9>;
		power-domains = <0x1d 0xd>;
		reg = <0x0 0x15730000 0x0 0x1000>;
	};

	smi-larb41@17090000 {
		compatible = "mediatek,smi_larb41", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x29>;
		mediatek,smi-supply = <0xba 0x0>;
		phandle = <0xef>;
		power-domains = <0x1d 0x13>;
		reg = <0x0 0x17090000 0x0 0x1000>;
		skip-busy-check;
		skip-restore;
	};

	smi-larb42@17890000 {
		compatible = "mediatek,smi_larb42", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x2a>;
		mediatek,smi-supply = <0xbb 0x0>;
		phandle = <0xf0>;
		power-domains = <0x1d 0x14>;
		reg = <0x0 0x17890000 0x0 0x1000>;
		skip-busy-check;
		skip-restore;
	};

	smi-larb43@1a028000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x6 0x29 0x0>;
		compatible = "mediatek,smi_larb43", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,comm-port-id = <0x1>;
		mediatek,larb-id = <0x2b>;
		mediatek,smi-supply = <0xc6 0x0>;
		phandle = <0xf1>;
		power-domains = <0x1d 0x1a>;
		reg = <0x0 0x1a028000 0x0 0x1000>;
	};

	smi-larb44@1a02a000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x7 0x26 0x0>;
		compatible = "mediatek,smi_larb44", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,comm-port-id = <0x1>;
		mediatek,larb-id = <0x2c>;
		mediatek,smi-supply = <0xc5 0x0>;
		phandle = <0xf2>;
		power-domains = <0x1d 0x1b>;
		reg = <0x0 0x1a02a000 0x0 0x1000>;
	};

	smi-larb45@1a029000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x6 0x28 0x0>;
		compatible = "mediatek,smi_larb45", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,comm-port-id = <0x2>;
		mediatek,larb-id = <0x2d>;
		mediatek,smi-supply = <0xc5 0x0>;
		phandle = <0xf3>;
		power-domains = <0x1d 0x1a>;
		reg = <0x0 0x1a029000 0x0 0x1000>;
	};

	smi-larb46@1a02b000 {
		clock-names = "apb", "smi";
		clocks = <0x2e 0x7 0x25 0x0>;
		compatible = "mediatek,smi_larb46", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,comm-port-id = <0x3>;
		mediatek,larb-id = <0x2e>;
		mediatek,smi-supply = <0xc6 0x0>;
		phandle = <0xf4>;
		power-domains = <0x1d 0x1b>;
		reg = <0x0 0x1a02b000 0x0 0x1000>;
	};

	smi-larb47@17c90000 {
		compatible = "mediatek,smi_larb47", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x2f>;
		mediatek,smi-supply = <0xbd 0x0>;
		phandle = <0xf5>;
		power-domains = <0x1d 0x15>;
		reg = <0x0 0x17c90000 0x0 0x1000>;
		skip-busy-check;
		skip-restore;
	};

	smi-larb4@1602e000 {
		compatible = "mediatek,smi_larb4", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-supply = <0xb1 0x0>;
		phandle = <0xd0>;
		power-domains = <0x1d 0x12>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
		skip-busy-check;
		skip-rpm-cb;
	};

	smi-larb5@1600d000 {
		compatible = "mediatek,smi_larb5", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x5>;
		mediatek,smi-supply = <0xb0 0x0>;
		phandle = <0xd1>;
		power-domains = <0x1d 0x10>;
		reg = <0x0 0x1600d000 0x0 0x1000>;
		skip-busy-check;
		skip-rpm-cb;
	};

	smi-larb7@17010000 {
		compatible = "mediatek,smi_larb7", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x7>;
		mediatek,smi-supply = <0xba 0x0>;
		phandle = <0xd2>;
		power-domains = <0x1d 0x13>;
		reg = <0x0 0x17010000 0x0 0x1000>;
		skip-busy-check;
		skip-restore;
	};

	smi-larb8@17810000 {
		compatible = "mediatek,smi_larb8", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x8>;
		mediatek,smi-supply = <0xbb 0x0 0xbc 0x0>;
		phandle = <0xd3>;
		power-domains = <0x1d 0x14>;
		reg = <0x0 0x17810000 0x0 0x1000>;
		skip-busy-check;
		skip-restore;
	};

	smi-larb9@15001000 {
		clock-names = "apb";
		clocks = <0x40 0x4>;
		compatible = "mediatek,smi_larb9", "mediatek,mt6989-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x9>;
		mediatek,smi-supply = <0xc0 0x0>;
		phandle = <0xd4>;
		power-domains = <0x1d 0xc>;
		reg = <0x0 0x15001000 0x0 0x1000>;
	};

	smi-mdp-comm@1e809000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon";
		mediatek,common-id = <0x1>;
		mediatek,smi-supply = <0xac 0x0 0xad 0x0>;
		mmdvfs-dvfsrc-vcore-supply = <0xaa>;
		operating-points-v2 = <0xab>;
		phandle = <0xb1>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e809000 0x0 0x1000>;
		skip-rpm-cb;
		smi-common;
	};

	smi-mdp-dram-sub-comm2@14212000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x13 0x43 0x13 0x43 0x13 0x43 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xb>;
		mediatek,smi-supply = <0xb1 0x1>;
		phandle = <0xb7>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x14212000 0x0 0x1000>;
	};

	smi-mdp-dram-sub-comm3@14213000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x13 0x43 0x13 0x43 0x13 0x43 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xc>;
		mediatek,smi-supply = <0xb1 0x1>;
		phandle = <0xb8>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x14213000 0x0 0x1000>;
	};

	smi-mdp-m0-rsi-regs@1e80a000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x1>;
		mediatek,rsi-id = <0x2>;
		phandle = <0x275>;
		reg = <0x0 0x1e80a000 0x0 0x1000>;
	};

	smi-mdp-m1-rsi-regs@1e80b000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x1>;
		mediatek,rsi-id = <0x3>;
		phandle = <0x276>;
		reg = <0x0 0x1e80b000 0x0 0x1000>;
	};

	smi-mdp-venc-sub-comm1@17870000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x10>;
		mediatek,smi-supply = <0xb1 0x0 0xba 0x0>;
		phandle = <0xbb>;
		power-domains = <0x1d 0x14>;
		reg = <0x0 0x17870000 0x0 0x1000>;
		skip-busy-check;
	};

	smi-mdp-venc-sub-comm2@17c70000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x12>;
		mediatek,smi-supply = <0xbb 0x0 0xba 0x0>;
		phandle = <0xbd>;
		power-domains = <0x1d 0x15>;
		reg = <0x0 0x17c70000 0x0 0x1000>;
		skip-busy-check;
	};

	smi-mm-m0-rsi-regs@1e802000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x0>;
		mediatek,rsi-id = <0x0>;
		phandle = <0x273>;
		reg = <0x0 0x1e802000 0x0 0x1000>;
	};

	smi-mm-m1-rsi-regs@1e803000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x0>;
		mediatek,rsi-id = <0x1>;
		phandle = <0x274>;
		reg = <0x0 0x1e803000 0x0 0x1000>;
	};

	smi-pd-cam-ccu {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xc7>;
		mediatek,suspend-check-port = <0x1>;
		phandle = <0x27f>;
		power-domains = <0x1d 0x1c>;
		suspend-check;
	};

	smi-pd-cam-mraw {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xc5 0xc6>;
		mediatek,suspend-check-port = <0x18 0x10>;
		phandle = <0x27e>;
		power-domains = <0x1d 0x18>;
		suspend-check;
	};

	smi-pd-cam-suba {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xc5 0xc6>;
		mediatek,suspend-check-port = <0x1 0x4>;
		phandle = <0x27b>;
		power-domains = <0x1d 0x19>;
		suspend-check;
	};

	smi-pd-cam-subb {
		compatible = "mediatek,smi-pd";
		dbg-dump = <0x1eca5450 0x1eca5458 0x1eca5470 0x1eca5478>;
		mediatek,suspend-check-dev-supply = <0xc5 0xc6>;
		mediatek,suspend-check-port = <0x4 0x2>;
		phandle = <0x27c>;
		power-domains = <0x1d 0x1a>;
		suspend-check;
	};

	smi-pd-cam-subc {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xc5 0xc6>;
		mediatek,suspend-check-port = <0x2 0x8>;
		phandle = <0x27d>;
		power-domains = <0x1d 0x1b>;
		suspend-check;
	};

	smi-pd-img-dip {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xc1 0xc4 0xc2 0xc0>;
		mediatek,suspend-check-port = <0x5 0x1 0x3 0x3>;
		phandle = <0x27a>;
		power-domains = <0x1d 0xe>;
		suspend-check;
	};

	smi-pd-img-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xb0 0xb1 0xb2>;
		mediatek,suspend-check-port = <0x10 0x20 0x20>;
		phandle = <0x278>;
		power-domains = <0x1d 0xc>;
		suspend-check;
	};

	smi-pd-img-traw {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xc1 0xc4>;
		mediatek,suspend-check-port = <0x2 0x4>;
		phandle = <0x279>;
		power-domains = <0x1d 0xd>;
		suspend-check;
	};

	smi-pd-img-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xb0 0xb1 0xb2>;
		mediatek,suspend-check-port = <0x10 0x20 0x20>;
		phandle = <0x277>;
		power-domains = <0x1d 0xb>;
		suspend-check;
	};

	smi-sram-disp-sub-comm0@14214000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x13 0x43 0x13 0x43 0x13 0x43 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xd>;
		mediatek,smi-supply = <0xb2 0x1>;
		phandle = <0xb4>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x14214000 0x0 0x1000>;
	};

	smi-sram-disp-sub-comm1@14215000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x13 0x43 0x13 0x43 0x13 0x43 0x13>;
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xe>;
		mediatek,smi-supply = <0xb2 0x1>;
		phandle = <0xb6>;
		power-domains = <0x1d 0x1f>;
		reg = <0x0 0x14215000 0x0 0x1000>;
	};

	smi-sram-venc-sub-comm@17880000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x11>;
		mediatek,smi-supply = <0xb2 0x0 0xba 0x0>;
		phandle = <0xbc>;
		power-domains = <0x1d 0x14>;
		reg = <0x0 0x17880000 0x0 0x1000>;
		skip-busy-check;
	};

	smi-sysram-comm@1e806000 {
		compatible = "mediatek,mt6989-smi-common", "mediatek,smi-common", "syscon";
		mediatek,common-id = <0x2>;
		mediatek,smi-supply = <0xae 0x0 0xaf 0x0>;
		phandle = <0xb2>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e806000 0x0 0x1000>;
		skip-rpm-cb;
		smi-common;
	};

	smi-tcu-ssc-regs@1e80e000 {
		compatible = "mediatek,smi-common", "mediatek,mt6989-smi-common";
		mediatek,common-id = <0x1e>;
		mediatek,dump-with-comm = <0x1>;
		mediatek,smi-supply = <0xb1 0x0>;
		phandle = <0xf6>;
		power-domains = <0x1d 0xa>;
		reg = <0x0 0x1e80e000 0x0 0x1000>;
	};

	smi-test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <0xb9>;
	};

	smmu-test-ktf1 {
		compatible = "mediatek,soc-smmu-test-ktf1";
		dma-mmap-reg = <0x10212000 0x1000>;
		iommus = <0x10e 0x51>;
		mtk,iommu-group = <0x18f>;
	};

	smmu-test-ktf2 {
		compatible = "mediatek,soc-smmu-test-ktf2";
		iommus = <0x10e 0x53>;
		mtk,iommu-group = <0x18f>;
	};

	smmu-test-ktf3 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,soc-smmu-test-ktf3";
		iommus = <0x10e 0x55>;
		mtk,iommu-dma-range = <0x40000000 0x10000000>;
		mtk,smmu-dma-mode = "bypass";
	};

	smmu-test-ktf4 {
		compatible = "mediatek,soc-smmu-test-ktf4";
		iommus = <0x10e 0x57>;
		mtk,smmu-dma-mode = "disable";
	};

	smmu-test-ktf5 {
		clock-names = "bclk";
		clocks = <0x42 0x1>;
		compatible = "mediatek,mm-smmu-test-ktf1";
		dma-mmap-reg = <0x14400000 0x1000>;
		mediatek,smi = <0xb1 0xaf>;
		mtk,smmu-shared = <0x124>;
		power-domains = <0x1d 0x23>;
	};

	smmu-test-ktf6 {
		compatible = "mediatek,mm-smmu-test-ktf2";
		mtk,smmu-shared = <0x135>;
	};

	snd-audio-dsp {
		adsp-dynamic-buffer = <0x1>;
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-bleul = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-btdl = <0x1 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x1 0xffffffff 0x19 0xe 0x20000>;
		mtk-dsp-call-final = <0x5 0xc 0x11 0x10 0x18000>;
		mtk-dsp-capture-raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-capture1 = <0x1 0xffffffff 0x16 0xe 0x20000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x14 0xffffffff 0x30000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dynamic = <0x8000005 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-echoref = <0x1 0xffffffff 0xe 0xffffffff 0x20000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-fm = <0x0 0xffffffff 0x11 0xffffffff 0x10000>;
		mtk-dsp-ktv = <0x1 0x5 0x12 0xffffffff 0x10000>;
		mtk-dsp-mddl = <0x0 0xffffffff 0xe 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x0 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-offload = <0x1d 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk-dsp-playback = <0x1 0xc 0xffffffff 0x10 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-spatializer = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-ver = <0x1>;
		mtk-dsp-voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x355>;
		swdsp-smartpa-process-enable = <0x5>;
	};

	snd-scp-ultra {
		compatible = "mediatek,snd-scp-ultra";
		phandle = <0x353>;
		scp-ultra-dl-memif-id = <0x7>;
		scp-ultra-ul-memif-id = <0x14>;
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;
		phandle = <0x285>;
		ranges;

		adsp-core0@1e050000 {
			compatible = "mediatek,mt6989-adsp_core_0";
			feature-control-bits = <0x1 0xa8e78fff>;
			interrupts = <0x0 0x32b 0x4 0x0 0x0 0x32d 0x4 0x0 0x0 0x32f 0x4 0x0>;
			mboxes = <0x13f 0x0 0x13f 0x1>;
			phandle = <0x32b>;
			reg = <0x0 0x1e050000 0x0 0x9000 0x0 0x1e020000 0x0 0x8000>;
			status = "okay";
			system = <0x0 0x50000000 0x0 0xe00000>;
		};

		adsp-core1@1e0c0000 {
			compatible = "mediatek,mt6989-adsp_core_1";
			feature-control-bits = <0x0 0x5118700f>;
			interrupts = <0x0 0x32c 0x4 0x0 0x0 0x32e 0x4 0x0 0x0 0x330 0x4 0x0>;
			mboxes = <0x13f 0x2 0x13f 0x3>;
			phandle = <0x32c>;
			reg = <0x0 0x1e0c0000 0x0 0x9000 0x0 0x1e090000 0x0 0x8000>;
			status = "okay";
			system = <0x0 0x50e00000 0x0 0xa00000>;
		};

		adspsys@1e000000 {
			#mbox-cells = <0x1>;
			adsp-fmeter-adspplldiv = <0x7 0x1 0xc3500>;
			adsp-pll-sema-bits = <0x1>;
			adsp-rsv-audio = <0x5c0000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-ipidma-a = <0x180000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-l2sram = <0x80>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-xhci = <0x80000>;
			clock-names = "clk_top_adsp_sel", "clk_top_clk26m", "clk_top_adsppll";
			clocks = <0x1a 0x33 0x1a 0xb3 0x1a 0xa7>;
			compatible = "mediatek,mt6989-adspsys";
			core-num = <0x2>;
			hrt-ctrl-bits = <0x3>;
			interconnect-names = "icc-hrt-bw";
			interconnects = <0x64 0x25 0x64 0x19>;
			interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "debug_ctrl";
			interrupts = <0x0 0x331 0x4 0x0 0x0 0x332 0x4 0x0 0x0 0x333 0x4 0x0 0x0 0x334 0x4 0x0 0x0 0x338 0x4 0x0>;
			ipic-adsp-up-id = <0x1>;
			ipic-ap-up-id = <0xf>;
			ipic-ap2adsp-chn = <0xf>;
			phandle = <0x13f>;
			power-domains = <0x1d 0x9>;
			reg = <0x0 0x1e000000 0x0 0x6000 0x0 0x1e00b000 0x0 0xd000 0x0 0x1002c904 0x0 0x4 0x0 0x1e006000 0x0 0x100 0x0 0x1e006100 0x0 0x4 0x0 0x1e00610c 0x0 0x4 0x0 0x1e007000 0x0 0x100 0x0 0x1e007100 0x0 0x4 0x0 0x1e00710c 0x0 0x4 0x0 0x1e008000 0x0 0x100 0x0 0x1e008100 0x0 0x4 0x0 0x1e00810c 0x0 0x4 0x0 0x1e009000 0x0 0x100 0x0 0x1e009100 0x0 0x4 0x0 0x1e00910c 0x0 0x4 0x0 0x10001f4c 0x0 0x8 0x0 0x1024e3c0 0x0 0x3c 0x0 0x1024ec10 0x0 0x4 0x0 0x1c0016a0 0x0 0x4>;
			reg-names = "cfg", "cfg2", "cfg_hrt", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "infracfg_rsv", "ipic_chn", "ipic_src_clr", "spm_sema_m1";
			slp-prot-ctrl = <0x1>;
			status = "okay";
		};

		aie@15310000 {
			clock-names = "VCORE_SUB1", "VCORE_SUB0", "VCORE_MAIN", "VCORE_GALS_DISP", "IPE", "SUB_COMMON2", "SUB_COMMON3", "GALS_RX_IPE0", "GALS_TX_IPE0", "GALS_RX_IPE1", "GALS_TX_IPE1", "GALS", "FDVT", "LARB12";
			clocks = <0x37 0x3 0x37 0x2 0x37 0x1 0x37 0x0 0x40 0x9 0x40 0x13 0x40 0x14 0x40 0x1c 0x40 0x1d 0x40 0x1e 0x40 0x1f 0x40 0x20 0x40 0x0 0x40 0x3>;
			cmdqsec-supply = <0x132>;
			compatible = "mediatek,aie-isp7sp-1";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			fdvt-frame-done = <0x177>;
			mboxes = <0x133 0x14 0x0 0x1 0x132 0xb 0xffffffff 0x2>;
			mediatek,aov = <0x134>;
			mediatek,larb = <0xda>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2>;
			power-domains = <0x1d 0xc>;
			reg = <0x0 0x15310000 0x0 0x1000>;
			sw-sync-token-tzmp-aie-set = <0x292>;
			sw-sync-token-tzmp-aie-wait = <0x291>;
		};

		ap-ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0x0 0x1020b000 0x0 0x1000>;
		};

		ap-ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0x0 0x1023e000 0x0 0x1000>;
		};

		ap-ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0x0 0x1024c000 0x0 0x1000>;
		};

		ap-ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0x0 0x1025c000 0x0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0x0 0x1021f000 0x0 0x1000>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0x0 0x1021b800 0x0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0x0 0x1021bc00 0x0 0x400>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0x0 0x1021b400 0x0 0x400>;
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0x0 0x10220000 0x0 0x4000>;
		};

		apirq@11de0000 {
			compatible = "mediatek,mt6983-eint";
			interrupts = <0x0 0x18a 0x4 0x0>;
			mediatek,instance-num = <0x3>;
			mediatek,pins = <0x0 0x1 0x1c 0x0 0x1 0x1 0x1d 0x0 0x2 0x1 0x1e 0x0 0x3 0x1 0x1f 0x0 0x4 0x1 0x0 0x1 0x5 0x1 0x1 0x1 0x6 0x1 0x2 0x1 0x7 0x1 0x3 0x1 0x8 0x1 0x4 0x1 0x9 0x1 0x5 0x1 0xa 0x1 0x6 0x1 0xb 0x1 0x7 0x1 0xc 0x1 0x20 0x0 0xd 0x1 0x21 0x0 0xe 0x0 0x8 0x0 0xf 0x0 0x9 0x0 0x10 0x0 0xa 0x0 0x11 0x0 0xb 0x0 0x12 0x0 0xc 0x0 0x13 0x0 0x0 0x1 0x14 0x0 0x1 0x1 0x15 0x0 0xd 0x0 0x16 0x0 0xe 0x0 0x17 0x0 0xf 0x0 0x18 0x0 0x10 0x0 0x1b 0x0 0x11 0x0 0x1c 0x0 0x12 0x0 0x26 0x0 0x13 0x0 0x27 0x0 0x14 0x0 0x28 0x0 0x15 0x0 0x29 0x0 0x16 0x0 0x2a 0x0 0x17 0x0 0x2b 0x0 0x18 0x0 0x2c 0x0 0x19 0x0 0x2d 0x0 0x1a 0x0 0x2e 0x0 0x1b 0x0 0x2f 0x0 0x1c 0x0 0x30 0x0 0x1d 0x0 0x31 0x0 0x1e 0x0 0x32 0x0 0x1f 0x0 0x35 0x0 0x20 0x0 0x36 0x0 0x21 0x0 0x37 0x0 0x22 0x0 0x38 0x0 0x23 0x0 0x39 0x0 0x24 0x0 0x3a 0x0 0x25 0x0 0x3b 0x0 0x26 0x0 0x3c 0x0 0x27 0x0 0x3d 0x0 0x28 0x0 0x42 0x0 0x29 0x0 0x43 0x0 0x2a 0x0 0x44 0x0 0x2b 0x0 0x45 0x0 0x2c 0x0 0x46 0x0 0x2 0x1 0x47 0x0 0x3 0x1 0x48 0x0 0x2d 0x0 0x49 0x0 0x2e 0x0 0x4a 0x0 0x2f 0x0 0x4b 0x0 0x30 0x0 0x4c 0x0 0x31 0x0 0x4d 0x0 0x32 0x0 0x50 0x0 0x33 0x0 0x51 0x0 0x34 0x0 0x52 0x0 0x35 0x0 0x53 0x0 0x36 0x0 0x54 0x0 0x37 0x0 0x55 0x0 0x38 0x0 0x56 0x0 0x39 0x0 0x57 0x0 0x3a 0x0 0x58 0x0 0x3b 0x0 0x59 0x0 0x3c 0x0 0x5a 0x0 0x3d 0x0 0x5b 0x0 0x3e 0x0 0x5c 0x0 0x3f 0x0 0x5d 0x0 0x40 0x0 0x5e 0x0 0x41 0x0 0x5f 0x0 0x42 0x0 0x60 0x0 0x4 0x1 0x61 0x0 0x5 0x1 0x6a 0x0 0x43 0x0 0x6b 0x0 0x44 0x0 0x6c 0x0 0x45 0x0 0x6d 0x0 0x6 0x1 0x6e 0x0 0x46 0x0 0x6f 0x0 0x47 0x0 0x70 0x0 0x48 0x0 0x71 0x0 0x7 0x1 0x72 0x0 0x49 0x0 0x73 0x0 0x4a 0x0 0x74 0x0 0x4b 0x0 0x75 0x0 0x4c 0x0 0x76 0x0 0x4d 0x0 0x77 0x0 0x4e 0x0 0x7c 0x0 0x4f 0x0 0x7d 0x0 0x50 0x0 0x7e 0x0 0x51 0x0 0x7f 0x0 0x52 0x0 0x96 0x1 0x22 0x0 0x97 0x1 0x23 0x0 0x98 0x1 0x24 0x0 0x99 0x1 0x25 0x0 0x9a 0x1 0x26 0x0 0x9b 0x1 0x27 0x0 0x9c 0x1 0x28 0x0 0x9d 0x1 0x8 0x1 0x9e 0x1 0x9 0x1 0xa6 0x1 0x29 0x0 0xae 0x1 0x2a 0x0 0xaf 0x1 0x2b 0x0 0xb7 0x1 0x2c 0x0 0xb8 0x1 0x2d 0x0 0xb9 0x1 0x2e 0x0 0xba 0x1 0x2f 0x0 0xbb 0x1 0xa 0x1 0xbc 0x1 0xb 0x1 0xbd 0x1 0xc 0x1 0xbe 0x1 0xd 0x1 0xbf 0x1 0x30 0x0 0xc0 0x1 0x31 0x0 0xc1 0x1 0x32 0x0 0xc2 0x1 0x33 0x0 0xc3 0x1 0xe 0x1 0xc4 0x1 0xf 0x1 0xc5 0x1 0x34 0x0 0xc6 0x1 0x35 0x0 0xc7 0x1 0x36 0x0 0xc8 0x1 0x37 0x0 0xc9 0x1 0x38 0x0 0xca 0x1 0x39 0x0 0xcb 0x1 0x3a 0x0 0xcc 0x1 0x3b 0x0 0xcd 0x1 0x3c 0x0 0xce 0x1 0x3d 0x0 0xcf 0x1 0x10 0x1 0xd0 0x1 0x11 0x1 0xd1 0x1 0x12 0x1 0xd2 0x1 0x13 0x1 0xd3 0x1 0x14 0x1 0xd4 0x1 0x3e 0x0 0xd5 0x1 0x3f 0x0 0xd6 0x1 0x40 0x0 0xd7 0x1 0x41 0x0 0xd8 0x1 0x42 0x0 0xd9 0x1 0x15 0x1 0xda 0x1 0x16 0x1 0xdb 0x1 0x17 0x1 0xdc 0x1 0x18 0x1 0xdd 0x1 0x19 0x1 0xde 0x1 0x43 0x0 0xdf 0x1 0x1a 0x1 0xe0 0x1 0x1b 0x1 0xe3 0x1 0x44 0x0 0xe4 0x1 0x45 0x0 0xe5 0x1 0x46 0x0 0xe6 0x1 0x47 0x0 0xe7 0x1 0x48 0x0 0xe8 0x1 0x49 0x0 0xe9 0x1 0x4a 0x0 0xea 0x1 0x4b 0x0 0xeb 0x1 0x4c 0x0 0xec 0x1 0x4d 0x0 0xed 0x1 0x4e 0x0 0xee 0x1 0x4f 0x0 0xf5 0x1 0x50 0x0 0xf6 0x1 0x51 0x0 0xf7 0x1 0x52 0x0 0xf8 0x1 0x53 0x0 0xf9 0x1 0x54 0x0 0xfa 0x1 0x55 0x0 0xfb 0x2 0x0 0x0 0xfc 0x2 0x1 0x0 0xfd 0x2 0x2 0x0 0xfe 0x2 0x3 0x0 0xff 0x2 0x4 0x0 0x100 0x2 0x5 0x0 0x101 0x2 0x6 0x0 0x102 0x2 0x7 0x0 0x103 0x2 0x8 0x0 0x104 0x2 0x9 0x0 0x105 0x2 0xa 0x0 0x106 0x2 0xb 0x0 0x107 0x2 0xc 0x0 0x108 0x2 0xd 0x0 0x109 0x2 0xe 0x0 0x10a 0x2 0xf 0x0 0x10b 0x2 0x10 0x0 0x10c 0x2 0x11 0x0>;
			mediatek,total-pin-number = <0x10d>;
			phandle = <0x106>;
			reg = <0x0 0x11de0000 0x0 0x1000 0x0 0x11fe0000 0x0 0x1000 0x0 0x1c01e000 0x0 0x1000>;
			reg-name = "eint-s", "eint-n", "eint-c";
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0x0 0x1000c000 0x0 0xe00>;
		};

		apu-top-3@19020000 {
			compatible = "mt6989,apu_top_3";
			phandle = <0x30c>;
			reg = <0x0 0x19020000 0x0 0x1000 0x0 0x19040000 0x0 0x1000 0x0 0x190a0000 0x0 0x11000 0x0 0x190e0000 0x0 0x4000 0x0 0x190e1000 0x0 0x2000 0x0 0x190f0000 0x0 0x1000 0x0 0x190f1000 0x0 0x1000 0x0 0x190f2000 0x0 0x1000 0x0 0x190f3000 0x0 0x3000 0x0 0x190f6000 0x0 0x3000 0x0 0x190f7400 0x0 0x500 0x0 0x19100000 0x0 0x40000 0x0 0x19140000 0x0 0x1000 0x0 0x19200000 0x0 0x40000 0x0 0x19240000 0x0 0x1000 0x0 0x19300000 0x0 0x40000 0x0 0x19340000 0x0 0x1000 0x0 0x1c000000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000>;
			reg-names = "apu_rcx", "apu_rcx_dla", "apu_are", "apu_vcore", "apu_md32_mbox", "apu_rpc", "apu_pcu", "apu_ao_ctl", "apu_acc", "apu_pll", "apu_rpctop_mdla", "apu_acx0", "apu_acx0_rpc_lite", "apu_acx1", "apu_acx1_rpc_lite", "apu_acx2", "apu_acx2_rpc_lite", "sys_vlp", "sys_spm";
		};

		apusys-hw-logger@19024000 {
			access-rcx-in-atf = <0x1>;
			aov-log-buf-sz = <0x100000>;
			compatible = "mediatek,apusys_hw_logger";
			enable-interrupt = <0x1>;
			interrupt-lbc-sz = <0x80000>;
			interrupt-names = "apu_logtop";
			interrupts = <0x0 0x2bb 0x4 0x0>;
			iommus = <0xf8 0xc>;
			mtk,iommu-group = <0xf7>;
			phandle = <0x1a7>;
			reg = <0x0 0x19024000 0x0 0x1000 0x0 0x190e1000 0x0 0x2000>;
			reg-names = "apu_logtop", "apu_mbox";
			status = "okay";
		};

		apusys-rv@190e1000 {
			ce-coredump-buf-sz = <0x10000>;
			compatible = "mediatek,mt6989-apusys_rv";
			interrupt-names = "apu_wdt", "mbox0_irq", "mbox1_irq", "ce_exp_irq";
			interrupts = <0x0 0x2b2 0x4 0x0 0x0 0x2c6 0x4 0x0 0x0 0x2c7 0x4 0x0 0x0 0x2d0 0x4 0x0>;
			iommus = <0xf8 0x9>;
			mdla-coredump-buf-sz = <0x0>;
			mtk,iommu-group = <0xf7>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;
			phandle = <0x1a6>;
			reg = <0x0 0x190e1000 0x0 0x2000 0x0 0x19001000 0x0 0x1000 0x0 0x19002000 0x0 0x10 0x0 0x19050000 0x0 0x10000 0x0 0x190f2000 0x0 0x1000 0x0 0x1d000000 0x0 0x50000 0x0 0xd2a0000 0x0 0x10000 0x0 0x190f0000 0x0 0x1000>;
			reg-names = "apu_mbox", "md32_sysctrl", "apu_wdt", "md32_cache_dump", "apu_ao_ctl", "md32_tcm", "md32_debug_apb", "apu_rpc";
			regdump-buf-sz = <0x10000>;
			status = "okay";
			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;

			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};

			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};

			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};

			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};

			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};

			apu-ipi-ut-rpmsg {
				compatible = "mediatek,apu-ipi-ut-rpmsg";
				mtk,rpmsg-name = "apu-ipi-ut-rpmsg";
			};

			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};

			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};

			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};

			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};

			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};

			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};

			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};

			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};

			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};

			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};
		};

		bcrm-infra-ao1-apb@1002a000 {
			compatible = "mediatek,bcrm_infra_ao1_apb";
			reg = <0x0 0x1002a000 0x0 0x1000>;
		};

		bus-tracer@d040000 {
			compatible = "mediatek,bus_tracer-v1";
			mediatek,at-id = <0x10 0x30>;
			mediatek,enabled-tracer = <0x1 0x0>;
			mediatek,num-tracer = <0x2>;
			reg = <0x0 0xd040000 0x0 0x1000 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd044000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100>;
		};

		cam-raw-a@1a030000 {
			clock-names = "camsys_cam_cgpdn", "camsys_camtg_cgpdn", "camsys_adlrd_cgpdn", "camsys_adlwr_cgpdn", "camsys_cam2mm0_gals_cgpdn", "camsys_cam2mm1_gals_cgpdn", "camsys_cam2sys_gals_cgpdn", "camsys_cam2mm2_gals_cgpdn", "camsys_cam_suba_cgpdn", "camsys_rawa_larbx_cgpdn", "camsys_rawa_cam_cgpdn", "camsys_rawa_camtg_cgpdn", "topckgen_top_cam_sel", "vlpckgen_vlp_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x9 0x2e 0xc 0x2e 0xd 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x5 0x2c 0x0 0x2c 0x1 0x2c 0x2 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,cam-raw";
			interconnect-names = "cqi_r1", "rawi_r2", "rawi_r3", "rawi_r5", "imgo_r1", "fpri_r1", "bpci_r1", "bpci_r4", "lsci_r1", "ufeo_r1", "ltmso_r1", "drzb2no_r1", "afo_r1", "aao_r1";
			interconnects = <0xff 0x40200 0xff 0x10000 0xff 0x40201 0xff 0x10000 0xff 0x40202 0xff 0x10000 0xff 0x40204 0xff 0x10000 0xff 0x40205 0xff 0x10000 0xff 0x40207 0xff 0x10000 0xff 0x40208 0xff 0x10000 0xff 0x40209 0xff 0x10000 0xff 0x4020a 0xff 0x10000 0xff 0x4020b 0xff 0x10000 0xff 0x4020c 0xff 0x10000 0xff 0x4020d 0xff 0x10000 0xff 0x4020f 0xff 0x10000 0xff 0x40210 0xff 0x10000>;
			interrupts = <0x0 0x230 0x4 0x0>;
			mediatek,cam-id = <0x0>;
			mediatek,larbs = <0xe1 0xec>;
			mediatek,smmu-dma-axid = <0x200 0x201 0x202 0x204 0x205 0x207 0x208 0x209 0x20a 0x20b 0x20c 0x20d 0x20f 0x210>;
			phandle = <0x311>;
			power-domains = <0x1d 0x19>;
			reg = <0x0 0x1a030000 0x0 0x8000 0x0 0x1a038000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-raw-b@1a070000 {
			clock-names = "camsys_cam_cgpdn", "camsys_camtg_cgpdn", "camsys_adlrd_cgpdn", "camsys_adlwr_cgpdn", "camsys_cam2mm0_gals_cgpdn", "camsys_cam2mm1_gals_cgpdn", "camsys_cam2sys_gals_cgpdn", "camsys_cam2mm2_gals_cgpdn", "camsys_cam_subb_cgpdn", "camsys_rawb_larbx_cgpdn", "camsys_rawb_cam_cgpdn", "camsys_rawb_camtg_cgpdn", "topckgen_top_cam_sel", "vlpckgen_vlp_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x9 0x2e 0xc 0x2e 0xd 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x6 0x29 0x0 0x29 0x1 0x29 0x2 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,cam-raw";
			interconnect-names = "cqi_r1", "rawi_r2", "rawi_r3", "rawi_r5", "imgo_r1", "fpri_r1", "bpci_r1", "bpci_r4", "lsci_r1", "ufeo_r1", "ltmso_r1", "drzb2no_r1", "afo_r1", "aao_r1";
			interconnects = <0xff 0x40560 0xff 0x10001 0xff 0x40561 0xff 0x10001 0xff 0x40562 0xff 0x10001 0xff 0x40564 0xff 0x10001 0xff 0x40565 0xff 0x10001 0xff 0x40567 0xff 0x10001 0xff 0x40568 0xff 0x10001 0xff 0x40569 0xff 0x10001 0xff 0x4056a 0xff 0x10001 0xff 0x4056b 0xff 0x10001 0xff 0x4056c 0xff 0x10001 0xff 0x4056d 0xff 0x10001 0xff 0x4056f 0xff 0x10001 0xff 0x40570 0xff 0x10001>;
			interrupts = <0x0 0x232 0x4 0x0>;
			mediatek,cam-id = <0x1>;
			mediatek,larbs = <0xf1 0xec>;
			mediatek,smmu-dma-axid = <0x560 0x561 0x562 0x564 0x565 0x567 0x568 0x569 0x56a 0x56b 0x56c 0x56d 0x56f 0x570>;
			power-domains = <0x1d 0x1a>;
			reg = <0x0 0x1a070000 0x0 0x8000 0x0 0x1a078000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-raw-c@1a0b0000 {
			clock-names = "camsys_cam_cgpdn", "camsys_camtg_cgpdn", "camsys_adlrd_cgpdn", "camsys_adlwr_cgpdn", "camsys_cam2mm0_gals_cgpdn", "camsys_cam2mm1_gals_cgpdn", "camsys_cam2sys_gals_cgpdn", "camsys_cam2mm2_gals_cgpdn", "camsys_cam_subc_cgpdn", "camsys_rawc_larbx_cgpdn", "camsys_rawc_cam_cgpdn", "camsys_rawc_camtg_cgpdn", "topckgen_top_cam_sel", "vlpckgen_vlp_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x9 0x2e 0xc 0x2e 0xd 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x7 0x26 0x0 0x26 0x1 0x26 0x2 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,cam-raw";
			interconnect-names = "cqi_r1", "rawi_r2", "rawi_r3", "rawi_r5", "imgo_r1", "fpri_r1", "bpci_r1", "bpci_r4", "lsci_r1", "ufeo_r1", "ltmso_r1", "drzb2no_r1", "afo_r1", "aao_r1";
			interconnects = <0xff 0x40580 0xff 0x10000 0xff 0x40581 0xff 0x10000 0xff 0x40582 0xff 0x10000 0xff 0x40584 0xff 0x10000 0xff 0x40585 0xff 0x10000 0xff 0x40587 0xff 0x10000 0xff 0x40588 0xff 0x10000 0xff 0x40589 0xff 0x10000 0xff 0x4058a 0xff 0x10000 0xff 0x4058b 0xff 0x10000 0xff 0x4058c 0xff 0x10000 0xff 0x4058d 0xff 0x10000 0xff 0x4058f 0xff 0x10000 0xff 0x40590 0xff 0x10000>;
			interrupts = <0x0 0x234 0x4 0x0>;
			mediatek,cam-id = <0x2>;
			mediatek,larbs = <0xf2 0xec>;
			mediatek,smmu-dma-axid = <0x580 0x581 0x582 0x584 0x585 0x587 0x588 0x589 0x58a 0x58b 0x58c 0x58d 0x58f 0x590>;
			power-domains = <0x1d 0x1b>;
			reg = <0x0 0x1a0b0000 0x0 0x8000 0x0 0x1a0b8000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-rms-a@1a040000 {
			clock-names = "camsys_rmsa_larbx_cgpdn", "camsys_rmsa_cam_cgpdn", "camsys_rmsa_camtg_cgpdn";
			clocks = <0x2d 0x0 0x2d 0x1 0x2d 0x2>;
			compatible = "mediatek,cam-rms";
			mediatek,cam-id = <0x0>;
			power-domains = <0x1d 0x19>;
			reg = <0x0 0x1a040000 0x0 0x8000 0x0 0x1a048000 0x0 0x6000>;
			reg-names = "base", "inner_base";
		};

		cam-rms-b@1a080000 {
			clock-names = "camsys_rmsb_larbx_cgpdn", "camsys_rmsb_cam_cgpdn", "camsys_rmsb_camtg_cgpdn";
			clocks = <0x2a 0x0 0x2a 0x1 0x2a 0x2>;
			compatible = "mediatek,cam-rms";
			mediatek,cam-id = <0x1>;
			power-domains = <0x1d 0x1a>;
			reg = <0x0 0x1a080000 0x0 0x8000 0x0 0x1a088000 0x0 0x6000>;
			reg-names = "base", "inner_base";
		};

		cam-rms-c@1a0c0000 {
			clock-names = "camsys_rmsc_larbx_cgpdn", "camsys_rmsc_cam_cgpdn", "camsys_rmsc_camtg_cgpdn";
			clocks = <0x27 0x0 0x27 0x1 0x27 0x2>;
			compatible = "mediatek,cam-rms";
			mediatek,cam-id = <0x2>;
			power-domains = <0x1d 0x1b>;
			reg = <0x0 0x1a0c0000 0x0 0x8000 0x0 0x1a0c8000 0x0 0x6000>;
			reg-names = "base", "inner_base";
		};

		cam-yuv-a@1a050000 {
			clock-names = "camsys_yuva_larbx_cgpdn", "camsys_yuva_cam_cgpdn", "camsys_yuva_camtg_cgpdn";
			clocks = <0x2b 0x0 0x2b 0x1 0x2b 0x2>;
			compatible = "mediatek,cam-yuv";
			interconnect-names = "yuvo_r1", "yuvo_r3", "yuvo_r2", "yuvo_r5", "rgbwi_r1", "tcyso_r1", "drz4no_r3";
			interconnects = <0xff 0x40220 0xff 0x10001 0xff 0x40221 0xff 0x10001 0xff 0x40222 0xff 0x10001 0xff 0x40223 0xff 0x10001 0xff 0x40224 0xff 0x10001 0xff 0x40226 0xff 0x10001 0xff 0x40227 0xff 0x10001>;
			interrupts = <0x0 0x231 0x4 0x0>;
			mediatek,cam-id = <0x0>;
			mediatek,larbs = <0xe5>;
			mediatek,smmu-dma-axid = <0x220 0x221 0x222 0x223 0x224 0x226 0x227>;
			power-domains = <0x1d 0x19>;
			reg = <0x0 0x1a050000 0x0 0x8000 0x0 0x1a058000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-yuv-b@1a090000 {
			clock-names = "camsys_yuvb_larbx_cgpdn", "camsys_yuvb_cam_cgpdn", "camsys_yuvb_camtg_cgpdn";
			clocks = <0x28 0x0 0x28 0x1 0x28 0x2>;
			compatible = "mediatek,cam-yuv";
			interconnect-names = "yuvo_r1", "yuvo_r3", "yuvo_r2", "yuvo_r5", "rgbwi_r1", "tcyso_r1", "drz4no_r3";
			interconnects = <0xff 0x405a0 0xff 0x10000 0xff 0x405a1 0xff 0x10000 0xff 0x405a2 0xff 0x10000 0xff 0x405a3 0xff 0x10000 0xff 0x405a4 0xff 0x10000 0xff 0x405a6 0xff 0x10000 0xff 0x405a7 0xff 0x10000>;
			interrupts = <0x0 0x233 0x4 0x0>;
			mediatek,cam-id = <0x1>;
			mediatek,larbs = <0xf3>;
			mediatek,smmu-dma-axid = <0x5a0 0x5a1 0x5a2 0x5a3 0x5a4 0x5a6 0x5a7>;
			power-domains = <0x1d 0x1a>;
			reg = <0x0 0x1a090000 0x0 0x8000 0x0 0x1a098000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-yuv-c@1a0d0000 {
			clock-names = "camsys_yuvc_larbx_cgpdn", "camsys_yuvc_cam_cgpdn", "camsys_yuvc_camtg_cgpdn";
			clocks = <0x25 0x0 0x25 0x1 0x25 0x2>;
			compatible = "mediatek,cam-yuv";
			interconnect-names = "yuvo_r1", "yuvo_r3", "yuvo_r2", "yuvo_r5", "rgbwi_r1", "tcyso_r1", "drz4no_r3";
			interconnects = <0xff 0x405c0 0xff 0x10001 0xff 0x405c1 0xff 0x10001 0xff 0x405c2 0xff 0x10001 0xff 0x405c3 0xff 0x10001 0xff 0x405c4 0xff 0x10001 0xff 0x405c6 0xff 0x10001 0xff 0x405c7 0xff 0x10001>;
			interrupts = <0x0 0x235 0x4 0x0>;
			mediatek,cam-id = <0x2>;
			mediatek,larbs = <0xf4>;
			mediatek,smmu-dma-axid = <0x5c0 0x5c1 0x5c2 0x5c3 0x5c4 0x5c6 0x5c7>;
			power-domains = <0x1d 0x1b>;
			reg = <0x0 0x1a0d0000 0x0 0x8000 0x0 0x1a0d8000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		camisp@1a000000 {
			clock-names = "mmdvfs_mux";
			clocks = <0x11f 0x9>;
			compatible = "mediatek,mt6989-camisp";
			interrupts = <0x0 0x248 0x4 0x0 0x0 0x249 0x4 0x0>;
			mboxes = <0x133 0x18 0x0 0x1>;
			mediatek,ccd = <0x13b>;
			mtk,smmu-shared = <0x124>;
			operating-points-v2 = <0x11e>;
			phandle = <0x310>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a000000 0x0 0x1000 0x0 0x1a0f0000 0x0 0x18c4>;
			reg-names = "base", "adl";
		};

		camsv1@1a100000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_larb14_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_a_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x1 0x2e 0xb 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x16 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,camsv";
			interconnect-names = "l14_cqi_a", "l14_imgo0_disp_a", "l14_imgo0_mdp_a", "l14_imgo1_disp_a", "l14_imgo1_mdp_a";
			interconnects = <0xff 0x401c0 0xff 0x10001 0xff 0x401c1 0xff 0x10000 0xff 0x401c1 0xff 0x10001 0xff 0x401c2 0xff 0x10000 0xff 0x401c2 0xff 0x10001>;
			interrupts = <0x0 0x251 0x4 0x0 0x0 0x252 0x4 0x0 0x0 0x253 0x4 0x0 0x0 0x263 0x4 0x0>;
			mediatek,cammux-id = <0x0>;
			mediatek,camsv-id = <0x0>;
			mediatek,larbs = <0xe0>;
			mediatek,smmu-dma-axid = <0x1c0 0x1c1 0x1c2>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a100000 0x0 0x1000 0x0 0x1a110000 0x0 0x1000 0x0 0x1a120000 0x0 0x1000 0x0 0x1a108000 0x0 0x1000 0x0 0x1a118000 0x0 0x1000 0x0 0x1a128000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv2@1a101000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_larb13_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_b_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x0 0x2e 0xb 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x17 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,camsv";
			interconnect-names = "l13_cqi_b", "l13_imgo0_disp_b", "l13_imgo0_mdp_b", "l13_imgo1_disp_b", "l13_imgo1_mdp_b";
			interconnects = <0xff 0x401a0 0xff 0x10001 0xff 0x401a1 0xff 0x10000 0xff 0x401a1 0xff 0x10001 0xff 0x401a2 0xff 0x10000 0xff 0x401a2 0xff 0x10001>;
			interrupts = <0x0 0x254 0x4 0x0 0x0 0x255 0x4 0x0 0x0 0x256 0x4 0x0 0x0 0x264 0x4 0x0>;
			mediatek,cammux-id = <0x8>;
			mediatek,camsv-id = <0x1>;
			mediatek,larbs = <0xdf>;
			mediatek,smmu-dma-axid = <0x1a0 0x1a1 0x1a2>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a101000 0x0 0x1000 0x0 0x1a111000 0x0 0x1000 0x0 0x1a121000 0x0 0x1000 0x0 0x1a109000 0x0 0x1000 0x0 0x1a119000 0x0 0x1000 0x0 0x1a129000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv3@1a102000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_c_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x3 0x2e 0xb 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x18 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,camsv";
			interconnect-names = "l29_cqi_c", "l29_imgo_c";
			interconnects = <0xff 0x403a0 0xff 0x10000 0xff 0x403a4 0xff 0x10000>;
			interrupts = <0x0 0x257 0x4 0x0 0x0 0x258 0x4 0x0 0x0 0x259 0x4 0x0 0x0 0x265 0x4 0x0>;
			mediatek,cammux-id = <0x10>;
			mediatek,camsv-id = <0x2>;
			mediatek,larbs = <0xed>;
			mediatek,smmu-dma-axid = <0x3a0 0x3a4>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a102000 0x0 0x1000 0x0 0x1a112000 0x0 0x1000 0x0 0x1a122000 0x0 0x1000 0x0 0x1a10a000 0x0 0x1000 0x0 0x1a11a000 0x0 0x1000 0x0 0x1a12a000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv4@1a103000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_d_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x3 0x2e 0xb 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x19 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,camsv";
			interconnect-names = "l29_cqi_d", "l29_imgo_d";
			interconnects = <0xff 0x403a1 0xff 0x10000 0xff 0x403a5 0xff 0x10000>;
			interrupts = <0x0 0x25a 0x4 0x0 0x0 0x25b 0x4 0x0 0x0 0x25c 0x4 0x0 0x0 0x266 0x4 0x0>;
			mediatek,cammux-id = <0x18>;
			mediatek,camsv-id = <0x3>;
			mediatek,larbs = <0xed>;
			mediatek,smmu-dma-axid = <0x3a1 0x3a5>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a103000 0x0 0x1000 0x0 0x1a113000 0x0 0x1000 0x0 0x1a123000 0x0 0x1000 0x0 0x1a10b000 0x0 0x1000 0x0 0x1a11b000 0x0 0x1000 0x0 0x1a12b000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv5@1a104000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_e_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x3 0x2e 0xb 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x1a 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,camsv";
			interconnect-names = "l29_cqi_e", "l29_imgo_e";
			interconnects = <0xff 0x403a2 0xff 0x10000 0xff 0x403a6 0xff 0x10000>;
			interrupts = <0x0 0x25d 0x4 0x0 0x0 0x25e 0x4 0x0 0x0 0x25f 0x4 0x0 0x0 0x267 0x4 0x0>;
			mediatek,cammux-id = <0x20>;
			mediatek,camsv-id = <0x4>;
			mediatek,larbs = <0xed>;
			mediatek,smmu-dma-axid = <0x3a2 0x3a6>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a104000 0x0 0x1000 0x0 0x1a114000 0x0 0x1000 0x0 0x1a124000 0x0 0x1000 0x0 0x1a10c000 0x0 0x1000 0x0 0x1a11c000 0x0 0x1000 0x0 0x1a12c000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv6@1a105000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_f_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x3 0x2e 0xb 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x2e 0x1b 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,camsv";
			interconnect-names = "l29_cqi_f", "l29_imgo_f";
			interconnects = <0xff 0x403a3 0xff 0x10000 0xff 0x403a7 0xff 0x10000>;
			interrupts = <0x0 0x260 0x4 0x0 0x0 0x261 0x4 0x0 0x0 0x262 0x4 0x0 0x0 0x268 0x4 0x0>;
			mediatek,cammux-id = <0x21>;
			mediatek,camsv-id = <0x5>;
			mediatek,larbs = <0xed>;
			mediatek,smmu-dma-axid = <0x3a3 0x3a7>;
			power-domains = <0x1d 0x17>;
			reg = <0x0 0x1a105000 0x0 0x1000 0x0 0x1a115000 0x0 0x1000 0x0 0x1a125000 0x0 0x1000 0x0 0x1a10d000 0x0 0x1000 0x0 0x1a11d000 0x0 0x1000 0x0 0x1a12d000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		ccci-scp@1023c000 {
			compatible = "mediatek,ccci_md_scp";
			mediatek,scp-clk-free-run = <0x1>;
			phandle = <0x33b>;
			reg = <0x0 0x1023c000 0x0 0x1000 0x0 0x1023d000 0x0 0x1000>;
		};

		ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			interrupts = <0x0 0x101 0x4 0x0 0x0 0x102 0x4 0x0>;
			mediatek,ccif-clk-free-run = <0x1>;
			mediatek,ccif-hw-reset-bit = <0x4>;
			mediatek,ccif-hw-reset-ver = <0x1>;
			mediatek,sram-size = <0x200>;
			phandle = <0x339>;
			reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		};

		ccu_rproc1@0x1b180000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ccu-cores = <0x2>;
			compatible = "mediatek,ccu_rproc1";
			interconnect-names = "ccu_o", "ccu_i";
			interconnects = <0xff 0x403c3 0xff 0x10001 0xff 0x403c2 0xff 0x10001>;
			mtk,smmu-shared = <0x100>;
			phandle = <0xfc>;
			reg = <0x0 0x1b180000 0x0 0x9000>;
		};

		ccu_rproc@1b080000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ccu-cores = <0x2>;
			ccu-sramcon-offset = <0xf10>;
			ccu_dramAddr = <0x80000000>;
			ccu_dramSize = <0x200000>;
			ccu_emiRegion = <0x14>;
			ccu_sramOffset = <0x40000>;
			ccu_sramSize = <0x10000>;
			ccu_version = <0x49>;
			clock-names = "TOP_CAM", "TOP_CCU_AHB", "VLP_CCUSYS", "VLP_CCUTM", "CCU2MM0_GALS", "CCU_LARB", "CCU_AHB", "CCUSYS_CCU0", "CCUSYS_CCU1", "CAM_CG", "CAM_VCORE_CG";
			clocks = <0x1a 0x64 0x1a 0x61 0x1a 0x68 0x1a 0x69 0x22 0x4 0x22 0x0 0x22 0x1 0x22 0x2 0x22 0x3 0x2e 0x4 0x21 0x0>;
			compatible = "mediatek,ccu_rproc";
			interconnect-names = "ccu_o", "ccu_i";
			interconnects = <0xff 0x403c1 0xff 0x10001 0xff 0x403c0 0xff 0x10001>;
			interrupts = <0x0 0x24e 0x4 0x0>;
			mediatek,cammainpwr = <0xfd>;
			mediatek,ccu_rproc1 = <0xfc>;
			mediatek,larbs = <0xee>;
			mtk,smmu-shared = <0xfe>;
			phandle = <0xfb>;
			power-domains = <0x1d 0x1d>;
			reg = <0x0 0x1b080000 0x0 0x9000>;
			secured = "yes";
		};

		ccucammain {
			compatible = "mediatek,ccucammain";
			phandle = <0xfd>;
			power-domains = <0x1d 0x17>;
		};

		cmdq-test {
			cmdq-supply = <0x132>;
			compatible = "mediatek,cmdq-test";
			gce-event-names = "token_user_0";
			gce-events = <0x12a 0x289>;
			mboxes = <0x133 0xc 0x0 0x1 0x12a 0xc 0xffffffff 0x1 0x133 0x19 0x0 0x1 0x132 0x9 0x0 0x1>;
			mediatek,gce = <0x133>;
			mediatek,gce-subsys = <0x63 0x1>;
			token-for-ut = [02 aa];
			token-user0 = [02 89];
		};

		consys@18000000 {
			compatible = "mediatek,mt6989-consys-atf";
			emi-addr = <0x0>;
			emi-alignment = <0x100000>;
			emi-max-addr = <0xa0000000>;
			emi-min-addr = <0x40000000>;
			emi-size = <0x0>;
			gps-emi-offset = <0x4d0000>;
			gps-emi-size = <0x140000>;
			interrupts = <0x0 0x39e 0x4 0x0>;
			mnl-mpe-emi-size = <0x2fa000>;
			phandle = <0x315>;
			power-domains = <0x1d 0x1>;
			radio-support = "gps", "mawd";
			reg = <0x0 0x18000000 0x0 0x480 0x0 0x18001000 0x0 0x658 0x0 0x18003000 0x0 0x204 0x0 0x1800e000 0x0 0x124 0x0 0x18011000 0x0 0x138 0x0 0x18012000 0x0 0xbc 0x0 0x18023000 0x0 0x1000 0x0 0x18041000 0x0 0x128 0x0 0x18042000 0x0 0x324 0x0 0x1804b000 0x0 0x414 0x0 0x1804d000 0x0 0x41c 0x0 0x18050000 0x0 0x2000 0x0 0x18060000 0x0 0xbf8 0x0 0x18070000 0x0 0x7004 0x0 0x1002c000 0x0 0xb04 0x0 0x1c001000 0x0 0x1000 0x0 0x1c00d000 0x0 0x918>;
			ro-emi-size = <0x3c0000>;
			rw-emi-size = <0xd0000>;
			shared-emi-size = <0x180000>;
		};

		cq-dma@10212000 {
			compatible = "mediatek,cq_dma";
			interrupts = <0x0 0x161 0x0 0x0>;
			reg = <0x0 0x10212000 0x0 0x1000>;
		};

		csram-sysram@11bc00 {
			phandle = <0x59>;
			reg = <0x0 0x11bc00 0x0 0x1400>;
		};

		curve-adjust@c0dfd80 {
			phandle = <0x5a>;
			reg = <0x0 0xc0dfd80 0x0 0x280>;
		};

		dbg-cti@d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0x0 0xd020000 0x0 0x10000>;
		};

		dbg-dem@d0a0000 {
			compatible = "mediatek,dbg_dem";
			interrupts = <0x0 0x16b 0x0 0x0>;
			reg = <0x0 0xd0a0000 0x0 0x10000>;
		};

		dbg-etr@d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0x0 0xd030000 0x0 0x1000>;
		};

		dbg-mdsys1@d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0x0 0xd100000 0x0 0x100000>;
		};

		dcm@c000010 {
			compatible = "mediatek,mt6989-dcm";
			phandle = <0x28d>;
			reg = <0x0 0xc000010 0x0 0x1f0210 0x0 0x10022000 0x0 0x40 0x0 0x11035000 0x0 0x30 0x0 0x1c017000 0x0 0xb0>;
			reg-names = "mcusys_par_wrap", "infra_ao_bcrm", "peri_ao_bcrm", "vlp_ao_bcrm";
		};

		debug-ctrl-infra-ao1-apb@1002b000 {
			compatible = "mediatek,debug_ctrl_infra_ao1_apb";
			reg = <0x0 0x1002b000 0x0 0x1000>;
		};

		devapc-ao-infra-peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10022000 0x0 0x1000>;
		};

		devapc-ao-mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0x0 0x1001c000 0x0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6989-devapc";
			interrupts = <0x0 0x175 0x4 0x0 0x0 0x80 0x1 0x0 0x0 0x38a 0x4 0x0 0x0 0x337 0x4 0x0 0x0 0x219 0x4 0x0 0x0 0x387 0x4 0x0 0x0 0x2a2 0x4 0x0>;
			reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x1c01c000 0x0 0x1000 0x0 0x1e019000 0x0 0x1000 0x0 0x1e826000 0x0 0x1000 0x0 0x1eca4000 0x0 0x1000 0x0 0x13fa2000 0x0 0x1000 0x0 0x13fa4000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1103c000 0x0 0x1000 0x0 0x1c018000 0x0 0x1000 0x0 0x1e01c000 0x0 0x1000 0x0 0x1e820000 0x0 0x1000 0x0 0x1eca0000 0x0 0x1000 0x0 0x13fa1000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
		};

		dfd-mcu {
			buf-addr-align = <0x1000000>;
			buf-addr-max = <0xffffffff>;
			buf-length = <0x280000>;
			check-pattern-offset = <0x20>;
			chip-id-offset = <0x38>;
			compatible = "mediatek,dfd_mcu";
			dfd-disable-efuse = <0x19 0xc>;
			dfd-timeout = <0x2710>;
			enabled = <0x1>;
			hw-version = <0x23>;
			nr-big-core = <0x4>;
			nr-header-row = <0x4>;
			nr-max-core = <0x8>;
			nr-rs-entry-big = <0x20>;
			nr-rs-entry-little = <0x10>;
			phandle = <0x28e>;
			sw-version = <0x1>;

			dfd-cache {
				buf-length = <0x280000>;
				dfd-timeout = <0xc000>;
				enabled = <0x1>;
				phandle = <0x28f>;
				tap-en = <0x8000000>;
			};
		};

		dfd-soc {
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
			buf-length = <0x200000>;
			buf-length-debug = <0x1c00000>;
			compatible = "mediatek,dfd_soc";
			dfd-timeout = <0x1000>;
			dfd-timeout-debug = <0x1000>;
			enabled = <0x1>;
			phandle = <0x294>;
		};

		dfd@c600000 {
			compatible = "mediatek,dfd";
			reg = <0x0 0xc600000 0x0 0x100000>;
		};

		disp-aal0@14002000 {
			aal-dre3 = <0x12b>;
			clocks = <0x44 0x2>;
			compatible = "mediatek,disp_aal0", "mediatek,mt6989-disp-aal";
			interrupts = <0x0 0x1b6 0x4 0x0>;
			mtk-aal-clarity-support = <0x1>;
			mtk-aal-support = <0x1>;
			mtk-dre30-support = <0x1>;
			phandle = <0x2cc>;
			reg = <0x0 0x14002000 0x0 0x1000>;
		};

		disp-aal1@14003000 {
			aal-dre3 = <0x12c>;
			clocks = <0x44 0x3>;
			compatible = "mediatek,disp_aal1", "mediatek,mt6989-disp-aal";
			interrupts = <0x0 0x1b7 0x4 0x0>;
			mtk-aal-clarity-support = <0x1>;
			mtk-aal-support = <0x1>;
			mtk-dre30-support = <0x1>;
			phandle = <0x2cd>;
			reg = <0x0 0x14003000 0x0 0x1000>;
		};

		disp-c3d0@14004000 {
			clocks = <0x44 0x4>;
			compatible = "mediatek,disp_c3d0", "mediatek,mt6989-disp-c3d";
			interrupts = <0x0 0x1b8 0x4 0x0>;
			phandle = <0x2ce>;
			reg = <0x0 0x14004000 0x0 0x1000>;
		};

		disp-c3d1@14005000 {
			clocks = <0x44 0x5>;
			compatible = "mediatek,disp_c3d1", "mediatek,mt6989-disp-c3d";
			interrupts = <0x0 0x1b9 0x4 0x0>;
			phandle = <0x2cf>;
			reg = <0x0 0x14005000 0x0 0x1000>;
		};

		disp-ccorr0@14006000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x1>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x44 0x6>;
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6989-disp-ccorr";
			interrupts = <0x0 0x1ba 0x4 0x0>;
			phandle = <0x2d0>;
			reg = <0x0 0x14006000 0x0 0x1000>;
		};

		disp-ccorr1@14007000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x0>;
			ccorr-linear-per-pipe = <0x1>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x44 0x7>;
			compatible = "mediatek,disp_ccorr1", "mediatek,mt6989-disp-ccorr";
			interrupts = <0x0 0x1bb 0x4 0x0>;
			phandle = <0x2d1>;
			reg = <0x0 0x14007000 0x0 0x1000>;
		};

		disp-ccorr2@14008000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x1>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x44 0x8>;
			compatible = "mediatek,disp_ccorr2", "mediatek,mt6989-disp-ccorr";
			interrupts = <0x0 0x1bc 0x4 0x0>;
			phandle = <0x2d2>;
			reg = <0x0 0x14008000 0x0 0x1000>;
		};

		disp-ccorr3@14009000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x0>;
			ccorr-linear-per-pipe = <0x1>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x44 0x9>;
			compatible = "mediatek,disp_ccorr3", "mediatek,mt6989-disp-ccorr";
			interrupts = <0x0 0x1bd 0x4 0x0>;
			phandle = <0x2d3>;
			reg = <0x0 0x14009000 0x0 0x1000>;
		};

		disp-chist0@1400a000 {
			clocks = <0x44 0xa>;
			compatible = "mediatek,disp_chist0", "mediatek,mt6989-disp-chist";
			interrupts = <0x0 0x1be 0x4 0x0>;
			phandle = <0x2d4>;
			reg = <0x0 0x1400a000 0x0 0x1000>;
		};

		disp-chist1@1400b000 {
			clocks = <0x44 0xb>;
			compatible = "mediatek,disp_chist1", "mediatek,mt6989-disp-chist";
			interrupts = <0x0 0x1bf 0x4 0x0>;
			phandle = <0x2d5>;
			reg = <0x0 0x1400b000 0x0 0x1000>;
		};

		disp-color0@1400c000 {
			clocks = <0x44 0xc>;
			compatible = "mediatek,disp_color0", "mediatek,mt6989-disp-color";
			interrupts = <0x0 0x1c0 0x4 0x0>;
			phandle = <0x2d6>;
			reg = <0x0 0x1400c000 0x0 0x1000>;
		};

		disp-color1@1400d000 {
			clocks = <0x44 0xd>;
			compatible = "mediatek,disp_color1", "mediatek,mt6989-disp-color";
			interrupts = <0x0 0x1c1 0x4 0x0>;
			phandle = <0x2d7>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		disp-dither0@1400e000 {
			clocks = <0x44 0xe>;
			compatible = "mediatek,disp_dither0", "mediatek,mt6989-disp-dither";
			interrupts = <0x0 0x1c2 0x4 0x0>;
			phandle = <0x2d8>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		disp-dither1@1400f000 {
			clocks = <0x44 0xf>;
			compatible = "mediatek,disp_dither1", "mediatek,mt6989-disp-dither";
			interrupts = <0x0 0x1c3 0x4 0x0>;
			phandle = <0x2d9>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1400f000 0x0 0x1000>;
		};

		disp-dither2@14010000 {
			clocks = <0x44 0x10>;
			compatible = "mediatek,disp_dither2", "mediatek,mt6989-disp-dither";
			interrupts = <0x0 0x1c4 0x4 0x0>;
			phandle = <0x2da>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x14010000 0x0 0x1000>;
		};

		disp-dpc@14226000 {
			compatible = "mediatek,mt6989-disp-dpc";
			event-disp1-off = [01 3e];
			event-disp1-on = [01 3f];
			event-ovl0-off = [01 38];
			event-ovl0-on = [01 39];
			interrupts = <0x0 0x203 0x4 0x0 0x0 0x202 0x4 0x0>;
			mboxes = <0x12a 0x1a 0xffffffff 0x1>;
			phandle = <0x128>;
			power-domains = <0x1d 0xa>;
			reg = <0x0 0x14226000 0x0 0x1000 0x0 0x1c000000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000 0x0 0x1ec45130 0x0 0x4 0x0 0x1ec352b8 0x0 0x4 0x0 0x1c00f000 0x0 0x4 0x0 0x1c00f2a0 0x0 0x4 0x0 0x1e80090c 0x0 0x4>;
			reg-names = "DPC_BASE", "VLP_BASE", "SPM_BASE", "hw_vote_status", "vdisp_dvsrc_debug_sta_7", "dvfsrc_en", "dvfsrc_debug_sta_1", "mminfra_hangfree";
			vidle-mask = <0x7b7>;
		};

		disp-dram-sub-comm0@14021000 {
			compatible = "mediatek,disp_dram_sub_comm0";
			reg = <0x0 0x14021000 0x0 0x1000>;
		};

		disp-gamma0@14011000 {
			clocks = <0x44 0x1e>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp_gamma0", "mediatek,mt6989-disp-gamma";
			gamma-data-mode = <0x2>;
			interrupts = <0x0 0x1c5 0x4 0x0>;
			phandle = <0x2db>;
			reg = <0x0 0x14011000 0x0 0x1000>;
		};

		disp-gamma1@14012000 {
			clocks = <0x44 0x1f>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp_gamma1", "mediatek,mt6989-disp-gamma";
			gamma-data-mode = <0x2>;
			interrupts = <0x0 0x1c6 0x4 0x0>;
			phandle = <0x2dc>;
			reg = <0x0 0x14012000 0x0 0x1000>;
		};

		disp-mdp-aal0@14013000 {
			clock-names = "DRE3_AAL0";
			clocks = <0x44 0x20>;
			compatible = "mediatek,disp_mdp_aal0", "mediatek,mt6989-dmdp-aal";
			interrupts = <0x0 0x1c7 0x4 0x0>;
			phandle = <0x12b>;
			reg = <0x0 0x14013000 0x0 0x1000>;
		};

		disp-mdp-aal1@1401f000 {
			clock-names = "DRE3_AAL1";
			clocks = <0x44 0x2d>;
			compatible = "mediatek,disp_mdp_aal1", "mediatek,mt6989-dmdp-aal";
			interrupts = <0x0 0x1d2 0x4 0x0>;
			phandle = <0x12c>;
			reg = <0x0 0x1401f000 0x0 0x1000>;
		};

		disp-mdp-rdma0@14014000 {
			clocks = <0x44 0x21>;
			compatible = "mediatek,disp_mdp_rdma0", "mediatek,mt6989-disp-mdp-rdma";
			interconnect-names = "DDP_COMPONENT_MDP_RDMA0_hrt_qos";
			interconnects = <0xff 0x40404 0xff 0x10001>;
			interrupts = <0x0 0x1c8 0x4 0x0>;
			mediatek,larb = <0xcd 0x404>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2df>;
			reg = <0x0 0x14014000 0x0 0x1000>;
		};

		disp-mdp-rsz0@14407000 {
			clocks = <0x42 0x9>;
			compatible = "mediatek,disp_mdp_rsz0", "mediatek,mt6989-disp-mdp-rsz";
			interrupts = <0x0 0x1da 0x4 0x0>;
			phandle = <0x2f5>;
			reg = <0x0 0x14407000 0x0 0x1000>;
		};

		disp-mdp-rsz1@14607000 {
			compatible = "mediatek,disp_mdp_rsz1", "mediatek,mt6989-disp-mdp-rsz";
			phandle = <0x306>;
			reg = <0x0 0x14607000 0x0 0x1000>;
		};

		disp-mmsram-sub-comm0@14022000 {
			compatible = "mediatek,disp_mmsram_sub_comm0";
			reg = <0x0 0x14022000 0x0 0x1000>;
		};

		disp-mutex0@14001000 {
			compatible = "mediatek,disp_mutex0";
			interrupts = <0x0 0x1b4 0x0 0x0>;
			reg = <0x0 0x14001000 0x0 0x1000>;
		};

		disp-mutex0@14401000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0x0 0x14401000 0x0 0x1000>;
		};

		disp-mutex0@14601000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0x0 0x14601000 0x0 0x1000>;
		};

		disp-oddmr0@14015000 {
			clocks = <0x44 0x22>;
			compatible = "mediatek,disp_oddmr0", "mediatek,mt6989-disp-oddmr";
			interconnect-names = "DDP_COMPONENT_ODDMR0_DMRR", "DDP_COMPONENT_ODDMR0_DBIR", "DDP_COMPONENT_ODDMR0_ODR", "DDP_COMPONENT_ODDMR0_ODW", "DDP_COMPONENT_ODDMR0_DMRR_HRT", "DDP_COMPONENT_ODDMR0_DBIR_HRT", "DDP_COMPONENT_ODDMR0_ODR_HRT", "DDP_COMPONENT_ODDMR0_ODW_HRT";
			interconnects = <0xff 0x40405 0xff 0x10001 0xff 0x40405 0xff 0x10001 0xff 0x40406 0xff 0x10001 0xff 0x40407 0xff 0x10001 0xff 0x40405 0xff 0x10001 0xff 0x40405 0xff 0x10001 0xff 0x40406 0xff 0x10001 0xff 0x40407 0xff 0x10001>;
			interrupts = <0x0 0x1c9 0x4 0x0>;
			mediatek,larb = <0xcd 0x405 0xcd 0x406 0xcd 0x407>;
			mediatek,larb-oddmr-dbir = <0x0>;
			mediatek,larb-oddmr-dmrr = <0x0>;
			mediatek,larb-oddmr-odr = <0x1>;
			mediatek,larb-oddmr-odw = <0x2>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2e0>;
			reg = <0x0 0x14015000 0x0 0x2000>;
		};

		disp-ovl0-2l@14402000 {
			clocks = <0x42 0x4>;
			compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6989-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_qos_other", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos_other";
			interconnects = <0xff 0x40001 0xff 0x10000 0xff 0x40020 0xff 0x10000 0xff 0x40001 0xff 0x10000 0xff 0x40001 0xff 0x10000 0xff 0x40020 0xff 0x10000>;
			interrupts = <0x0 0x1d5 0x4 0x0>;
			iommus = <0x10f 0x23>;
			mediatek,larb = <0xc9 0x1 0xca 0x20>;
			mtk,iommu-group = <0x12f>;
			mtk,smmu-dma-mode = "bypass";
			phandle = <0x126>;
			power-domains = <0x1d 0x23>;
			reg = <0x0 0x14402000 0x0 0x1000>;
		};

		disp-ovl1-2l@14403000 {
			clocks = <0x42 0x5>;
			compatible = "mediatek,disp_ovl1_2l", "mediatek,mt6989-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos", "DDP_COMPONENT_OVL1_2L_qos_other", "DDP_COMPONENT_OVL1_2L_fbdc_qos", "DDP_COMPONENT_OVL1_2L_hrt_qos", "DDP_COMPONENT_OVL1_2L_hrt_qos_other";
			interconnects = <0xff 0x40281 0xff 0x10001 0xff 0x402a0 0xff 0x10000 0xff 0x40281 0xff 0x10001 0xff 0x40281 0xff 0x10001 0xff 0x402a0 0xff 0x10000>;
			interrupts = <0x0 0x1d6 0x4 0x0>;
			mediatek,larb = <0xcb 0x281 0xcc 0x2a0>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f2>;
			reg = <0x0 0x14403000 0x0 0x1000>;
		};

		disp-ovl2-2l@14404000 {
			clocks = <0x42 0x6>;
			compatible = "mediatek,disp_ovl2_2l", "mediatek,mt6989-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos", "DDP_COMPONENT_OVL2_2L_qos_other", "DDP_COMPONENT_OVL2_2L_fbdc_qos", "DDP_COMPONENT_OVL2_2L_hrt_qos", "DDP_COMPONENT_OVL2_2L_hrt_qos_other";
			interconnects = <0xff 0x40003 0xff 0x10000 0xff 0x40021 0xff 0x10000 0xff 0x40003 0xff 0x10000 0xff 0x40003 0xff 0x10000 0xff 0x40021 0xff 0x10000>;
			interrupts = <0x0 0x1d7 0x4 0x0>;
			mediatek,larb = <0xc9 0x3 0xca 0x21>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f3>;
			reg = <0x0 0x14404000 0x0 0x1000>;
		};

		disp-ovl3-2l@14405000 {
			compatible = "mediatek,disp_ovl3_2l";
			interrupts = <0x0 0x1d8 0x0 0x0>;
			reg = <0x0 0x14405000 0x0 0x1000>;
		};

		disp-ovl3-2l@14605000 {
			compatible = "mediatek,disp_ovl3_2l";
			reg = <0x0 0x14605000 0x0 0x1000>;
		};

		disp-ovl4-2l@1440f000 {
			compatible = "mediatek,disp_ovl4_2l";
			interrupts = <0x0 0x1de 0x0 0x0>;
			reg = <0x0 0x1440f000 0x0 0x1000>;
		};

		disp-ovl4-2l@1460f000 {
			compatible = "mediatek,disp_ovl4_2l";
			reg = <0x0 0x1460f000 0x0 0x1000>;
		};

		disp-postalign0@14024000 {
			clocks = <0x44 0x23>;
			compatible = "mediatek,disp_postalign0", "mediatek,mt6989-disp-postalign";
			phandle = <0x2e8>;
			reg = <0x0 0x14024000 0x0 0x1000>;
		};

		disp-postmask0@14017000 {
			clocks = <0x44 0x24>;
			compatible = "mediatek,disp_postmask0", "mediatek,mt6989-disp-postmask";
			interrupts = <0x0 0x1ca 0x4 0x0>;
			mediatek,larb = <0xcd>;
			phandle = <0x2fb>;
			reg = <0x0 0x14017000 0x0 0x1000>;
		};

		disp-postmask1@14018000 {
			clocks = <0x44 0x25>;
			compatible = "mediatek,disp_postmask1", "mediatek,mt6989-disp-postmask";
			interrupts = <0x0 0x1cb 0x4 0x0>;
			mediatek,larb = <0xcd>;
			phandle = <0x2fc>;
			reg = <0x0 0x14018000 0x0 0x1000>;
		};

		disp-rsz0@14019000 {
			clocks = <0x44 0x26>;
			compatible = "mediatek,disp_rsz0", "mediatek,mt6989-disp-rsz";
			interrupts = <0x0 0x1cc 0x4 0x0>;
			phandle = <0x2f9>;
			reg = <0x0 0x14019000 0x0 0x1000>;
		};

		disp-rsz1@1401a000 {
			clocks = <0x44 0x27>;
			compatible = "mediatek,disp_rsz1", "mediatek,mt6989-disp-rsz";
			interrupts = <0x0 0x1cd 0x4 0x0>;
			phandle = <0x2fa>;
			reg = <0x0 0x1401a000 0x0 0x1000>;
		};

		disp-sec {
			compatible = "mediatek,disp-sec-aidctl";
		};

		disp-spr@1401b000 {
			clocks = <0x44 0x28>;
			compatible = "mediatek,disp_spr0", "mediatek,mt6989-disp-spr";
			interrupts = <0x0 0x1ce 0x4 0x0>;
			phandle = <0x2e7>;
			reg = <0x0 0x1401b000 0x0 0x1000>;
		};

		disp-tdshp0@1401c000 {
			clocks = <0x44 0x29>;
			compatible = "mediatek,disp_tdshp0", "mediatek,mt6989-disp-tdshp";
			interrupts = <0x0 0x1cf 0x4 0x0>;
			mtk-tdshp-clarity-support = <0x1>;
			phandle = <0x2dd>;
			reg = <0x0 0x1401c000 0x0 0x1000>;
		};

		disp-tdshp1@1401d000 {
			clocks = <0x44 0x2a>;
			compatible = "mediatek,disp_tdshp1", "mediatek,mt6989-disp-tdshp";
			interrupts = <0x0 0x1d0 0x4 0x0>;
			mtk-tdshp-clarity-support = <0x1>;
			phandle = <0x2de>;
			reg = <0x0 0x1401d000 0x0 0x1000>;
		};

		disp-ufbc-wdma0@14409000 {
			clocks = <0x42 0xb>;
			compatible = "mediatek,disp_ufbc_wdma0", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0x6ae>;
			fifo-size-2plane = <0x0>;
			fifo-size-3plane = <0x0>;
			fifo-size-uv-1plane = <0x20>;
			fifo-size-uv-2plane = <0x0>;
			fifo-size-uv-3plane = <0x0>;
			interrupts = <0x0 0x1dc 0x4 0x0>;
			mediatek,larb = <0xcc>;
			mediatek,smi-id = <0x15>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f7>;
			reg = <0x0 0x14409000 0x0 0x1000>;
		};

		disp-ufbc-wdma0@14609000 {
			clocks = <0x41 0xb>;
			compatible = "mediatek,disp_ufbc_wdma0";
			interrupts = <0x0 0x20c 0x4 0x0>;
			phandle = <0x308>;
			reg = <0x0 0x14609000 0x0 0x1000>;
			status = "disabled";
		};

		disp-wdma0@1401e000 {
			clocks = <0x44 0x2b>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0x880>;
			fifo-size-2plane = <0x5a6>;
			fifo-size-3plane = <0x5a3>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x2d3>;
			fifo-size-uv-3plane = <0x168>;
			interrupts = <0x0 0x1d1 0x4 0x0>;
			mediatek,larb = <0xcd>;
			mediatek,smi-id = <0x20>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2e1>;
			reg = <0x0 0x1401e000 0x0 0x1000>;
		};

		disp-wdma0@14408000 {
			clocks = <0x42 0xa>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0x3c1>;
			fifo-size-2plane = <0x27c>;
			fifo-size-3plane = <0x279>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x13e>;
			fifo-size-uv-3plane = <0x9d>;
			interrupts = <0x0 0x1db 0x4 0x0>;
			mediatek,larb = <0xcc>;
			mediatek,smi-id = <0x15>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f6>;
			reg = <0x0 0x14408000 0x0 0x1000>;
		};

		disp-wdma0@14608000 {
			clocks = <0x41 0xa>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0x3c1>;
			fifo-size-2plane = <0x27c>;
			fifo-size-3plane = <0x279>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x13e>;
			fifo-size-uv-3plane = <0x9d>;
			interrupts = <0x0 0x20b 0x4 0x0>;
			mediatek,larb = <0xe4>;
			mediatek,smi-id = <0x25>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x307>;
			reg = <0x0 0x14608000 0x0 0x1000>;
		};

		disp-wdma2@1440a000 {
			clocks = <0x42 0xc>;
			compatible = "mediatek,disp_wdma2", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0xd9>;
			fifo-size-2plane = <0x0>;
			fifo-size-3plane = <0x0>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x0>;
			fifo-size-uv-3plane = <0x0>;
			interrupts = <0x0 0x1dd 0x4 0x0>;
			mediatek,larb = <0xca>;
			mediatek,smi-id = <0x1>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f8>;
			reg = <0x0 0x1440a000 0x0 0x1000>;
		};

		disp-wdma2@1460a000 {
			clocks = <0x41 0xc>;
			compatible = "mediatek,disp_wdma2", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0xd9>;
			fifo-size-2plane = <0x0>;
			fifo-size-3plane = <0x0>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x0>;
			fifo-size-uv-3plane = <0x0>;
			interrupts = <0x0 0x20d 0x4 0x0>;
			mediatek,larb = <0xe7>;
			mediatek,smi-id = <0x23>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x309>;
			reg = <0x0 0x1460a000 0x0 0x1000>;
		};

		disp-y2r0@14023000 {
			clocks = <0x44 0x2c>;
			compatible = "mediatek,disp_y2r0", "mediatek,mt6989-disp-y2r";
			phandle = <0x2e2>;
			reg = <0x0 0x14023000 0x0 0x1000>;
		};

		disp1-disp-gdma0@14219000 {
			compatible = "mediatek,disp1_disp_gdma0";
			reg = <0x0 0x14219000 0x0 0x1000>;
		};

		disp1-disp-wdma1@14217000 {
			clocks = <0x43 0x14>;
			compatible = "mediatek,disp1_disp_wdma1";
			fifo-size-1plane = <0xd9>;
			fifo-size-2plane = <0x8c>;
			fifo-size-3plane = <0x89>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x46>;
			fifo-size-uv-3plane = <0x21>;
			interrupts = <0x0 0x1f9 0x4 0x0>;
			mediatek,larb = <0xce>;
			mediatek,smi-id = <0x21>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f0>;
			reg = <0x0 0x14217000 0x0 0x1000>;
		};

		disp1-disp-wdma2@14218000 {
			clocks = <0x43 0x15>;
			compatible = "mediatek,disp1_disp_wdma2";
			fifo-size-1plane = <0xd9>;
			fifo-size-2plane = <0x0>;
			fifo-size-3plane = <0x0>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x0>;
			fifo-size-uv-3plane = <0x0>;
			interrupts = <0x0 0x1fa 0x4 0x0>;
			mediatek,larb = <0xce>;
			mediatek,smi-id = <0x21>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2f1>;
			reg = <0x0 0x14218000 0x0 0x1000>;
		};

		disp1-dp-intf0@14209000 {
			clock-names = "hf_fmm_ck", "hf_fdp_ck", "MUX_VCORE_DP", "MUX_DP", "TVDPLL_D4", "TVDPLL_D8", "TVDPLL_D16", "DPI_CK";
			clocks = <0x43 0xd 0x43 0x1c 0x1a 0x6b 0x1a 0x6c 0x1a 0xad 0x1a 0xae 0x1a 0xaf 0x1a 0xab>;
			compatible = "mediatek,disp1_dp_intf0", "mediatek,mt6989-dp-intf";
			interrupts = <0x0 0x1f3 0x4 0x0>;
			phandle = <0x2eb>;
			phy-names = "dp_tx";
			phys = <0x12d>;
			reg = <0x0 0x14209000 0x0 0x1000>;
		};

		disp1-dram-sub-comm0@14210000 {
			compatible = "mediatek,disp1_dram_sub_comm0";
			reg = <0x0 0x14210000 0x0 0x1000>;
		};

		disp1-dram-sub-comm1@14211000 {
			compatible = "mediatek,disp1_dram_sub_comm1";
			reg = <0x0 0x14211000 0x0 0x1000>;
		};

		disp1-dram-sub-comm2@14212000 {
			compatible = "mediatek,disp1_dram_sub_comm2";
			reg = <0x0 0x14212000 0x0 0x1000>;
		};

		disp1-dram-sub-comm3@14213000 {
			compatible = "mediatek,disp1_dram_sub_comm3";
			reg = <0x0 0x14213000 0x0 0x1000>;
		};

		disp1-dsc-wrap0@14206000 {
			clocks = <0x43 0xa>;
			compatible = "mediatek,disp1_dsc_wrap0", "mediatek,mt6989-disp-dsc";
			interrupts = <0x0 0x1ed 0x4 0x0>;
			phandle = <0x91>;
			reg = <0x0 0x14206000 0x0 0x1000>;
		};

		disp1-dsc-wrap1@14207000 {
			clocks = <0x43 0xb>;
			compatible = "mediatek,disp1_dsc_wrap1", "mediatek,mt6989-disp-dsc";
			interrupts = <0x0 0x1ef 0x4 0x0>;
			phandle = <0x2e9>;
			reg = <0x0 0x14207000 0x0 0x1000>;
		};

		disp1-dsc-wrap2@14208000 {
			clocks = <0x43 0xc>;
			compatible = "mediatek,disp1_dsc_wrap2", "mediatek,mt6989-disp-dsc";
			interrupts = <0x0 0x1f1 0x4 0x0>;
			phandle = <0x2ea>;
			reg = <0x0 0x14208000 0x0 0x1000>;
		};

		disp1-mdp-rdma0@14202000 {
			compatible = "mediatek,disp1_mdp_rdma0";
			interrupts = <0x0 0x1e9 0x0 0x0>;
			reg = <0x0 0x14202000 0x0 0x1000>;
		};

		disp1-merge0@1420d000 {
			compatible = "mediatek,disp1_merge0";
			interrupts = <0x0 0x1f7 0x4 0x0>;
			phandle = <0x2ee>;
			reg = <0x0 0x1420d000 0x0 0x1000>;
		};

		disp1-mmsram-sub-comm0@14214000 {
			compatible = "mediatek,disp1_mmsram_sub_comm0";
			reg = <0x0 0x14214000 0x0 0x1000>;
		};

		disp1-mmsram-sub-comm1@14215000 {
			compatible = "mediatek,disp1_mmsram_sub_comm1";
			reg = <0x0 0x14215000 0x0 0x1000>;
		};

		disp1-mutex0@14020000 {
			compatible = "mediatek,disp1_mutex0";
			interrupts = <0x0 0x1e7 0x0 0x0>;
			reg = <0x0 0x14020000 0x0 0x1000>;
		};

		disp1-mutex0@14201000 {
			clocks = <0x44 0x1 0x43 0x1 0x42 0x3 0x41 0x3>;
			compatible = "mediatek,disp_mutex0", "mediatek,mt6989-disp-mutex";
			dispsys-num = <0x2>;
			interrupts = <0x0 0x1e7 0x4 0x0 0x0 0x1b4 0x4 0x0 0x0 0x1d4 0x4 0x0 0x0 0x204 0x4 0x0>;
			mediatek,mml = <0x123>;
			ovlsys-num = <0x2>;
			phandle = <0x125>;
			power-domains = <0x1d 0x22>;
			reg = <0x0 0x14001000 0x0 0x1000 0x0 0x14201000 0x0 0x1000 0x0 0x14401000 0x0 0x1000 0x0 0x14601000 0x0 0x1000>;
		};

		disp1-ovl0-2l@14602000 {
			clocks = <0x41 0x4>;
			compatible = "mediatek,disp1_ovl0_2l", "mediatek,mt6989-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos", "DDP_COMPONENT_OVL3_2L_qos_other", "DDP_COMPONENT_OVL3_2L_fbdc_qos", "DDP_COMPONENT_OVL3_2L_hrt_qos", "DDP_COMPONENT_OVL3_2L_hrt_qos_other";
			interconnects = <0xff 0x40441 0xff 0x10001 0xff 0x40460 0xff 0x10001 0xff 0x40441 0xff 0x10001 0xff 0x40441 0xff 0x10001 0xff 0x40460 0xff 0x10001>;
			interrupts = <0x0 0x205 0x4 0x0>;
			iommus = <0x10f 0x17>;
			mediatek,larb = <0xe6 0x441 0xe7 0x460>;
			mtk,iommu-group = <0x12f>;
			mtk,smmu-dma-mode = "bypass";
			phandle = <0x127>;
			power-domains = <0x1d 0x24>;
			reg = <0x0 0x14602000 0x0 0x1000>;
		};

		disp1-ovl1-2l@14603000 {
			clocks = <0x41 0x5>;
			compatible = "mediatek,disp1_ovl1_2l", "mediatek,mt6989-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL4_2L_qos", "DDP_COMPONENT_OVL4_2L_qos_other", "DDP_COMPONENT_OVL4_2L_fbdc_qos", "DDP_COMPONENT_OVL4_2L_hrt_qos", "DDP_COMPONENT_OVL4_2L_hrt_qos_other";
			interconnects = <0xff 0x40481 0xff 0x10000 0xff 0x404a0 0xff 0x10000 0xff 0x40481 0xff 0x10000 0xff 0x40481 0xff 0x10000 0xff 0x404a0 0xff 0x10000>;
			interrupts = <0x0 0x206 0x4 0x0>;
			mediatek,larb = <0xe2 0x481 0xe4 0x4a0>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x303>;
			reg = <0x0 0x14603000 0x0 0x1000>;
		};

		disp1-ovl2-2l@14604000 {
			clocks = <0x41 0x6>;
			compatible = "mediatek,disp1_ovl2_2l", "mediatek,mt6989-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL5_2L_qos", "DDP_COMPONENT_OVL5_2L_qos_other", "DDP_COMPONENT_OVL5_2L_fbdc_qos", "DDP_COMPONENT_OVL5_2L_hrt_qos", "DDP_COMPONENT_OVL5_2L_hrt_qos_other";
			interconnects = <0xff 0x40443 0xff 0x10001 0xff 0x40461 0xff 0x10001 0xff 0x40443 0xff 0x10001 0xff 0x40443 0xff 0x10001 0xff 0x40461 0xff 0x10001>;
			interrupts = <0x0 0x207 0x4 0x0>;
			mediatek,larb = <0xe6 0x443 0xe7 0x461>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x304>;
			reg = <0x0 0x14604000 0x0 0x1000>;
		};

		disp1-r2y0@14216000 {
			clocks = <0x43 0x6>;
			compatible = "mediatek,disp1_r2y0", "mediatek,mt6989-disp1-r2y";
			phandle = <0x2e3>;
			reg = <0x0 0x14216000 0x0 0x1000>;
		};

		disp1-smi-larb0@1420f000 {
			compatible = "mediatek,disp1_smi_larb0";
			interrupts = <0x0 0x1fd 0x0 0x0>;
			reg = <0x0 0x1420f000 0x0 0x1000>;
		};

		disp1-splitter0@14203000 {
			clocks = <0x43 0x7>;
			compatible = "mediatek,disp1_splitter0", "mediatek,mt6989-disp-splitter";
			interrupts = <0x0 0x1ea 0x4 0x0>;
			phandle = <0x2e4>;
			reg = <0x0 0x14203000 0x0 0x1000>;
			status = "disabled";
		};

		disp1-splitter1@14204000 {
			clocks = <0x43 0x8>;
			compatible = "mediatek,disp1_splitter1", "mediatek,mt6989-disp-splitter";
			interrupts = <0x0 0x1eb 0x4 0x0>;
			phandle = <0x2e5>;
			reg = <0x0 0x14204000 0x0 0x1000>;
			status = "disabled";
		};

		disp1-vdcm0@14205000 {
			compatible = "mediatek,disp1_vdcm0";
			interrupts = <0x0 0x1ec 0x4 0x0>;
			phandle = <0x2e6>;
			reg = <0x0 0x14205000 0x0 0x1000>;
		};

		disp1-wdma0@1420e000 {
			clocks = <0x43 0x12>;
			compatible = "mediatek,disp_wdma1", "mediatek,mt6989-disp-wdma";
			fifo-size-1plane = <0x4b8>;
			fifo-size-2plane = <0x320>;
			fifo-size-3plane = <0x31d>;
			fifo-size-uv-1plane = <0x1d>;
			fifo-size-uv-2plane = <0x190>;
			fifo-size-uv-3plane = <0xc6>;
			interrupts = <0x0 0x1f8 0x4 0x0>;
			mediatek,larb = <0xce>;
			mediatek,smi-id = <0x21>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x2ef>;
			reg = <0x0 0x1420e000 0x0 0x1000>;
		};

		dispsys-config@14000000 {
			#address-cells = <0x2>;
			#clock-cells = <0x1>;
			#size-cells = <0x2>;
			clock-num = <0x30>;
			clocks = <0x44 0x0 0x44 0x1 0x44 0x11 0x44 0x12 0x44 0x13 0x44 0x14 0x44 0x15 0x44 0x16 0x44 0x17 0x44 0x18 0x44 0x19 0x44 0x1a 0x44 0x1b 0x44 0x1c 0x44 0x1d 0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3 0x43 0x4 0x43 0x17 0x43 0x18 0x43 0x25 0x42 0x0 0x42 0x3 0x42 0xd 0x42 0xe 0x42 0xf 0x42 0x10 0x42 0x11 0x42 0x12 0x42 0x13 0x42 0x14 0x42 0x15 0x42 0x16 0x41 0x0 0x41 0x3 0x41 0xd 0x41 0xe 0x41 0xf 0x41 0x10 0x41 0x11 0x41 0x12 0x41 0x13 0x41 0x14 0x41 0x15 0x41 0x16 0x11f 0x0>;
			compatible = "mediatek,mt6989-disp";
			condition-num = <0x2>;
			crtc-ovl-usage = <0xe0 0x2 0x2 0x4>;
			default-emi-eff = <0x2134>;
			dispsys-num = <0x2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			emi-eff-lp5-table = <0xb94 0xe40 0x13f6 0x16a3 0x18f4 0x1b9a 0x1c2f 0x1ea9 0x1e5e 0x2048 0x1f01 0x208a 0x1ef0 0x2098 0x1e83 0x2041>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_CFG3", "CLIENT_TRIG_LOOP0", "CLIENT_TRIG_LOOP1", "CLIENT_TRIG_LOOP3", "CLIENT_EVENT_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_PQ0";
			gce-event-names = "disp_mutex0_eof", "disp_mutex1_eof", "disp_token_stream_dirty0", "disp_token_stream_dirty1", "disp_token_stream_dirty3", "disp_wait_dsi0_te", "disp_wait_dsi1_te", "disp_token_stream_eof0", "disp_token_stream_eof1", "disp_token_stream_eof3", "disp_dsi0_eof", "disp_dsi1_eof", "disp_token_esd_eof0", "disp_token_esd_eof1", "disp_token_esd_eof3", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_stream_block1", "disp_token_stream_block3", "disp_token_cabc_eof0", "disp_token_cabc_eof1", "disp_token_cabc_eof3", "disp_token_vdo_cabc_eof0", "disp_wdma0_eof2", "disp_wait_dp_intf0_te", "disp_dp_intf0_eof", "disp_mutex2_eof", "disp_ovlsys_wdma2_eof2", "disp_dsi0_sof0", "disp_token_vfp_period0", "disp_token_disp_va_start0", "disp_token_disp_va_end0", "disp_token_disp_va_start2", "disp_token_disp_va_end2", "disp_token_disp_te0", "disp_token_disp_prefetch_te0", "disp_gpio_te0", "disp_gpio_te1", "disp_dsi0_targetline0", "disp_ovlsys_wdma0_eof0", "disp_token_disp_v_idle_power_on0", "disp_token_disp_check_trigger_merge0", "dpc_disp1_prete", "disp_mdp_rdma0_eof3", "disp_y2r_eof3", "mml_disp_done_event", "disp_ovlsys_ufbc_wdma0_eof";
			gce-events = <0x12a 0xdd 0x12a 0x190 0x12a 0x280 0x12a 0x2b6 0x12a 0x2ca 0x12a 0x1df 0x12a 0x1cb 0x12a 0x281 0x12a 0x2b7 0x12a 0x2cb 0x12a 0x191 0x12a 0x192 0x12a 0x282 0x12a 0x2b8 0x12a 0x2cc 0x12a 0x18f 0x12a 0x194 0x12a 0x283 0x12a 0x2b9 0x12a 0x2cd 0x12a 0x284 0x12a 0x2ba 0x12a 0x2ce 0x12a 0x286 0x12a 0x196 0x12a 0x188 0x12a 0x190 0x12a 0x190 0x12a 0x96 0x12a 0x189 0x12a 0x285 0x12a 0x2b4 0x12a 0x2b5 0x12a 0x2b4 0x12a 0x2b5 0x12a 0x2c1 0x12a 0x2c2 0x12a 0x382 0x12a 0x383 0x12a 0x1e0 0x12a 0xd5 0x12a 0x2c3 0x12a 0x2c4 0x12a 0x126 0x12a 0x15b 0x12a 0x10f 0x12a 0x2bb 0x12a 0xd7>;
			gce-subsys = <0x12a 0x14000000 0x1 0x12a 0x14010000 0x2 0x12a 0x14020000 0x3>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_IDLEMGR_ASYNC", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_ODDMR_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MSYNC2_0_WAIT_EPT", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_MML_SUPPORT_CMD_MODE", "MTK_DRM_OPT_MML_PQ", "MTK_DRM_OPT_MML_IR", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_RES_SWITCH", "MTK_DRM_OPT_RES_SWITCH_ON_AP", "MTK_DRM_OPT_PREFETCH_TE", "MTK_DRM_OPT_VIDLE_APSRC_OFF", "MTK_DRM_OPT_VIDLE_DSI_PLL_OFF", "MTK_DRM_OPT_CHECK_TRIGGER_MERGE", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_OVL_BW_MONITOR", "MTK_DRM_OPT_GPU_CACHE", "MTK_DRM_OPT_SPHRT", "MTK_DRM_OPT_SDPA_OVL_SWITCH", "MTK_DRM_OPT_HRT_BY_LARB", "MTK_DRM_OPT_TILE_OVERHEAD", "MTK_DRM_OPT_VIDLE_TOP_EN", "MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN", "MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN", "MTK_DRM_OPT_VIDLE_DVFS_DT_EN", "MTK_DRM_OPT_VIDLE_QOS_DT_EN", "MTK_DRM_OPT_VIDLE_GCE_TS_EN", "MTK_DRM_OPT_VIDLE_DECOUPLE_MODE", "MTK_DRM_OPT_VIDLE_VDO_PANEL", "MTK_DRM_OPT_VIDLE_HOME_SCREEN_IDLE", "MTK_DRM_OPT_DPC_PRE_TE_EN", "MTK_DRM_OPT_PARTIAL_UPDATE", "MTK_DRM_OPT_SLC_ALL_CACHE", "MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE", "MTK_DRM_OPT_OVLSYS_CASCADE", "MTK_DRM_OPT_PER_LARB_PORT_PEAK";
			helper-value = <0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x0 0x1 0x0 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1>;
			interconnect-names = "disp_hrt_qos", "disp_hrt_by_larb", "disp_dp_hrt_by_larb";
			interconnects = <0xff 0x30033 0xff 0x10000 0xff 0x30034 0xff 0x10001 0xff 0x30035 0xff 0x10001>;
			mboxes = <0x12a 0x0 0x0 0x4 0x12a 0x1 0x0 0x4 0x12a 0x2 0x0 0x4 0x12a 0x18 0x0 0x4 0x12a 0x3 0xffffffff 0x2 0x12a 0x5 0xffffffff 0x2 0x12a 0x19 0xffffffff 0x2 0x12a 0x7 0xffffffff 0x2 0x12a 0x4 0x0 0x4 0x12a 0x6 0x0 0x3 0x12a 0x16 0x0 0x1>;
			mediatek,mailbox-gce = <0x12a>;
			mediatek,mml = <0x123>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			nvmem-cell-names = "efuse_seg_disp_cell";
			nvmem-cells = <0x129>;
			operating-points-v2 = <0x11a>;
			ovlsys-num = <0x2>;
			pd-names = "side_dispsys", "ovlsys", "side_ovlsys", "mminfra_in_dpc";
			pd-others = <0x125 0x126 0x127 0x128>;
			phandle = <0x2cb>;
			power-domains = <0x1d 0x1f>;
			pre-define-bw = <0xffffffff 0x1068 0x0 0xa8c>;
			reg = <0x0 0x14000000 0x0 0x1000 0x0 0x14200000 0x0 0x1000 0x0 0x14400000 0x0 0x1000 0x0 0x14600000 0x0 0x1000>;
			vdisp-dvfs-opp = [03];
		};

		dispsys1-config@1401f000 {
			compatible = "mediatek,dispsys1_config";
			interrupts = <0x0 0x1e8 0x0 0x0>;
			reg = <0x0 0x1401f000 0x0 0x1000>;
		};

		dispsys1-config@14200000 {
			compatible = "mediatek,dispsys1_config";
			reg = <0x0 0x14200000 0x0 0x1000>;
		};

		dma-controller@11300c80 {
			#dma-cells = <0x1>;
			clock-names = "apdma";
			clocks = <0x4b 0x14>;
			compatible = "mediatek,mt6985-uart-dma";
			dma-requests = <0x8>;
			interrupts = <0x0 0x14e 0x4 0x0 0x0 0x14f 0x4 0x0 0x0 0x150 0x4 0x0 0x0 0x151 0x4 0x0 0x0 0x152 0x4 0x0 0x0 0x153 0x4 0x0 0x0 0x154 0x4 0x0 0x0 0x155 0x4 0x0>;
			phandle = <0x10c>;
			reg = <0x0 0x11300c80 0x0 0x80 0x0 0x11300d00 0x0 0x80 0x0 0x11300d80 0x0 0x80 0x0 0x11300e00 0x0 0x80 0x0 0x11300e80 0x0 0x80 0x0 0x11300f00 0x0 0x80 0x0 0x11300f80 0x0 0x80 0x0 0x11301000 0x0 0x80>;
			support-hub = <0xc0>;
			wakeup-irq-support = <0x1>;
		};

		dp-tx@11e60000 {
			#phy-cells = <0x0>;
			compatible = "mediatek,mt6989-dp_tx", "mediatek,dp_tx";
			dptx,phy-params = <0x221c1814 0x24241e18 0x302a 0xe080400 0xc0600 0x6>;
			interrupts = <0x0 0x345 0x4 0x0>;
			mediatek,vs-voter = <0x87 0x149a 0x20 0x1>;
			phandle = <0x12d>;
			power-domains = <0x1d 0x25>;
			reg = <0x0 0x11e60000 0x0 0x5000>;
		};

		dpmaif@10014000 {
			clock-names = "infra-dpmaif-clk", "infra-dpmaif-rg-mmw-clk";
			clocks = <0x1b 0x0 0x1b 0x1>;
			compatible = "mediatek,dpmaif";
			dpmaif-infracfg = <0x1b>;
			hw-reset-ver = <0x1>;
			interconnect-names = "icc-mdspd-bw";
			interconnects = <0x64 0x24 0x64 0x0>;
			interrupts = <0x0 0x107 0x4 0x0 0x0 0x108 0x4 0x0>;
			mediatek,dpmaif-cap = <0x7>;
			mediatek,dpmaif-ver = <0x3>;
			mediatek,plat-info = <0x1b4d>;
			net-spd-ver = <0x8>;
			phandle = <0x338>;
			reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
			required-opps = <0x65 0x66>;
		};

		dramc-ch0-top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0x0 0x10230000 0x0 0x2000>;
		};

		dramc-ch0-top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0x0 0x10232000 0x0 0x2000>;
		};

		dramc-ch0-top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0x0 0x10234000 0x0 0x1000>;
		};

		dramc-ch0-top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0x0 0x10235000 0x0 0x1000>;
		};

		dramc-ch0-top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0x0 0x10236000 0x0 0x2000>;
		};

		dramc-ch0-top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			interrupts = <0x0 0x16d 0x0 0x0>;
			reg = <0x0 0x10238000 0x0 0x2000>;
		};

		dramc-ch0-top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0x0 0x1023a000 0x0 0x2000>;
		};

		dramc-ch1-top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x0 0x10240000 0x0 0x2000>;
		};

		dramc-ch1-top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x0 0x10242000 0x0 0x2000>;
		};

		dramc-ch1-top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x0 0x10244000 0x0 0x1000>;
		};

		dramc-ch1-top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x0 0x10245000 0x0 0x1000>;
		};

		dramc-ch1-top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0x0 0x10246000 0x0 0x2000>;
		};

		dramc-ch1-top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			interrupts = <0x0 0x16e 0x0 0x0>;
			reg = <0x0 0x10248000 0x0 0x2000>;
		};

		dramc-ch1-top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0x0 0x1024a000 0x0 0x2000>;
		};

		dramc-ch2-top0@10250000 {
			compatible = "mediatek,dramc_ch2_top0";
			reg = <0x0 0x10250000 0x0 0x2000>;
		};

		dramc-ch2-top1@10252000 {
			compatible = "mediatek,dramc_ch2_top1";
			reg = <0x0 0x10252000 0x0 0x2000>;
		};

		dramc-ch2-top2@10254000 {
			compatible = "mediatek,dramc_ch2_top2";
			reg = <0x0 0x10254000 0x0 0x1000>;
		};

		dramc-ch2-top3@10255000 {
			compatible = "mediatek,dramc_ch2_top3";
			reg = <0x0 0x10255000 0x0 0x1000>;
		};

		dramc-ch2-top4@10256000 {
			compatible = "mediatek,dramc_ch2_top4";
			reg = <0x0 0x10256000 0x0 0x2000>;
		};

		dramc-ch2-top5@10258000 {
			compatible = "mediatek,dramc_ch2_top5";
			interrupts = <0x0 0x16f 0x0 0x0>;
			reg = <0x0 0x10258000 0x0 0x2000>;
		};

		dramc-ch2-top6@1025a000 {
			compatible = "mediatek,dramc_ch2_top6";
			reg = <0x0 0x1025a000 0x0 0x2000>;
		};

		dramc-ch3-top0@10260000 {
			compatible = "mediatek,dramc_ch3_top0";
			reg = <0x0 0x10260000 0x0 0x2000>;
		};

		dramc-ch3-top1@10262000 {
			compatible = "mediatek,dramc_ch3_top1";
			reg = <0x0 0x10262000 0x0 0x2000>;
		};

		dramc-ch3-top2@10264000 {
			compatible = "mediatek,dramc_ch3_top2";
			reg = <0x0 0x10264000 0x0 0x1000>;
		};

		dramc-ch3-top3@10265000 {
			compatible = "mediatek,dramc_ch3_top3";
			reg = <0x0 0x10265000 0x0 0x1000>;
		};

		dramc-ch3-top4@10266000 {
			compatible = "mediatek,dramc_ch3_top4";
			reg = <0x0 0x10266000 0x0 0x2000>;
		};

		dramc-ch3-top5@10268000 {
			compatible = "mediatek,dramc_ch3_top5";
			interrupts = <0x0 0x170 0x0 0x0>;
			reg = <0x0 0x10268000 0x0 0x2000>;
		};

		dramc-ch3-top6@1026a000 {
			compatible = "mediatek,dramc_ch3_top6";
			reg = <0x0 0x1026a000 0x0 0x2000>;
		};

		dramc-md32-s0-apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0x0 0x10900000 0x0 0x40000>;
		};

		dramc-md32-s0-apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0x0 0x10940000 0x0 0xc0000>;
		};

		dramc-md32-s1-apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0x0 0x10a00000 0x0 0x40000>;
		};

		dramc-md32-s1-apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0x0 0x10a40000 0x0 0xc0000>;
		};

		dramc-md32-s2-apb@10b00000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0x0 0x10b00000 0x0 0x40000>;
		};

		dramc-md32-s2-apb@10b40000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0x0 0x10b40000 0x0 0xc0000>;
		};

		dramc-md32-s3-apb@10c00000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0x0 0x10c00000 0x0 0x40000>;
		};

		dramc-md32-s3-apb@10c40000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0x0 0x10c40000 0x0 0xc0000>;
		};

		dramc@10230000 {
			async-ca = <0xd08 0x1 0x0 0xd08 0x1 0x0>;
			compatible = "mediatek,mt6989-dramc", "mediatek,common-dramc";
			crystal-freq = <0x1a>;
			dq-ser-mode = <0xdc4 0x18 0x3 0xdc4 0x18 0x3>;
			dqsopen = <0xd94 0x4000000 0x1a 0xd94 0x4000000 0x1a>;
			fbksel = <0x910 0x40 0x6 0x910 0x40 0x6>;
			fmeter-version = <0x3>;
			mr4-rg = <0x90 0xffff 0x0>;
			mr4-version = <0x0>;
			phandle = <0x2ad>;
			pll-id = <0xe98 0x2000000 0x19>;
			posdiv = <0x90c 0x3800 0xb 0x92c 0x3800 0xb>;
			reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10250000 0x0 0x2000 0x0 0x10260000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10254000 0x0 0x1000 0x0 0x10264000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10258000 0x0 0x2000 0x0 0x10268000 0x0 0x2000 0x0 0x10236000 0x0 0x2000 0x0 0x10246000 0x0 0x2000 0x0 0x10256000 0x0 0x2000 0x0 0x10266000 0x0 0x2000 0x0 0x10006000 0x0 0x1000>;
			sdmpcw = <0x908 0x7fff8 0x3 0x928 0x7fff8 0x3>;
			shu-lv = <0xe98 0xc000 0xe>;
			shu-of = <0x700>;
			use-real-freq = <0x1>;
		};

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			phandle = <0x293>;
			reg = <0x0 0x1000d000 0x0 0x1000>;
		};

		dsi-te {
			compatible = "mediatek, dsi_te-eint";
			phandle = <0x297>;
			status = "disabled";
		};

		dsi0@1420a000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x43 0xe 0x43 0x19 0x92>;
			compatible = "mediatek,disp1_dsi0", "mediatek,mt6989-dsi";
			interrupts = <0x0 0x1f4 0x4 0x0>;
			phandle = <0x90>;
			phy-names = "dphy";
			phys = <0x92>;
			reg = <0x0 0x1420a000 0x0 0x1000>;
		};

		dsi1-te {
			compatible = "mediatek, dsi1_te-eint";
			phandle = <0x298>;
			status = "disabled";
		};

		dsi1@1420b000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x43 0xf 0x43 0x1a 0x12e>;
			compatible = "mediatek,disp1_dsi1", "mediatek,mt6989-dsi";
			interrupts = <0x0 0x1f5 0x4 0x0>;
			phandle = <0x2ec>;
			phy-names = "dphy";
			phys = <0x12e>;
			reg = <0x0 0x1420b000 0x0 0x1000>;
			status = "disabled";
		};

		dsi2@1420c000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x43 0x10 0x43 0x1b 0x12e>;
			compatible = "mediatek,disp1_dsi2", "mediatek,mt6989-dsi";
			interrupts = <0x0 0x1f6 0x4 0x0>;
			phandle = <0x2ed>;
			phy-names = "dphy";
			phys = <0x12e>;
			reg = <0x0 0x1420c000 0x0 0x1000>;
			status = "disabled";
		};

		dvfsrc@1c00f000 {
			#interconnect-cells = <0x1>;
			compatible = "mediatek,mt6989-dvfsrc";
			phandle = <0x64>;
			reg = <0x0 0x1c00f000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000>;
			reg-names = "dvfsrc", "spm";

			dvfsrc-helper {
				ceil-ddr-support;
				compatible = "mediatek,dvfsrc-helper";
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				interconnects = <0x64 0x18 0x64 0x0 0x64 0x18 0x64 0x0 0x64 0x21 0x64 0x19>;
				rc-vcore-supply = <0xaa>;
				required-opps = <0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e>;
				vcore-supply = <0x120>;
			};

			dvfsrc-mb {
				compatible = "mediatek,dvfsrc-mb";
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
				interconnect-names = "icc-bw", "icc-hrt-bw";
				interconnects = <0x64 0x18 0x64 0x0 0x64 0x21 0x64 0x19>;
				rc-vcore-supply = <0xaa>;
			};

			dvfsrc-vcore {
				phandle = <0xaa>;
				regulator-always-on;
				regulator-max-microvolt = <0xc96a8>;
				regulator-min-microvolt = <0x8c618>;
				regulator-name = "dvfsrc-vcore";
			};

			opp0 {
				opp-peak-KBps = <0x2a3f6e0 0x1513820>;
				phandle = <0x65>;
			};

			opp1 {
				opp-peak-KBps = <0x2a3f6e0 0x1513820>;
				phandle = <0x66>;
			};

			opp10 {
				opp-peak-KBps = <0x0 0x0>;
				phandle = <0x6f>;
			};

			opp2 {
				opp-peak-KBps = <0x23dbb00 0x11edd80>;
				phandle = <0x67>;
			};

			opp3 {
				opp-peak-KBps = <0x1ee6280 0xf73140>;
				phandle = <0x68>;
			};

			opp4 {
				opp-peak-KBps = <0x17bf1a0 0xbd3580>;
				phandle = <0x69>;
			};

			opp5 {
				opp-peak-KBps = <0x12c9920 0x958940>;
				phandle = <0x6a>;
			};

			opp6 {
				opp-peak-KBps = <0xc96a80 0x64b540>;
				phandle = <0x6b>;
			};

			opp7 {
				opp-peak-KBps = <0x958940 0x4ac4a0>;
				phandle = <0x6c>;
			};

			opp8 {
				opp-peak-KBps = <0x493e00 0x249f00>;
				phandle = <0x6d>;
			};

			opp9 {
				opp-peak-KBps = <0x387520 0x1b7740>;
				phandle = <0x6e>;
			};
		};

		dvgf@1a1a0c00 {
			#size-cells = <0x2>;
			clock-names = "CLK_TOP_DPE_SEL", "CLK_CAM_MAIN_CON_0", "CLK_CAM_MRAW_CON_0", "CLK_CAM_DPE_CON_0", "CLK_CAM_LARBX", "CLK_CAM_GALS", "CLK_CAM_CAMTG", "CLK_CAM_MRAW0", "CLK_CAM_MRAW1", "CLK_CAM_MRAW2", "CLK_CAM_MRAW3", "CLK_CAM_PDA0", "CLK_CAM_PDA1", "IPE_LARB19", "CLK_CAMSYS_DPE", "CLK_CAMSYS_FUS", "CLK_CAMSYS_DHZE", "CLK_CAMSYS_CLAS";
			clocks = <0x1a 0x66 0x2e 0x4 0x2e 0x8 0x2e 0x14 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x3 0x24 0x4 0x24 0x5 0x24 0x6 0x24 0x7 0x24 0x8 0x23 0x0 0x23 0x1 0x23 0x2 0x23 0x3 0x23 0x4>;
			compatible = "mediatek,dvgf";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvgfdoneasyncshot = <0x1d9>;
			interrupts = <0x0 0x26c 0x4 0x0>;
			mboxes = <0x133 0x15 0x3e8 0x1>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x314>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a1a0c00 0x0 0x1000>;
		};

		dvp@1a1a0800 {
			clock-names = "CLK_TOP_DPE_SEL", "CLK_CAM_MAIN_CON_0", "CLK_CAM_MRAW_CON_0", "CLK_CAM_DPE_CON_0", "CLK_CAM_LARBX", "CLK_CAM_GALS", "CLK_CAM_CAMTG", "CLK_CAM_MRAW0", "CLK_CAM_MRAW1", "CLK_CAM_MRAW2", "CLK_CAM_MRAW3", "CLK_CAM_PDA0", "CLK_CAM_PDA1", "IPE_LARB19", "CLK_CAMSYS_DPE", "CLK_CAMSYS_FUS", "CLK_CAMSYS_DHZE", "CLK_CAMSYS_CLAS";
			clocks = <0x1a 0x66 0x2e 0x4 0x2e 0x8 0x2e 0x14 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x3 0x24 0x4 0x24 0x5 0x24 0x6 0x24 0x7 0x24 0x8 0x23 0x0 0x23 0x1 0x23 0x2 0x23 0x3 0x23 0x4>;
			compatible = "mediatek,dvp";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvpdoneasyncshot = <0x1b5>;
			interrupts = <0x0 0x250 0x4 0x0>;
			mboxes = <0x133 0x15 0x3e8 0x1>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x313>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a1a0800 0x0 0x1000>;
		};

		dvs@1a1a0000 {
			clock-names = "CLK_TOP_DPE_SEL", "CLK_CAM_MAIN_CON_0", "CLK_CAM_MRAW_CON_0", "CLK_CAM_DPE_CON_0", "CLK_CAM_LARBX", "CLK_CAM_GALS", "CLK_CAM_CAMTG", "CLK_CAM_MRAW0", "CLK_CAM_MRAW1", "CLK_CAM_MRAW2", "CLK_CAM_MRAW3", "CLK_CAM_PDA0", "CLK_CAM_PDA1", "IPE_LARB19", "CLK_CAMSYS_DPE", "CLK_CAMSYS_FUS", "CLK_CAMSYS_DHZE", "CLK_CAMSYS_CLAS";
			clocks = <0x1a 0x66 0x2e 0x4 0x2e 0x8 0x2e 0x14 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x3 0x24 0x4 0x24 0x5 0x24 0x6 0x24 0x7 0x24 0x8 0x23 0x0 0x23 0x1 0x23 0x2 0x23 0x3 0x23 0x4>;
			compatible = "mediatek,dvs";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvsdoneasyncshot = <0x1b6>;
			interrupts = <0x0 0x24f 0x4 0x0>;
			mboxes = <0x133 0x15 0x3e8 0x1>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x312>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a1a0000 0x0 0x1000 0x0 0x1a000000 0x0 0x1000 0x0 0x1a170000 0x0 0x1000 0x0 0x1a1d0000 0x0 0x1000>;
		};

		dxcc-sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0x0 0x10210000 0x0 0x1000>;
		};

		eas-info {
			compatible = "mediatek,eas-info";
			csram-base = <0xc0dd350>;
			phandle = <0x287>;
			share-buck = <0x2>;
			version = <0x258>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			mediatek,emi-reg = <0x10a>;
			reg = <0x0 0x1026c000 0x0 0x1000 0x0 0x10310000 0x0 0x1000 0x0 0x1026d000 0x0 0x1000 0x0 0x10311000 0x0 0x1000>;

			pre-setting {

				setting1 {
					addr = <0x1002c100>;
					mask-value = <0x1800>;
					reg-name = "SLEEP_PROT_EN_8";
					set-value = <0x0>;
				};

				setting2 {
					addr = <0x1002c120>;
					mask-value = <0x1800>;
					reg-name = "SLEEP_PROT_EN_9";
					set-value = <0x0>;
				};

				setting3 {
					addr = <0x10270300>;
					mask-value = <0x0>;
					reg-name = "N_DCM_FR";
					set-value = <0xff>;
				};

				setting4 {
					addr = <0x1030e300>;
					mask-value = <0x0>;
					reg-name = "S_DCM_FR";
					set-value = <0xff>;
				};
			};
		};

		emi-m4-m-apb@10328000 {
			compatible = "mediatek,emi_m4_m_apb";
			reg = <0x0 0x10328000 0x0 0x1000>;
		};

		emi-m6-m-apb@10329000 {
			compatible = "mediatek,emi_m6_m_apb";
			reg = <0x0 0x10329000 0x0 0x1000>;
		};

		emi-m7-m-apb@1032a000 {
			compatible = "mediatek,emi_m7_m_apb";
			reg = <0x0 0x1032a000 0x0 0x1000>;
		};

		emicen@10219000 {
			compatible = "mediatek,mt6877-emicen";
			mediatek,emi-reg = <0x109>;
			phandle = <0x10a>;
			reg = <0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000>;
		};

		emichn@10235000 {
			compatible = "mediatek,common-emichn";
			phandle = <0x109>;
			reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x10255000 0x0 0x1000 0x0 0x10265000 0x0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl-intf = <0x1>;
		};

		emimpu@10226000 {
			clear = <0x1f0 0x80000000 0x1 0x160 0xffffffff 0x10 0x200 0x3 0x10>;
			clear-md = <0x1fc 0x80000000 0x1>;
			compatible = "mediatek,common-emimpu";
			dump = <0x1f0 0x1f8 0x1fc>;
			interrupts = <0x0 0x176 0x4 0x0>;
			mediatek,emi-reg = <0x10a>;
			phandle = <0x299>;
			reg = <0x0 0x10226000 0x0 0x1000 0x0 0x10225000 0x0 0x1000>;
			smc-clear = <0x1>;
		};

		emislb@10342000 {
			clear = <0x540 0x1 0x1 0x540 0x0 0x1>;
			compatible = "mediatek,common-emislb";
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24 0xd60 0xd64 0xd68 0xd6c>;
			interrupts = <0x0 0x17a 0x4 0x0>;
			mpu-base-clear = <0x1>;
			phandle = <0x2ae>;
			reg = <0x0 0x10342000 0x0 0x1000 0x0 0x10343000 0x0 0x1000>;
		};

		fdvfs@c068200 {
			compatible = "mediatek,fdvfs";
			phandle = <0x291>;
			reg = <0x0 0xc068200 0x0 0x20 0x0 0xc068220 0x0 0x4 0x0 0xc0de474 0x0 0x4>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,mt6989-fhctl";
			gpueb-supply = <0x107>;
			mcupm-supply = <0x108>;
			phandle = <0x290>;
			reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00 0x0 0x13fa0100 0x0 0x30 0x0 0x13fa0000 0x0 0x100 0x0 0x13fa0500 0x0 0x30 0x0 0x13fa0400 0x0 0x100 0x0 0x13fa0900 0x0 0x30 0x0 0x13fa0800 0x0 0x100 0x0 0xc030100 0x0 0x30 0x0 0xc030000 0x0 0x100 0x0 0xc030500 0x0 0x30 0x0 0xc030400 0x0 0x100 0x0 0xc030900 0x0 0x30 0x0 0xc030800 0x0 0x100 0x0 0xc030d00 0x0 0x30 0x0 0xc030c00 0x0 0x100 0x0 0xc034100 0x0 0x30 0x0 0xc034000 0x0 0x100>;

			map0 {
				domain = "top0";
				method = "fhctl-ap";

				adsppll {
					fh-id = <0x9>;
					perms = <0x1e>;
				};

				mainpll {
					fh-id = <0x7>;
					perms = <0x1e>;
				};

				mainpll2 {
					fh-id = <0x0>;
					perms = <0x1e>;
				};

				mmpll {
					fh-id = <0x6>;
					perms = <0x1e>;
				};

				mmpll2 {
					fh-id = <0x1>;
					perms = <0x1e>;
				};

				msdcpll {
					fh-id = <0x8>;
					perms = <0x1e>;
				};

				tvdpll {
					fh-id = <0xb>;
				};
			};

			map2 {
				domain = "gpu0";
				method = "fhctl-gpueb";

				mfg-ao-mfgpll {
					fh-id = <0x0>;
				};
			};

			map3 {
				domain = "gpu1";
				method = "fhctl-gpueb";

				mfgsc0-ao-mfgpll-sc0 {
					fh-id = <0x0>;
				};
			};

			map4 {
				domain = "gpu2";
				method = "fhctl-gpueb";

				mfgsc1-ao-mfgpll-sc1 {
					fh-id = <0x0>;
				};
			};

			map5 {
				domain = "mcu0";
				method = "fhctl-mcupm";

				buspll {
					fh-id = <0x0>;
				};
			};

			map6 {
				domain = "mcu1";
				method = "fhctl-mcupm";

				cpu0pll {
					fh-id = <0x0>;
				};
			};

			map7 {
				domain = "mcu2";
				method = "fhctl-mcupm";

				cpu1pll {
					fh-id = <0x0>;
				};
			};

			map8 {
				domain = "mcu3";
				method = "fhctl-mcupm";

				cpu2pll {
					fh-id = <0x0>;
				};
			};

			map9 {
				domain = "mcu4";
				method = "fhctl-mcupm";

				ptppll {
					fh-id = <0x0>;
				};
			};
		};

		fingerprint {
			compatible = "mediatek,goodix-fp";
			phandle = <0x2ab>;
		};

		flt@c0d4270 {
			compatible = "mediatek,flt";
			mode = <0x2>;
			phandle = <0x28a>;
			reg = <0x0 0xc0d4270 0x0 0x91c>;
		};

		gce-mbox-m-sec@1e990000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x1f 0x1>;
			compatible = "mediatek,mailbox-gce-sec";
			dma-mask-bit = <0x23>;
			mboxes = <0x133 0xf 0xffffffff 0x1>;
			phandle = <0x132>;
			power-domains = <0x1d 0xa>;
			reg = <0x0 0x1e990000 0x0 0x4000>;
			virtio-supply = <0x157>;
		};

		gce-mbox-sec@1e980000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x1f 0x0>;
			compatible = "mediatek,mailbox-gce-sec";
			dma-mask-bit = <0x23>;
			mboxes = <0x12a 0xf 0xffffffff 0x1>;
			phandle = <0x33d>;
			power-domains = <0x1d 0xa>;
			reg = <0x0 0x1e980000 0x0 0x4000>;
			virtio-supply = <0x157>;
		};

		gce@1e980000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			axid = <0x801>;
			clock-names = "gce", "gce-timer";
			clocks = <0x1f 0x0 0x1f 0x2>;
			cmdq-dump-hw-trace = <0x1>;
			cmdq-log-perf-off;
			compatible = "mediatek,mt6989-gce";
			default-tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7 02 aa 02 ad 02 b0 02 b3 02 7b 02 c9];
			dma-mask-bit = <0x23>;
			dram-pwr-base = <0x1c001000>;
			error-irq-sw-req;
			gce-fast-mtcmos;
			interrupts = <0x0 0x21e 0x4 0x0>;
			mboxes = <0x12a 0xd 0xffffffff 0x1 0x12a 0xe 0xffffffff 0x7>;
			mediatek,smi = <0xb1 0xaf>;
			mtk,iommu-dma-axid = <0x601>;
			mtk,smmu-shared = <0x135>;
			phandle = <0x12a>;
			power-domains = <0x1d 0xa>;
			prebuilt-enable;
			reg = <0x0 0x1e980000 0x0 0x4000>;
			smmu-tbu = <0x0>;
		};

		gce@1e990000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			axid = <0x802>;
			clock-names = "gce", "gce-timer";
			clocks = <0x1f 0x1 0x1f 0x2>;
			cmdq-dump-hw-trace = <0x1>;
			cmdq-log-perf-off;
			compatible = "mediatek,mt6989-gce";
			default-tokens = <0x2bc02bd 0x2be02bf 0x2c002c6 0x2c702aa 0x2ad02b0 0x2b302c9>;
			dma-mask-bit = <0x23>;
			dram-pwr-base = <0x1c001000>;
			error-irq-sw-req;
			event-clr-range = <0x0 0x10c>;
			event-debug;
			event-dump-range = <0x0 0x1d9>;
			interrupts = <0x0 0x21d 0x4 0x0>;
			mboxes = <0x133 0xd 0xffffffff 0x1 0x133 0xe 0xffffffff 0x7>;
			mediatek,smi = <0xb1 0xaf>;
			mtk,iommu-dma-axid = <0x602>;
			mtk,smmu-shared = <0x135>;
			phandle = <0x133>;
			power-domains = <0x1d 0xa>;
			prebuilt-enable;
			reg = <0x0 0x1e990000 0x0 0x4000>;
			smmu-tbu = <0x0>;
			tf-high-addr = <0x3d533>;
		};

		gic-cpu@c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0x0 0xc400000 0x0 0x40000>;
		};

		gic500@c000000 {
			compatible = "mediatek,gic500";
			reg = <0x0 0xc000000 0x0 0x400000>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			phandle = <0x28b>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		gpu-async-ratio {
			async-oppnum-eachmask = <0x2>;
			async-oppnum-low = <0x2>;
			async-ratio = <0xaa>;
			async-ratio-low = <0x82 0x64>;
			async-ratio-support = <0x1>;
			async-virtual-table-support = <0x0>;
			compatible = "mediatek,gpu_async_ratio";
			phandle = <0x2c6>;
		};

		gpu-dcs {
			compatible = "mediatek,gpu_dcs";
			dcs-policy-support = <0x1>;
			phandle = <0x2c7>;
			virtual-opp-support = <0x820>;
		};

		gpu-fdvfs@117800 {
			compatible = "mediatek,gpu_fdvfs";
			fdvfs-policy-support = <0x0>;
			gpu-freq-notify-support = <0x1>;
			reg = <0x0 0x117800 0x0 0x400>;
		};

		gpu-qos@117800 {
			compatible = "mediatek,gpu_qos";
			phandle = <0x2c4>;
			qos-mode = <0x0>;
			qos-sysram-support = <0x1>;
			qos-value = <0x0>;
			reg = <0x0 0x117800 0x0 0x20>;
		};

		gpu-reduce-mips {
			compatible = "mediatek,gpu_reduce_mips";
			phandle = <0x2c8>;
			reduce-mips-support = <0x0>;
		};

		gpu-slc@117820 {
			compatible = "mediatek,gpu_slc";
			phandle = <0x2c5>;
			reg = <0x0 0x117820 0x0 0x20>;
			slc-sysram-support = <0x1>;
		};

		gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-diagnosis-mode = <0x0>;
			gpueb-logger-support = <0x0>;
			gpueb-mem-name-table = "MEM_ID_GPUFREQ", "MEM_ID_LOG";
			gpueb-mem-table = <0x0 0x4000 0x1 0x180000>;
			gpueb-support = <0x1>;
			interrupt-names = "mbox0";
			interrupts = <0x0 0x29d 0x4 0x0>;
			mbox-count = <0x1>;
			mbox-size = <0xa0>;
			phandle = <0x107>;
			recv-name-table = "IPI_ID_FAST_DVFS_EVENT", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS", "CH_IPIR_C_MET", "CH_IPIS_C_MET", "IPI_ID_BRISKET";
			recv-table = <0x0 0x0 0x4 0x0 0x0 0x1 0x0 0x8 0x1 0x1 0x2 0x0 0x1 0x0 0x1 0x3 0x0 0x1 0x0 0x1 0x4 0x0 0x1 0x1 0x1 0x5 0x0 0x4 0x1 0x1 0x6 0x0 0x1 0x1 0x1 0x7 0x0 0x6 0x1 0x1 0x8 0x0 0x4 0x0 0x1 0x9 0x0 0x1 0x1 0x1 0xa 0x0 0x3 0x1 0x1>;
			reg = <0x0 0x13c00000 0x0 0x50000 0x0 0x13c4fd1c 0x0 0x64 0x0 0x13c60000 0x0 0x2000 0x0 0x13c4fd80 0x0 0x280 0x0 0x13c62004 0x0 0x4 0x0 0x13c62074 0x0 0x4 0x0 0x13c62000 0x0 0x4 0x0 0x13c62078 0x0 0x4>;
			reg-names = "gpueb_base", "gpueb_gpr_base", "gpueb_reg_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv";
			send-name-table = "IPI_ID_FAST_DVFS_EVENT", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS", "CH_IPIR_C_MET", "CH_IPIS_C_MET", "IPI_ID_BRISKET";
			send-table = <0x0 0x0 0x4 0x1 0x0 0x8 0x2 0x0 0x3 0x3 0x0 0x6 0x4 0x0 0x9 0x5 0x0 0x4 0x6 0x0 0x6 0x7 0x0 0x6 0x8 0x0 0x1 0x9 0x0 0x4 0xa 0x0 0x3>;
			slot-size = <0x4>;
			ts-mbox = <0x0>;
		};

		gpufreq@13fbf000 {
			compatible = "mediatek,gpufreq";
			gpufreq-wrapper-supply = <0x119>;
			phandle = <0x93>;
			reg = <0x0 0x13fbf000 0x0 0x1000 0x0 0x13e90000 0x0 0x1000 0x0 0x13fa0000 0x0 0x400 0x0 0x13fa0400 0x0 0x400 0x0 0x13fa0800 0x0 0x400 0x0 0x13f90000 0x0 0x10000 0x0 0x13fc0000 0x0 0x1000 0x0 0x13fb1000 0x0 0x1000 0x0 0x13fa1000 0x0 0x1000 0x0 0x13fa2000 0x0 0x1000 0x0 0x13a00000 0x0 0x200000 0x0 0x13f50000 0x0 0x1000 0x0 0x13fb0000 0x0 0x1000 0x0 0x13e1c000 0x0 0x1000 0x0 0x13e2c000 0x0 0x1000 0x0 0x13e4c000 0x0 0x1000 0x0 0x13e5c000 0x0 0x1000 0x0 0x13e6c000 0x0 0x1000 0x0 0x13e6c000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x1002c000 0x0 0x1000 0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000 0x0 0x1021c000 0x0 0x1000 0x0 0x1021e000 0x0 0x1000 0x0 0x10270000 0x0 0x1000 0x0 0x1030e000 0x0 0x1000 0x0 0x10023000 0x0 0x1000 0x0 0x1002b000 0x0 0x1000 0x0 0x10042000 0x0 0x1000 0x0 0x10028000 0x0 0x1000 0x0 0x11f10000 0x0 0x1000 0x0 0x13fbc000 0x0 0x1000 0x0 0x1000d000 0x0 0x1000 0x0 0x1025e000 0x0 0x1000 0x0 0x10309000 0x0 0x1000 0x0 0x13c00000 0x0 0x50000 0x0 0x13c60000 0x0 0x2000 0x0 0xc0df7e0 0x0 0x100 0x0 0xc000000 0x0 0x1000 0x0 0x118800 0x0 0x2000>;
			reg-names = "mfg_top_config", "mfg_cg_config", "mfg_pll", "mfg_pll_sc0", "mfg_pll_sc1", "mfg_rpc", "mfg_axuser", "mfg_brcast", "mfg_vgpu_devapc_ao", "mfg_vgpu_devapc", "mfg_smmu", "mfg_hbvc", "brisket_top", "brisket_st0", "brisket_st1", "brisket_st3", "brisket_st4", "brisket_st5", "brisket_st6", "sleep", "topckgen", "ifrbus_ao", "emi", "sub_emi", "nth_emicfg", "sth_emicfg", "nth_emicfg_ao_mem", "sth_emicfg_ao_mem", "infra_ao_debug_ctrl", "infra_ao1_debug_ctrl", "nth_emi_ao_debug_ctrl", "sth_emi_ao_debug_ctrl", "efuse", "mfg_secure", "drm_debug", "nemi_mi32_mi33_smi", "semi_mi32_mi33_smi", "gpueb_sram", "gpueb_cfgreg", "mcdi_mbox", "mcusys_par_wrap", "sysram_mfg_history";
			vgpu-supply = <0x115>;
			vsram-plus-supply = <0x118>;
			vsram-supply = <0x117>;
			vstack-supply = <0x116>;
		};

		hcp@15001000 {
			compatible = "mediatek,hcp7sp";
			mtk,smmu-shared = <0x124>;
			phandle = <0x130>;
			reg = <0x0 0x15001000 0x0 0x4000>;
		};

		hre-top-mdpsys@1f017000 {
			clock-names = "MDP_HRE_TOP_MDPSYS";
			clocks = <0x1e 0x25>;
			compatible = "mediatek,hre_top_mdpsys";
			phandle = <0x319>;
			reg = <0x0 0x1f017000 0x0 0x1000>;
		};

		hre-top-mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0x0 0x1f817000 0x0 0x1000>;
		};

		hwccf-apb@10320000 {
			compatible = "mediatek,hwccf_apb";
			reg = <0x0 0x10320000 0x0 0x2000>;
		};

		i2c@14025000 {
			compatible = "mediatek,i2c";
			reg = <0x0 0x14025000 0x0 0x1000>;
		};

		i2c@1421a000 {
			compatible = "mediatek,i2c";
			reg = <0x0 0x1421a000 0x0 0x1000>;
		};

		imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-7sp";
			phandle = <0x131>;
			reg = <0x0 0x15002000 0x0 0x4000>;
		};

		imgsys-fw@15000000 {
			adl-tile-done = [01 18];
			apu-sync-token = [02 a3];
			clock-names = "IMGSYS_CG_IMG_TRAW0", "IMGSYS_CG_IMG_TRAW1", "IMGSYS_CG_IMG_DIP0", "IMGSYS_CG_IMG_WPE0", "IMGSYS_CG_IMG_WPE1", "IMGSYS_CG_IMG_WPE2", "IMGSYS_CG_IMG_AVS", "IMGSYS_CG_IMG_IPS", "IMGSYS_CG_SUB_COMMON0", "IMGSYS_CG_SUB_COMMON1", "IMGSYS_CG_SUB_COMMON2", "IMGSYS_CG_SUB_COMMON3", "IMGSYS_CG_SUB_COMMON4", "IMGSYS_CG_GALS_RX_DIP0", "IMGSYS_CG_GALS_RX_DIP1", "IMGSYS_CG_GALS_RX_TRAW0", "IMGSYS_CG_GALS_RX_WPE0", "IMGSYS_CG_GALS_RX_WPE1", "IMGSYS_CG_GALS_RX_WPE2", "IMGSYS_CG_GALS_RX_IPE0", "IMGSYS_CG_GALS_TX_IPE0", "IMGSYS_CG_GALS_RX_IPE1", "IMGSYS_CG_GALS_TX_IPE1", "IMGSYS_CG_IMG_GALS", "IMGSYS_CG_IMG_IPE", "ME_CG", "MMG_CG", "mmdvfs_mux";
			clocks = <0x40 0x5 0x40 0x6 0x40 0x7 0x40 0x8 0x40 0xa 0x40 0xb 0x40 0xf 0x40 0x10 0x40 0x11 0x40 0x12 0x40 0x13 0x40 0x14 0x40 0x15 0x40 0x16 0x40 0x17 0x40 0x18 0x40 0x19 0x40 0x1a 0x40 0x1b 0x40 0x1c 0x40 0x1d 0x40 0x1e 0x40 0x1f 0x40 0x20 0x40 0x9 0x40 0x1 0x40 0x2 0x11f 0x8>;
			compatible = "mediatek,imgsys-isp7sp-mt6989";
			dip-cq-thread0-frame-done = [01 1a];
			dip-cq-thread1-frame-done = [01 1b];
			dip-cq-thread2-frame-done = [01 1c];
			dip-cq-thread3-frame-done = [01 1d];
			dip-cq-thread4-frame-done = [01 1e];
			dip-cq-thread5-frame-done = [01 1f];
			dip-cq-thread6-frame-done = [01 20];
			dip-cq-thread7-frame-done = [01 21];
			dip-cq-thread8-frame-done = [01 22];
			dip-cq-thread9-frame-done = [01 23];
			dip-sync-token = [02 9f];
			imgsys-supply = <0x132>;
			interconnect-names = "l10_common_r_0", "l22_common_w_0", "l9_common_r_1", "l15_common_w_1";
			interconnects = <0xff 0x3001c 0xff 0x10000 0xff 0x30016 0xff 0x10000 0xff 0x30009 0xff 0x10001 0xff 0x3000f 0xff 0x10001>;
			ltraw-cq-thread0-frame-done = [01 0d];
			ltraw-cq-thread1-frame-done = [01 0e];
			ltraw-cq-thread2-frame-done = [01 0f];
			ltraw-cq-thread3-frame-done = [01 10];
			ltraw-cq-thread4-frame-done = [01 11];
			ltraw-cq-thread5-frame-done = [01 12];
			ltraw-cq-thread6-frame-done = [01 13];
			ltraw-cq-thread7-frame-done = [01 14];
			ltraw-cq-thread8-frame-done = [01 15];
			ltraw-cq-thread9-frame-done = [01 16];
			ltraw-sync-token = [02 9d];
			mboxes = <0x133 0x0 0xbb8 0x2 0x133 0x1 0xbb8 0x2 0x133 0x2 0xbb8 0x2 0x133 0x3 0xbb8 0x2 0x133 0x4 0xbb8 0x2 0x133 0x5 0xbb8 0x2 0x133 0x10 0xbb8 0x2 0x133 0x11 0xbb8 0x2 0x133 0x12 0xbb8 0x2 0x133 0x13 0xbb8 0x2 0x133 0x16 0xbb8 0x2 0x133 0x17 0xbb8 0x2 0x133 0x1c 0xbb8 0x1 0x133 0x1d 0xbb8 0x1 0x133 0x1a 0xffffffff 0x1 0x133 0x1b 0xffffffff 0x1 0x133 0x1e 0xffffffff 0x1 0x133 0x1f 0xffffffff 0x1 0x132 0xa 0xffffffff 0x2 0x132 0xc 0xffffffff 0x2>;
			me-done = [01 78];
			me-sync-token = [02 a2];
			mediatek,hcp = <0x130>;
			mediatek,imgsys-cmdq = <0x131>;
			mediatek,imgsys-ddr-en = <0x4>;
			mediatek,imgsys-dvfs-pix-mode = <0x4>;
			mediatek,imgsys-qof-ver = <0x1>;
			mediatek,imgsys-qos-sc-id = <0x13 0x14>;
			mediatek,imgsys-qos-sc-motr = <0x2>;
			mediatek,imgsys-qos-sc-nums = <0x2>;
			mediatek,larbs = <0xd4 0xdc 0xda 0xc1 0xc4>;
			mtk,smmu-shared = <0x124>;
			operating-points-v2 = <0x11d>;
			phandle = <0x30a>;
			pqa-cq-thread0-frame-done = [01 35];
			pqa-cq-thread1-frame-done = [01 36];
			pqa-cq-thread2-frame-done = [01 37];
			pqa-cq-thread3-frame-done = [01 38];
			pqa-cq-thread4-frame-done = [01 39];
			pqa-cq-thread5-frame-done = [01 3a];
			pqa-cq-thread6-frame-done = [01 3b];
			pqa-cq-thread7-frame-done = [01 3c];
			pqa-cq-thread8-frame-done = [01 3d];
			pqa-cq-thread9-frame-done = [01 3e];
			pqb-cq-thread0-frame-done = [01 4f];
			pqb-cq-thread1-frame-done = [01 50];
			pqb-cq-thread2-frame-done = [01 51];
			pqb-cq-thread3-frame-done = [01 52];
			pqb-cq-thread4-frame-done = [01 53];
			pqb-cq-thread5-frame-done = [01 54];
			pqb-cq-thread6-frame-done = [01 55];
			pqb-cq-thread7-frame-done = [01 56];
			pqb-cq-thread8-frame-done = [01 57];
			pqb-cq-thread9-frame-done = [01 58];
			pqdip-a-sync-token = [02 a0];
			pqdip-b-sync-token = [02 a1];
			reg = <0x0 0x15000000 0x0 0x4000 0x0 0x15700000 0x0 0x10000 0x0 0x15040000 0x0 0x10000 0x0 0x15100000 0x0 0x10000 0x0 0x15150000 0x0 0x10000 0x0 0x15160000 0x0 0x10000 0x0 0x15210000 0x0 0x10000 0x0 0x15510000 0x0 0x10000 0x0 0x15200000 0x0 0x10000 0x0 0x15500000 0x0 0x10000 0x0 0x15600000 0x0 0x10000 0x0 0x15220000 0x0 0x100 0x0 0x15320000 0x0 0x10000 0x0 0x0 0x0 0x1500 0x0 0x0 0x0 0x1500 0x0 0x15520000 0x0 0x100 0x0 0x15620000 0x0 0x100 0x0 0x15110000 0x0 0x100 0x0 0x15130000 0x0 0x100 0x0 0x15170000 0x0 0x100 0x0 0x15710000 0x0 0x100 0x0 0x15330000 0x0 0x10000 0x0 0x15780000 0x0 0x100>;
			sw-sync-token-pool-1 = [02 02];
			sw-sync-token-pool-10 = [02 0b];
			sw-sync-token-pool-100 = [02 65];
			sw-sync-token-pool-101 = [02 66];
			sw-sync-token-pool-102 = [02 67];
			sw-sync-token-pool-103 = [02 68];
			sw-sync-token-pool-104 = [02 69];
			sw-sync-token-pool-105 = [02 6a];
			sw-sync-token-pool-106 = [02 6b];
			sw-sync-token-pool-107 = [02 6c];
			sw-sync-token-pool-108 = [02 6d];
			sw-sync-token-pool-109 = [02 6e];
			sw-sync-token-pool-11 = [02 0c];
			sw-sync-token-pool-110 = [02 6f];
			sw-sync-token-pool-111 = [02 70];
			sw-sync-token-pool-112 = [02 71];
			sw-sync-token-pool-113 = [02 72];
			sw-sync-token-pool-114 = [02 73];
			sw-sync-token-pool-115 = [02 74];
			sw-sync-token-pool-116 = [02 75];
			sw-sync-token-pool-117 = [02 76];
			sw-sync-token-pool-118 = [02 77];
			sw-sync-token-pool-119 = [02 78];
			sw-sync-token-pool-12 = [02 0d];
			sw-sync-token-pool-120 = [02 79];
			sw-sync-token-pool-121 = [02 7a];
			sw-sync-token-pool-122 = [02 7b];
			sw-sync-token-pool-123 = [02 7c];
			sw-sync-token-pool-124 = [02 7d];
			sw-sync-token-pool-125 = [02 7e];
			sw-sync-token-pool-126 = [02 7f];
			sw-sync-token-pool-127 = [02 80];
			sw-sync-token-pool-128 = [02 81];
			sw-sync-token-pool-129 = [02 82];
			sw-sync-token-pool-13 = [02 0e];
			sw-sync-token-pool-130 = [02 83];
			sw-sync-token-pool-131 = [02 84];
			sw-sync-token-pool-132 = [02 85];
			sw-sync-token-pool-133 = [02 86];
			sw-sync-token-pool-134 = [02 b6];
			sw-sync-token-pool-135 = [02 b7];
			sw-sync-token-pool-136 = [02 b8];
			sw-sync-token-pool-137 = [02 b9];
			sw-sync-token-pool-138 = [02 ba];
			sw-sync-token-pool-139 = [02 bb];
			sw-sync-token-pool-14 = [02 0f];
			sw-sync-token-pool-140 = [02 bc];
			sw-sync-token-pool-141 = [02 bd];
			sw-sync-token-pool-142 = [02 be];
			sw-sync-token-pool-143 = [02 bf];
			sw-sync-token-pool-144 = [02 c0];
			sw-sync-token-pool-145 = [02 c1];
			sw-sync-token-pool-146 = [02 c2];
			sw-sync-token-pool-147 = [02 c3];
			sw-sync-token-pool-148 = [02 c4];
			sw-sync-token-pool-149 = [02 c5];
			sw-sync-token-pool-15 = [02 10];
			sw-sync-token-pool-150 = [02 c6];
			sw-sync-token-pool-151 = [02 c7];
			sw-sync-token-pool-152 = [02 ca];
			sw-sync-token-pool-153 = [02 cb];
			sw-sync-token-pool-154 = [02 cc];
			sw-sync-token-pool-155 = [02 cd];
			sw-sync-token-pool-156 = [02 ce];
			sw-sync-token-pool-157 = [02 cf];
			sw-sync-token-pool-158 = [02 d0];
			sw-sync-token-pool-159 = [02 d1];
			sw-sync-token-pool-16 = [02 11];
			sw-sync-token-pool-160 = [02 d2];
			sw-sync-token-pool-161 = [02 d3];
			sw-sync-token-pool-162 = [02 d4];
			sw-sync-token-pool-163 = [02 d5];
			sw-sync-token-pool-164 = [02 d6];
			sw-sync-token-pool-165 = [02 d7];
			sw-sync-token-pool-166 = [02 d8];
			sw-sync-token-pool-167 = [02 d9];
			sw-sync-token-pool-168 = [02 da];
			sw-sync-token-pool-169 = [02 db];
			sw-sync-token-pool-17 = [02 12];
			sw-sync-token-pool-170 = [02 dc];
			sw-sync-token-pool-171 = [02 dd];
			sw-sync-token-pool-172 = [02 de];
			sw-sync-token-pool-173 = [02 df];
			sw-sync-token-pool-174 = [02 e0];
			sw-sync-token-pool-175 = [02 e1];
			sw-sync-token-pool-176 = [02 e2];
			sw-sync-token-pool-177 = [02 e3];
			sw-sync-token-pool-178 = [02 e4];
			sw-sync-token-pool-179 = [02 e5];
			sw-sync-token-pool-18 = [02 13];
			sw-sync-token-pool-180 = [02 e6];
			sw-sync-token-pool-181 = [02 e7];
			sw-sync-token-pool-182 = [02 e8];
			sw-sync-token-pool-183 = [02 e9];
			sw-sync-token-pool-184 = [02 ea];
			sw-sync-token-pool-185 = [02 eb];
			sw-sync-token-pool-186 = [02 ec];
			sw-sync-token-pool-187 = [02 ed];
			sw-sync-token-pool-188 = [02 ee];
			sw-sync-token-pool-189 = [02 ef];
			sw-sync-token-pool-19 = [02 14];
			sw-sync-token-pool-190 = [02 f0];
			sw-sync-token-pool-191 = [02 f1];
			sw-sync-token-pool-192 = [02 f2];
			sw-sync-token-pool-193 = [02 f3];
			sw-sync-token-pool-194 = [02 f4];
			sw-sync-token-pool-195 = [02 f5];
			sw-sync-token-pool-196 = [02 f6];
			sw-sync-token-pool-197 = [02 f7];
			sw-sync-token-pool-198 = [02 f8];
			sw-sync-token-pool-199 = [02 f9];
			sw-sync-token-pool-2 = [02 03];
			sw-sync-token-pool-20 = [02 15];
			sw-sync-token-pool-200 = [02 fa];
			sw-sync-token-pool-201 = [02 fb];
			sw-sync-token-pool-202 = [02 fc];
			sw-sync-token-pool-203 = [02 fd];
			sw-sync-token-pool-204 = [02 fe];
			sw-sync-token-pool-205 = [02 ff];
			sw-sync-token-pool-206 = [03 10];
			sw-sync-token-pool-207 = [03 11];
			sw-sync-token-pool-208 = [03 12];
			sw-sync-token-pool-209 = [03 13];
			sw-sync-token-pool-21 = [02 16];
			sw-sync-token-pool-210 = [03 14];
			sw-sync-token-pool-211 = [03 15];
			sw-sync-token-pool-212 = [03 16];
			sw-sync-token-pool-213 = [03 17];
			sw-sync-token-pool-214 = [03 18];
			sw-sync-token-pool-215 = [03 19];
			sw-sync-token-pool-216 = [03 1a];
			sw-sync-token-pool-217 = [03 1b];
			sw-sync-token-pool-218 = [03 1c];
			sw-sync-token-pool-219 = [03 1d];
			sw-sync-token-pool-22 = [02 17];
			sw-sync-token-pool-220 = [03 1e];
			sw-sync-token-pool-221 = [03 1f];
			sw-sync-token-pool-222 = [03 41];
			sw-sync-token-pool-223 = [03 42];
			sw-sync-token-pool-224 = [03 43];
			sw-sync-token-pool-225 = [03 44];
			sw-sync-token-pool-226 = [03 45];
			sw-sync-token-pool-227 = [03 46];
			sw-sync-token-pool-228 = [03 47];
			sw-sync-token-pool-229 = [03 48];
			sw-sync-token-pool-23 = [02 18];
			sw-sync-token-pool-230 = [03 49];
			sw-sync-token-pool-231 = [03 4a];
			sw-sync-token-pool-232 = [03 4b];
			sw-sync-token-pool-233 = [03 4c];
			sw-sync-token-pool-234 = [03 4d];
			sw-sync-token-pool-235 = [03 4e];
			sw-sync-token-pool-236 = [03 4f];
			sw-sync-token-pool-237 = [03 50];
			sw-sync-token-pool-238 = [03 51];
			sw-sync-token-pool-239 = [03 52];
			sw-sync-token-pool-24 = [02 19];
			sw-sync-token-pool-240 = [03 53];
			sw-sync-token-pool-241 = [03 54];
			sw-sync-token-pool-242 = [03 55];
			sw-sync-token-pool-243 = [03 56];
			sw-sync-token-pool-244 = [03 57];
			sw-sync-token-pool-245 = [03 58];
			sw-sync-token-pool-246 = [03 59];
			sw-sync-token-pool-247 = [03 5a];
			sw-sync-token-pool-248 = [03 5b];
			sw-sync-token-pool-249 = [03 5c];
			sw-sync-token-pool-25 = [02 1a];
			sw-sync-token-pool-250 = [03 5d];
			sw-sync-token-pool-251 = [03 85];
			sw-sync-token-pool-252 = [03 86];
			sw-sync-token-pool-253 = [03 87];
			sw-sync-token-pool-254 = [03 88];
			sw-sync-token-pool-255 = [03 89];
			sw-sync-token-pool-256 = [03 8a];
			sw-sync-token-pool-257 = [03 8b];
			sw-sync-token-pool-258 = [03 8c];
			sw-sync-token-pool-259 = [03 8d];
			sw-sync-token-pool-26 = [02 1b];
			sw-sync-token-pool-260 = [03 8e];
			sw-sync-token-pool-261 = [03 8f];
			sw-sync-token-pool-262 = [03 90];
			sw-sync-token-pool-263 = [03 91];
			sw-sync-token-pool-264 = [03 92];
			sw-sync-token-pool-265 = [03 93];
			sw-sync-token-pool-266 = [03 94];
			sw-sync-token-pool-267 = [03 95];
			sw-sync-token-pool-268 = [03 96];
			sw-sync-token-pool-269 = [03 97];
			sw-sync-token-pool-27 = [02 1c];
			sw-sync-token-pool-270 = [03 98];
			sw-sync-token-pool-271 = [03 99];
			sw-sync-token-pool-272 = [03 9a];
			sw-sync-token-pool-273 = [03 9b];
			sw-sync-token-pool-274 = [03 9c];
			sw-sync-token-pool-275 = [03 9d];
			sw-sync-token-pool-276 = [03 9e];
			sw-sync-token-pool-277 = [03 9f];
			sw-sync-token-pool-278 = [03 a0];
			sw-sync-token-pool-279 = [03 a1];
			sw-sync-token-pool-28 = [02 1d];
			sw-sync-token-pool-280 = [03 a2];
			sw-sync-token-pool-281 = [03 a3];
			sw-sync-token-pool-282 = [03 a4];
			sw-sync-token-pool-283 = [03 a5];
			sw-sync-token-pool-284 = [03 a6];
			sw-sync-token-pool-285 = [03 a7];
			sw-sync-token-pool-286 = [03 a8];
			sw-sync-token-pool-287 = [03 a9];
			sw-sync-token-pool-288 = [03 aa];
			sw-sync-token-pool-289 = [03 ab];
			sw-sync-token-pool-29 = [02 1e];
			sw-sync-token-pool-290 = [03 ac];
			sw-sync-token-pool-291 = [03 ad];
			sw-sync-token-pool-292 = [03 ae];
			sw-sync-token-pool-293 = [03 af];
			sw-sync-token-pool-294 = [03 b0];
			sw-sync-token-pool-295 = [03 b1];
			sw-sync-token-pool-296 = [03 b2];
			sw-sync-token-pool-297 = [03 b3];
			sw-sync-token-pool-298 = [03 b4];
			sw-sync-token-pool-299 = [03 b5];
			sw-sync-token-pool-3 = [02 04];
			sw-sync-token-pool-30 = [02 1f];
			sw-sync-token-pool-300 = [03 b6];
			sw-sync-token-pool-31 = [02 20];
			sw-sync-token-pool-32 = [02 21];
			sw-sync-token-pool-33 = [02 22];
			sw-sync-token-pool-34 = [02 23];
			sw-sync-token-pool-35 = [02 24];
			sw-sync-token-pool-36 = [02 25];
			sw-sync-token-pool-37 = [02 26];
			sw-sync-token-pool-38 = [02 27];
			sw-sync-token-pool-39 = [02 28];
			sw-sync-token-pool-4 = [02 05];
			sw-sync-token-pool-40 = [02 29];
			sw-sync-token-pool-41 = [02 2a];
			sw-sync-token-pool-42 = [02 2b];
			sw-sync-token-pool-43 = [02 2c];
			sw-sync-token-pool-44 = [02 2d];
			sw-sync-token-pool-45 = [02 2e];
			sw-sync-token-pool-46 = [02 2f];
			sw-sync-token-pool-47 = [02 30];
			sw-sync-token-pool-48 = [02 31];
			sw-sync-token-pool-49 = [02 32];
			sw-sync-token-pool-5 = [02 06];
			sw-sync-token-pool-50 = [02 33];
			sw-sync-token-pool-51 = [02 34];
			sw-sync-token-pool-52 = [02 35];
			sw-sync-token-pool-53 = [02 36];
			sw-sync-token-pool-54 = [02 37];
			sw-sync-token-pool-55 = [02 38];
			sw-sync-token-pool-56 = [02 39];
			sw-sync-token-pool-57 = [02 3a];
			sw-sync-token-pool-58 = [02 3b];
			sw-sync-token-pool-59 = [02 3c];
			sw-sync-token-pool-6 = [02 07];
			sw-sync-token-pool-60 = [02 3d];
			sw-sync-token-pool-61 = [02 3e];
			sw-sync-token-pool-62 = [02 3f];
			sw-sync-token-pool-63 = [02 40];
			sw-sync-token-pool-64 = [02 41];
			sw-sync-token-pool-65 = [02 42];
			sw-sync-token-pool-66 = [02 43];
			sw-sync-token-pool-67 = [02 44];
			sw-sync-token-pool-68 = [02 45];
			sw-sync-token-pool-69 = [02 46];
			sw-sync-token-pool-7 = [02 08];
			sw-sync-token-pool-70 = [02 47];
			sw-sync-token-pool-71 = [02 48];
			sw-sync-token-pool-72 = [02 49];
			sw-sync-token-pool-73 = [02 4a];
			sw-sync-token-pool-74 = [02 4b];
			sw-sync-token-pool-75 = [02 4c];
			sw-sync-token-pool-76 = [02 4d];
			sw-sync-token-pool-77 = [02 4e];
			sw-sync-token-pool-78 = [02 4f];
			sw-sync-token-pool-79 = [02 50];
			sw-sync-token-pool-8 = [02 09];
			sw-sync-token-pool-80 = [02 51];
			sw-sync-token-pool-81 = [02 52];
			sw-sync-token-pool-82 = [02 53];
			sw-sync-token-pool-83 = [02 54];
			sw-sync-token-pool-84 = [02 55];
			sw-sync-token-pool-85 = [02 56];
			sw-sync-token-pool-86 = [02 57];
			sw-sync-token-pool-87 = [02 58];
			sw-sync-token-pool-88 = [02 59];
			sw-sync-token-pool-89 = [02 5a];
			sw-sync-token-pool-9 = [02 0a];
			sw-sync-token-pool-90 = [02 5b];
			sw-sync-token-pool-91 = [02 5c];
			sw-sync-token-pool-92 = [02 5d];
			sw-sync-token-pool-93 = [02 5e];
			sw-sync-token-pool-94 = [02 5f];
			sw-sync-token-pool-95 = [02 60];
			sw-sync-token-pool-96 = [02 61];
			sw-sync-token-pool-97 = [02 62];
			sw-sync-token-pool-98 = [02 63];
			sw-sync-token-pool-99 = [02 64];
			sw-sync-token-tzmp-adl-set = [02 94];
			sw-sync-token-tzmp-adl-wait = [02 93];
			sw-sync-token-tzmp-isp-set = [02 90];
			sw-sync-token-tzmp-isp-wait = [02 8f];
			traw-cq-thread0-frame-done = [01 01];
			traw-cq-thread1-frame-done = [01 02];
			traw-cq-thread2-frame-done = [01 03];
			traw-cq-thread3-frame-done = [01 04];
			traw-cq-thread4-frame-done = [01 05];
			traw-cq-thread5-frame-done = [01 06];
			traw-cq-thread6-frame-done = [01 07];
			traw-cq-thread7-frame-done = [01 08];
			traw-cq-thread8-frame-done = [01 09];
			traw-cq-thread9-frame-done = [01 0a];
			traw-sync-token = [02 9c];
			vss-dip-sync-token = [02 a7];
			vss-ltraw-sync-token = [02 a5];
			vss-traw-sync-token = [02 a4];
			wpe-eis-cq-thread0-frame-done = [01 2b];
			wpe-eis-cq-thread1-frame-done = [01 2c];
			wpe-eis-cq-thread2-frame-done = [01 2d];
			wpe-eis-cq-thread3-frame-done = [01 2e];
			wpe-eis-cq-thread4-frame-done = [01 2f];
			wpe-eis-cq-thread5-frame-done = [01 30];
			wpe-eis-cq-thread6-frame-done = [01 31];
			wpe-eis-cq-thread7-frame-done = [01 32];
			wpe-eis-cq-thread8-frame-done = [01 33];
			wpe-eis-cq-thread9-frame-done = [01 34];
			wpe-eis-sync-token = [02 99];
			wpe-lite-cq-thread0-frame-done = [01 5f];
			wpe-lite-cq-thread1-frame-done = [01 60];
			wpe-lite-cq-thread2-frame-done = [01 61];
			wpe-lite-cq-thread3-frame-done = [01 62];
			wpe-lite-cq-thread4-frame-done = [01 63];
			wpe-lite-cq-thread5-frame-done = [01 64];
			wpe-lite-cq-thread6-frame-done = [01 65];
			wpe-lite-cq-thread7-frame-done = [01 66];
			wpe-lite-cq-thread8-frame-done = [01 67];
			wpe-lite-cq-thread9-frame-done = [01 68];
			wpe-lite-sync-token = [02 9b];
			wpe-tnr-cq-thread0-frame-done = [01 45];
			wpe-tnr-cq-thread1-frame-done = [01 46];
			wpe-tnr-cq-thread2-frame-done = [01 47];
			wpe-tnr-cq-thread3-frame-done = [01 48];
			wpe-tnr-cq-thread4-frame-done = [01 49];
			wpe-tnr-cq-thread5-frame-done = [01 4a];
			wpe-tnr-cq-thread6-frame-done = [01 4b];
			wpe-tnr-cq-thread7-frame-done = [01 4c];
			wpe-tnr-cq-thread8-frame-done = [01 4d];
			wpe-tnr-cq-thread9-frame-done = [01 4e];
			wpe-tnr-sync-token = [02 9a];
		};

		infra-bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0x0 0x10215000 0x0 0x1000>;
		};

		infra-bus-hre-apb@1032c000 {
			compatible = "mediatek,infra_bus_hre_apb";
			reg = <0x0 0x1032c000 0x0 0x1000>;
		};

		infra-device-mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021a000 0x0 0x1000>;
		};

		infra-device-mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021b000 0x0 0x1000>;
		};

		infra-device-mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021d000 0x0 0x1000>;
		};

		infra-device-mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021e000 0x0 0x1000>;
		};

		infra-device-mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x10225000 0x0 0x1000>;
		};

		infra-dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022c000 0x0 0x1000>;
		};

		infra-dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022d000 0x0 0x1000>;
		};

		infra-dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022e000 0x0 0x1000>;
		};

		infra-dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022f000 0x0 0x1000>;
		};

		infra-mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0x0 0x1020d000 0x0 0x1000>;
		};

		infracfg-ao-mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x0 0x10270000 0x0 0x1000>;
		};

		infracfg-ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0x0 0x10001000 0x0 0x1000>;
		};

		infracfg-mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0x0 0x1021c000 0x0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0x0 0x1020e000 0x0 0x1000>;
		};

		inlinerot@1440b000 {
			clocks = <0x42 0x17>;
			compatible = "mediatek,inlinerot", "mediatek,mt6989-disp-inlinerotate";
			phandle = <0x13e>;
			reg = <0x0 0x1440b000 0x0 0x1000>;
		};

		inlinerot@1460b000 {
			clocks = <0x41 0x17>;
			compatible = "mediatek,inlinerot", "mediatek,mt6989-disp-inlinerotate";
			phandle = <0x2fd>;
			reg = <0x0 0x1460b000 0x0 0x1000>;
		};

		iommu@10500000 {
			#iommu-cells = <0x1>;
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-soc-smmu";
			interrupt-names = "combined";
			interrupts = <0x0 0x3b6 0x1 0x0>;
			mediatek,axslc;
			phandle = <0x10e>;
			reg = <0x0 0x10500000 0x0 0x200000>;

			iommu-groups {

				soc-iommu-group-common {
					#address-cells = <0x2>;
					#size-cells = <0x2>;
					label = "soc_common";
					mtk,iommu-dma-range = <0x0 0x0 0x4 0x0>;
					mtk,smmu-mode = "dma";
					phandle = <0x18f>;
				};
			};
		};

		iommu@13a00000 {
			#iommu-cells = <0x1>;
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-gpu-smmu";
			dma-coherent;
			interrupt-names = "combined";
			interrupts = <0x0 0x2a5 0x4 0x0>;
			phandle = <0x110>;
			reg = <0x0 0x13a00000 0x0 0x200000>;
		};

		iommu@19c00000 {
			#iommu-cells = <0x1>;
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-apu-smmu";
			interrupt-names = "combined";
			interrupts = <0x0 0x2d2 0x1 0x0>;
			mediatek,axslc;
			phandle = <0xf8>;
			reg = <0x0 0x19c00000 0x0 0x200000>;
			tcu-prefetch = <0x2>;

			iommu-groups {

				apu-iommu-group-code {
					label = "apu_code";
					mtk,iommu-dma-range = <0x0 0x40000000 0x0 0xc0000000>;
					mtk,smmu-mode = "dma";
					phandle = <0xf7>;
				};

				apu-iommu-group-data {
					label = "apu_data";
					mtk,iommu-dma-range = <0x1 0x0 0x3 0x0>;
					mtk,smmu-mode = "dma";
					phandle = <0xf9>;
				};
			};
		};

		iommu@1ee00000 {
			#iommu-cells = <0x1>;
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6989-mm-smmu";
			interrupt-names = "combined";
			interrupts = <0x0 0x218 0x1 0x0>;
			mediatek,axslc;
			mtk,gmpam-cfg = <0x1 0x0>;
			mtk,mpam-cfg = <0x1e 0x1 0x0 0x1f 0x1 0x0 0x20 0x1 0x0 0x21 0x1 0x0 0x22 0x1 0x0 0x23 0x1 0x0 0x28 0x1 0x0 0x29 0x1 0x0 0x2a 0x1 0x0 0x2b 0x1 0x0 0x2c 0x1 0x0>;
			phandle = <0x10f>;
			reg = <0x0 0x1ee00000 0x0 0x200000>;
			smi-common-base = <0x1e801000 0x1e804000 0x1e805000 0x1e809000 0x1e80c000 0x1e80d000>;
			tcu-prefetch = <0x2>;

			iommu-groups {

				mm-iommu-group-common {
					#address-cells = <0x2>;
					#size-cells = <0x2>;
					label = "mm_common";
					mtk,iommu-dma-range = <0x0 0x0 0x0 0xfe000000 0x0 0xfffff000 0x3 0x1000>;
					mtk,smmu-mode = "dma";
					phandle = <0x12f>;
				};
			};
		};

		ipi-apb@1024e000 {
			compatible = "mediatek,ipi_apb";
			reg = <0x0 0x1024e000 0x0 0x2000>;
		};

		ips@11db0000 {
			clock-names = "clk_src_0", "clk_src_1", "clk_src_2", "clk_src_3", "ips-clk";
			clocks = <0x1a 0x89 0x1a 0x85 0x1a 0x81 0x1a 0x80 0x1a 0x39>;
			compatible = "mediatek,mt6989-soc-ips-east";
			phandle = <0x317>;
			reg = <0x0 0x11db0000 0x0 0x100 0x0 0x1c00f000 0x0 0x1000>;
			reg-names = "ips", "dvfsrc";
		};

		ips@11fb0000 {
			clock-names = "clk_src_0", "clk_src_1", "clk_src_2", "clk_src_3", "ips-clk";
			clocks = <0x1a 0x89 0x1a 0x85 0x1a 0x81 0x1a 0x80 0x1a 0x3a>;
			compatible = "mediatek,mt6989-soc-ips-west";
			phandle = <0x318>;
			reg = <0x0 0x11fb0000 0x0 0x100>;
			reg-names = "ips";
		};

		irtx-pwm {
			compatible = "mediatek,irtx-pwm";
			phandle = <0x32e>;
			pwm-ch = <0x0>;
			pwm-data-invert = <0x0>;
			pwm-supply = "mt6373_vio28";
		};

		ise-mbox@10711000 {
			compatible = "mediatek,ise-mbox";
			phandle = <0x295>;
			reg = <0x0 0x10711000 0x0 0x1000>;
		};

		jpgdec0@17040000 {
			clock-names = "MT_CG_VENC_JPGDEC", "MT_CG_VENC_JPGDEC_C1", "mmdvfs_clk";
			clocks = <0x34 0x3 0x34 0x4 0x11f 0x4>;
			compatible = "mediatek,jpgdec";
			interrupts = <0x0 0x224 0x4 0x0 0x0 0x225 0x4 0x0>;
			mediatek,larbs = <0xd2>;
			mtk,smmu-shared = <0x135>;
			operating-points-v2 = <0x11b>;
			power-domains = <0x1d 0x13>;
			reg = <0x0 0x17040000 0x0 0x10000 0x0 0x17050000 0x0 0x10000>;
		};

		jpgdec1@17840000 {
			clock-names = "MT_CG_VENC_JPGDEC_C2", "mmdvfs_clk";
			clocks = <0x33 0x3 0x11f 0x4>;
			compatible = "mediatek,jpgdec_c1";
			interrupts = <0x0 0x229 0x4 0x0>;
			mediatek,larbs = <0xd3>;
			mtk,smmu-shared = <0x135>;
			operating-points-v2 = <0x11b>;
			power-domains = <0x1d 0x13>;
			reg = <0x0 0x17840000 0x0 0x10000>;
		};

		jpgenc@17030000 {
			clock-names = "jpgenc", "mmdvfs_clk";
			clocks = <0x34 0x2 0x11f 0x5>;
			compatible = "mediatek,mtk-jpgenc";
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnects = <0xff 0x400e7 0xff 0x10000 0xff 0x400e8 0xff 0x10000 0xff 0x400e9 0xff 0x10000 0xff 0x400f0 0xff 0x10000>;
			interrupts = <0x0 0x223 0x4 0x0>;
			mediatek,larb = <0xd2>;
			mediatek,platform = "platform:mt6989";
			mtk,smmu-shared = <0x135>;
			operating-points-v2 = <0x11b>;
			power-domains = <0x1d 0x13>;
			reg = <0x0 0x17030000 0x0 0x10000>;
		};

		jpgenc@17830000 {
			clock-names = "jpgenc", "jpgenc_c1", "mmdvfs_clk";
			clocks = <0x34 0x2 0x33 0x2 0x11f 0x5>;
			compatible = "mediatek,mtk-jpgenc_c0_c1";
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnects = <0xff 0x40107 0xff 0x10001 0xff 0x40108 0xff 0x10001 0xff 0x40109 0xff 0x10001 0xff 0x40110 0xff 0x10001>;
			interrupts = <0x0 0x228 0x4 0x0>;
			mediatek,larb = <0xd2 0xd3>;
			mediatek,platform = "platform:mt6989";
			mtk,smmu-shared = <0x135>;
			operating-points-v2 = <0x11b>;
			power-domains = <0x1d 0x14>;
			reg = <0x0 0x17830000 0x0 0x10000>;
		};

		ktf-emislc-test {
			compatible = "mediatek,ktf-emislc-test";
		};

		ktf-mmdvfs-test {
			clock-names = "clk_name";
			clocks = <0x11f 0x15>;
			compatible = "mediatek,ktf-mmdvfs-test";
		};

		lastbus@10023000 {
			compatible = "mediatek,lastbus";
			enabled = <0x1>;
			phandle = <0x292>;
			reg = <0x0 0x10023000 0x0 0x1000>;
			sw-version = <0x1>;
			timeout-ms = <0xc8>;
			timeout-type = <0x0>;
			timeout-warning = <0x0>;

			monitors {

				monitor1 {
					base = <0x10023000>;
					bus-freq-mhz = <0x4e>;
					bus-status-num = <0x4>;
					bus-status-offset = <0x10>;
					monitor-name = "debug_ctrl_ao_INFRA_AO";
					num-ports = <0x2a>;
				};

				monitor2 {
					base = <0x1002b000>;
					bus-freq-mhz = <0x4e>;
					bus-status-num = <0x9>;
					bus-status-offset = <0x24>;
					idle-masks = <0x4 0x800 0x18 0x80000 0x20 0x80000>;
					monitor-name = "debug_ctrl_ao_INFRA_AO1";
					num-ports = <0x40>;
				};

				monitor3 {
					base = <0x10042000>;
					bus-freq-mhz = <0x348>;
					bus-status-num = <0x5>;
					bus-status-offset = <0x14>;
					monitor-name = "debug_ctrl_ao_NEMI_AO";
					num-ports = <0x1c>;
				};

				monitor4 {
					base = <0x10028000>;
					bus-freq-mhz = <0x348>;
					bus-status-num = <0x5>;
					bus-status-offset = <0x14>;
					monitor-name = "debug_ctrl_ao_SEMI_AO";
					num-ports = <0x1c>;
				};

				monitor5 {
					base = <0x11037000>;
					bus-freq-mhz = <0x4e>;
					bus-status-num = <0x3>;
					bus-status-offset = <0x10>;
					monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
					num-ports = <0x1a>;
				};

				monitor6 {
					base = <0x1c01d000>;
					bus-freq-mhz = <0x9c>;
					bus-status-num = <0x3>;
					bus-status-offset = <0xc>;
					monitor-name = "debug_ctrl_ao_VLP_AO";
					num-ports = <0xc>;
				};

				monitor7 {
					base = <0x1e825000>;
					bus-freq-mhz = <0x2b0>;
					bus-status-num = <0x3>;
					bus-status-offset = <0x10>;
					isr-dump = <0x0>;
					monitor-name = "debug_ctrl_ao_MM_AO";
					num-ports = <0x1d>;
				};

				monitor8 {
					base = <0x1ec51000>;
					bus-freq-mhz = <0x2d8>;
					isr-dump = <0x0>;
					monitor-name = "debug_ctrl_ao_MMUP_AO";
					num-ports = <0x12>;
				};
			};
		};

		lkg@c0de750 {
			compatible = "mediatek,mtk-lkg";
			phandle = <0x286>;
			reg = <0x0 0xc0de750 0x0 0xc00>;
		};

		lvts@10315000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "mediatek,mt6989-lvts";
			interrupts = <0x0 0x167 0x4 0x0 0x0 0x168 0x4 0x0 0x0 0x2c5 0x4 0x0 0x0 0x2a3 0x4 0x0>;
			nvmem-cell-names = "e_data1", "e_data2", "e_data3", "e_data4", "e_data5";
			nvmem-cells = <0x101 0x102 0x103 0x104 0x105>;
			phandle = <0x1ab>;
			reg = <0x0 0x10315000 0x0 0x1000 0x0 0x10316000 0x0 0x1000 0x0 0x19004000 0x0 0x1000 0x0 0x13ff0000 0x0 0x1000>;
		};

		m4u@10221000 {
			compatible = "mediatek,m4u";
			reg = <0x0 0x10221000 0x0 0x1000>;
		};

		m4u@10222000 {
			compatible = "mediatek,m4u";
			reg = <0x0 0x10222000 0x0 0x1000>;
		};

		m4u@10223000 {
			compatible = "mediatek,m4u";
			reg = <0x0 0x10223000 0x0 0x1000>;
		};

		m4u@10224000 {
			compatible = "mediatek,m4u";
			reg = <0x0 0x10224000 0x0 0x1000>;
		};

		mali@13000000 {
			#cooling-cells = <0x2>;
			adaptive-power-policy = <0x1>;
			autosuspend-delay-ms = <0x19>;
			compatible = "mediatek,mali", "arm,mali-valhall";
			default-glb-pwroff-timeout-us = <0x50>;
			firmware-idle-hysteresis-time-us = <0x0>;
			ged-supply = <0x114>;
			gpu-frame-base-optimize = <0x1>;
			interrupt-names = "JOB", "MMU", "GPU", "EVENT", "PWR", "GPUEB_MBOX1";
			interrupts = <0x0 0x29b 0x4 0x0 0x0 0x29a 0x4 0x0 0x0 0x299 0x4 0x0 0x0 0x29c 0x4 0x0 0x0 0x29d 0x4 0x0 0x0 0x2a1 0x4 0x0>;
			l2-hash-values = <0xb 0xe 0x0>;
			operating-points-v2 = <0x113>;
			phandle = <0x2c3>;
			physical-memory-group-manager = <0x111>;
			protected-memory-allocator = <0x112>;
			reg = <0x0 0x13000000 0x0 0x480000>;
			sleep-mode-enable = <0x1>;
			system-coherency = <0x0>;
		};

		mbist-ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0x0 0x10013000 0x0 0x1000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17060000 0x0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17860000 0x0 0x10000>;
		};

		mbist@17870000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17870000 0x0 0x10000>;
		};

		mbist@17880000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17880000 0x0 0x10000>;
		};

		mbist@17c60000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17c60000 0x0 0x10000>;
		};

		mbraink-pmu-info {
			cdfv-tcm-base = <0xc0dd350>;
			cdfv-tcm-base-len = <0x1400>;
			compatible = "mediatek,mbraink-pmu-info";
			cpu-inst-spec-offset = <0x20>;
			phandle = <0x289>;
			pmu-tcm-base = <0xc0dbf50>;
			pmu-tcm-base-len = <0x64>;
			u-tcm-base = <0xc0dc350>;
			u-tcm-base-len = <0xa4>;
		};

		mcusys-ao-cfg@c530000 {
			phandle = <0x55>;
			reg = <0x0 0xc000000 0x0 0x10000>;
		};

		mcusys-pll1u-top@1000c000 {
			phandle = <0x54>;
			reg = <0x0 0xc030000 0x0 0x1000>;
		};

		md-ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0x0 0x1020c000 0x0 0x1000>;
		};

		md-ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0x0 0x1023f000 0x0 0x1000>;
		};

		md-ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0x0 0x1024d000 0x0 0x1000>;
		};

		md-ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0x0 0x1025d000 0x0 0x1000>;
		};

		md2md-md1-ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0x0 0x10211000 0x0 0x1000>;
		};

		md2md-md2-ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0x0 0x10213000 0x0 0x1000>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0x0 0x1021c800 0x0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0x0 0x1021cc00 0x0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0x0 0x1021c400 0x0 0x400>;
		};

		mddriver {
			ccci-infracfg = <0x1b>;
			ccci-topckgen = <0x1a>;
			compatible = "mediatek,mddriver";
			interrupts = <0x0 0x184 0x4 0x0 0x0 0x101 0x4 0x0 0x0 0x102 0x4 0x0>;
			md-vdigrf = <0xb1008 0xb1008>;
			md-vdigrf-supply = <0x156>;
			md-vmodem = <0xc96a8 0xc96a8>;
			md-vmodem-supply = <0x154>;
			md-vsram = <0xc96a8 0xc96a8>;
			md-vsram-supply = <0x155>;
			mediatek,ap-plat-info = <0x1b4d>;
			mediatek,cldma-capability = <0xa>;
			mediatek,md-generation = <0x189a>;
			mediatek,md-sub-version = <0x1>;
			mediatek,mdhif-type = <0x6>;
			mediatek,offset-epon-md1 = <0x44 0x6>;
			mediatek,power-flow-config = <0x4>;
			mediatek,srclken-o1 = <0x0>;
			phandle = <0x33a>;
			power-domains = <0x1d 0x0>;
			reg = <0x0 0xd124000 0x0 0x2000 0x0 0x1cc03000 0x0 0x1000>;
		};

		mdp-aal0@1f007000 {
			clock-names = "MDP_AAL0";
			clocks = <0x1e 0x6>;
			compatible = "mediatek,mdp_aal0", "mediatek,mdp-tuning-mdp_aal0";
			phandle = <0x165>;
			reg = <0x0 0x1f007000 0x0 0x1000>;
		};

		mdp-birsz0@1f018000 {
			clock-names = "MDP_BIRSZ0";
			clocks = <0x1e 0x21>;
			compatible = "mediatek,mdp_birsz0";
			phandle = <0x162>;
			reg = <0x0 0x1f018000 0x0 0x1000>;
		};

		mdp-color0@1f00d000 {
			clock-names = "MDP_COLOR0";
			clocks = <0x1e 0x9>;
			compatible = "mediatek,mdp_color0", "mediatek,mdp-tuning-mdp_color0";
			phandle = <0x166>;
			reg = <0x0 0x1f00d000 0x0 0x1000>;
		};

		mdp-hdr0@1f005000 {
			clock-names = "MDP_HDR0";
			clocks = <0x1e 0x5>;
			compatible = "mediatek,mdp_hdr0", "mediatek,mdp-tuning-mdp_hdr0";
			phandle = <0x167>;
			reg = <0x0 0x1f005000 0x0 0x1000>;
		};

		mdp-mutex0@1f001000 {
			clock-names = "MDP_MUTEX0";
			clocks = <0x1e 0x0>;
			compatible = "mediatek,mdp_mutex0";
			phandle = <0x15e>;
			reg = <0x0 0x1f001000 0x0 0x1000>;
		};

		mdp-rdma0@1f003000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x1e 0x3>;
			compatible = "mediatek,mdp_rdma0";
			phandle = <0x15f>;
			reg = <0x0 0x1f003000 0x0 0x1000>;
		};

		mdp-rdma2@1f011000 {
			clock-names = "MDP_RDMA2";
			clocks = <0x1e 0x4>;
			compatible = "mediatek,mdp_rdma2";
			phandle = <0x160>;
			reg = <0x0 0x1f011000 0x0 0x1000>;
		};

		mdp-rsz0@1f009000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x1e 0x7>;
			compatible = "mediatek,mdp_rsz0";
			phandle = <0x161>;
			reg = <0x0 0x1f009000 0x0 0x1000>;
		};

		mdp-tdshp0@1f00b000 {
			clock-names = "MDP_TDSHP0";
			clocks = <0x1e 0x8>;
			compatible = "mediatek,mdp_tdshp0", "mediatek,mdp-tuning-mdp_tdshp0";
			phandle = <0x164>;
			reg = <0x0 0x1f00b000 0x0 0x1000>;
		};

		mdp-wrot0@1f00f000 {
			clock-names = "MDP_WROT0";
			clocks = <0x1e 0xa>;
			compatible = "mediatek,mdp_wrot0";
			phandle = <0x163>;
			reg = <0x0 0x1f00f000 0x0 0x1000>;
		};

		mdpsys-config@1f000000 {
			#clock-cells = <0x1>;
			clock-names = "MDP_APB_BUS";
			clocks = <0x1e 0x1>;
			compatible = "mediatek,mdpsys_config";
			dma-mask-bit = <0x22>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x15d>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
		};

		mipi-tx-config0@11e90000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx0_pll";
			clocks = <0x10b>;
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6989-mipi-tx";
			dispsys-sel-offset = <0x170 0x174>;
			phandle = <0x92>;
			reg = <0x0 0x11e90000 0x0 0x1000>;
		};

		mipi-tx-config1@11ea0000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx1_pll";
			clocks = <0x10b>;
			compatible = "mediatek,mipi_tx_config1", "mediatek,mt6989-mipi-tx";
			dispsys-sel-offset = <0x178 0x17c>;
			phandle = <0x12e>;
			reg = <0x0 0x11ea0000 0x0 0x1000>;
			status = "disabled";
		};

		mm-vpu-m0-sub-common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0x0 0x1025e000 0x0 0x1000>;
		};

		mm-vpu-m1-sub-common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x0 0x1025f000 0x0 0x1000>;
		};

		mmc@11240000 {
			bus-width = <0x4>;
			cap-sd-highspeed;
			cd-debounce-delay-ms = <0x0>;
			cd-gpios = <0x73 0xb 0x1>;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			clocks = <0x1a 0x21 0x4b 0x18 0x4b 0x19 0x4b 0x17>;
			compatible = "mediatek,mt6989-mmc";
			host-index = <0x1>;
			interrupts = <0x0 0x117 0x4 0x0>;
			max-frequency = <0xbebc200>;
			no-mmc;
			no-sdio;
			ocr-voltage = <0x70000>;
			phandle = <0x331>;
			pinctrl-0 = <0x148>;
			pinctrl-1 = <0x149>;
			pinctrl-names = "default", "state_uhs";
			reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11f80000 0x0 0x1000>;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			status = "disabled";
			vmmc-supply = <0x14a>;
			vqmmc-supply = <0x14b>;
		};

		mmc@11242000 {
			bus-width = <0x4>;
			cap-sd-highspeed;
			cap-sdio-irq;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			clocks = <0x1a 0x22 0x4b 0x1b 0x4b 0x1c 0x4b 0x1a>;
			compatible = "mediatek,mt6989-mmc";
			eint-gpios = <0x73 0x9c 0x1>;
			host-index = <0x2>;
			interrupts = <0x0 0x118 0x4 0x0>;
			max-frequency = <0xbebc200>;
			no-mmc;
			no-sd;
			non-removable;
			phandle = <0x332>;
			pinctrl-0 = <0x14c>;
			pinctrl-1 = <0x14d>;
			pinctrl-names = "default", "state_uhs";
			reg = <0x0 0x11242000 0x0 0x1000 0x0 0x11b80000 0x0 0x1000>;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			status = "disabled";
			vmmc-supply = <0x14a>;
			vqmmc-supply = <0x14e>;
		};

		mmdebug-vcp {
			compatible = "mediatek,mmdebug-vcp";
		};

		mmdvfs-debug {
			clk-base = <0x10000000>;
			clk-offsets = <0x840 0x850 0x860 0x870>;
			compatible = "mediatek,mmdvfs-debug";
			debug-version = <0x2>;
			fmeter-id = [0f 10 11 13 14 17 1a 1b 1c 02];
			fmeter-type = [05 05 05 05 05 05 05 05 05 04];
			phandle = <0x2ca>;
			vcore-supply = <0x120>;
			vdisp-pmic-supply = <0x122>;
			vmm-pmic-supply = <0x121>;
		};

		mmdvfs-mux {
			#clock-cells = <0x1>;
			clock-names = "mux-dis", "mux-mdp", "mux-mml", "mux-smi", "mux-ven", "mux-vde", "mux-img", "mux-cam";
			clocks = <0x1a 0x6d 0x1a 0x6e 0x1a 0x6e 0x1a 0x6f 0x1a 0x6a 0x1a 0x67 0x1a 0x62 0x1a 0x64>;
			compatible = "mediatek,mtk-mmdvfs-mux";
			mediatek,dpsw-thres = <0x1>;
			mediatek,free-run;
			mediatek,mmdvfs-opp-table = <0x11a 0x11a 0x11a 0xab 0x11b 0x11c 0x11d 0x11e>;
			mediatek,mmdvfs-user-names = "user-disp", "user-mdp", "user-mml", "user-smi", "user-jpegdec", "user-jpegenc", "user-venc", "user-vfmt", "user-img", "user-cam", "user-vcore", "user-vmm", "user-vdisp", "user-vdec", "dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi", "dummy-ven", "dummy-vde", "dummy-img", "dummy-cam", "user-img-smi";
			mediatek,mmdvfs-user-target = <0x0 0x1 0x2 0x3 0x4 0x4 0x4 0x5 0x6 0x7 0x4 0x7 0x1 0x5 0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x3>;
			mediatek,mmdvfs-vcp-mux-id = <0x7 0x8 0x8 0x0 0x1 0x6 0x3 0x2>;
			mediatek,restore-step;
			mediatek,vdec-larb = <0xd1>;
			phandle = <0x11f>;
		};

		mmdvfs-user {
			clock-names = "user-vcore", "user-vmm", "user-vdisp", "user-vdec", "dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi", "dummy-ven", "dummy-vde", "dummy-img", "dummy-cam";
			clocks = <0x11f 0xa 0x11f 0xb 0x11f 0xc 0x11f 0xd 0x11f 0xe 0x11f 0xf 0x11f 0x10 0x11f 0x11 0x11f 0x12 0x11f 0x13 0x11f 0x14 0x11f 0x15>;
			compatible = "mediatek,mtk-mmdvfs-user";
		};

		mmdvfs-v3-start {
			compatible = "mediatek,mmdvfs-v3-start";
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			disp-larb0-fake-port = <0x4>;
			disp-larb1-fake-port = <0x3>;
			disp-larb2-fake-port = <0x4>;
			disp-larb3-fake-port = <0x3>;
			mdp-larb0-fake-port = <0x7>;
			mdp-larb1-fake-port = <0x7>;
			mm-sram-base = <0xf000000>;
			mtk,smmu-shared = <0x124>;
			reg = <0x0 0x14400000 0x0 0x1000 0x0 0x14600000 0x0 0x1000 0x0 0x1f000000 0x0 0x1000 0x0 0x1f800000 0x0 0x1000 0x0 0x1440c000 0x0 0x1000 0x0 0x1440d000 0x0 0x1000 0x0 0x1460c000 0x0 0x1000 0x0 0x1460d000 0x0 0x1000 0x0 0x1f002000 0x0 0x1000 0x0 0x1f802000 0x0 0x1000>;
			reg-names = "dispsys", "dispsys1", "mdpsys", "mdpsys1", "disp_larb_0", "disp_larb_1", "disp_larb_2", "disp_larb_3", "mdp_larb_0", "mdp_larb_1";
		};

		mml-aal0@1f807000 {
			clock-names = "aal0";
			clocks = <0x1c 0x6>;
			comp-ids = <0xd>;
			comp-names = "aal0";
			compatible = "mediatek,mt6989-mml_aal", "mediatek,mml-tuning-mml_aal0";
			event-frame-done = [00 14];
			interrupts = <0x0 0x364 0x4 0x0>;
			phandle = <0x31d>;
			reg = <0x0 0x1f807000 0x0 0x1000>;
			sram-curve-base = <0x1200>;
			sram-his-base = <0x600>;
		};

		mml-birsz0@1f818000 {
			clock-names = "birsz0";
			clocks = <0x1c 0x21>;
			comp-ids = <0x11>;
			comp-names = "birsz0";
			compatible = "mediatek,mt6989-mml_birsz";
			phandle = <0x325>;
			reg = <0x0 0x1f818000 0x0 0x1000>;
		};

		mml-c3d0@1f81d000 {
			clock-names = "c3d0";
			clocks = <0x1c 0x29>;
			comp-ids = <0xf>;
			comp-names = "c3d0";
			compatible = "mediatek,mt6989-mml_c3d";
			phandle = <0x329>;
			reg = <0x0 0x1f81d000 0x0 0x1000>;
		};

		mml-color0@1f80d000 {
			clock-names = "color0";
			clocks = <0x1c 0x9>;
			comp-ids = <0x13>;
			comp-names = "color0";
			compatible = "mediatek,mt6989-mml_color", "mediatek,mml-tuning-mml_color0";
			phandle = <0x320>;
			reg = <0x0 0x1f80d000 0x0 0x1000>;
		};

		mml-fg0@1f81e000 {
			clock-names = "fg0";
			clocks = <0x1c 0x2a>;
			comp-ids = <0xb>;
			comp-names = "fg0";
			compatible = "mediatek,mt6989-mml_fg";
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x32a>;
			reg = <0x0 0x1f81e000 0x0 0x1000>;
		};

		mml-hdr0@1f805000 {
			clock-names = "hdr0";
			clocks = <0x1c 0x5>;
			comp-ids = <0xc>;
			comp-names = "hdr0";
			compatible = "mediatek,mt6989-mml_hdr", "mediatek,mml-tuning-mml_hdr0";
			event-frame-done = [00 19];
			phandle = <0x31c>;
			reg = <0x0 0x1f805000 0x0 0x1000>;
		};

		mml-merge0-bcse@1f81c000 {
			clock-names = "merge0";
			clocks = <0x1c 0x28>;
			comp-ids = <0x6>;
			comp-names = "merge0";
			compatible = "mediatek,mt6989-mml_merge";
			phandle = <0x328>;
			reg = <0x0 0x1f81c000 0x0 0x1000>;
		};

		mml-mutex0@1f801000 {
			aal0 = <0xd 0x0 0x4>;
			birsz0 = <0x11 0x0 0x1c>;
			c3d0 = <0xf 0x1 0x3>;
			clock-names = "mutex0";
			clocks = <0x1c 0x0>;
			color0 = <0x13 0x0 0xa>;
			comp-ids = <0x2>;
			comp-names = "mutex0";
			compatible = "mediatek,mt6989-mml_mutex";
			dli0 = <0x7 0x0 0x10>;
			dlo0 = <0x17 0x0 0x12>;
			dlo2 = <0x18 0x0 0x1a>;
			dpc-base = <0x1c000000>;
			fg0 = <0xb 0x1 0x4>;
			hdr0 = <0xc 0x0 0x2>;
			merge0 = <0x6 0x1 0x2>;
			mutex-comps = "rdma0", "hdr0", "aal0", "rsz0", "tdshp0", "color0", "wrot0", "rdma2", "dli0", "dlo0", "rsz2", "wrot2", "dlo2", "birsz0", "rrot0", "rrot0-2nd", "merge0", "c3d0", "fg0";
			mutex-ids = <0x3 0x0 0x4 0x1>;
			phandle = <0x31a>;
			rdma0 = <0x3 0x0 0x0>;
			rdma2 = <0x8 0x0 0xe>;
			reg = <0x0 0x1f801000 0x0 0x1000>;
			rrot0 = <0x4 0x1 0x0>;
			rrot0-2nd = <0x5 0x1 0x1>;
			rsz0 = <0x10 0x0 0x6>;
			rsz2 = <0x15 0x0 0x14>;
			tdshp0 = <0x12 0x0 0x8>;
			wrot0 = <0x16 0x0 0xc>;
			wrot2 = <0x19 0x0 0x16>;
		};

		mml-rdma0@1f803000 {
			clock-names = "rdma0";
			clocks = <0x1c 0x3>;
			comp-ids = <0x3>;
			comp-names = "rdma0";
			compatible = "mediatek,mt6989-mml_rdma";
			event-frame-done = [00 1b];
			interconnect-names = "mml_dma", "mml_dma_dpc";
			interconnects = <0xff 0x40060 0xff 0x10001 0xff 0x40600 0xff 0x10001>;
			mediatek,larb = <0xcf 0x0>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x31b>;
			reg = <0x0 0x1f803000 0x0 0x1000>;
		};

		mml-rdma2@1f811000 {
			clock-names = "rdma2";
			clocks = <0x1c 0x4>;
			comp-ids = <0x8>;
			comp-names = "rdma2";
			compatible = "mediatek,mt6989-mml_pq_rdma";
			event-frame-done = [00 1c];
			interconnect-names = "mml_dma", "mml_dma_dpc";
			interconnects = <0xff 0x40064 0xff 0x10001 0xff 0x40604 0xff 0x10001>;
			mediatek,larb = <0xcf 0x4>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x322>;
			reg = <0x0 0x1f811000 0x0 0x1000>;
		};

		mml-rrot0-2nd-bbse@1f81b000 {
			clock-names = "rrot0_2nd";
			clocks = <0x1c 0x27>;
			comp-ids = <0x5>;
			comp-names = "rrot0_2nd";
			compatible = "mediatek,mt6989-mml_rrot";
			event-frame-done = [00 1d];
			interconnect-names = "mml_dma", "mml_dma_dpc";
			interconnects = <0xff 0x40063 0xff 0x10001 0xff 0x40603 0xff 0x10001>;
			mediatek,larb = <0xcf 0x3>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x327>;
			pipe = [01];
			reg = <0x0 0x1f81b000 0x0 0x1000>;
		};

		mml-rrot0@1f81a000 {
			clock-names = "rrot0";
			clocks = <0x1c 0x26>;
			comp-ids = <0x4>;
			comp-names = "rrot0";
			compatible = "mediatek,mt6989-mml_rrot";
			event-frame-done = [00 1e];
			interconnect-names = "mml_dma", "mml_dma_dpc";
			interconnects = <0xff 0x40062 0xff 0x10001 0xff 0x40602 0xff 0x10001>;
			mediatek,larb = <0xcf 0x2>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x326>;
			pipe = [00];
			reg = <0x0 0x1f81a000 0x0 0x1000>;
		};

		mml-rsz0@1f809000 {
			clock-names = "rsz0";
			clocks = <0x1c 0x7>;
			comp-ids = <0x10>;
			comp-names = "rsz0";
			compatible = "mediatek,mt6989-mml_rsz";
			phandle = <0x31e>;
			reg = <0x0 0x1f809000 0x0 0x1000>;
		};

		mml-rsz2@1f813000 {
			clock-names = "rsz2";
			clocks = <0x1c 0x17>;
			comp-ids = <0x15>;
			comp-names = "rsz2";
			compatible = "mediatek,mt6989-mml_rsz2";
			phandle = <0x323>;
			reg = <0x0 0x1f813000 0x0 0x1000>;
		};

		mml-tdshp0@1f80b000 {
			clock-names = "tdshp0";
			clocks = <0x1c 0x8>;
			comp-ids = <0x12>;
			comp-names = "tdshp0";
			compatible = "mediatek,mt6989-mml_tdshp", "mediatek,mml-tuning-mml_tdshp0";
			event-frame-done = [00 21];
			phandle = <0x31f>;
			reg = <0x0 0x1f80b000 0x0 0x1000>;
		};

		mml-wrot0@1f80f000 {
			clock-names = "wrot0";
			clocks = <0x1c 0xa>;
			comp-ids = <0x16>;
			comp-names = "wrot0";
			compatible = "mediatek,mt6989-mml_wrot";
			event-buf-next = [02 78];
			event-bufa = [02 76];
			event-bufb = [02 77];
			event-frame-done = [00 22];
			inlinerot = <0x13e>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			interconnects = <0xff 0x40061 0xff 0x10001 0xff 0x40601 0xff 0x10001>;
			mediatek,larb = <0xcf 0x1>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x321>;
			reg = <0x0 0x1f80f000 0x0 0x1000>;
		};

		mml-wrot2@1f815000 {
			clock-names = "wrot2";
			clocks = <0x1c 0x18>;
			comp-ids = <0x19>;
			comp-names = "wrot2";
			compatible = "mediatek,mt6989-mml_wrot";
			event-frame-done = [00 23];
			interconnect-names = "mml_dma", "mml_dma_dpc";
			interconnects = <0xff 0x40065 0xff 0x10001 0xff 0x40605 0xff 0x10001>;
			mediatek,larb = <0xcf 0x5>;
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			phandle = <0x324>;
			reg = <0x0 0x1f815000 0x0 0x1000>;
		};

		mmlsys-config@1f800000 {
			aid-sel-engine = <0x3 0x500 0x1 0x3 0x4 0x500 0x4 0xc 0x5 0x500 0x10 0x30 0xb 0x500 0x100 0x1c0 0x8 0x51c 0x1 0x3 0x16 0x508 0x1 0x3 0x19 0x510 0x1 0x3>;
			clock-names = "apb_bus", "dli0", "dli2", "dlo0", "dlo2", "mmdvfs_clk", "mmlsys_26m_clk";
			clocks = <0x1c 0x1 0x1c 0xc 0x1c 0x1d 0x1c 0x19 0x1c 0x1f 0x11f 0x2 0x1c 0x2c>;
			comp-count = <0x1a>;
			comp-ids = <0x1 0x7 0x9 0xa 0xe 0x14 0x17 0x18>;
			comp-names = "mmlsys", "dli0", "dma0_sel", "dli0_sel", "pq_aal0_sel", "wrot0_sel", "dlo0", "dlo2";
			comp-types = <0x1 0x3 0x2 0x2 0x2 0x2 0x4 0x4>;
			compatible = "mediatek,mt6989-mml";
			dbg-reg-names = "MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0", "CG_CON1", "CG_SET1", "CG_CLR1", "SW0_RST_B", "SW1_RST_B", "MOUT_RST", "APU_DP_SEL", "EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ", "BYPASS_MUX_SHADOW", "DLI0_SEL_IN", "RDMA0_MOUT_EN", "PQ0_SEL_IN", "WROT0_SEL_IN", "PQ0_SOUT_SEL", "DLO0_SOUT_SEL", "BYP0_MOUT_EN", "BYP0_SEL_IN", "RSZ2_SEL_IN", "HDR0_SOUT_SEL", "AAL0_SEL_IN", "C3D0_SEL_IN", "PQ_AAL0_SEL_IN", "C3D0_SOUT_SEL", "AAL0_SOUT_SEL", "TDSHP0_SOUT_SEL", "COLOR0_SEL_IN", "COLOR0_SOUT_SEL", "TDSHP0_SEL_IN", "AAL0_MOUT_EN", "DMA0_SEL_IN", "RDMA0_SOUT_SEL", "DLOUT0_SEL_IN", "MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2", "DDREN_DEBUG", "DL_OUT_RELAY0_SIZE", "DL_OUT_RELAY2_SIZE", "DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1", "DLO_ASYNC2_STATUS0", "DLO_ASYNC2_STATUS1", "DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3", "DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3", "RDMA0_AIDSEL", "WROT0_AIDSEL";
			dbg-reg-offsets = <0xf0 0x100 0x104 0x108 0x110 0x114 0x118 0x700 0x704 0xf04 0xf08 0x7f8 0x7fc 0x8dc 0xf00 0xf14 0xf20 0xf30 0xf70 0xf80 0xf88 0xf90 0xf98 0xfa0 0xfa8 0xf40 0xe10 0xe14 0xe18 0xe1c 0xf48 0xf50 0xf58 0xf60 0xf68 0xfc8 0xfb0 0xfb4 0xfd0 0xfd4 0xfd8 0xe20 0x228 0x258 0x230 0x234 0x260 0x264 0xfe0 0xfe4 0xfe8 0xfec 0xff0 0xff4 0xff8 0xfdc 0x500 0x508>;
			dli0-clock-names = "dli0";
			dli0-dl-relay = [02 20];
			dli2-clock-names = "dli2";
			dli2-dl-relay = [02 50];
			dlo0-clock-names = "dlo0";
			dlo0-dl-relay = [02 28];
			dlo2-clock-names = "dlo2";
			dlo2-dl-relay = [02 58];
			dpc-base = <0x1c000000>;
			event-apu-start = [02 7f];
			event-dpc-prete = [01 2a];
			event-ir-disp-ready = [02 7a];
			event-ir-eof = [01 e0];
			event-ir-mml-ready = [02 79];
			event-ir-mml-stop = [02 7b];
			event-racing-pipe0 = [02 7c];
			event-racing-pipe1 = [02 7d];
			event-racing-pipe1-next = [02 7e];
			mboxes = <0x12a 0x10 0x190 0x1 0x12a 0x11 0x1f4 0x1 0x12a 0x12 0x190 0x1 0x12a 0x13 0x1f4 0x1>;
			mediatek,larb = <0xcf 0x7>;
			mmlsys-clock-names = "apb_bus";
			mmqos-supply = <0xff>;
			mtk,smmu-shared = <0x124>;
			mtk,smmu-shared-sec = <0x13d>;
			mux-pins = [00 01 00 0d 00 0f 00 03 0e 10 00 00 00 0f 00 0e 00 03 0e 14 00 01 00 0d 00 0e 00 03 0e 14 00 01 00 0f 00 0e 00 02 0e 18 00 00 00 0d 00 0f 00 02 0e 1c 00 01 00 0d 00 0e 00 02 0e 1c 00 00 00 09 00 0a 00 03 0f 14 00 01 00 07 00 0a 00 03 0f 14 00 00 00 0a 00 0b 00 01 0f 20 00 00 00 0c 00 0d 00 03 0f 40 00 00 00 13 00 14 00 02 0f 58 00 00 00 0e 00 10 00 01 0f 68 00 01 00 13 00 14 00 03 0f 70 00 00 00 14 00 16 00 02 0f 88 00 01 00 14 00 17 00 02 0f 88 00 02 00 14 00 18 00 02 0f 88 00 00 00 09 00 16 00 01 0f 90 00 01 00 09 00 15 00 01 0f 90 00 02 00 09 00 0a 00 01 0f 90 00 00 00 09 00 16 00 03 0f 98 00 01 00 14 00 16 00 03 0f 98 00 01 00 09 00 15 00 03 0f a0 00 00 00 0c 00 0d 00 02 0f a8 00 00 00 03 00 09 00 02 0f b0 00 00 00 14 00 17 00 03 0f b4 00 00 00 03 00 09 00 03 0f c8 00 01 00 06 00 09 00 03 0f c8];
			operating-points-v2 = <0x11a>;
			phandle = <0x123>;
			power-domains = <0x1d 0xa>;
			ready-sel = [07 fc];
			reg = <0x0 0x1f800000 0x0 0x1000>;
			topology = "mt6989";
		};

		mraw1@1a130000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw0", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x8 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x3 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,mraw";
			interconnect-names = "l25_cqi_m1_0", "l25_imgbo_m1_0", "l25_imgo_m1_0";
			interconnects = <0xff 0x40320 0xff 0x10000 0xff 0x40321 0xff 0x10000 0xff 0x4032d 0xff 0x10000>;
			interrupts = <0x0 0x241 0x4 0x0>;
			mediatek,cammux-id = <0x28>;
			mediatek,larbs = <0xea>;
			mediatek,mraw-id = <0x0>;
			mediatek,smmu-dma-axid = <0x320 0x321 0x32d>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a130000 0x0 0x8000 0x0 0x1a138000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mraw2@1a140000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw1", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x8 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x4 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,mraw";
			interconnect-names = "l26_cqi_m1_1", "l26_imgbo_m1_1", "l26_imgo_m1_1";
			interconnects = <0xff 0x40340 0xff 0x10001 0xff 0x40341 0xff 0x10001 0xff 0x4034d 0xff 0x10001>;
			interrupts = <0x0 0x242 0x4 0x0>;
			mediatek,cammux-id = <0x29>;
			mediatek,larbs = <0xeb>;
			mediatek,mraw-id = <0x1>;
			mediatek,smmu-dma-axid = <0x340 0x341 0x34d>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a140000 0x0 0x8000 0x0 0x1a148000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mraw3@1a150000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw2", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x8 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x5 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,mraw";
			interconnect-names = "l25_cqi_m1_2", "l25_imgbo_m1_2", "l25_imgo_m1_2";
			interconnects = <0xff 0x40322 0xff 0x10000 0xff 0x40323 0xff 0x10000 0xff 0x4032e 0xff 0x10000>;
			interrupts = <0x0 0x243 0x4 0x0>;
			mediatek,cammux-id = <0x2a>;
			mediatek,larbs = <0xea>;
			mediatek,mraw-id = <0x2>;
			mediatek,smmu-dma-axid = <0x322 0x323 0x32e>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a150000 0x0 0x8000 0x0 0x1a158000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mraw4@1a160000 {
			clock-names = "cam_main_cam_cgpdn", "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw3", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x2e 0x4 0x2e 0x8 0x2e 0xf 0x2e 0x10 0x2e 0x11 0x2e 0x12 0x24 0x0 0x24 0x1 0x24 0x2 0x24 0x6 0x1a 0x64 0x4c 0x10 0x1a 0x65>;
			compatible = "mediatek,mraw";
			interconnect-names = "l26_cqi_m1_3", "l26_imgbo_m1_3", "l26_imgo_m1_3";
			interconnects = <0xff 0x40342 0xff 0x10001 0xff 0x40343 0xff 0x10001 0xff 0x4034e 0xff 0x10001>;
			interrupts = <0x0 0x244 0x4 0x0>;
			mediatek,cammux-id = <0x2b>;
			mediatek,larbs = <0xeb>;
			mediatek,mraw-id = <0x3>;
			mediatek,smmu-dma-axid = <0x342 0x343 0x34e>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a160000 0x0 0x8000 0x0 0x1a168000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			phandle = <0x33c>;
			status = "okay";
		};

		mtk-aie-debug-7sp-1 {
			compatible = "mediatek,mtk-aie-debug-7sp-1";
		};

		mtk-leds {
			compatible = "mediatek,i2c-leds";
			phandle = <0x29e>;

			backlight {
				gate-enable = <0x1>;
				label = "lcd-backlight";
				led-mode = <0x6>;
				max-brightness = <0xfff>;
				max-hw-brightness = <0xfff>;
				min-brightness = <0x4>;
				pwm-config = <0x0 0x1 0x0 0x0 0x0>;
			};
		};

		mtkfb@0 {
			compatible = "mediatek,mtkfb";
			phandle = <0x28c>;
		};

		nemi-hre-emi-apb@10344000 {
			compatible = "mediatek,nemi_hre_emi_apb";
			reg = <0x0 0x10344000 0x0 0x1000>;
		};

		nemi-hre-emi-mpu-apb@10346000 {
			compatible = "mediatek,nemi_hre_emi_mpu_apb";
			reg = <0x0 0x10346000 0x0 0x1000>;
		};

		nemi-hre-emi-slb-apb@10348000 {
			compatible = "mediatek,nemi_hre_emi_slb_apb";
			reg = <0x0 0x10348000 0x0 0x1000>;
		};

		nemi-hre-smpu-apb@1034a000 {
			compatible = "mediatek,nemi_hre_smpu_apb";
			reg = <0x0 0x1034a000 0x0 0x1000>;
		};

		nemi-rsi-apb@10340000 {
			compatible = "mediatek,nemi_rsi_apb";
			reg = <0x0 0x10340000 0x0 0x1000>;
		};

		nemi-smpu0@10350000 {
			compatible = "mediatek,nemi_smpu0";
			reg = <0x0 0x10350000 0x0 0x1000>;
		};

		nemi-smpu1@10351000 {
			compatible = "mediatek,nemi_smpu1";
			reg = <0x0 0x10351000 0x0 0x1000>;
		};

		nemi-smpu2@10352000 {
			compatible = "mediatek,nemi_smpu2";
			reg = <0x0 0x10352000 0x0 0x1000>;
		};

		nkp@10351000 {
			clear = <0x410 0x1 0x1 0x410 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xc00 0xc04 0xc10 0xc14>;
			interrupts = <0x0 0x172 0x4 0x0>;
			mask = <0x410 0x2 0x1>;
			mediatek,slc-b-mode;
			phandle = <0x29c>;
			reg = <0x0 0x10351000 0x0 0x1000>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};

		nsmpu@10351000 {
			aid-cnt = <0x100>;
			aid-num-per-set = <0x20>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
			bypass-wce = <0x5 0xf3 0x7 0x16>;
			clear = <0xe00 0x1 0x1 0xe00 0x0 0x1 0xe80 0x1 0x1 0xe80 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28 0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			interrupts = <0x0 0x171 0x4 0x0>;
			mask = <0xe00 0x2 0x1 0xe80 0x2 0x1>;
			mediatek,slc-b-mode;
			phandle = <0x29a>;
			reg = <0x0 0x10351000 0x0 0x1000>;
			sr-cnt = <0x3f>;
			vio-info = <0x0 0x2 0x9 0x2>;
		};

		nth-emi-mbist-pdn-apb@10205000 {
			compatible = "mediatek,nth_emi_mbist_pdn_apb";
			reg = <0x0 0x10205000 0x0 0x1000>;
		};

		oplus-omrg {
			compatible = "oplus,oplus-omrg";

			oplus-omrg0 {
				oplus,divider-cells = <0x2>;
				oplus,omrg-master = <0x16 0x16e360 0x1e8480>;
				oplus,omrg-slave = <0x12 0x10c8e0 0x16e360>;
				up_limit_enable;
			};
		};

		oplus_secure_common {
			phandle = <0x2ac>;
		};

		opp-table-cam {
			compatible = "operating-points-v2";
			phandle = <0x11e>;

			opp-0 {
				opp-hz = <0x0 0xa4fc540>;
				opp-microvolt = <0x0>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x8c618>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x927c0>;
			};

			opp-3 {
				opp-hz = <0x0 0x219df500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-4 {
				opp-hz = <0x0 0x29020c00>;
				opp-microvolt = <0xaae60>;
			};

			opp-5 {
				opp-hz = <0x0 0x29020c01>;
				opp-microvolt = <0xdbba0>;
			};
		};

		opp-table-disp {
			compatible = "operating-points-v2";
			phandle = <0x11a>;

			opp-0 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xaae60>;
			};

			opp-4 {
				opp-hz = <0x0 0x2b646600>;
				opp-microvolt = <0xb71b0>;
			};
		};

		opp-table-img {
			compatible = "operating-points-v2";
			phandle = <0x11d>;

			opp-0 {
				opp-hz = <0x0 0xa4fc540>;
				opp-microvolt = <0x0>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x8c618>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x927c0>;
			};

			opp-3 {
				opp-hz = <0x0 0x20c85580>;
				opp-microvolt = <0x9eb10>;
			};

			opp-4 {
				opp-hz = <0x0 0x2756cd00>;
				opp-microvolt = <0xaae60>;
			};

			opp-5 {
				opp-hz = <0x0 0x2756cd01>;
				opp-microvolt = <0xdbba0>;
			};
		};

		opp-table-mminfra {
			compatible = "operating-points-v2";
			phandle = <0xab>;

			opp-0 {
				opp-hz = <0x0 0x7bfa480>;
				opp-microvolt = <0x0>;
			};

			opp-1 {
				opp-hz = <0x0 0xcfe6a80>;
				opp-microvolt = <0x8c618>;
			};

			opp-2 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x927c0>;
			};

			opp-3 {
				opp-hz = <0x0 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-4 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};

			opp-5 {
				opp-hz = <0x0 0x2b646600>;
				opp-microvolt = <0xc96a8>;
			};
		};

		opp-table-vdec {
			compatible = "operating-points-v2";
			phandle = <0x11c>;

			opp-0 {
				opp-hz = <0x0 0xcfe6a80>;
				opp-microvolt = <0x0>;
			};

			opp-1 {
				opp-hz = <0x0 0xcfe6a81>;
				opp-microvolt = <0x8c618>;
			};

			opp-2 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x927c0>;
			};

			opp-3 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-4 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xaae60>;
			};

			opp-5 {
				opp-hz = <0x0 0x389fd980>;
				opp-microvolt = <0xdbba0>;
			};
		};

		opp-table-venc {
			compatible = "operating-points-v2";
			phandle = <0x11b>;

			opp-0 {
				opp-hz = <0x0 0xee6b280>;
				opp-microvolt = <0x0>;
			};

			opp-1 {
				opp-hz = <0x0 0xee6b281>;
				opp-microvolt = <0x8c618>;
			};

			opp-2 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-3 {
				opp-hz = <0x0 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-4 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};

			opp-5 {
				opp-hz = <0x0 0x29020c00>;
				opp-microvolt = <0xc96a8>;
			};
		};

		opp-table-vote {
			compatible = "operating-points-v2";
			phandle = <0x2c9>;

			opp-0 {
				opp-hz = <0x0 0x1>;
				opp-microvolt = <0x1>;
			};

			opp-1 {
				opp-hz = <0x0 0x2>;
				opp-microvolt = <0x2>;
			};

			opp-2 {
				opp-hz = <0x0 0x3>;
				opp-microvolt = <0x3>;
			};

			opp-3 {
				opp-hz = <0x0 0x4>;
				opp-microvolt = <0x4>;
			};

			opp-4 {
				opp-hz = <0x0 0x5>;
				opp-microvolt = <0x5>;
			};

			opp-5 {
				opp-hz = <0x0 0x6>;
				opp-microvolt = <0x6>;
			};
		};

		opp-table0 {
			compatible = "operating-points-v2";
			phandle = <0x113>;

			opp00 {
				opp-hz = <0x0 0x4d7c6d00>;
				opp-microvolt = <0xcf850>;
			};

			opp01 {
				opp-hz = <0x0 0x4befb280>;
				opp-microvolt = <0xce4c8>;
			};

			opp02 {
				opp-hz = <0x0 0x4a62f800>;
				opp-microvolt = <0xcbdb8>;
			};

			opp03 {
				opp-hz = <0x0 0x48d63d80>;
				opp-microvolt = <0xc96a8>;
			};

			opp04 {
				opp-hz = <0x0 0x47498300>;
				opp-microvolt = <0xc8320>;
			};

			opp05 {
				opp-hz = <0x0 0x45bcc880>;
				opp-microvolt = <0xc5c10>;
			};

			opp06 {
				opp-hz = <0x0 0x44300e00>;
				opp-microvolt = <0xc3500>;
			};

			opp07 {
				opp-hz = <0x0 0x42a35380>;
				opp-microvolt = <0xc2178>;
			};

			opp08 {
				opp-hz = <0x0 0x41169900>;
				opp-microvolt = <0xbfa68>;
			};

			opp09 {
				opp-hz = <0x0 0x3f89de80>;
				opp-microvolt = <0xbd358>;
			};

			opp10 {
				opp-hz = <0x0 0x3dfd2400>;
				opp-microvolt = <0xbbfd0>;
			};

			opp11 {
				opp-hz = <0x0 0x3c706980>;
				opp-microvolt = <0xb98c0>;
			};

			opp12 {
				opp-hz = <0x0 0x3ae3af00>;
				opp-microvolt = <0xb71b0>;
			};

			opp13 {
				opp-hz = <0x0 0x3956f480>;
				opp-microvolt = <0xb5e28>;
			};

			opp14 {
				opp-hz = <0x0 0x37ca3a00>;
				opp-microvolt = <0xb3718>;
			};

			opp15 {
				opp-hz = <0x0 0x363d7f80>;
				opp-microvolt = <0xb1008>;
			};

			opp16 {
				opp-hz = <0x0 0x34b0c500>;
				opp-microvolt = <0xafc80>;
			};

			opp17 {
				opp-hz = <0x0 0x33240a80>;
				opp-microvolt = <0xad570>;
			};

			opp18 {
				opp-hz = <0x0 0x31975000>;
				opp-microvolt = <0xaae60>;
			};

			opp19 {
				opp-hz = <0x0 0x300a9580>;
				opp-microvolt = <0xa9ad8>;
			};

			opp20 {
				opp-hz = <0x0 0x2e7ddb00>;
				opp-microvolt = <0xa73c8>;
			};

			opp21 {
				opp-hz = <0x0 0x2cf12080>;
				opp-microvolt = <0xa4cb8>;
			};

			opp22 {
				opp-hz = <0x0 0x2b646600>;
				opp-microvolt = <0xa3930>;
			};

			opp23 {
				opp-hz = <0x0 0x29d7ab80>;
				opp-microvolt = <0xa1220>;
			};

			opp24 {
				opp-hz = <0x0 0x284af100>;
				opp-microvolt = <0x9eb10>;
			};

			opp25 {
				opp-hz = <0x0 0x26be3680>;
				opp-microvolt = <0x9d788>;
			};

			opp26 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0x9b078>;
			};

			opp27 {
				opp-hz = <0x0 0x23a4c180>;
				opp-microvolt = <0x98968>;
			};

			opp28 {
				opp-hz = <0x0 0x22180700>;
				opp-microvolt = <0x96258>;
			};

			opp29 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0x93b48>;
			};

			opp30 {
				opp-hz = <0x0 0x1efe9200>;
				opp-microvolt = <0x91438>;
			};

			opp31 {
				opp-hz = <0x0 0x1d71d780>;
				opp-microvolt = <0x8ed28>;
			};

			opp32 {
				opp-hz = <0x0 0x1be51d00>;
				opp-microvolt = <0x8c618>;
			};

			opp33 {
				opp-hz = <0x0 0x1a586280>;
				opp-microvolt = <0x8b290>;
			};

			opp34 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x88b80>;
			};

			opp35 {
				opp-hz = <0x0 0x173eed80>;
				opp-microvolt = <0x86470>;
			};

			opp36 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x83d60>;
			};

			opp37 {
				opp-hz = <0x0 0x14257880>;
				opp-microvolt = <0x81650>;
			};

			opp38 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x7ef40>;
			};

			opp39 {
				opp-hz = <0x0 0x110c0380>;
				opp-microvolt = <0x7c830>;
			};

			opp40 {
				opp-hz = <0x0 0xf7f4900>;
				opp-microvolt = <0x7a120>;
			};

			opp41 {
				opp-hz = <0x0 0xf7f4900>;
				opp-microvolt = <0x7a120>;
			};

			opp42 {
				opp-hz = <0x0 0xf7f4900>;
				opp-microvolt = <0x7a120>;
			};
		};

		ovl-disp-y2r0@14412000 {
			clocks = <0x42 0x19>;
			compatible = "mediatek,ovl_y2r0", "mediatek,mt6989-disp-y2r";
			phandle = <0x302>;
			reg = <0x0 0x14412000 0x0 0x1000>;
		};

		ovl-dli-async0@14400000 {
			clocks = <0x42 0xd>;
			compatible = "mediatek,ovl_dli_async0", "mediatek,mt6989-disp-dli-async";
			phandle = <0x2fe>;
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovl-dlo-async0@14400000 {
			clocks = <0x42 0x10>;
			compatible = "mediatek,ovl_dlo_async0", "mediatek,mt6989-disp-dlo-async";
			phandle = <0x300>;
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovl-mmsram-sub-comm0@1440e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0x0 0x1440e000 0x0 0x1000>;
		};

		ovl-mmsram-sub-comm0@1460e000 {
			compatible = "mediatek,ovl_mmsram_sub_comm0";
			reg = <0x0 0x1460e000 0x0 0x1000>;
		};

		ovl-rsz0@14406000 {
			clocks = <0x42 0x8>;
			compatible = "mediatek,ovl0_rsz0", "mediatek,mt6989-disp-rsz";
			interrupts = <0x0 0x1d9 0x4 0x0>;
			phandle = <0x2f4>;
			reg = <0x0 0x14406000 0x0 0x1000>;
		};

		ovl-smi-larb0@1440c000 {
			compatible = "mediatek,ovl_smi_larb0";
			interrupts = <0x0 0x1e3 0x0 0x0>;
			reg = <0x0 0x1440c000 0x0 0x1000>;
		};

		ovl-smi-larb0@1460c000 {
			compatible = "mediatek,ovl_smi_larb0";
			reg = <0x0 0x1460c000 0x0 0x1000>;
		};

		ovl-smi-larb1@1440d000 {
			compatible = "mediatek,ovl_smi_larb1";
			interrupts = <0x0 0x1e4 0x0 0x0>;
			reg = <0x0 0x1440d000 0x0 0x1000>;
		};

		ovl-smi-larb1@1460d000 {
			compatible = "mediatek,ovl_smi_larb1";
			reg = <0x0 0x1460d000 0x0 0x1000>;
		};

		ovl-smi-larb20@14410000 {
			compatible = "mediatek,ovl_smi_larb20";
			interrupts = <0x0 0x1e5 0x0 0x0>;
			reg = <0x0 0x14410000 0x0 0x1000>;
		};

		ovl-smi-larb20@14610000 {
			compatible = "mediatek,ovl_smi_larb20";
			reg = <0x0 0x14610000 0x0 0x1000>;
		};

		ovl-smi-larb21@14411000 {
			compatible = "mediatek,ovl_smi_larb21";
			interrupts = <0x0 0x1e6 0x0 0x0>;
			reg = <0x0 0x14411000 0x0 0x1000>;
		};

		ovl-smi-larb21@14611000 {
			compatible = "mediatek,ovl_smi_larb21";
			reg = <0x0 0x14611000 0x0 0x1000>;
		};

		ovl1-disp-y2r0@14612000 {
			clocks = <0x41 0x19>;
			compatible = "mediatek,ovl1_y2r0", "mediatek,mt6989-disp-y2r";
			phandle = <0x30b>;
			reg = <0x0 0x14612000 0x0 0x1000>;
		};

		ovl1-dli-async0@14600000 {
			clocks = <0x41 0xd>;
			compatible = "mediatek,ovl1_dli_async0", "mediatek,mt6989-disp-dli-async";
			phandle = <0x2ff>;
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		ovl1-dlo-async0@14600000 {
			clocks = <0x41 0x10>;
			compatible = "mediatek,ovl1_dlo_async0", "mediatek,mt6989-disp-dlo-async";
			phandle = <0x301>;
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		ovl1-rsz1@14606000 {
			clocks = <0x41 0x8>;
			compatible = "mediatek,ovl1_rsz0", "mediatek,mt6989-disp-rsz";
			phandle = <0x305>;
			reg = <0x0 0x14606000 0x0 0x1000>;
		};

		ovlsys-config@14400000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovlsys-config@14600000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		pcie@112f0000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			bus-range = <0x0 0xff>;
			clocks = <0x48 0x0 0x48 0x1 0x48 0x2 0x48 0x3 0x48 0x4 0x1a 0x3b>;
			compatible = "mediatek,mt6989-pcie";
			device_type = "pci";
			interrupt-map = <0x0 0x0 0x0 0x1 0x151 0x0 0x0 0x0 0x0 0x2 0x151 0x1 0x0 0x0 0x0 0x3 0x151 0x2 0x0 0x0 0x0 0x4 0x151 0x3>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupts = <0x0 0x157 0x4 0x0>;
			linux,pci-domain = <0x0>;
			mediatek,dvfs-req-dis;
			mediatek,peri-reset-dis;
			mediatek,suspend-mode-l12;
			pextpcfg = <0x48>;
			phandle = <0x336>;
			phy-names = "pcie-phy";
			phys = <0x150>;
			power-domains = <0x1d 0x3>;
			ranges = <0x82000000 0x0 0x30000000 0x0 0x30000000 0x0 0x4000000>;
			reg = <0x0 0x112f0000 0x0 0x4000>;
			reg-names = "pcie-mac";
			status = "disabled";

			interrupt-controller {
				#address-cells = <0x0>;
				#interrupt-cells = <0x1>;
				interrupt-controller;
				phandle = <0x151>;
			};
		};

		pcie@112f8000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			bus-range = <0x0 0xff>;
			clocks = <0x48 0x7 0x48 0x8 0x48 0x9 0x48 0xa 0x48 0xb 0x1a 0x3b>;
			compatible = "mediatek,mt6989-pcie";
			device_type = "pci";
			interrupt-map = <0x0 0x0 0x0 0x1 0x153 0x0 0x0 0x0 0x0 0x2 0x153 0x1 0x0 0x0 0x0 0x3 0x153 0x2 0x0 0x0 0x0 0x4 0x153 0x3>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupts = <0x0 0x158 0x4 0x0>;
			linux,pci-domain = <0x1>;
			mediatek,dvfs-req-dis;
			mediatek,peri-reset-dis;
			pextpcfg = <0x48>;
			phandle = <0x337>;
			phy-names = "pcie-phy";
			phys = <0x152>;
			power-domains = <0x1d 0x4>;
			ranges = <0x82000000 0x0 0x34000000 0x0 0x34000000 0x0 0x4000000>;
			reg = <0x0 0x112f8000 0x0 0x4000>;
			reg-names = "pcie-mac";
			status = "disabled";

			interrupt-controller {
				#address-cells = <0x0>;
				#interrupt-cells = <0x1>;
				interrupt-controller;
				phandle = <0x153>;
			};
		};

		pda2@1a181000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "camsys_mraw_pda0", "camsys_mraw_pda1", "mraw_larbx", "cam_main_cam2mm0_gals_cg_con", "cam_main_cam2mm1_gals_cg_con", "cam_main_cam_cg_con";
			clocks = <0x24 0x7 0x24 0x8 0x24 0x0 0x2e 0xf 0x2e 0x10 0x2e 0x4>;
			compatible = "mediatek,camera-pda2";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x23f 0x4 0x0>;
			mediatek,larbs = <0xeb>;
			mediatek,smmu-dma-axid = <0x344 0x345 0x346 0x347 0x348 0x349>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x13c>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a181000 0x0 0x1000>;
		};

		pda@1a180000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "camsys_mraw_pda0", "camsys_mraw_pda1", "mraw_larbx", "cam_main_cam2mm0_gals_cg_con", "cam_main_cam2mm1_gals_cg_con", "cam_main_cam_cg_con";
			clocks = <0x24 0x7 0x24 0x8 0x24 0x0 0x2e 0xf 0x2e 0x10 0x2e 0x4>;
			compatible = "mediatek,camera-pda";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l25_pdai_a0", "l25_pdai_a1", "l25_pdai_a2", "l25_pdai_a3", "l25_pdai_a4", "l25_pdao_a", "l26_pdai_b0", "l26_pdai_b1", "l26_pdai_b2", "l26_pdai_b3", "l26_pdai_b4", "l26_pdao_b";
			interconnects = <0xff 0x40324 0xff 0x10000 0xff 0x40325 0xff 0x10000 0xff 0x40326 0xff 0x10000 0xff 0x40327 0xff 0x10000 0xff 0x40328 0xff 0x10000 0xff 0x40329 0xff 0x10000 0xff 0x40344 0xff 0x10001 0xff 0x40345 0xff 0x10001 0xff 0x40346 0xff 0x10001 0xff 0x40347 0xff 0x10001 0xff 0x40348 0xff 0x10001 0xff 0x40349 0xff 0x10001>;
			interrupts = <0x0 0x23e 0x4 0x0>;
			mediatek,larbs = <0xea>;
			mediatek,pda2 = <0x13c>;
			mediatek,smmu-dma-axid = <0x324 0x325 0x326 0x327 0x328 0x329>;
			mtk,smmu-shared = <0x124>;
			phandle = <0x316>;
			power-domains = <0x1d 0x18>;
			reg = <0x0 0x1a180000 0x0 0x1000>;
		};

		perf-tracker-info {
			cdfv-tcm-base = <0xc0dd350>;
			cdfv-tcm-base-len = <0x1400>;
			compatible = "mediatek,perf-tracker-info";
			cpu-idx-cycles-offset = <0x40>;
			cpu-inst-spec-offset = <0x20>;
			cpu-l3dc-offset = <0x0>;
			perf-tracker-status-offset = <0x12e0>;
			phandle = <0x288>;
			pmu-tcm-base = <0xc0dbf50>;
			pmu-tcm-base-len = <0x64>;
			u-affo = <0x94>;
			u-bmonio = <0x30>;
			u-tcm-base = <0xc0dc350>;
			u-tcm-base-len = <0xa4>;
			u-ucfo = <0x480>;
			u-uffo = <0x484>;
			u-volt-3-cluster = <0x514>;
		};

		performance-controller@c0dd350 {
			#performance-domain-cells = <0x1>;
			compatible = "mediatek,cpufreq-hw";
			phandle = <0x6>;
			reg = <0x0 0xc0dd360 0x0 0x120 0x0 0xc0dd480 0x0 0x120 0x0 0xc0dd5a0 0x0 0x120>;
			reg-names = "performance-domain0", "performance-domain1", "performance-domain2";
		};

		phy@11100000 {
			#phy-cells = <0x0>;
			clocks = <0x48 0x5 0x48 0x6>;
			compatible = "mediatek,mt6989-pcie-phy";
			phandle = <0x150>;
			port-number = <0x0>;
			power-domains = <0x1d 0x5>;
			reg = <0x0 0x11100000 0x0 0x10000>;
			reg-names = "sif";
			status = "disabled";
		};

		phy@11120000 {
			#phy-cells = <0x0>;
			clocks = <0x48 0xc 0x48 0xd>;
			compatible = "mediatek,mt6989-pcie-phy";
			phandle = <0x152>;
			port-number = <0x1>;
			power-domains = <0x1d 0x6>;
			reg = <0x0 0x11120000 0x0 0x10000>;
			reg-names = "sif";
			status = "disabled";
		};

		pinctrl {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6989-pinctrl";
			gpio-controller;
			gpio-ranges = <0x73 0x0 0x0 0xfb>;
			interrupt-controller;
			mediatek,eint = <0x106>;
			phandle = <0x73>;
			reg = <0x0 0x10005000 0x0 0x1000 0x0 0x11b30000 0x0 0x1000 0x0 0x11c30000 0x0 0x1000 0x0 0x11d40000 0x0 0x1000 0x0 0x11d50000 0x0 0x1000 0x0 0x11d60000 0x0 0x1000 0x0 0x11d70000 0x0 0x1000 0x0 0x11d80000 0x0 0x1000 0x0 0x11d90000 0x0 0x1000 0x0 0x11f20000 0x0 0x1000 0x0 0x11f50000 0x0 0x1000 0x0 0x11f60000 0x0 0x1000 0x0 0x11f70000 0x0 0x1000 0x0 0x11f90000 0x0 0x1000>;
			reg-names = "gpio", "iocfg_tr", "iocfg_rm", "iocfg_lb", "iocfg_bm1", "iocfg_bm2", "iocfg_bm3", "iocfg_br", "iocfg_bm4", "iocfg_tl", "iocfg_tm1", "iocfg_tm2", "iocfg_tm3", "iocfg_tm4";

			accdet-eint {
				phandle = <0x8d>;

				pins-cmd-dat {
					bias-pull-up;
					input-enable;
					pinmux = <0x1400>;
				};
			};

			aud-clk-mosi-off {
				phandle = <0x16d>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb200>;
				};
			};

			aud-clk-mosi-on {
				phandle = <0x16e>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb201>;
				};
			};

			aud-dat-miso-only-off {
				phandle = <0x183>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb300>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb400>;
				};
			};

			aud-dat-miso-only-on {
				phandle = <0x184>;

				pins-cmd1-dat {
					output-low;
					pinmux = <0xb300>;
				};

				pins-cmd2-dat {
					output-low;
					pinmux = <0xb400>;
				};
			};

			aud-dat-miso0-off {
				phandle = <0x173>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb500>;
				};
			};

			aud-dat-miso0-on {
				phandle = <0x174>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb501>;
				};
			};

			aud-dat-miso1-off {
				phandle = <0x175>;

				pins-cmd1-dat {
					bias-disable;
					input-enable;
					pinmux = <0xb600>;
				};
			};

			aud-dat-miso1-on {
				phandle = <0x176>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb601>;
				};
			};

			aud-dat-mosi-ch34-off {
				phandle = <0x171>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb400>;
				};
			};

			aud-dat-mosi-ch34-on {
				phandle = <0x172>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb401>;
				};
			};

			aud-dat-mosi-off {
				phandle = <0x16f>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb300>;
				};
			};

			aud-dat-mosi-on {
				phandle = <0x170>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb301>;
				};
			};

			aud-gpio-i2sin4-off {
				phandle = <0x177>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xda00>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xdb00>;
				};

				pins-cmd3-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xdc00>;
				};
			};

			aud-gpio-i2sin4-on {
				phandle = <0x178>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xda05>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xdb05>;
				};

				pins-cmd3-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xdc05>;
				};
			};

			aud-gpio-i2sin6-off {
				phandle = <0x17b>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8700>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8800>;
				};

				pins-cmd3-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8900>;
				};
			};

			aud-gpio-i2sin6-on {
				phandle = <0x17c>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x8701>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x8801>;
				};

				pins-cmd3-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x8901>;
				};
			};

			aud-gpio-i2sout4-off {
				phandle = <0x179>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xdd00>;
				};
			};

			aud-gpio-i2sout4-on {
				phandle = <0x17a>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xdd05>;
				};
			};

			aud-gpio-i2sout6-off {
				phandle = <0x17d>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8a00>;
				};
			};

			aud-gpio-i2sout6-on {
				phandle = <0x17e>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x8a01>;
				};
			};

			bt-combo-gpio-init {
				phandle = <0x9e>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8b00>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8c00>;
				};
			};

			bt-combo-gpio-pre-on {
				phandle = <0x9f>;

				pins-cmd1-dat {
					bias-pull-up;
					input-enable;
					pinmux = <0x8b00>;
				};

				pins-cmd2-dat {
					bias-pull-up;
					input-enable;
					pinmux = <0x8c00>;
				};
			};

			bt-combo-uart-rx-aux {
				phandle = <0xa1>;

				pins-cmd1-dat {
					pinmux = <0x8c01>;
				};
			};

			bt-combo-uart-tx-aux {
				phandle = <0xa0>;

				pins-cmd1-dat {
					pinmux = <0x8b01>;
				};
			};

			bt-find-my-phone-high {
				phandle = <0xa4>;

				pins-cmd1-dat {
					output-high;
					pinmux = <0x3a00>;
				};
			};

			bt-find-my-phone-low {
				phandle = <0xa5>;

				pins-cmd1-dat {
					output-low;
					pinmux = <0x3a00>;
				};
			};

			bt-rst-off {
				phandle = <0xa3>;

				pins-cmd1-dat {
					output-low;
					pinmux = <0x9600>;
				};
			};

			bt-rst-on {
				phandle = <0xa2>;

				pins-cmd1-dat {
					output-high;
					pinmux = <0x9600>;
				};
			};

			codec-en-off {
				phandle = <0x88>;

				pins-cmd-dat {
					output-low;
					pinmux = <0x900>;
				};
			};

			codec-en-on {
				phandle = <0x89>;

				pins-cmd-dat {
					output-high;
					pinmux = <0x900>;
				};
			};

			connsys-combo-gpio-init {
				phandle = <0x99>;

				pins-cmd1-dat {
					bias-pull-down;
					pinmux = <0x8d00>;
					slew-rate = <0x0>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					pinmux = <0x8e00>;
					slew-rate = <0x0>;
				};
			};

			connsys-combo-gpio-on {
				phandle = <0x9b>;

				pins-cmd1-dat {
					pinmux = <0x8d01>;
				};

				pins-cmd2-dat {
					pinmux = <0x8e01>;
				};
			};

			connsys-combo-gpio-pre-on {
				phandle = <0x9a>;

				pins-cmd1-dat {
					bias-pull-up;
					pinmux = <0x8d00>;
					slew-rate = <0x0>;
				};

				pins-cmd2-dat {
					bias-pull-up;
					pinmux = <0x8e00>;
					slew-rate = <0x0>;
				};
			};

			connsys-pin-pmic-en-clr {
				phandle = <0x96>;

				pins-cmd-dat {
					output-low;
					pinmux = <0x9800>;
				};
			};

			connsys-pin-pmic-en-default {
				phandle = <0x94>;

				pins-cmd-dat {
					output-low;
					pinmux = <0x9800>;
				};
			};

			connsys-pin-pmic-en-set {
				phandle = <0x95>;

				pins-cmd-dat {
					output-high;
					pinmux = <0x9800>;
				};
			};

			connsys-pin-pmic-faultb-default {
				phandle = <0x97>;

				pins-cmd-dat {
					bias-pull-down = <0x66>;
					input-enable;
					pinmux = <0x9e00>;
				};
			};

			connsys-pin-pmic-faultb-enable {
				phandle = <0x98>;

				pins-cmd-dat {
					bias-pull-up = <0x66>;
					input-enable;
					pinmux = <0x9e00>;
				};
			};

			connsys-pin-pmic-vsel-high {
				phandle = <0x9d>;

				pins-cmd-dat {
					output-high;
					pinmux = <0x7300>;
				};
			};

			connsys-pin-pmic-vsel-low {
				phandle = <0x9c>;

				pins-cmd-dat {
					output-low;
					pinmux = <0x7300>;
				};
			};

			mmc1@0 {
				phandle = <0x149>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0xf501>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0xf701 0xf801 0xf901 0xfa01 0xf601>;
				};
			};

			mmc1default {
				phandle = <0x148>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0xf501>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0xf701 0xf801 0xf901 0xfa01 0xf601>;
				};
			};

			mmc2@0 {
				phandle = <0x14d>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x9901>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x9b01 0x9c01 0x9d01 0x9e01 0x9a01>;
				};
			};

			mmc2default {
				phandle = <0x14c>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x9901>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x9b01 0x9c01 0x9d01 0x9e01 0x9a01>;
				};
			};

			vow-scp-dmic-clk-off {
				phandle = <0x181>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x5800>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe300>;
				};
			};

			vow-scp-dmic-clk-on {
				phandle = <0x182>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x5802>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe303>;
				};
			};

			vow-scp-dmic-dat-off {
				phandle = <0x17f>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x5900>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe400>;
				};
			};

			vow-scp-dmic-dat-on {
				phandle = <0x180>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x5902>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe403>;
				};
			};

			wf-rst-off {
				phandle = <0x136>;

				pins-cmd1-dat {
					output-low;
					pinmux = <0x9700>;
				};
			};

			wf-rst-on {
				phandle = <0x137>;

				pins-cmd1-dat {
					output-high;
					pinmux = <0x9700>;
				};
			};

			wf-rst-pta-uart-init {
				phandle = <0x138>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x9400>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x9500>;
				};
			};

			wf-rst-pta-uart-off {
				phandle = <0x13a>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x9400>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x9500>;
				};
			};

			wf-rst-pta-uart-on {
				phandle = <0x139>;

				pins-cmd1-dat {
					output-low;
					pinmux = <0x9401>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x9501>;
				};
			};
		};

		pmsr-apb@1000f000 {
			compatible = "mediatek,pmsr_apb";
			reg = <0x0 0x1000f000 0x0 0x800>;
		};

		protected-memory-allocator@13c4f000 {
			compatible = "arm,protected-memory-allocator";
			gmpu-table-size = <0x0>;
			gpr-id = <0x6>;
			gpr-offset = <0xd1c>;
			phandle = <0x112>;
			protected-reserve-size = <0x200000>;
			reg = <0x0 0x13c4f000 0x0 0x1000>;
			reg-names = "gpueb_base";

			gpu-iommu {
				compatible = "mediatek,gpu-iommu";
				iommus = <0x110 0x1>;
				mtk,smmu-dma-mode = "disable";
			};

			gpu-iommu-protected {
				compatible = "mediatek,gpu-iommu";
				iommus = <0x110 0x2>;
				mtk,smmu-dma-mode = "disable";
			};
		};

		ptp-therm-ctrl-apb@10315000 {
			compatible = "mediatek,ptp_therm_ctrl_apb";
			reg = <0x0 0x10315000 0x0 0x1000>;
		};

		ptp-therm-ctrl2-apb@10316000 {
			compatible = "mediatek,ptp_therm_ctrl2_apb";
			reg = <0x0 0x10316000 0x0 0x1000>;
		};

		pwm@11008000 {
			clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
			clocks = <0x4b 0x6 0x4b 0x7 0x4b 0x8 0x4b 0x9 0x4b 0x4 0x4b 0x5>;
			compatible = "mediatek,pwm";
			interrupts = <0x0 0x15f 0x4 0x0>;
			mediatek,pwm-bclk-sw-ctrl-offset = <0x4>;
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			mediatek,pwm-version = <0x3>;
			mediatek,pwm1-bclk-sw-ctrl-offset = <0xc>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <0xa>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <0x8>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <0x6>;
			pwmsrcclk = <0x4b>;
			reg = <0x0 0x11008000 0x0 0x1000>;
		};

		pwrmcu-partition-10@104a0000 {
			compatible = "mediatek,pwrmcu_partition_10";
			reg = <0x0 0x104a0000 0x0 0x20000>;
		};

		pwrmcu-partition-11@104c0000 {
			compatible = "mediatek,pwrmcu_partition_11";
			reg = <0x0 0x104c0000 0x0 0x40000>;
		};

		pwrmcu-partition-1@10400000 {
			compatible = "mediatek,pwrmcu_partition_1";
			reg = <0x0 0x10400000 0x0 0x1000>;
		};

		pwrmcu-partition-2@10401000 {
			compatible = "mediatek,pwrmcu_partition_2";
			reg = <0x0 0x10401000 0x0 0x1000>;
		};

		pwrmcu-partition-3@10402000 {
			compatible = "mediatek,pwrmcu_partition_3";
			reg = <0x0 0x10402000 0x0 0x1000>;
		};

		pwrmcu-partition-4@10403000 {
			compatible = "mediatek,pwrmcu_partition_4";
			reg = <0x0 0x10403000 0x0 0x1000>;
		};

		pwrmcu-partition-5@10404000 {
			compatible = "mediatek,pwrmcu_partition_5";
			reg = <0x0 0x10404000 0x0 0x1000>;
		};

		pwrmcu-partition-6@10405000 {
			compatible = "mediatek,pwrmcu_partition_6";
			reg = <0x0 0x10405000 0x0 0x1000>;
		};

		pwrmcu-partition-7@10406000 {
			compatible = "mediatek,pwrmcu_partition_7";
			reg = <0x0 0x10406000 0x0 0x1000>;
		};

		pwrmcu-partition-8@10480000 {
			compatible = "mediatek,pwrmcu_partition_8";
			reg = <0x0 0x10480000 0x0 0x10000>;
		};

		pwrmcu-partition-9@10490000 {
			compatible = "mediatek,pwrmcu_partition_9";
			reg = <0x0 0x10490000 0x0 0x10000>;
		};

		remoteproc-ccd {
			compatible = "mediatek,ccd";
			mtk,smmu-shared = <0x124>;
			phandle = <0x13b>;

			msg-dev {
				mtk,rpmsg-name = "mtk_ccd_msgdev";
			};
		};

		reserved@14026000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14026000 0x0 0x1da000>;
		};

		reserved@1421b000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1421b000 0x0 0x1000>;
		};

		reserved@1421c000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1421c000 0x0 0x1000>;
		};

		reserved@1421d000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1421d000 0x0 0x1000>;
		};

		reserved@1421e000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1421e000 0x0 0x1000>;
		};

		reserved@1421f000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x1421f000 0x0 0x1000>;
		};

		reserved@14220000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14220000 0x0 0x1000>;
		};

		reserved@14221000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14221000 0x0 0x1000>;
		};

		reserved@14222000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14222000 0x0 0x1000>;
		};

		reserved@14223000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14223000 0x0 0x1000>;
		};

		reserved@14224000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14224000 0x0 0x1000>;
		};

		reserved@14225000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14225000 0x0 0x1000>;
		};

		reserved@14227000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14227000 0x0 0x1d9000>;
		};

		reserved@14414000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14414000 0x0 0x1ec000>;
		};

		reserved@14614000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14614000 0x0 0x1ec000>;
		};

		rsi-slb0-apb@10324000 {
			compatible = "mediatek,rsi_slb0_apb";
			reg = <0x0 0x10324000 0x0 0x1000>;
		};

		rsi-slb1-apb@10325000 {
			compatible = "mediatek,rsi_slb1_apb";
			reg = <0x0 0x10325000 0x0 0x1000>;
		};

		scp-clk-ctrl@1cb21000 {
			compatible = "mediatek,scp-clk-ctrl", "syscon";
			phandle = <0x16b>;
			reg = <0x0 0x1cb21000 0x0 0x1000>;
		};

		semi-hre-emi-apb@10345000 {
			compatible = "mediatek,semi_hre_emi_apb";
			reg = <0x0 0x10345000 0x0 0x1000>;
		};

		semi-hre-emi-mpu-apb@10347000 {
			compatible = "mediatek,semi_hre_emi_mpu_apb";
			reg = <0x0 0x10347000 0x0 0x1000>;
		};

		semi-hre-emi-slb-apb@10349000 {
			compatible = "mediatek,semi_hre_emi_slb_apb";
			reg = <0x0 0x10349000 0x0 0x1000>;
		};

		semi-hre-smpu-apb@1034b000 {
			compatible = "mediatek,semi_hre_smpu_apb";
			reg = <0x0 0x1034b000 0x0 0x1000>;
		};

		semi-rsi-apb@10341000 {
			compatible = "mediatek,semi_rsi_apb";
			reg = <0x0 0x10341000 0x0 0x1000>;
		};

		semi-smpu0@10354000 {
			compatible = "mediatek,semi_smpu0";
			reg = <0x0 0x10354000 0x0 0x1000>;
		};

		semi-smpu1@10355000 {
			compatible = "mediatek,semi_smpu1";
			reg = <0x0 0x10355000 0x0 0x1000>;
		};

		semi-smpu2@10356000 {
			compatible = "mediatek,semi_smpu2";
			reg = <0x0 0x10356000 0x0 0x1000>;
		};

		seninf-top@1a00e000 {
			cam-mux-num = <0x2d>;
			cammux-camsv-normal-range = <0x20 0x21>;
			cammux-camsv-sat-range = <0x0 0x1f>;
			cammux-pdp-range = <0x28 0x2b>;
			cammux-raw-range = <0x22 0x27>;
			cammux-uisp-range = <0x2c 0x2c>;
			cdphy-dvfs-step0 = <0x16bc 0x10cc 0x21c0 0x21c0 0x138 0x8c618 0x8c618>;
			cdphy-dvfs-step1 = <0x19f0 0x1388 0x2328 0x2328 0x164 0x927c0 0x927c0>;
			cdphy-dvfs-step2 = <0x1e50 0x16a8 0x2328 0x2328 0x1a0 0x9eb10 0x9eb10>;
			cdphy-dvfs-step3 = <0x1f40 0x1b58 0x2328 0x2328 0x1f3 0xb1008 0xb1008>;
			clock-names = "clk_cam_seninf", "clk_cam_cam", "clk_cam_camtg", "clk_top_seninf", "clk_top_seninf1", "clk_top_seninf2", "clk_top_seninf3", "clk_top_seninf4", "clk_top_seninf5", "clk_top_camtm", "clk_top_aov_step0", "clk_top_ap_step0", "clk_top_ap_step1", "clk_top_ap_step2", "clk_top_ap_step3", "mmdvfs_mux";
			clocks = <0x2e 0xa 0x2e 0x4 0x2e 0x9 0x1a 0x5b 0x1a 0x5c 0x1a 0x5d 0x1a 0x5e 0x1a 0x5f 0x1a 0x60 0x1a 0x65 0x1a 0xb8 0x1a 0xd0 0x1a 0xd8 0x1a 0xd3 0x1a 0xd1 0x11f 0x9>;
			compatible = "mediatek,seninf-core";
			dvfsrc-vcore-supply = <0xaa>;
			force-glp-enable = <0x1>;
			interrupt-names = "seninf-irq", "tsrec-irq";
			interrupts = <0x0 0x240 0x4 0x0 0x0 0x23d 0x4 0x0>;
			mtk-iomem-ver = "mt6989";
			mux-camsv-normal-range = <0x4 0x5>;
			mux-camsv-sat-range = <0x0 0x3>;
			mux-num = <0xf>;
			mux-pdp-range = <0xa 0xd>;
			mux-raw-range = <0x6 0x9>;
			mux-uisp-range = <0xe 0xe>;
			operating-points-v2 = <0x11e>;
			phandle = <0x33f>;
			power-domains = <0x1d 0x17 0x1d 0x26>;
			reg = <0x0 0x1a00e000 0x0 0x18000 0x0 0x11c00000 0x0 0x30000 0x0 0x1c000000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000>;
			reg-names = "base", "ana-rx", "res_base", "res_spare_base";
			seninf-num = <0xc>;
			tsrec-num = <0x6>;

			clk-fmeter-csi0 {
				fmeter-no = <0x8>;
				fmeter-type = "CKGEN_CK2";
			};

			clk-fmeter-csi1 {
				fmeter-no = <0x9>;
				fmeter-type = "CKGEN_CK2";
			};

			clk-fmeter-csi2 {
				fmeter-no = <0xa>;
				fmeter-type = "CKGEN_CK2";
			};

			clk-fmeter-csi3 {
				fmeter-no = <0xb>;
				fmeter-type = "CKGEN_CK2";
			};

			clk-fmeter-csi4 {
				fmeter-no = <0xc>;
				fmeter-type = "CKGEN_CK2";
			};

			clk-fmeter-csi5 {
				fmeter-no = <0xd>;
				fmeter-type = "CKGEN_CK2";
			};

			clk-fmeter-isp {
				fmeter-no = <0x11>;
				fmeter-type = "CKGEN_CK2";
			};
		};

		serial@11001000 {
			clock-names = "baud", "bus";
			clocks = <0x10b 0x4b 0x0>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x0 0x10c 0x1>;
			interrupts = <0x0 0x159 0x4 0x0>;
			phandle = <0x29f>;
			reg = <0x0 0x11001000 0x0 0x1000>;
			uart-line = <0x0>;
		};

		serial@11002000 {
			clock-names = "baud", "bus";
			clocks = <0x10b 0x4b 0x1>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x2 0x10c 0x3>;
			interrupts = <0x0 0x15a 0x4 0x0>;
			phandle = <0x2a0>;
			reg = <0x0 0x11002000 0x0 0x1000>;
			uart-line = <0x1>;
		};

		serial@11003000 {
			clock-names = "baud", "bus";
			clocks = <0x10b 0x4b 0x2>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x4 0x10c 0x5>;
			interrupts = <0x0 0x15b 0x4 0x0>;
			phandle = <0x2a1>;
			reg = <0x0 0x11003000 0x0 0x1000>;
			uart-line = <0x2>;
		};

		serial@11004000 {
			clock-names = "baud", "bus";
			clocks = <0x10d 0x4b 0x3>;
			compatible = "mediatek,mt6985-uart";
			dma-names = "tx", "rx";
			dmas = <0x10c 0x6 0x10c 0x7>;
			hub-baud = <0xb71b00>;
			interrupts = <0x0 0x15c 0x4 0x0 0x0 0x3b2 0x4 0x0>;
			peri-clock-con = <0x11036020 0xf 0x8>;
			peri-reset = <0x11036000>;
			peri-reset-clr = <0x11036008 0x40000 0x40000>;
			peri-reset-set = <0x11036004 0x40000 0x40000>;
			peri-wakeup = <0x11036050 0x2 0x2 0x1>;
			peri-wakeup-sta = <0x11036054>;
			phandle = <0x2a2>;
			reg = <0x0 0x11004000 0x0 0x1000>;
			uart-line = <0x3>;
			wakeup-irq-support = <0x1>;
		};

		shell_back {
			compatible = "oplus,shell-temp";
		};

		shell_frame {
			compatible = "oplus,shell-temp";
		};

		shell_front {
			compatible = "oplus,shell-temp";
		};

		skp@10355000 {
			clear = <0x410 0x1 0x1 0x410 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xc00 0xc04 0xc10 0xc14>;
			interrupts = <0x0 0x174 0x4 0x0>;
			mask = <0x410 0x2 0x1>;
			mediatek,slc-b-mode;
			phandle = <0x29d>;
			reg = <0x0 0x10355000 0x0 0x1000>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};

		slc-parity@10342000 {
			assert = <0x0>;
			chn-num = <0x2>;
			clear = <0x14>;
			compatible = "mediatek,common-slc-parity";
			cs-num = <0x2>;
			dump = <0xc00 0xd80 0xc04 0xd70>;
			interrupts = <0x0 0x17b 0x4 0x0>;
			phandle = <0x2af>;
			port-num = <0xa>;
			reg = <0x0 0x10342000 0x0 0x1000 0x0 0x10343000 0x0 0x1000>;
		};

		smi-larb7@17010000 {
			compatible = "mediatek,smi_larb7";
			interrupts = <0x0 0x221 0x0 0x0>;
			reg = <0x0 0x17010000 0x0 0x10000>;
		};

		smi-larb8-0@17810000 {
			compatible = "mediatek,smi_larb8_0";
			reg = <0x0 0x17810000 0x0 0x10000>;
		};

		smi-larb8-1@17c10000 {
			compatible = "mediatek,smi_larb8_1";
			reg = <0x0 0x17c10000 0x0 0x10000>;
		};

		smmu-pmu@10502000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10e>;
			phandle = <0x2b3>;
			reg = <0x0 0x10502000 0x0 0x1000 0x0 0x10522000 0x0 0x1000>;
		};

		smmu-pmu@10542000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10e>;
			phandle = <0x2b0>;
			reg = <0x0 0x10542000 0x0 0x1000 0x0 0x10552000 0x0 0x1000>;
		};

		smmu-pmu@10562000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10e>;
			phandle = <0x2b1>;
			reg = <0x0 0x10562000 0x0 0x1000 0x0 0x10572000 0x0 0x1000>;
		};

		smmu-pmu@10582000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10e>;
			phandle = <0x2b2>;
			reg = <0x0 0x10582000 0x0 0x1000 0x0 0x10592000 0x0 0x1000>;
		};

		smmu-pmu@13a02000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x110>;
			phandle = <0x2c2>;
			reg = <0x0 0x13a02000 0x0 0x1000 0x0 0x13a22000 0x0 0x1000>;
		};

		smmu-pmu@13a42000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x110>;
			phandle = <0x2be>;
			reg = <0x0 0x13a42000 0x0 0x1000 0x0 0x13a52000 0x0 0x1000>;
		};

		smmu-pmu@13a62000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x110>;
			phandle = <0x2bf>;
			reg = <0x0 0x13a62000 0x0 0x1000 0x0 0x13a72000 0x0 0x1000>;
		};

		smmu-pmu@13a82000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x110>;
			phandle = <0x2c0>;
			reg = <0x0 0x13a82000 0x0 0x1000 0x0 0x13a92000 0x0 0x1000>;
		};

		smmu-pmu@13aa2000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x110>;
			phandle = <0x2c1>;
			reg = <0x0 0x13aa2000 0x0 0x1000 0x0 0x13ab2000 0x0 0x1000>;
		};

		smmu-pmu@19c02000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0xf8>;
			phandle = <0x2b8>;
			reg = <0x0 0x19c02000 0x0 0x1000 0x0 0x19c22000 0x0 0x1000>;
		};

		smmu-pmu@19c42000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0xf8>;
			phandle = <0x2b4>;
			reg = <0x0 0x19c42000 0x0 0x1000 0x0 0x19c52000 0x0 0x1000>;
		};

		smmu-pmu@19c62000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0xf8>;
			phandle = <0x2b5>;
			reg = <0x0 0x19c62000 0x0 0x1000 0x0 0x19c72000 0x0 0x1000>;
		};

		smmu-pmu@19c82000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0xf8>;
			phandle = <0x2b6>;
			reg = <0x0 0x19c82000 0x0 0x1000 0x0 0x19c92000 0x0 0x1000>;
		};

		smmu-pmu@19ca2000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0xf8>;
			phandle = <0x2b7>;
			reg = <0x0 0x19ca2000 0x0 0x1000 0x0 0x19cb2000 0x0 0x1000>;
		};

		smmu-pmu@1ee02000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10f>;
			phandle = <0x2bd>;
			reg = <0x0 0x1ee02000 0x0 0x1000 0x0 0x1ee22000 0x0 0x1000>;
		};

		smmu-pmu@1ee42000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10f>;
			phandle = <0x2b9>;
			reg = <0x0 0x1ee42000 0x0 0x1000 0x0 0x1ee52000 0x0 0x1000>;
		};

		smmu-pmu@1ee62000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10f>;
			phandle = <0x2ba>;
			reg = <0x0 0x1ee62000 0x0 0x1000 0x0 0x1ee72000 0x0 0x1000>;
		};

		smmu-pmu@1ee82000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10f>;
			phandle = <0x2bb>;
			reg = <0x0 0x1ee82000 0x0 0x1000 0x0 0x1ee92000 0x0 0x1000>;
		};

		smmu-pmu@1eea2000 {
			compatible = "arm,smmu-v3-pmcg";
			mtk,smmu = <0x10f>;
			phandle = <0x2bc>;
			reg = <0x0 0x1eea2000 0x0 0x1000 0x0 0x1eeb2000 0x0 0x1000>;
		};

		soc-dbg-error-flag@d01a000 {
			ap-tracker-timeout-mask = <0x100>;
			apu-smmu-irq-mask = <0x1000>;
			compatible = "mediatek, soc-dbg-error-flag";
			dram-md32-wdt-event-ch-a-mask = <0x4>;
			dram-md32-wdt-event-ch-b-mask = <0x8>;
			dram-md32-wdt-event-ch-c-mask = <0x10>;
			dram-md32-wdt-event-ch-d-mask = <0x20>;
			dramc-error-flag-ch-a-mask = <0x10000000>;
			dramc-error-flag-ch-b-mask = <0x20000000>;
			dramc-error-flag-ch-c-mask = <0x40000000>;
			dramc-error-flag-ch-d-mask = <0x80000000>;
			emi-parity-cen-mask = <0x400000>;
			emi-parity-chan1-mask = <0x1000000>;
			emi-parity-chan2-mask = <0x2000000>;
			emi-parity-chan3-mask = <0x4000000>;
			emi-parity-chan4-mask = <0x8000000>;
			emi-parity-sub-cen-mask = <0x800000>;
			infra-l3-cache2mcu-parity-mask = <0x200000>;
			infra-lastbus-timeout-mask = <0x1>;
			infra-smmu-irq-mask = <0x40>;
			infra-smmu-ns-irq-mask = <0x80>;
			infra-tracker-timeout-mask = <0x200>;
			interrupt-names = "dbg-error-flag";
			interrupts = <0x0 0x16c 0x4 0x0>;
			mcu-to-soc-dfd-event-mask = <0x800>;
			mcu2emi-m0-parity-mask = <0x80000>;
			mcu2emi-m1-parity-mask = <0x40000>;
			mcu2infra-reg-parity-mask = <0x100000>;
			mcu2sub-emi-m0-parity-mask = <0x20000>;
			mcu2sub-emi-m1-parity-mask = <0x10000>;
			mfg-to-emi-slv-parity-mask = <0x8000>;
			mfg-to-soc-dfd-event-mask = <0x2000>;
			mminfra-smmu-irq-mask = <0x4000>;
			peri-lastbus-timeout-mask = <0x2>;
			phandle = <0x53>;
			reg = <0x0 0xd01a000 0x0 0x1000>;
			vlp-tracker-timeout-mask = <0x400>;
		};

		spi0@11010000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x17 0x4b 0xc>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x109 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x2 0x0>;
			phandle = <0x2a3>;
			reg = <0x0 0x11010000 0x0 0x100>;
		};

		spi1@11011000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x18 0x4b 0xd>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x10a 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x3 0x0>;
			phandle = <0x2a4>;
			reg = <0x0 0x11011000 0x0 0x100>;
		};

		spi2@11012000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x19 0x4b 0xe>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x10b 0x4 0x0>;
			mediatek,pad-select = <0x1>;
			mediatek,tickdly = <0x3 0x3>;
			phandle = <0x2a5>;
			reg = <0x0 0x11012000 0x0 0x100>;
		};

		spi3@11013000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x1a 0x4b 0xf>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x10c 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x2 0x2>;
			phandle = <0x2a6>;
			reg = <0x0 0x11013000 0x0 0x100>;
		};

		spi4@11014000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x1b 0x4b 0x10>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x10d 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x2 0x2>;
			phandle = <0x2a7>;
			reg = <0x0 0x11014000 0x0 0x100>;
		};

		spi5@11015000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x1c 0x4b 0x11>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x10e 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x3 0x0>;
			phandle = <0x2a8>;
			reg = <0x0 0x11015000 0x0 0x100>;
		};

		spi6@11016000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x1d 0x4b 0x12>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x10f 0x4 0x0>;
			mediatek,pad-select = <0x1>;
			mediatek,tickdly = <0x2 0x2>;
			phandle = <0x2a9>;
			reg = <0x0 0x11016000 0x0 0x100>;
		};

		spi7@11017000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1a 0x97 0x1a 0x1e 0x4b 0x13>;
			compatible = "mediatek,mt6989-spi";
			interrupts = <0x0 0x110 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x2 0x2>;
			phandle = <0x2aa>;
			reg = <0x0 0x11017000 0x0 0x100>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0x0 0x10214000 0x0 0x1000>;
		};

		srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			phandle = <0x4>;
			reg = <0x0 0x1c00d000 0x0 0x100 0x0 0x1c00d100 0x0 0x700>;

			co-ant {
				sub-id = <0xa>;
			};

			gps {
				sub-id = <0x6>;
				xo-buf = "BB2/RF2B";
			};

			mcu {
				sub-id = <0x9>;
				xo-buf = "BB2/RF2B";
			};

			md1 {
				sub-id = <0x1>;
				xo-buf = "RF1A/RF2A";
			};

			md2 {
				sub-id = <0x2>;
			};

			md3 {
				sub-id = <0x3>;
			};

			mdrf {
				sub-id = <0x4>;
			};

			mmw {
				sub-id = <0x5>;
			};

			nfc {
				sub-id = <0xb>;
				xo-buf = "BBCK4";
			};

			pcie {
				perms = <0x3ffff>;
				sub-id = <0x7>;
				xo-buf = "BB2";
			};

			suspend {
				perms = <0x0>;
				sub-id = <0x0>;
				xo-buf = "BBCK1";
			};

			suspend-rsv {
				sub-id = <0xc>;
			};

			ufs {
				sub-id = <0xd>;
				xo-buf = "RFCK1B";
			};

			vcore {
				perms = <0x0>;
				sub-id = <0x8>;
			};
		};

		ssc-infra-apb2@1030c000 {
			compatible = "mediatek,ssc_infra_apb2";
			reg = <0x0 0x1030c000 0x0 0x1000>;
		};

		ssc-sub-infra-apb0@10309000 {
			compatible = "mediatek,ssc_sub_infra_apb0";
			reg = <0x0 0x10309000 0x0 0x1000>;
		};

		ssc-sub-infra-apb1@1030a000 {
			compatible = "mediatek,ssc_sub_infra_apb1";
			reg = <0x0 0x1030a000 0x0 0x1000>;
		};

		ssc-sub-infra-apb2@1030b000 {
			compatible = "mediatek,ssc_sub_infra_apb2";
			reg = <0x0 0x1030b000 0x0 0x1000>;
		};

		ssmpu@10355000 {
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
			bypass-wce = <0x5 0xf3 0x7 0x16>;
			clear = <0xe00 0x1 0x1 0xe00 0x0 0x1 0xe80 0x1 0x1 0xe80 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28 0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			interrupts = <0x0 0x173 0x4 0x0>;
			mask = <0xe00 0x2 0x1 0xe80 0x2 0x1>;
			mediatek,slc-b-mode;
			phandle = <0x29b>;
			reg = <0x0 0x10355000 0x0 0x1000>;
			vio-info = <0x0 0x2 0x9 0x2>;
		};

		sub-infra-bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0x0 0x10216000 0x0 0x1000>;
		};

		sys-cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			interrupts = <0x0 0x3bf 0x0 0x0>;
			reg = <0x0 0x10204000 0x0 0x1000>;
		};

		sys-cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10312000 0x0 0x1000>;
		};

		sys-cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10313000 0x0 0x1000>;
		};

		topckgen-ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0x0 0x1001b000 0x0 0x1000>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0x0 0x10000000 0x0 0x1000>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0x0 0x10011000 0x0 0x1000>;
		};

		tracker@10208000 {
			compatible = "mediatek,tracker";
			no-w-valid-chk = <0x1>;
			phandle = <0x296>;
			reg = <0x0 0x10208000 0x0 0x1000>;
			timer-sep = <0x0>;

			subsys {

				tracker1 {
					entry-num = <0x40>;
					interrupts = <0x0 0x17c 0x4 0x0>;
					irq-name = "ap_tracker_irq";
					sys-base = <0x10208000>;
					sys-name = "AP";
				};

				tracker2 {
					entry-num = <0x20>;
					interrupts = <0x0 0x17d 0x4 0x0>;
					irq-name = "infra_tracker_irq";
					sys-base = <0x10314000>;
					sys-name = "INFRA";
				};

				tracker3 {
					entry-num = <0x4>;
					interrupts = <0x0 0x3a0 0x4 0x0>;
					irq-name = "vlp_tracker_irq";
					sys-base = <0x1cc09000>;
					sys-name = "VLP";
				};
			};
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0x0 0x1020f000 0x0 0x1000>;
		};

		typec-mux-switch {
			compatible = "mediatek,typec_mux_switch";
			phandle = <0x335>;
			status = "okay";
		};

		uarthub@11005000 {
			clock-names = "clk_top_uarthub_bclk_sel", "clk_top_uart_sel", "clk_top_univpll_d6_d4_104m", "clk_top_tck_26m_mx9";
			clocks = <0x1a 0x3e 0x1a 0x16 0x1a 0x98 0x1a 0xb3>;
			compatible = "mediatek,mt6989-uarthub";
			interrupts = <0x0 0x156 0x4 0x0>;
			phandle = <0x32d>;
			reg = <0x0 0x11005000 0x0 0x1000>;
		};

		ufshci@112b0000 {
			bootmode = <0x76>;
			clk-scale-up-vcore-min = <0x9eb10>;
			clock-names = "ufs_sel", "ufs_sel_min_src", "ufs_sel_max_src", "ufs_fde", "ufs_fde_min_src", "ufs_fde_max_src", "unipro_tx_sym", "unipro_rx_sym0", "unipro_rx_sym1", "unipro_sys", "unipro_phy_sap", "prei2ufs_bridge", "ufshci_ufs", "ufshci_aes", "ufshci_ufs_ahb", "ufshci_aes_axi";
			clocks = <0x1a 0x2d 0x1a 0x82 0x1a 0x93 0x1a 0x2c 0x1a 0x96 0x1a 0x81 0x159 0x0 0x159 0x1 0x159 0x2 0x159 0x3 0x159 0x4 0x159 0x5 0x15a 0x0 0x15a 0x1 0x15a 0x2 0x15a 0x3>;
			compatible = "mediatek,mt8183-ufshci";
			dvfsrc-vcore-supply = <0xaa>;
			freq-table-hz = <0x1045a640 0x1dc13000 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x119 0x4 0x0 0x0 0x122 0x4 0x0 0x0 0x123 0x4 0x0 0x0 0x124 0x4 0x0 0x0 0x125 0x4 0x0 0x0 0x126 0x4 0x0 0x0 0x127 0x4 0x0 0x0 0x128 0x4 0x0 0x0 0x129 0x4 0x0>;
			mediatek,ufs-mphy-debug;
			mediatek,ufs-pmc-via-fastauto;
			mediatek,ufs-qos;
			mediatek,ufs-rtff-mtcmos;
			mediatek,ufs-tx-skew-fix;
			phandle = <0x33e>;
			phys = <0x158>;
			reg = <0x0 0x112b0000 0x0 0x2a00>;
			reset-names = "unipro_rst", "crypto_rst", "hci_rst";
			resets = <0x15c 0x0 0x15c 0x1 0x15c 0x2>;
			vcc-supply = <0x15b>;
		};

		ufsphy@112a0000 {
			#phy-cells = <0x0>;
			bootmode = <0x76>;
			compatible = "mediatek,mt8183-ufsphy";
			mphy-ver = <0x1>;
			phandle = <0x158>;
			ranges;
			reg = <0x0 0x112a0000 0x0 0x10000>;
		};

		usb-dp-selector@10005600 {
			compatible = "mediatek,usb_dp_selector";
			mediatek,uds-ver = <0x2>;
			phandle = <0x143>;
			reg = <0x0 0x10005600 0x0 0x4>;
			reg-names = "usb_dp_reg";
			status = "okay";
		};

		usb-offload {
			adv-lowpower;
			compatible = "mediatek,usb-offload";
			phandle = <0x145>;
			smc-ctrl;
			xhci-host = <0x140>;
		};

		usb-phy0@11e40000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,xsphy";
			phandle = <0x333>;
			ranges;
			reg = <0x0 0x11e43000 0x0 0x200>;
			tx-chirpk-capable;

			usb2-phy0@11e40000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x10b>;
				mediatek,discth = <0x7>;
				mediatek,efuse-intr = <0x24>;
				mediatek,rx-sqth = <0x5>;
				nvmem-cell-masks = <0x3f 0xf00>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cells = <0x14f 0x14f>;
				phandle = <0x7e>;
				reg = <0x0 0x11e40000 0x0 0x400>;
				usb2jtag = <0x1b 0x1>;
				usb2uart;
			};

			usb3-phy0@11e43000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x10b>;
				mediatek,u3-gen2-hqa;
				mediatek,u3-rx-fix;
				phandle = <0x142>;
				reg = <0x0 0x11e43400 0x0 0x500>;
			};
		};

		usb-phy1@11e30000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,xsphy";
			phandle = <0x334>;
			ranges;
			reg = <0x0 0x11e33000 0x0 0x200>;

			usb2-phy1@11e30000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x10b>;
				mediatek,discth = <0x7>;
				mediatek,efuse-intr = <0x24>;
				mediatek,rx-sqth = <0x5>;
				nvmem-cell-masks = <0x3f0000 0xf000000>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cells = <0x14f 0x14f>;
				phandle = <0x146>;
				reg = <0x0 0x11e30000 0x0 0x400>;
			};
		};

		usb0@11201000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			cdp-block;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			clocks = <0x1a 0x25 0x1a 0x26 0x4b 0x15>;
			compatible = "mediatek,mtu3";
			dr_mode = "otg";
			interrupts = <0x0 0x111 0x4 0x0>;
			maximum-speed = "high-speed";
			mediatek,clk-mgr;
			mediatek,force-vbus;
			mediatek,gen1-txdeemph;
			mediatek,hwrscs-vers = <0x1>;
			mediatek,noise-still-tr;
			mediatek,syscon-wakeup = <0x4b 0x200 0x67>;
			mediatek,uds = <0x143 0x13>;
			phandle = <0x7f>;
			phy-cells = <0x1>;
			phys = <0x7e 0x3 0x142 0x4>;
			power-domains = <0x1d 0x2>;
			ranges;
			reg = <0x0 0x11201000 0x0 0x2e00 0x0 0x11203e00 0x0 0x100>;
			reg-names = "mac", "ippc";
			usb-role-switch;
			usb3-lpm-disable;
			vusb33-supply = <0x141>;
			wakeup-source;

			port {

				endpoint {
					phandle = <0x18a>;
					remote-endpoint = <0x144>;
				};
			};

			xhci0@11200000 {
				clock-names = "sys_ck";
				clocks = <0x10b>;
				compatible = "mediatek,mtk-xhci";
				interrupts = <0x0 0x112 0x4 0x0>;
				mediatek,usb-offload = <0x145>;
				phandle = <0x140>;
				reg = <0x0 0x11200000 0x0 0x1000>;
				reg-names = "mac";
				status = "okay";
			};
		};

		usb1@11211000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			clocks = <0x1a 0x27 0x1a 0x28 0x4b 0x16>;
			compatible = "mediatek,mtu3";
			dr_mode = "otg";
			interrupts = <0x0 0x114 0x4 0x0>;
			maximum-speed = "high-speed";
			mediatek,clk-mgr;
			mediatek,force-vbus;
			mediatek,hwrscs-vers = <0x1>;
			mediatek,noise-still-tr;
			phandle = <0x32f>;
			phy-cells = <0x1>;
			phys = <0x146 0x3>;
			ranges;
			reg = <0x0 0x11211000 0x0 0x2e00 0x0 0x11213e00 0x0 0x100>;
			reg-names = "mac", "ippc";
			usb-role-switch;
			vusb33-supply = <0x141>;

			port {

				endpoint {
					phandle = <0x18b>;
					remote-endpoint = <0x147>;
				};
			};

			xhci1@11210000 {
				clock-names = "sys_ck";
				clocks = <0x10b>;
				compatible = "mediatek,mtk-xhci-p1";
				interrupts = <0x0 0x115 0x4 0x0>;
				phandle = <0x330>;
				reg = <0x0 0x11210000 0x0 0x1000>;
				reg-names = "mac";
				status = "okay";
			};
		};

		vdec@16000000 {
			clock-names = "SOC_MT_CG_SOC", "LAT_MT_CG_VDEC1", "CORE_MT_CG_VDEC0";
			clocks = <0x36 0x3 0x36 0x0 0x35 0x3>;
			compatible = "mediatek,mt6989-vcodec-dec";
			interrupts = <0x0 0x308 0x4 0x0 0x0 0x30b 0x4 0x0>;
			m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_UFO", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_UFO_ENC", "M4U_PORT_VDEC_LAT0_VLD", "M4U_PORT_VDEC_LAT0_VLD2", "M4U_PORT_VDEC_LAT0_AVC_MV", "M4U_PORT_VDEC_LAT0_PRED_RD", "M4U_PORT_VDEC_LAT0_TILE", "M4U_PORT_VDEC_LAT0_WDMA", "M4U_PORT_VDEC_LAT0_UFO_ENC", "M4U_PORT_VDEC_LAT0_UFO_ENC_C", "M4U_PORT_VDEC_LAT0_MC", "M4U_PORT_VDEC_VIDEO_UP_NOR";
			m4u-ports = <0x80 0x81 0x82 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x83 0xa0 0xa1 0xa5 0xa6 0xa7 0xa8 0xa3 0xa4 0xa2 0x600>;
			mediatek,clock-parents = <0x4 0x3>;
			mediatek,ipm = <0x2>;
			mediatek,larbs = <0xd0 0xd1>;
			mediatek,platform = "platform:mt6989";
			mediatek,slc = <0x1>;
			mtk,smmu-shared = <0x135>;
			power-domains = <0x1d 0x10 0x1d 0x12>;
			reg = <0x0 0x16000000 0x0 0x1000 0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x1000 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x4000 0x0 0x16010000 0x0 0x1000 0x0 0x16011000 0x0 0x400 0x0 0x1600f000 0x0 0x1000 0x0 0x16004000 0x0 0x1000 0x0 0x16012000 0x0 0x1000 0x0 0x16022000 0x0 0x1000 0x0 0x16015800 0x0 0x1000>;
			reg-names = "VDEC_BASE", "VDEC_SYS", "VDEC_VLD", "VDEC_MC", "VDEC_MV", "VDEC_MISC", "VDEC_LAT_MISC", "VDEC_LAT_VLD", "VDEC_SOC_GCON", "VDEC_RACING_CTRL", "VDEC_LAT_AVC_VLD", "VDEC_AVC_VLD", "VDEC_AV1_VLD";
			vdec-cpu-hint-mode = <0x2>;
			vdec-mmdvfs-in-adaptive = <0x1>;
			vdec-mmdvfs-in-vcp = <0x1>;
		};

		venc@17020000 {
			clock-names = "MT_CG_VENC0", "MT_CG_VENC1", "MT_CG_VENC2";
			clocks = <0x34 0x1 0x33 0x1 0x32 0x1>;
			compatible = "mediatek,mt6989-vcodec-enc";
			interrupts = <0x0 0x222 0x4 0x0 0x0 0x227 0x4 0x0 0x0 0x22c 0x4 0x0>;
			mediatek,ipm = <0x2>;
			mediatek,larbs = <0xd2 0xd3 0xd9>;
			mediatek,platform = "platform:mt6989";
			mtk,smmu-shared = <0x135>;
			port-arg-num = <0x3>;
			port-def = <0x0 0xe0 0x0 0x0 0xe1 0x0 0x0 0xe2 0x0 0x0 0xe3 0x0 0x0 0xe4 0x0 0x0 0xe5 0x1 0x0 0xe6 0x1 0x0 0xe7 0x0 0x0 0xe8 0x0 0x0 0xe9 0x0 0x0 0xea 0x0 0x0 0xeb 0x1 0x0 0xec 0x0 0x0 0xed 0x2 0x0 0xee 0x1 0x0 0xef 0x1 0x0 0xf0 0x0 0x0 0xf1 0x0 0x0 0xf2 0x0 0x0 0xf3 0x1 0x0 0xf4 0x1 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x1 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0 0x0 0xfe 0x0 0x0 0xff 0x1 0x1 0x100 0x0 0x1 0x101 0x0 0x1 0x102 0x0 0x1 0x103 0x0 0x1 0x104 0x0 0x1 0x105 0x1 0x1 0x106 0x1 0x1 0x107 0x0 0x1 0x108 0x0 0x1 0x109 0x0 0x1 0x10a 0x0 0x1 0x10b 0x1 0x1 0x10c 0x0 0x1 0x10d 0x2 0x1 0x10e 0x1 0x1 0x10f 0x1 0x1 0x110 0x0 0x1 0x111 0x0 0x1 0x112 0x0 0x1 0x113 0x1 0x1 0x114 0x1 0x1 0x115 0x0 0x1 0x116 0x0 0x1 0x117 0x0 0x1 0x118 0x0 0x1 0x119 0x0 0x1 0x11a 0x1 0x1 0x11b 0x0 0x1 0x11c 0x0 0x1 0x11d 0x0 0x1 0x11e 0x0 0x1 0x11f 0x1 0x2 0x300 0x0 0x2 0x301 0x0 0x2 0x302 0x0 0x2 0x303 0x0 0x2 0x304 0x0 0x2 0x305 0x1 0x2 0x306 0x1 0x2 0x307 0x0 0x2 0x308 0x0 0x2 0x309 0x0 0x2 0x30a 0x0 0x2 0x30b 0x1 0x2 0x30c 0x0 0x2 0x30d 0x2 0x2 0x30e 0x1 0x2 0x30f 0x1 0x2 0x310 0x0 0x2 0x311 0x0 0x2 0x312 0x0 0x2 0x313 0x1 0x2 0x314 0x1 0x2 0x315 0x0 0x2 0x316 0x0 0x2 0x317 0x0 0x2 0x318 0x0 0x2 0x319 0x0 0x2 0x31a 0x1 0x2 0x31b 0x0 0x2 0x31c 0x0 0x2 0x31d 0x0 0x2 0x31e 0x0 0x2 0x31f 0x1>;
			power-domains = <0x1d 0x13 0x1d 0x14 0x1d 0x15>;
			reg = <0x0 0x17020000 0x0 0x6000 0x0 0x17820000 0x0 0x6000 0x0 0x17c20000 0x0 0x6000>;
			reg-names = "VENC_SYS", "VENC_C1_SYS", "VENC_C2_SYS";
			venc-cpu-hint-mode = <0x2>;
			venc-mmdvfs-in-adaptive = <0x1>;
			venc-mmdvfs-in-vcp = <0x1>;
			venc-slb-cpu-used-perf = <0x3b53800>;
			venc-slb-used-extra-size = <0xbb8>;
		};

		vtskin {
			#thermal-sensor-cells = <0x1>;
			compatible = "mediatek,mt6989-virtual-tskin";
			phandle = <0x1b8>;
		};

		wifi-misc {
			compatible = "mediatek,wifi_misc";
			emi-size = <0xa0000>;
			phandle = <0x30e>;
		};

		wifi-page-pool {
			compatible = "mediatek,wifi_page_pool";
			dynamic-alloc = <0x1>;
			emi-size = <0x5400000>;
			mpu-protect = <0x0>;
			phandle = <0x30f>;
		};

		wifi-tx-cma {
			compatible = "mediatek,wifi_tx_cma";
			emi-size = <0x5400000>;
			phandle = <0x30d>;
		};

		wifi@18000000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "mediatek,wifi";
			conninfra-emi-addr = <0x0>;
			conninfra-emi-size = <0xc00000>;
			emi-addr = <0x0>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xc0000000>;
			emi-size = <0x1b00000>;
			flavor-bin = "dx3";
			interconnect-names = "wifi-perf-bw";
			interconnects = <0x64 0x1 0x64 0x0>;
			interrupts = <0x0 0x2a6 0x4 0x0>;
			phandle = <0x1b4>;
			pinctrl-0 = <0x136>;
			pinctrl-1 = <0x137>;
			pinctrl-2 = <0x138>;
			pinctrl-3 = <0x139>;
			pinctrl-4 = <0x13a>;
			pinctrl-names = "wf_rst_off", "wf_rst_on", "wf_rst_pta_uart_init", "wf_rst_pta_uart_on", "wf_rst_pta_uart_off";
			ppb-emi-offset = <0x15a07f0>;
			reg = <0x0 0x18000000 0x0 0x700000>;
			required-opps = <0x65 0x66>;
		};
	};

	soc-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <0x10e>;
	};

	soc-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <0x10e>;
	};

	sound {
		compatible = "mediatek,mt6989-mt6681-sound";
		mediatek,ipm = <0x1>;
		mediatek,platform = <0x185>;
		phandle = <0x354>;
	};

	speech-usip-mem {
		adsp-ble-phone-call-enable = <0x0>;
		adsp-phone-call-enh-enable = <0x3>;
		compatible = "mediatek,speech-usip-mem";
		phandle = <0x357>;
	};

	spmi-pmif-mpu@1cc04900 {
		compatible = "mediatek,mt6989-spmi-pmif-mpu";
		disable = <0x0>;
		mediatek,kernel-enable-time = <0x3c>;
		mediatek,pmic-all-rgn-en = <0x1>;
		mediatek,pmic-all-rgn-en-2 = <0x0>;
		mediatek,pmic-all-rgn-en-p = <0x60149>;
		mediatek,pmic-all-rgn-en-p-2 = <0x0>;
		phandle = <0x22d>;
		reg = <0x0 0x1cc04900 0x0 0x500 0x0 0x1c014900 0x0 0x500>;
		reg-names = "pmif_mpu", "pmif_p_mpu";
	};

	spmi@1cc04000 {
		#address-cells = <0x2>;
		#interrupt-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "mediatek,mt6989-spmi";
		hwinf-err-irq-idx = <0x20 0x2e>;
		interrupt-controller;
		interrupt-names = "rcs_irq", "rcs_irq_p", "pmif_irq", "spmi_nack_irq", "pmif_p_irq", "spmi_p_nack_irq";
		interrupts-extended = <0x73 0x10b 0x4 0x73 0x10c 0x4 0x1 0x0 0x220 0x4 0x0 0x1 0x0 0x21f 0x4 0x0 0x1 0x0 0x3a8 0x4 0x0 0x1 0x0 0x3a7 0x4 0x0>;
		irq-event-en = <0xc0000000 0x200 0x0 0x1f800000 0x0>;
		irq-event-en-p = <0xc0000000 0x130c 0x0 0x0 0x0>;
		phandle = <0x5>;
		reg = <0x0 0x1cc04000 0x0 0x8ff 0x0 0x1cc01000 0x0 0x100 0x0 0x1c014000 0x0 0x8ff 0x0 0x1cc01800 0x0 0x100>;
		reg-names = "pmif", "spmimst", "pmif-p", "spmimst-p";
		spmi-dev-mask = <0x85e0>;
		swinf-err-irq-idx = <0x6b 0x70>;

		mt6316@15 {
			compatible = "mediatek,mt6316";
			phandle = <0x20c>;
			reg = <0xf 0x0>;

			extbuck-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6316-15-regulator {
				buck-size = <0x3>;
				compatible = "mediatek,mt6316-15-regulator";
				phandle = <0x20d>;

				15-vbuck1 {
					phandle = <0x20e>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck1";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "15_vbuck1";
				};

				15-vbuck3 {
					phandle = <0x118>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck3";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "15_vbuck3";
				};
			};
		};

		mt6316@6 {
			compatible = "mediatek,mt6316";
			phandle = <0x204>;
			reg = <0x6 0x0>;

			extbuck-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6316-6-regulator {
				buck-size = <0x3>;
				compatible = "mediatek,mt6316-6-regulator";
				phandle = <0x205>;

				6-vbuck1 {
					phandle = <0x57>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck1";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "6_vbuck1";
				};

				6-vbuck3 {
					phandle = <0x206>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck3";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "6_vbuck3";
				};
			};
		};

		mt6316@7 {
			compatible = "mediatek,mt6316";
			phandle = <0x207>;
			reg = <0x7 0x0>;

			extbuck-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6316-7-regulator {
				buck-size = <0x3>;
				compatible = "mediatek,mt6316-7-regulator";
				phandle = <0x208>;

				7-vbuck1 {
					phandle = <0x116>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck1";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "7_vbuck1";
				};

				7-vbuck3 {
					phandle = <0x209>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck3";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "7_vbuck3";
				};
			};
		};

		mt6316@8 {
			compatible = "mediatek,mt6316";
			phandle = <0x20a>;
			reg = <0x8 0x0>;

			extbuck-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			mt6316-8-regulator {
				buck-size = <0x3>;
				compatible = "mediatek,mt6316-8-regulator";
				phandle = <0x20b>;

				8-vbuck1 {
					phandle = <0x120>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck1";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "8_vbuck1";
				};

				8-vbuck3 {
					phandle = <0x56>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "vbuck3";
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x137478>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "8_vbuck3";
				};
			};
		};

		mt6685_mfd {
			compatible = "mediatek,mt6685";
			phandle = <0x22a>;
			reg = <0x9 0x0>;

			mt6685-clkbuf {
				compatible = "mediatek,mt6685-clkbuf";
				phandle = <0x3>;

				XO-BBCK1 {
					perms = <0xfffc>;
					xo-id = <0x0>;
				};

				XO-BBCK2 {
					perms = <0x10ffff>;
					xo-id = <0x1>;
				};

				XO-BBCK3 {
					xo-id = <0x2>;
				};

				XO-BBCK4 {
					xo-id = <0x3>;
				};

				XO-BBCK5 {
					xo-id = <0x4>;
				};

				XO-CONCK1 {
					xo-id = <0xb>;
				};

				XO-CONCK2 {
					xo-id = <0xc>;
				};

				XO-RFCK1A {
					xo-id = <0x5>;
				};

				XO-RFCK1B {
					xo-id = <0x6>;
				};

				XO-RFCK1C {
					xo-id = <0x7>;
				};

				XO-RFCK2A {
					xo-id = <0x8>;
				};

				XO-RFCK2B {
					xo-id = <0x9>;
				};

				XO-RFCK2C {
					xo-id = <0xa>;
				};
			};

			mt6685_rtc {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				base = <0x580>;
				compatible = "mediatek,mt6685-rtc";
				interrupt-names = "rtc";
				interrupts = <0x9 0x0>;
				phandle = <0x22b>;
				status = "okay";

				ext_32k {
					bits = <0x6 0x1>;
					phandle = <0x22c>;
					reg = <0x2 0x1>;
				};

				fg_init {
					phandle = <0x85>;
					reg = <0x0 0x1>;
				};

				fg_soc {
					phandle = <0x86>;
					reg = <0x1 0x1>;
				};
			};
		};

		pmic@4 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6363";
			interrupt-controller;
			interrupts = <0x4>;
			phandle = <0x87>;
			reg = <0x4 0x0>;

			mt6363-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6363-auxadc";
				phandle = <0xa6>;

				bat-temp {
					channel = <0x3>;
					resistance-ratio = <0x3 0x2>;
				};

				batadc {
					avg-num = <0x40>;
					channel = <0x0>;
					resistance-ratio = <0x4 0x1>;
				};

				chip-temp {
					channel = <0x5>;
				};

				imp {
					channel = <0xf>;
					resistance-ratio = <0x4 0x1>;
				};

				vcore-temp {
					channel = <0x6>;
				};

				vgpu-temp {
					channel = <0x8>;
				};

				vin1-100k {
					channel = <0x13>;
					pures = <0x0>;
				};

				vin1-open {
					channel = <0x13>;
					pures = <0x3>;
				};

				vin2-100k {
					channel = <0x14>;
					pures = <0x0>;
				};

				vin2-open {
					channel = <0x14>;
					pures = <0x3>;
				};

				vin3-100k {
					channel = <0x15>;
					pures = <0x0>;
				};

				vin3-open {
					channel = <0x15>;
					pures = <0x3>;
				};

				vin4-100k {
					channel = <0x16>;
					pures = <0x0>;
				};

				vin4-open {
					channel = <0x16>;
					pures = <0x3>;
				};

				vin5-100k {
					channel = <0x17>;
					pures = <0x0>;
				};

				vin5-open {
					channel = <0x17>;
					pures = <0x3>;
				};

				vin6-100k {
					channel = <0x18>;
					pures = <0x0>;
				};

				vin6-open {
					channel = <0x18>;
					pures = <0x3>;
				};

				vin7-100k {
					channel = <0x19>;
					pures = <0x0>;
				};

				vin7-open {
					channel = <0x19>;
					pures = <0x3>;
				};

				vproc-temp {
					channel = <0x7>;
				};

				vsyssns {
					avg-num = <0x40>;
					channel = <0x12>;
					resistance-ratio = <0x3 0x1>;
				};

				vtref {
					channel = <0x11>;
					resistance-ratio = <0x3 0x2>;
				};
			};

			mt6363-consys {
				compatible = "mediatek,mt6363-consys";
			};

			mt6363-efuse {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6363-efuse";

				mt6363_e_data {
					phandle = <0x1a8>;
					reg = <0x5e 0x8>;
				};
			};

			mt6363-pinctrl {
				#gpio-cells = <0x2>;
				compatible = "mediatek,mt6363-pinctrl";
				gpio-controller;
				gpio-ranges = <0x77 0x0 0x0 0xa>;
				phandle = <0x77>;
			};

			mt6363keys {
				compatible = "mediatek,mt6363-keys";
				mediatek,long-press-mode = <0x2>;
				phandle = <0x1ea>;
				power-off-time-sec = <0x1>;

				home {
					linux,keycodes = <0x73>;
				};

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};
			};

			mtk-dynamic-loading-throttling {
				bootmode = <0x76>;
				compatible = "mediatek,mt6363-dynamic_loading_throttling";
				io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
				io-channels = <0x75 0x2 0x75 0x3 0x75 0x0>;
				mediatek,charger = <0x74>;
				phandle = <0x80>;
				uvlo-level = <0xa28>;
				vbb-uvlo-level = <0x9c4>;
			};

			mtk-spmi-pmic-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			pmic-lvsys-notify {
				compatible = "mediatek,mt6363-lvsys-notify";
				hv-deb-sel = <0x2>;
				lv-deb-sel = <0x0>;
				thd-volts-h = <0xc1c>;
				thd-volts-l = <0xb54>;
				vio18-switch-reg = <0x53 0x58>;
			};

			regulators {

				isink-load {
					phandle = <0x83>;
					regulator-compatible = "isink_load";
					regulator-name = "mt6363_isink_load";
				};

				va12-1 {
					phandle = <0x1ff>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VA12_1";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_va12_1";
				};

				va12-2 {
					phandle = <0x200>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VA12_2";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_va12_2";
				};

				va15 {
					phandle = <0x1fa>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VA15";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_va15";
				};

				vaux18 {
					phandle = <0x1f6>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VAUX18";
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "mt6363_vaux18";
				};

				vbuck1 {
					phandle = <0x122>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK1";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck1";
				};

				vbuck2 {
					phandle = <0x121>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK2";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck2";
				};

				vbuck3 {
					phandle = <0x1ec>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK3";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck3";
				};

				vbuck4 {
					phandle = <0x168>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK4";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck4";
				};

				vbuck5 {
					phandle = <0x156>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK5";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck5";
				};

				vbuck6 {
					phandle = <0x154>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK6";
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck6";
				};

				vbuck7 {
					phandle = <0x1ed>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK7";
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vbuck7";
				};

				vcn13 {
					phandle = <0x1f4>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VCN13";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "mt6363_vcn13";
				};

				vcn15 {
					phandle = <0x1f7>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VCN15";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vcn15";
				};

				vemc {
					phandle = <0x15b>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VEMC";
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6363_vemc";
				};

				vio075 {
					phandle = <0x1fd>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VIO075";
					regulator-enable-ramp-delay = <0xbb8>;
					regulator-max-microvolt = <0xc3500>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vio075";
				};

				vio18 {
					phandle = <0x14e>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VIO18";
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vio18";
				};

				vm18 {
					phandle = <0x1f9>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VM18";
					regulator-enable-ramp-delay = <0x118>;
					regulator-max-microvolt = <0x1c3a90>;
					regulator-min-microvolt = <0x86470>;
					regulator-name = "mt6363_vm18";
				};

				vrf09 {
					phandle = <0x203>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF09";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "mt6363_vrf09";
				};

				vrf12 {
					phandle = <0x201>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VRF12";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vrf12";
				};

				vrf13 {
					phandle = <0x202>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF13";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "mt6363_vrf13";
				};

				vrf18 {
					phandle = <0x1fb>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF18";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vrf18";
				};

				vrfio18 {
					phandle = <0x1fc>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRFIO18";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vrfio18";
				};

				vs1 {
					phandle = <0x1ee>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VS1";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vs1";
				};

				vs2 {
					phandle = <0x1eb>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VS2";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vs2";
				};

				vs3 {
					phandle = <0x16a>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VS3";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6363_vs3";
				};

				vsram-apu {
					phandle = <0x169>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VSRAM_APU";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_apu";
				};

				vsram-cpub {
					phandle = <0x1f1>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VSRAM_CPUB";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_cpub";
				};

				vsram-cpul {
					phandle = <0x1f3>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VSRAM_CPUL";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_cpul";
				};

				vsram-cpum {
					phandle = <0x1f2>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VSRAM_CPUM";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_cpum";
				};

				vsram-digrf {
					phandle = <0x1ef>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VSRAM_DIGRF";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_digrf";
				};

				vsram-mdfe {
					phandle = <0x1f0>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VSRAM_MDFE";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_mdfe";
				};

				vsram-modem {
					phandle = <0x155>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VSRAM_MODEM";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6363_vsram_modem";
				};

				vtref18 {
					phandle = <0x1f5>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VTREF18";
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "mt6363_vtref18";
				};

				vufs12 {
					phandle = <0x1fe>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VUFS12";
					regulator-enable-ramp-delay = <0x118>;
					regulator-max-microvolt = <0x1c3a90>;
					regulator-min-microvolt = <0x86470>;
					regulator-name = "mt6363_vufs12";
				};

				vufs18 {
					phandle = <0x1f8>;
					regulator-allow-set-load;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VUFS18";
					regulator-enable-ramp-delay = <0x2a8>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6363_vufs18";
				};
			};
		};

		second_pmic@5 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6373";
			interrupt-controller;
			interrupts = <0x5>;
			reg = <0x5 0x0>;

			mt6373-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6373-auxadc";
				phandle = <0x1a9>;

				chip-temp {
					channel = <0x5>;
				};

				vcore-temp {
					channel = <0x6>;
				};

				vgpu-temp {
					channel = <0x8>;
				};

				vin1-30k {
					channel = <0x13>;
					pures = <0x1>;
				};

				vin1-open {
					channel = <0x13>;
					pures = <0x3>;
				};

				vin2-open {
					channel = <0x14>;
					pures = <0x3>;
				};

				vin3-open {
					channel = <0x15>;
					pures = <0x3>;
				};

				vin4-open {
					channel = <0x16>;
					pures = <0x3>;
				};

				vin5-open {
					channel = <0x17>;
					pures = <0x3>;
				};

				vproc-temp {
					channel = <0x7>;
				};
			};

			mt6373-consys {
				compatible = "mediatek,mt6373-consys";
				phandle = <0x210>;
			};

			mt6373-efuse {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6373-efuse";
				phandle = <0x20f>;

				mt6373_e_data {
					phandle = <0x1aa>;
					reg = <0x5e 0xa>;
				};
			};

			mt6373-pinctrl {
				#gpio-cells = <0x2>;
				compatible = "mediatek,mt6373-pinctrl";
				gpio-controller;
				gpio-ranges = <0x78 0x0 0x0 0xe>;
				phandle = <0x78>;
			};

			mtk-spmi-pmic-debug {
				compatible = "mediatek,spmi-pmic-debug";
			};

			regulators {

				vant18 {
					phandle = <0x21e>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VANT18";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vant18";
				};

				vaud18 {
					phandle = <0x224>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VAUD18";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vaud18";
				};

				vaux18 {
					phandle = <0x218>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VAUX18";
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "mt6373_vaux18";
				};

				vbuck0 {
					phandle = <0x211>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK0";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck0";
				};

				vbuck1 {
					phandle = <0x212>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK1";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck1";
				};

				vbuck2 {
					phandle = <0x213>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK2";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck2";
				};

				vbuck3 {
					phandle = <0x115>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK3";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck3";
				};

				vbuck4 {
					phandle = <0x117>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK4";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck4";
				};

				vbuck4-ufs {
					phandle = <0x214>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK4_UFS";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x28700d>;
					regulator-min-microvolt = <0x0>;
					regulator-name = "mt6373_vbuck4_ufs";
				};

				vbuck5 {
					phandle = <0x215>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK5";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck5";
				};

				vbuck7 {
					phandle = <0x216>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK7";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck7";
				};

				vbuck8 {
					phandle = <0x217>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-compatible = "VBUCK8";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck8";
				};

				vbuck9 {
					phandle = <0x58>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-compatible = "VBUCK9";
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "mt6373_vbuck9";
				};

				vcn18io {
					phandle = <0x228>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VCN18IO";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vcn18io";
				};

				vcn33_1 {
					phandle = <0x225>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VCN33_1";
					regulator-enable-ramp-delay = <0xd2>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vcn33_1";
				};

				vcn33_2 {
					phandle = <0x226>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VCN33_2";
					regulator-enable-ramp-delay = <0xd2>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vcn33_2";
				};

				vcn33_3 {
					phandle = <0x227>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VCN33_3";
					regulator-enable-ramp-delay = <0xd2>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vcn33_3";
				};

				vefuse {
					phandle = <0x229>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VEFUSE";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vefuse";
				};

				vfp {
					phandle = <0x221>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VFP";
					regulator-enable-ramp-delay = <0xd2>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vfp";
				};

				vibr {
					phandle = <0x186>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VIBR";
					regulator-enable-ramp-delay = <0xd2>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vibr";
				};

				vio28 {
					phandle = <0x220>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VIO28";
					regulator-enable-ramp-delay = <0xd2>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vio28";
				};

				vmc {
					phandle = <0x14b>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VMC";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vmc";
				};

				vmch {
					phandle = <0x223>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VMCH";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vmch";
				};

				vmch-eint-high {
					phandle = <0x14a>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VMCH_EINT_HIGH";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vmch_eint_high";
				};

				vrf09-aif {
					phandle = <0x21c>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF09_AIF";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vrf09_aif";
				};

				vrf12-aif {
					phandle = <0x21d>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF12_AIF";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "mt6373_vrf12_aif";
				};

				vrf13-aif {
					phandle = <0x219>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF13_AIF";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vrf13_aif";
				};

				vrf18-aif {
					phandle = <0x21a>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRF18_AIF";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vrf18_aif";
				};

				vrfio18-aif {
					phandle = <0x21b>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VRFIO18_AIF";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "mt6373_vrfio18_aif";
				};

				vsram-digrf-aif {
					phandle = <0x21f>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VSRAM_DIGRF_AIF";
					regulator-enable-ramp-delay = <0xb4>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "mt6373_vsram_digrf_aif";
				};

				vtp {
					phandle = <0x222>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-compatible = "VTP";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vtp";
				};

				vusb {
					phandle = <0x141>;
					regulator-allowed-modes = <0x0 0x2>;
					regulator-always-on;
					regulator-compatible = "VUSB";
					regulator-enable-ramp-delay = <0x2d0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "mt6373_vusb";
				};
			};
		};
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x8f>;
	};

	sspm@1c300000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc";
		interrupts = <0x0 0x1a5 0x4 0x0>;
		phandle = <0x233>;
		reg = <0x0 0x1c300000 0x0 0x40000 0x0 0x1c340000 0x0 0x10000 0x0 0x1c380000 0x0 0x80>;
		reg-names = "sspm_base", "cfgreg", "mbox_share";
		sspm-res-ram-size = <0x110000>;
		sspm-res-ram-start = <0x0>;
		sspm-share-region-base = <0x38000>;
		sspm-share-region-size = <0x8000>;
	};

	ssram1@1c350000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_1";
		ranges = <0x0 0x0 0x1c350000 0x80>;
		reg = <0x0 0x1c350000 0x0 0x80>;

		tiny-mbox@0 {
			compatible = "arm,scmi-shmem";
			phandle = <0x7a>;
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_2";
		ranges = <0x0 0x0 0x1c360000 0x80>;
		reg = <0x0 0x1c360000 0x0 0x80>;

		tiny-mbox@1 {
			compatible = "arm,scmi-shmem";
			phandle = <0x7b>;
			reg = <0x0 0x80>;
		};
	};

	subpmic-pmu-eint {
		phandle = <0x254>;
	};

	swpm {
		compatible = "mediatek,mtk-swpm";
		phandle = <0x36f>;
		pmu-ai-support = <0x0>;
		pmu-boundary-num = <0x0>;
		pmu-dsu-support = <0x1>;
		pmu-dsu-type = <0xb>;
	};

	syscon@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-topckgen", "syscon";
		hw-voter-regmap = <0x5b>;
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x1a>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	syscon@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-infracfg_ao", "syscon";
		phandle = <0x1b>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	syscon@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-apmixedsys", "syscon";
		hw-voter-regmap = <0x5b>;
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x4d>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	syscon@1002a000 {
		compatible = "mediatek,mt6989-bcrm_infra1_bus", "syscon";
		phandle = <0x1c7>;
		reg = <0x0 0x1002a000 0x0 0x1000>;
	};

	syscon@1002c000 {
		compatible = "mediatek,mt6989-ifr_bus", "syscon";
		phandle = <0x5d>;
		reg = <0x0 0x1002c000 0x0 0x1000>;
	};

	syscon@10270000 {
		compatible = "mediatek,mt6989-nemicfg_ao_mem_prot_reg_bus", "syscon";
		phandle = <0x5e>;
		reg = <0x0 0x10270000 0x0 0x1000>;
	};

	syscon@1030e000 {
		compatible = "mediatek,mt6989-semicfg_ao_mem_prot_reg_bus", "syscon";
		phandle = <0x5f>;
		reg = <0x0 0x1030e000 0x0 0x1000>;
	};

	syscon@10320000 {
		compatible = "mediatek,mt6989-hwv", "syscon";
		phandle = <0x5b>;
		reg = <0x0 0x10320000 0x0 0x2000>;
	};

	syscon@1070e000 {
		compatible = "mediatek,mt6989-bcrm_ssr_bus", "syscon";
		phandle = <0x1c8>;
		reg = <0x0 0x1070e000 0x0 0x1000>;
	};

	syscon@11036000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-pericfg_ao", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x4b>;
		reg = <0x0 0x11036000 0x0 0x1000>;
	};

	syscon@11050000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-audiosys", "syscon";
		phandle = <0x4a>;
		reg = <0x0 0x11050000 0x0 0x1000>;
	};

	syscon@11284000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-imp_iic_wrap_c", "syscon";
		phandle = <0x49>;
		reg = <0x0 0x11284000 0x0 0x1000>;
	};

	syscon@112b8000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ufscfg_ao", "syscon", "simple-mfd";
		phandle = <0x159>;
		reg = <0x0 0x112b8000 0x0 0x1000>;

		reset-controller {
			#reset-cells = <0x1>;
			compatible = "ti,syscon-reset";
			phandle = <0x1c9>;
			ti,reset-bits = <0x48 0x8 0x4c 0x8 0x0 0x0 0x1c>;
		};
	};

	syscon@112bb000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ufscfg_pdn", "syscon", "simple-mfd";
		phandle = <0x15a>;
		reg = <0x0 0x112bb000 0x0 0x1000>;

		reset-controller {
			#reset-cells = <0x1>;
			compatible = "ti,syscon-reset";
			phandle = <0x15c>;
			ti,reset-bits = <0x48 0x0 0x4c 0x0 0x0 0x0 0x1c 0x48 0x1 0x4c 0x1 0x0 0x0 0x1c 0x48 0x2 0x4c 0x2 0x0 0x0 0x1c>;
		};
	};

	syscon@112e0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-pextpcfg_ao", "syscon";
		phandle = <0x48>;
		reg = <0x0 0x112e0000 0x0 0x1000>;
	};

	syscon@11d04000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-imp_iic_wrap_s", "syscon";
		phandle = <0x47>;
		reg = <0x0 0x11d04000 0x0 0x1000>;
	};

	syscon@11d24000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-imp_iic_wrap_es", "syscon";
		phandle = <0x46>;
		reg = <0x0 0x11d24000 0x0 0x1000>;
	};

	syscon@11f02000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-imp_iic_wrap_n", "syscon";
		phandle = <0x45>;
		reg = <0x0 0x11f02000 0x0 0x1000>;
	};

	syscon@13fa0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mfgpll_pll_ctrl", "syscon";
		phandle = <0x1ca>;
		reg = <0x0 0x13fa0000 0x0 0x400>;
	};

	syscon@13fa0400 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mfgpll_sc0_pll_ctrl", "syscon";
		phandle = <0x1cb>;
		reg = <0x0 0x13fa0400 0x0 0x400>;
	};

	syscon@13fa0800 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mfgpll_sc1_pll_ctrl", "syscon";
		phandle = <0x1cc>;
		reg = <0x0 0x13fa0800 0x0 0x1000>;
	};

	syscon@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mmsys0", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x44>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	syscon@14200000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mmsys1", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x43>;
		reg = <0x0 0x14200000 0x0 0x1000>;
	};

	syscon@14400000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ovlsys_config", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x42>;
		reg = <0x0 0x14400000 0x0 0x1000>;
	};

	syscon@14600000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ovlsys1_config", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x41>;
		reg = <0x0 0x14600000 0x0 0x1000>;
	};

	syscon@15000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-imgsys_main", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x40>;
		reg = <0x0 0x15000000 0x0 0x1000>;
	};

	syscon@15110000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-dip_top_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x3f>;
		reg = <0x0 0x15110000 0x0 0x1000>;
	};

	syscon@15130000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-dip_nr1_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x3e>;
		reg = <0x0 0x15130000 0x0 0x1000>;
	};

	syscon@15170000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-dip_nr2_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x3d>;
		reg = <0x0 0x15170000 0x0 0x1000>;
	};

	syscon@15220000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-wpe1_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x3c>;
		reg = <0x0 0x15220000 0x0 0x1000>;
	};

	syscon@15520000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-wpe2_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x3b>;
		reg = <0x0 0x15520000 0x0 0x1000>;
	};

	syscon@15620000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-wpe3_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x3a>;
		reg = <0x0 0x15620000 0x0 0x1000>;
	};

	syscon@15710000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-traw_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x39>;
		reg = <0x0 0x15710000 0x0 0x1000>;
	};

	syscon@15740000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-traw_cap_dip1", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x38>;
		reg = <0x0 0x15740000 0x0 0x1000>;
	};

	syscon@15780000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-img_vcore_d1a", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x37>;
		reg = <0x0 0x15780000 0x0 0x1000>;
	};

	syscon@1600f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-vdecsys_soc", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x36>;
		reg = <0x0 0x1600f000 0x0 0x1000>;
	};

	syscon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-vdecsys", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x35>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	syscon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-vencsys", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x34>;
		reg = <0x0 0x17000000 0x0 0x1000>;
	};

	syscon@17800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-vencsys_c1", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x33>;
		reg = <0x0 0x17800000 0x0 0x1000>;
	};

	syscon@17c00000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-vencsys_c2", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x32>;
		reg = <0x0 0x17c00000 0x0 0x1000>;
	};

	syscon@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_main", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x2e>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	syscon@1a04e000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_rmsa", "syscon";
		phandle = <0x2d>;
		reg = <0x0 0x1a04e000 0x0 0x1000>;
	};

	syscon@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_rawa", "syscon";
		phandle = <0x2c>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	syscon@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_yuva", "syscon";
		phandle = <0x2b>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	syscon@1a08e000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_rmsb", "syscon";
		phandle = <0x2a>;
		reg = <0x0 0x1a08e000 0x0 0x1000>;
	};

	syscon@1a08f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_rawb", "syscon";
		phandle = <0x29>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	syscon@1a0af000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_yuvb", "syscon";
		phandle = <0x28>;
		reg = <0x0 0x1a0af000 0x0 0x1000>;
	};

	syscon@1a0ce000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_rmsc", "syscon";
		phandle = <0x27>;
		reg = <0x0 0x1a0ce000 0x0 0x1000>;
	};

	syscon@1a0cf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_rawc", "syscon";
		phandle = <0x26>;
		reg = <0x0 0x1a0cf000 0x0 0x1000>;
	};

	syscon@1a0ef000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_yuvc", "syscon";
		phandle = <0x25>;
		reg = <0x0 0x1a0ef000 0x0 0x1000>;
	};

	syscon@1a170000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_mraw", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x24>;
		reg = <0x0 0x1a170000 0x0 0x1000>;
	};

	syscon@1a1d0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-camsys_ipe", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x23>;
		reg = <0x0 0x1a1d0000 0x0 0x1000>;
	};

	syscon@1b200000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ccu", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x22>;
		reg = <0x0 0x1b200000 0x0 0x1000>;
	};

	syscon@1b204000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-cam_vcore", "syscon";
		phandle = <0x21>;
		reg = <0x0 0x1b204000 0x0 0x1000>;
	};

	syscon@1c000000 {
		compatible = "mediatek,mt6989-mminfra_hwv", "syscon";
		phandle = <0x63>;
		reg = <0x0 0x1c000000 0x0 0x1000>;
	};

	syscon@1c00c000 {
		compatible = "mediatek,mt6989-vlpcfg_bus", "syscon";
		phandle = <0x60>;
		reg = <0x0 0x1c00c000 0x0 0x1000>;
	};

	syscon@1c013000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-vlp_cksys", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x4c>;
		reg = <0x0 0x1c013000 0x0 0x1000>;
	};

	syscon@1cb21000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-scp", "syscon";
		phandle = <0x31>;
		reg = <0x0 0x1cb21000 0x0 0x1000>;
	};

	syscon@1cbb8000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-scp_iic", "syscon";
		hw-voter-regmap = <0x5b>;
		phandle = <0x30>;
		reg = <0x0 0x1cbb8000 0x0 0x1000>;
	};

	syscon@1cbe1000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-scp_fast_iic", "syscon";
		phandle = <0x2f>;
		reg = <0x0 0x1cbe1000 0x0 0x1000>;
	};

	syscon@1e800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mminfra_config", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x20>;
		reg = <0x0 0x1e800000 0x0 0x1000>;
	};

	syscon@1e8ff000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mminfra_ao_config", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x1f>;
		reg = <0x0 0x1e8ff000 0x0 0x1000>;
	};

	syscon@1ec24000 {
		compatible = "mediatek,mt6989-hfrp_2_bus", "syscon";
		phandle = <0x61>;
		reg = <0x0 0x1ec24000 0x0 0x1000>;
	};

	syscon@1ec3a000 {
		compatible = "mediatek,mt6989-mm_hwv", "syscon";
		phandle = <0x5c>;
		reg = <0x0 0x1ec3a000 0x0 0x2000>;
	};

	syscon@1eca5000 {
		compatible = "mediatek,mt6989-hfrp_1_bus", "syscon";
		phandle = <0x62>;
		reg = <0x0 0x1eca5000 0x0 0x1000>;
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mdpsys", "syscon";
		mm-hw-ccf-regmap = <0x5c>;
		phandle = <0x1e>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	syscon@1f800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-mdpsys1", "syscon";
		phandle = <0x1c>;
		reg = <0x0 0x1f800000 0x0 0x1000>;
	};

	syscon@c030000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ccipll_pll_ctrl", "syscon";
		phandle = <0x4e>;
		reg = <0x0 0xc030000 0x0 0x400>;
	};

	syscon@c030400 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-armpll_ll_pll_ctrl", "syscon";
		phandle = <0x4f>;
		reg = <0x0 0xc030400 0x0 0x400>;
	};

	syscon@c030800 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-armpll_bl_pll_ctrl", "syscon";
		phandle = <0x50>;
		reg = <0x0 0xc030800 0x0 0x400>;
	};

	syscon@c030c00 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-armpll_b_pll_ctrl", "syscon";
		phandle = <0x51>;
		reg = <0x0 0xc030c00 0x0 0x1000>;
	};

	syscon@c034000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6989-ptppll_pll_ctrl", "syscon";
		phandle = <0x52>;
		reg = <0x0 0xc034000 0x0 0x1000>;
	};

	systimer@1cc10000 {
		clocks = <0x16c>;
		compatible = "mediatek,mt6989-timer", "mediatek,mt6765-timer";
		interrupts = <0x0 0x19d 0x4 0x0 0x0 0x19e 0x4 0x0 0x0 0x19f 0x4 0x0>;
		phandle = <0x352>;
		reg = <0x0 0x1cc10000 0x0 0x1000>;
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-big-index = <0x18>;
		cpu-little-index = <0xf>;
		cpu-map = <0x1>;
		cpu-type = <0x1>;
	};

	therm-intf@114000 {
		compatible = "mediatek,therm_intf";
		phandle = <0x38f>;
		reg = <0x0 0x114000 0x0 0x400 0x0 0xc0dcf50 0x0 0x400>;
		reg-names = "therm_sram", "therm_cputcm";
	};

	thermal-ntc1@1cc00554 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x1ac>;
		reg = <0x0 0x1cc00554 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc2@1cc00558 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x1ad>;
		reg = <0x0 0x1cc00558 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc3@1cc0055c {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x1ae>;
		reg = <0x0 0x1cc0055c 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc4 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0xa6 0x14>;
		phandle = <0x1b0>;
		temperature-lookup-table = <0xffff63c0 0x707 0xffff67a8 0x704 0xffff6b90 0x700 0xffff6f78 0x6fd 0xffff7360 0x6fa 0xffff7748 0x6f6 0xffff7b30 0x6f2 0xffff7f18 0x6ee 0xffff8300 0x6e9 0xffff86e8 0x6e4 0xffff8ad0 0x6df 0xffff8eb8 0x6da 0xffff92a0 0x6d5 0xffff9688 0x6cf 0xffff9a70 0x6c9 0xffff9e58 0x6c2 0xffffa240 0x6bb 0xffffa628 0x6b4 0xffffaa10 0x6ad 0xffffadf8 0x6a5 0xffffb1e0 0x69c 0xffffb5c8 0x694 0xffffb9b0 0x68b 0xffffbd98 0x681 0xffffc180 0x677 0xffffc568 0x66d 0xffffc950 0x662 0xffffcd38 0x657 0xffffd120 0x64c 0xffffd508 0x640 0xffffd8f0 0x633 0xffffdcd8 0x626 0xffffe0c0 0x619 0xffffe4a8 0x60b 0xffffe890 0x5fc 0xffffec78 0x5ee 0xfffff060 0x5de 0xfffff448 0x5cf 0xfffff830 0x5bf 0xfffffc18 0x5ae 0x0 0x59d 0x3e8 0x58b 0x7d0 0x57a 0xbb8 0x567 0xfa0 0x555 0x1388 0x542 0x1770 0x52e 0x1b58 0x51a 0x1f40 0x506 0x2328 0x4f2 0x2710 0x4dd 0x2af8 0x4c9 0x2ee0 0x4b3 0x32c8 0x49e 0x36b0 0x489 0x3a98 0x473 0x3e80 0x45d 0x4268 0x447 0x4650 0x431 0x4a38 0x41b 0x4e20 0x405 0x5208 0x3ef 0x55f0 0x3d9 0x59d8 0x3c3 0x5dc0 0x3ad 0x61a8 0x398 0x6590 0x382 0x6978 0x36c 0x6d60 0x357 0x7148 0x342 0x7530 0x32d 0x7918 0x318 0x7d00 0x304 0x80e8 0x2ef 0x84d0 0x2db 0x88b8 0x2c8 0x8ca0 0x2b4 0x9088 0x2a1 0x9470 0x28f 0x9858 0x27c 0x9c40 0x26a 0xa028 0x259 0xa410 0x247 0xa7f8 0x236 0xabe0 0x226 0xafc8 0x216 0xb3b0 0x206 0xb798 0x1f6 0xbb80 0x1e7 0xbf68 0x1d8 0xc350 0x1ca 0xc738 0x1bc 0xcb20 0x1ae 0xcf08 0x1a1 0xd2f0 0x194 0xd6d8 0x188 0xdac0 0x17c 0xdea8 0x170 0xe290 0x164 0xe678 0x159 0xea60 0x14e 0xee48 0x144 0xf230 0x139 0xf618 0x12f 0xfa00 0x126 0xfde8 0x11c 0x101d0 0x113 0x105b8 0x10b 0x109a0 0x102 0x10d88 0xfa 0x11170 0xf2 0x11558 0xea 0x11940 0xe3 0x11d28 0xdc 0x12110 0xd5 0x124f8 0xce 0x128e0 0xc7 0x12cc8 0xc1 0x130b0 0xbb 0x13498 0xb5 0x13880 0xaf 0x13c68 0xaa 0x14050 0xa4 0x14438 0x9f 0x14820 0x9a 0x14c08 0x95 0x14ff0 0x91 0x153d8 0x8c 0x157c0 0x88 0x15ba8 0x84 0x15f90 0x80 0x16378 0x7c 0x16760 0x78 0x16b48 0x74 0x16f30 0x71 0x17318 0x6d 0x17700 0x6a 0x17ae8 0x67 0x17ed0 0x63 0x182b8 0x60 0x186a0 0x5e 0x18a88 0x5b 0x18e70 0x58 0x19258 0x55 0x19640 0x53 0x19a28 0x50 0x19e10 0x4e 0x1a1f8 0x4c 0x1a5e0 0x49 0x1a9c8 0x47 0x1adb0 0x45 0x1b198 0x43 0x1b580 0x41 0x1b968 0x3f 0x1bd50 0x3d 0x1c138 0x3c 0x1c520 0x3a 0x1c908 0x38 0x1ccf0 0x37 0x1d0d8 0x35 0x1d4c0 0x34 0x1d8a8 0x32 0x1dc90 0x31 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2d>;
	};

	thermal-ntc5 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0xa6 0x15>;
		phandle = <0x1b1>;
		temperature-lookup-table = <0xffff63c0 0x707 0xffff67a8 0x704 0xffff6b90 0x700 0xffff6f78 0x6fd 0xffff7360 0x6fa 0xffff7748 0x6f6 0xffff7b30 0x6f2 0xffff7f18 0x6ee 0xffff8300 0x6e9 0xffff86e8 0x6e4 0xffff8ad0 0x6df 0xffff8eb8 0x6da 0xffff92a0 0x6d5 0xffff9688 0x6cf 0xffff9a70 0x6c9 0xffff9e58 0x6c2 0xffffa240 0x6bb 0xffffa628 0x6b4 0xffffaa10 0x6ad 0xffffadf8 0x6a5 0xffffb1e0 0x69c 0xffffb5c8 0x694 0xffffb9b0 0x68b 0xffffbd98 0x681 0xffffc180 0x677 0xffffc568 0x66d 0xffffc950 0x662 0xffffcd38 0x657 0xffffd120 0x64c 0xffffd508 0x640 0xffffd8f0 0x633 0xffffdcd8 0x626 0xffffe0c0 0x619 0xffffe4a8 0x60b 0xffffe890 0x5fc 0xffffec78 0x5ee 0xfffff060 0x5de 0xfffff448 0x5cf 0xfffff830 0x5bf 0xfffffc18 0x5ae 0x0 0x59d 0x3e8 0x58b 0x7d0 0x57a 0xbb8 0x567 0xfa0 0x555 0x1388 0x542 0x1770 0x52e 0x1b58 0x51a 0x1f40 0x506 0x2328 0x4f2 0x2710 0x4dd 0x2af8 0x4c9 0x2ee0 0x4b3 0x32c8 0x49e 0x36b0 0x489 0x3a98 0x473 0x3e80 0x45d 0x4268 0x447 0x4650 0x431 0x4a38 0x41b 0x4e20 0x405 0x5208 0x3ef 0x55f0 0x3d9 0x59d8 0x3c3 0x5dc0 0x3ad 0x61a8 0x398 0x6590 0x382 0x6978 0x36c 0x6d60 0x357 0x7148 0x342 0x7530 0x32d 0x7918 0x318 0x7d00 0x304 0x80e8 0x2ef 0x84d0 0x2db 0x88b8 0x2c8 0x8ca0 0x2b4 0x9088 0x2a1 0x9470 0x28f 0x9858 0x27c 0x9c40 0x26a 0xa028 0x259 0xa410 0x247 0xa7f8 0x236 0xabe0 0x226 0xafc8 0x216 0xb3b0 0x206 0xb798 0x1f6 0xbb80 0x1e7 0xbf68 0x1d8 0xc350 0x1ca 0xc738 0x1bc 0xcb20 0x1ae 0xcf08 0x1a1 0xd2f0 0x194 0xd6d8 0x188 0xdac0 0x17c 0xdea8 0x170 0xe290 0x164 0xe678 0x159 0xea60 0x14e 0xee48 0x144 0xf230 0x139 0xf618 0x12f 0xfa00 0x126 0xfde8 0x11c 0x101d0 0x113 0x105b8 0x10b 0x109a0 0x102 0x10d88 0xfa 0x11170 0xf2 0x11558 0xea 0x11940 0xe3 0x11d28 0xdc 0x12110 0xd5 0x124f8 0xce 0x128e0 0xc7 0x12cc8 0xc1 0x130b0 0xbb 0x13498 0xb5 0x13880 0xaf 0x13c68 0xaa 0x14050 0xa4 0x14438 0x9f 0x14820 0x9a 0x14c08 0x95 0x14ff0 0x91 0x153d8 0x8c 0x157c0 0x88 0x15ba8 0x84 0x15f90 0x80 0x16378 0x7c 0x16760 0x78 0x16b48 0x74 0x16f30 0x71 0x17318 0x6d 0x17700 0x6a 0x17ae8 0x67 0x17ed0 0x63 0x182b8 0x60 0x186a0 0x5e 0x18a88 0x5b 0x18e70 0x58 0x19258 0x55 0x19640 0x53 0x19a28 0x50 0x19e10 0x4e 0x1a1f8 0x4c 0x1a5e0 0x49 0x1a9c8 0x47 0x1adb0 0x45 0x1b198 0x43 0x1b580 0x41 0x1b968 0x3f 0x1bd50 0x3d 0x1c138 0x3c 0x1c520 0x3a 0x1c908 0x38 0x1ccf0 0x37 0x1d0d8 0x35 0x1d4c0 0x34 0x1d8a8 0x32 0x1dc90 0x31 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2d>;
	};

	thermal-ntc6 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0xa6 0x16>;
		phandle = <0x1b2>;
		temperature-lookup-table = <0xffff63c0 0x707 0xffff67a8 0x704 0xffff6b90 0x700 0xffff6f78 0x6fd 0xffff7360 0x6fa 0xffff7748 0x6f6 0xffff7b30 0x6f2 0xffff7f18 0x6ee 0xffff8300 0x6e9 0xffff86e8 0x6e4 0xffff8ad0 0x6df 0xffff8eb8 0x6da 0xffff92a0 0x6d5 0xffff9688 0x6cf 0xffff9a70 0x6c9 0xffff9e58 0x6c2 0xffffa240 0x6bb 0xffffa628 0x6b4 0xffffaa10 0x6ad 0xffffadf8 0x6a5 0xffffb1e0 0x69c 0xffffb5c8 0x694 0xffffb9b0 0x68b 0xffffbd98 0x681 0xffffc180 0x677 0xffffc568 0x66d 0xffffc950 0x662 0xffffcd38 0x657 0xffffd120 0x64c 0xffffd508 0x640 0xffffd8f0 0x633 0xffffdcd8 0x626 0xffffe0c0 0x619 0xffffe4a8 0x60b 0xffffe890 0x5fc 0xffffec78 0x5ee 0xfffff060 0x5de 0xfffff448 0x5cf 0xfffff830 0x5bf 0xfffffc18 0x5ae 0x0 0x59d 0x3e8 0x58b 0x7d0 0x57a 0xbb8 0x567 0xfa0 0x555 0x1388 0x542 0x1770 0x52e 0x1b58 0x51a 0x1f40 0x506 0x2328 0x4f2 0x2710 0x4dd 0x2af8 0x4c9 0x2ee0 0x4b3 0x32c8 0x49e 0x36b0 0x489 0x3a98 0x473 0x3e80 0x45d 0x4268 0x447 0x4650 0x431 0x4a38 0x41b 0x4e20 0x405 0x5208 0x3ef 0x55f0 0x3d9 0x59d8 0x3c3 0x5dc0 0x3ad 0x61a8 0x398 0x6590 0x382 0x6978 0x36c 0x6d60 0x357 0x7148 0x342 0x7530 0x32d 0x7918 0x318 0x7d00 0x304 0x80e8 0x2ef 0x84d0 0x2db 0x88b8 0x2c8 0x8ca0 0x2b4 0x9088 0x2a1 0x9470 0x28f 0x9858 0x27c 0x9c40 0x26a 0xa028 0x259 0xa410 0x247 0xa7f8 0x236 0xabe0 0x226 0xafc8 0x216 0xb3b0 0x206 0xb798 0x1f6 0xbb80 0x1e7 0xbf68 0x1d8 0xc350 0x1ca 0xc738 0x1bc 0xcb20 0x1ae 0xcf08 0x1a1 0xd2f0 0x194 0xd6d8 0x188 0xdac0 0x17c 0xdea8 0x170 0xe290 0x164 0xe678 0x159 0xea60 0x14e 0xee48 0x144 0xf230 0x139 0xf618 0x12f 0xfa00 0x126 0xfde8 0x11c 0x101d0 0x113 0x105b8 0x10b 0x109a0 0x102 0x10d88 0xfa 0x11170 0xf2 0x11558 0xea 0x11940 0xe3 0x11d28 0xdc 0x12110 0xd5 0x124f8 0xce 0x128e0 0xc7 0x12cc8 0xc1 0x130b0 0xbb 0x13498 0xb5 0x13880 0xaf 0x13c68 0xaa 0x14050 0xa4 0x14438 0x9f 0x14820 0x9a 0x14c08 0x95 0x14ff0 0x91 0x153d8 0x8c 0x157c0 0x88 0x15ba8 0x84 0x15f90 0x80 0x16378 0x7c 0x16760 0x78 0x16b48 0x74 0x16f30 0x71 0x17318 0x6d 0x17700 0x6a 0x17ae8 0x67 0x17ed0 0x63 0x182b8 0x60 0x186a0 0x5e 0x18a88 0x5b 0x18e70 0x58 0x19258 0x55 0x19640 0x53 0x19a28 0x50 0x19e10 0x4e 0x1a1f8 0x4c 0x1a5e0 0x49 0x1a9c8 0x47 0x1adb0 0x45 0x1b198 0x43 0x1b580 0x41 0x1b968 0x3f 0x1bd50 0x3d 0x1c138 0x3c 0x1c520 0x3a 0x1c908 0x38 0x1ccf0 0x37 0x1d0d8 0x35 0x1d4c0 0x34 0x1d8a8 0x32 0x1dc90 0x31 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2d>;
	};

	thermal-ntc6@1cc0354c {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x1af>;
		reg = <0x0 0x1cc0354c 0x0 0x4>;
		status = "disabled";
		temperature-lookup-table = <0xffff63c0 0x512cd5 0xffff67a8 0x4b186a 0xffff6b90 0x458458 0xffff6f78 0x406521 0xffff7360 0x3bb062 0xffff7748 0x375cb6 0xffff7b30 0x33619c 0xffff7f18 0x2fb760 0xffff8300 0x2c5708 0xffff86e8 0x293a3d 0xffff8ad0 0x265b42 0xffff8eb8 0x23b4dc 0xffff92a0 0x21424e 0xffff9688 0x1eff46 0xffff9a70 0x1ce7d6 0xffff9e58 0x1af86a 0xffffa240 0x192dbe 0xffffa628 0x1784da 0xffffaa10 0x15fb07 0xffffadf8 0x148dc8 0xffffb1e0 0x133ada 0xffffb5c8 0x12002c 0xffffb9b0 0x10dbd6 0xffffbd98 0xfcc1e 0xffffc180 0xecf6c 0xffffc568 0xde44c 0xffffc950 0xd0966 0xffffcd38 0xc3d81 0xffffd120 0xb7f7d 0xffffd508 0xace50 0xffffd8f0 0xa2908 0xffffdcd8 0x98ec3 0xffffe0c0 0x8feb5 0xffffe4a8 0x8781f 0xffffe890 0x7fa53 0xffffec78 0x784af 0xfffff060 0x7169e 0xfffff448 0x6af97 0xfffff830 0x64f1d 0xfffffc18 0x5f4b8 0x0 0x59fff 0x3e8 0x5508b 0x7d0 0x50602 0xbb8 0x4c00d 0xfa0 0x47e5d 0x1388 0x440a9 0x1770 0x406ac 0x1b58 0x3d028 0x1f40 0x39ce1 0x2328 0x36ca2 0x2710 0x33f37 0x2af8 0x31473 0x2ee0 0x2ec28 0x32c8 0x2c630 0x36b0 0x2a263 0x3a98 0x2809f 0x3e80 0x260c4 0x4268 0x242b2 0x4650 0x2264d 0x4a38 0x20b7b 0x4e20 0x1f223 0x5208 0x1da2e 0x55f0 0x1c387 0x59d8 0x1ae19 0x5dc0 0x199d2 0x61a8 0x186a0 0x6590 0x17473 0x6978 0x1633b 0x6d60 0x152ea 0x7148 0x14373 0x7530 0x134c9 0x7918 0x126e0 0x7d00 0x119ad 0x80e8 0x10d26 0x84d0 0x10141 0x88b8 0xf5f5 0x8ca0 0xeb3a 0x9088 0xe107 0x9470 0xd755 0x9858 0xce1d 0x9c40 0xc558 0xa028 0xbd00 0xa410 0xb50f 0xa7f8 0xad7f 0xabe0 0xa64c 0xafc8 0x9f70 0xb3b0 0x98e7 0xb798 0x92ac 0xbb80 0x8cbc 0xbf68 0x8712 0xc350 0x81ab 0xc738 0x7c83 0xcb20 0x7797 0xcf08 0x72e4 0xd2f0 0x6e68 0xd6d8 0x6a1f 0xdac0 0x6607 0xdea8 0x621d 0xe290 0x5e5f 0xe678 0x5acb 0xea60 0x5760 0xee48 0x541a 0xf230 0x50f8 0xf618 0x4df9 0xfa00 0x4b1a 0xfde8 0x485b 0x101d0 0x45b9 0x105b8 0x4333 0x109a0 0x40c8 0x10d88 0x3e77 0x11170 0x3c3f 0x11558 0x3a1e 0x11940 0x3813 0x11d28 0x361d 0x12110 0x343c 0x124f8 0x326e 0x128e0 0x30b2 0x12cc8 0x2f08 0x130b0 0x2d6f 0x13498 0x2be6 0x13880 0x2a6d 0x13c68 0x2902 0x14050 0x27a5 0x14438 0x2656 0x14820 0x2513 0x14c08 0x23dd 0x14ff0 0x22b3 0x153d8 0x2194 0x157c0 0x207f 0x15ba8 0x1f75 0x15f90 0x1e75 0x16378 0x1d7f 0x16760 0x1c91 0x16b48 0x1bac 0x16f30 0x1ad0 0x17318 0x19fb 0x17700 0x192e 0x17ae8 0x1869 0x17ed0 0x17ab 0x182b8 0x16f3 0x186a0 0x1642 0x18a88 0x1597 0x18e70 0x14f2 0x19258 0x1453 0x19640 0x13ba 0x19a28 0x1325 0x19e10 0x1296 0x1a1f8 0x120c 0x1a5e0 0x1186 0x1a9c8 0x1105 0x1adb0 0x1089 0x1b198 0x1010 0x1b580 0xf9c 0x1b968 0xf2b 0x1bd50 0xebe 0x1c138 0xe55 0x1c520 0xdef 0x1c908 0xd8d 0x1ccf0 0xd2e 0x1d0d8 0xcd1 0x1d4c0 0xc78 0x1d8a8 0xc22 0x1dc90 0xbce 0x1e078 0xb7d 0x1e460 0xb2f 0x1e848 0xae3>;
	};

	thermal-ntc7 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0xa6 0x17>;
		phandle = <0x1b3>;
		temperature-lookup-table = <0xffff63c0 0x707 0xffff67a8 0x704 0xffff6b90 0x700 0xffff6f78 0x6fd 0xffff7360 0x6fa 0xffff7748 0x6f6 0xffff7b30 0x6f2 0xffff7f18 0x6ee 0xffff8300 0x6e9 0xffff86e8 0x6e4 0xffff8ad0 0x6df 0xffff8eb8 0x6da 0xffff92a0 0x6d5 0xffff9688 0x6cf 0xffff9a70 0x6c9 0xffff9e58 0x6c2 0xffffa240 0x6bb 0xffffa628 0x6b4 0xffffaa10 0x6ad 0xffffadf8 0x6a5 0xffffb1e0 0x69c 0xffffb5c8 0x694 0xffffb9b0 0x68b 0xffffbd98 0x681 0xffffc180 0x677 0xffffc568 0x66d 0xffffc950 0x662 0xffffcd38 0x657 0xffffd120 0x64c 0xffffd508 0x640 0xffffd8f0 0x633 0xffffdcd8 0x626 0xffffe0c0 0x619 0xffffe4a8 0x60b 0xffffe890 0x5fc 0xffffec78 0x5ee 0xfffff060 0x5de 0xfffff448 0x5cf 0xfffff830 0x5bf 0xfffffc18 0x5ae 0x0 0x59d 0x3e8 0x58b 0x7d0 0x57a 0xbb8 0x567 0xfa0 0x555 0x1388 0x542 0x1770 0x52e 0x1b58 0x51a 0x1f40 0x506 0x2328 0x4f2 0x2710 0x4dd 0x2af8 0x4c9 0x2ee0 0x4b3 0x32c8 0x49e 0x36b0 0x489 0x3a98 0x473 0x3e80 0x45d 0x4268 0x447 0x4650 0x431 0x4a38 0x41b 0x4e20 0x405 0x5208 0x3ef 0x55f0 0x3d9 0x59d8 0x3c3 0x5dc0 0x3ad 0x61a8 0x398 0x6590 0x382 0x6978 0x36c 0x6d60 0x357 0x7148 0x342 0x7530 0x32d 0x7918 0x318 0x7d00 0x304 0x80e8 0x2ef 0x84d0 0x2db 0x88b8 0x2c8 0x8ca0 0x2b4 0x9088 0x2a1 0x9470 0x28f 0x9858 0x27c 0x9c40 0x26a 0xa028 0x259 0xa410 0x247 0xa7f8 0x236 0xabe0 0x226 0xafc8 0x216 0xb3b0 0x206 0xb798 0x1f6 0xbb80 0x1e7 0xbf68 0x1d8 0xc350 0x1ca 0xc738 0x1bc 0xcb20 0x1ae 0xcf08 0x1a1 0xd2f0 0x194 0xd6d8 0x188 0xdac0 0x17c 0xdea8 0x170 0xe290 0x164 0xe678 0x159 0xea60 0x14e 0xee48 0x144 0xf230 0x139 0xf618 0x12f 0xfa00 0x126 0xfde8 0x11c 0x101d0 0x113 0x105b8 0x10b 0x109a0 0x102 0x10d88 0xfa 0x11170 0xf2 0x11558 0xea 0x11940 0xe3 0x11d28 0xdc 0x12110 0xd5 0x124f8 0xce 0x128e0 0xc7 0x12cc8 0xc1 0x130b0 0xbb 0x13498 0xb5 0x13880 0xaf 0x13c68 0xaa 0x14050 0xa4 0x14438 0x9f 0x14820 0x9a 0x14c08 0x95 0x14ff0 0x91 0x153d8 0x8c 0x157c0 0x88 0x15ba8 0x84 0x15f90 0x80 0x16378 0x7c 0x16760 0x78 0x16b48 0x74 0x16f30 0x71 0x17318 0x6d 0x17700 0x6a 0x17ae8 0x67 0x17ed0 0x63 0x182b8 0x60 0x186a0 0x5e 0x18a88 0x5b 0x18e70 0x58 0x19258 0x55 0x19640 0x53 0x19a28 0x50 0x19e10 0x4e 0x1a1f8 0x4c 0x1a5e0 0x49 0x1a9c8 0x47 0x1adb0 0x45 0x1b198 0x43 0x1b580 0x41 0x1b968 0x3f 0x1bd50 0x3d 0x1c138 0x3c 0x1c520 0x3a 0x1c908 0x38 0x1ccf0 0x37 0x1d0d8 0x35 0x1d4c0 0x34 0x1d8a8 0x32 0x1dc90 0x31 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2d>;
	};

	thermal-ntc8 {
		#thermal-sensor-cells = <0x0>;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0xa6 0x18>;
		phandle = <0x1b5>;
		temperature-lookup-table = <0xffff63c0 0x707 0xffff67a8 0x704 0xffff6b90 0x700 0xffff6f78 0x6fd 0xffff7360 0x6fa 0xffff7748 0x6f6 0xffff7b30 0x6f2 0xffff7f18 0x6ee 0xffff8300 0x6e9 0xffff86e8 0x6e4 0xffff8ad0 0x6df 0xffff8eb8 0x6da 0xffff92a0 0x6d5 0xffff9688 0x6cf 0xffff9a70 0x6c9 0xffff9e58 0x6c2 0xffffa240 0x6bb 0xffffa628 0x6b4 0xffffaa10 0x6ad 0xffffadf8 0x6a5 0xffffb1e0 0x69c 0xffffb5c8 0x694 0xffffb9b0 0x68b 0xffffbd98 0x681 0xffffc180 0x677 0xffffc568 0x66d 0xffffc950 0x662 0xffffcd38 0x657 0xffffd120 0x64c 0xffffd508 0x640 0xffffd8f0 0x633 0xffffdcd8 0x626 0xffffe0c0 0x619 0xffffe4a8 0x60b 0xffffe890 0x5fc 0xffffec78 0x5ee 0xfffff060 0x5de 0xfffff448 0x5cf 0xfffff830 0x5bf 0xfffffc18 0x5ae 0x0 0x59d 0x3e8 0x58b 0x7d0 0x57a 0xbb8 0x567 0xfa0 0x555 0x1388 0x542 0x1770 0x52e 0x1b58 0x51a 0x1f40 0x506 0x2328 0x4f2 0x2710 0x4dd 0x2af8 0x4c9 0x2ee0 0x4b3 0x32c8 0x49e 0x36b0 0x489 0x3a98 0x473 0x3e80 0x45d 0x4268 0x447 0x4650 0x431 0x4a38 0x41b 0x4e20 0x405 0x5208 0x3ef 0x55f0 0x3d9 0x59d8 0x3c3 0x5dc0 0x3ad 0x61a8 0x398 0x6590 0x382 0x6978 0x36c 0x6d60 0x357 0x7148 0x342 0x7530 0x32d 0x7918 0x318 0x7d00 0x304 0x80e8 0x2ef 0x84d0 0x2db 0x88b8 0x2c8 0x8ca0 0x2b4 0x9088 0x2a1 0x9470 0x28f 0x9858 0x27c 0x9c40 0x26a 0xa028 0x259 0xa410 0x247 0xa7f8 0x236 0xabe0 0x226 0xafc8 0x216 0xb3b0 0x206 0xb798 0x1f6 0xbb80 0x1e7 0xbf68 0x1d8 0xc350 0x1ca 0xc738 0x1bc 0xcb20 0x1ae 0xcf08 0x1a1 0xd2f0 0x194 0xd6d8 0x188 0xdac0 0x17c 0xdea8 0x170 0xe290 0x164 0xe678 0x159 0xea60 0x14e 0xee48 0x144 0xf230 0x139 0xf618 0x12f 0xfa00 0x126 0xfde8 0x11c 0x101d0 0x113 0x105b8 0x10b 0x109a0 0x102 0x10d88 0xfa 0x11170 0xf2 0x11558 0xea 0x11940 0xe3 0x11d28 0xdc 0x12110 0xd5 0x124f8 0xce 0x128e0 0xc7 0x12cc8 0xc1 0x130b0 0xbb 0x13498 0xb5 0x13880 0xaf 0x13c68 0xaa 0x14050 0xa4 0x14438 0x9f 0x14820 0x9a 0x14c08 0x95 0x14ff0 0x91 0x153d8 0x8c 0x157c0 0x88 0x15ba8 0x84 0x15f90 0x80 0x16378 0x7c 0x16760 0x78 0x16b48 0x74 0x16f30 0x71 0x17318 0x6d 0x17700 0x6a 0x17ae8 0x67 0x17ed0 0x63 0x182b8 0x60 0x186a0 0x5e 0x18a88 0x5b 0x18e70 0x58 0x19258 0x55 0x19640 0x53 0x19a28 0x50 0x19e10 0x4e 0x1a1f8 0x4c 0x1a5e0 0x49 0x1a9c8 0x47 0x1adb0 0x45 0x1b198 0x43 0x1b580 0x41 0x1b968 0x3f 0x1bd50 0x3d 0x1c138 0x3c 0x1c520 0x3a 0x1c908 0x38 0x1ccf0 0x37 0x1d0d8 0x35 0x1d4c0 0x34 0x1d8a8 0x32 0x1dc90 0x31 0x1e078 0x2f 0x1e460 0x2e 0x1e848 0x2d>;
	};

	thermal-zones {
		phandle = <0x390>;

		ambient-ntc {
			phandle = <0x3c8>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b5>;

			trips {

				ambient-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c9>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		ap_ntc {
			phandle = <0x3b3>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ac>;

			trips {

				ap-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3b4>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		apu-a0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x11>;

			trips {

				apu-a0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a3>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		apu-a1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x12>;

			trips {

				apu-a1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a4>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		apu-a2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x13>;

			trips {

				apu-a2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a5>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		apu-a3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x14>;

			trips {

				apu-a3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a6>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		apu-b0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x15>;

			trips {

				apu-b0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a7>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-big-core7-0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0xb>;

			trips {

				cpu-big-core7-0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x39d>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-big-core7-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0xc>;

			trips {

				cpu-big-core7-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x39e>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-dsu0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0xd>;

			trips {

				cpu-dsu0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x39f>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-dsu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0xe>;

			trips {

				cpu-dsu1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a0>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-dsu2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0xf>;

			trips {

				cpu-dsu2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a1>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-dsu3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x10>;

			trips {

				cpu-dsu3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a2>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-little-core0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1>;

			trips {

				cpu-little-core0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x393>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-little-core1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x2>;

			trips {

				cpu-little-core1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x394>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-little-core2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x3>;

			trips {

				cpu-little-core2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x395>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-little-core3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x4>;

			trips {

				cpu-little-core3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x396>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-medium-core4-0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x5>;

			trips {

				cpu-medium-core4-0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x397>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-medium-core4-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x6>;

			trips {

				cpu-medium-core4-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x398>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-medium-core5-0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x7>;

			trips {

				cpu-medium-core5-0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x399>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-medium-core5-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x8>;

			trips {

				cpu-medium-core5-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x39a>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-medium-core6-0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x9>;

			trips {

				cpu-medium-core4-0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x39b>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		cpu-medium-core6-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0xa>;

			trips {

				cpu-medium-core6-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x39c>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		gpu0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x16>;

			trips {

				gpu0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a8>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		gpu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x17>;

			trips {

				gpu1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3a9>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		gpu2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x18>;

			trips {

				gpu2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3aa>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		ltepa_ntc {
			phandle = <0x3b5>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ad>;

			trips {

				ltepa-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3b6>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		nrpa_ntc {
			phandle = <0x3b7>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ae>;

			trips {

				nrpa-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3b8>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		pmic6363-bk3-bk7 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b6 0x2>;

			trips {

				pmic6363-bk3-bk7-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3cc>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		pmic6363-vio18 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b6 0x0>;

			trips {

				pmic6363-vio18-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ca>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		pmic6363-vs1-vs3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b6 0x1>;

			trips {

				pmic6363-vs1-vs3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3cb>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		pmic6363-vs2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b6 0x3>;

			trips {

				pmic6363-vs2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3cd>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		pmic6373-bk0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b7 0x0>;

			trips {

				pmic6373-bk0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ce>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		pmic6373-bk3-bk7 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b7 0x2>;

			trips {

				pmic6373-bk3-bk7-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d0>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		pmic6373-bk4-bk8 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b7 0x3>;

			trips {

				pmic6373-bk4-bk8-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d1>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		pmic6373-ldo {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b7 0x1>;

			trips {

				pmic6373-ldo-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3cf>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		quiet-mdpa-ntc {
			phandle = <0x3bd>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b1>;

			trips {

				quiet-mdpa-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3be>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		quiet-pmic-ntc-ntc {
			phandle = <0x3bf>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b2>;

			trips {

				quiet-pmic-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c0>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		quiet_ntc {
			phandle = <0x3bb>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b0>;

			trips {

				quiet-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3bc>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-bot0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1d>;

			trips {

				soc-bot0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3af>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-bot1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1e>;

			trips {

				soc-bot1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3b0>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-bot2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1f>;

			trips {

				soc-bot2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3b1>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-bot3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x20>;

			trips {

				soc-bot3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3b2>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-top0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x19>;

			trips {

				soc-top0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ab>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-top1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1a>;

			trips {

				soc-top1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ac>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-top2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1b>;

			trips {

				soc-top2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ad>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc-top3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x1c>;

			trips {

				soc-top3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ae>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		soc_max {
			phandle = <0x391>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1ab 0x0>;

			trips {

				so-max-crit {
					hysteresis = <0x7d0>;
					phandle = <0x392>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		tsx-ntc {
			phandle = <0x3b9>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1af>;

			trips {

				tsx-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3ba>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin-max {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x0>;

			trips {

				vtskin-max-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d2>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x1>;

			trips {

				vtskin1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d3>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x2>;

			trips {

				vtskin2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d4>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x3>;

			trips {

				vtskin3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d5>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x4>;

			trips {

				vtskin4-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d6>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin5 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x5>;

			trips {

				vtskin5-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d7>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		vtskin6 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b8 0x6>;

			trips {

				vtskin6-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3d8>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};

		wifi-adie-0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b4 0x0>;

			trips {

				wifi-adie-0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c3>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		wifi-ddie-0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b4 0x1>;

			trips {

				wifi-ddie-0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c4>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		wifi-ddie-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b4 0x2>;

			trips {

				wifi-ddie-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c5>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		wifi-ddie-2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b4 0x3>;

			trips {

				wifi-ddie-2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c6>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		wifi-ddie-3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b4 0x4>;

			trips {

				wifi-ddie-3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c7>;
					temperature = <0x1ce80>;
					type = "critical";
				};
			};
		};

		wifi-ntc {
			phandle = <0x3c1>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x1b3>;

			trips {

				wifi-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x3c2>;
					temperature = <0x1ce80>;
					type = "passive";
				};
			};
		};
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x0 0x1 0xe 0x4 0x0 0x1 0xb 0x4 0x0 0x1 0xa 0x4 0x0>;
		phandle = <0x1e0>;
	};

	tinysys-mbox@1c351000 {
		#mbox-cells = <0x1>;
		compatible = "mediatek,tinysys_mbox";
		interrupts = <0x0 0x1a8 0x4 0x0 0x0 0x1a9 0x4 0x0>;
		phandle = <0x79>;
		reg = <0x0 0x1c351000 0x0 0x1000 0x0 0x1c361000 0x0 0x1000>;
		secure-sspm-mbox-clr = <0x1>;
		shmem = <0x7a 0x7b>;
	};

	touch-panel0 {
		compatible = "mediatek,touch-panel";
		phandle = <0x3d9>;
	};

	touch-tui0 {
		compatible = "mediatek,tui_common";
		phandle = <0x3da>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		phandle = <0x3dc>;
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
			tz-supply = <0x1ba>;
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			phandle = <0x1b9>;
			ppi-interrupt-parent = <0x1>;
		};

		trusty-sapu {
			compatible = "mediatek,trusty-sapu";
			datamem-size = <0x0 0x1000000>;
			power-version = <0x2>;
			smmu-device = <0x18e>;
			status = "okay";
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
			phandle = <0x157>;
		};

		tz-system {
			compatible = "mediatek,trusty-tz";
			irq-supply = <0x1b9>;
			phandle = <0x1ba>;
			virtio-supply = <0x157>;
		};
	};

	usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6989-usb-boost";
		dvfsrc-vcore-supply = <0xaa>;
		interconnect-names = "icc-bw";
		interconnects = <0x64 0x18 0x64 0x0>;
		phandle = <0x366>;
		required-opps = <0x65>;
		small-core = <0x1312d0>;
		usb-audio;
		vcore = <0xb1008>;
	};

	usb-meta {
		compatible = "mediatek,usb-meta";
		phandle = <0x365>;
		udc = <0x7f>;
	};

	usb-phy {
		compatible = "mediatek,fpga-u3phy";
		fpga_i2c_physical_base = <0x11d20000>;
		mediatek,ippc = <0x11203e00>;
		phandle = <0x35c>;
		status = "disabled";

		usb-phy@0 {
			#phy-cells = <0x1>;
			chip-id = <0xa60931a>;
			pclk_phase = <0x17>;
			phandle = <0x35d>;
			port = <0x0>;
		};
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x8d 0x1 0x0>;
		phandle = <0x1e9>;
	};

	vcp-iommu-sec {
		compatible = "mediatek,vcp-io-sec";
		mtk,smmu-shared = <0x188>;
		phandle = <0x361>;
		vcp-support = <0x7>;
	};

	vcp-iommu-vdec {
		compatible = "mediatek,vcp-io-vdec";
		mtk,smmu-shared = <0x187>;
		phandle = <0x35e>;
		vcp-support = <0x2>;
	};

	vcp-iommu-venc {
		compatible = "mediatek,vcp-io-venc";
		mtk,smmu-shared = <0x187>;
		phandle = <0x35f>;
		vcp-support = <0x3>;
	};

	vcp-iommu-work {
		compatible = "mediatek,vcp-io-work";
		mtk,smmu-shared = <0x187>;
		phandle = <0x360>;
		vcp-support = <0x4>;
	};

	vcp@1ec00000 {
		bus-debug-num-ports = <0x12>;
		compatible = "mediatek,vcp";
		core-0 = "enable";
		core-nums = <0x1>;
		fmeter-ck = <0x1d>;
		fmeter-type = <0x5>;
		interrupt-names = "wdt", "reserved", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x380 0x4 0x0 0x0 0x381 0x4 0x0 0x0 0x382 0x4 0x0 0x0 0x383 0x4 0x0 0x0 0x384 0x4 0x0 0x0 0x385 0x4 0x0 0x0 0x386 0x4 0x0>;
		mbox-count = <0x5>;
		memorydump = <0x60000 0x20000 0x3f00 0x400 0x160000>;
		mtk,smmu-shared = <0x187>;
		phandle = <0xa7>;
		recv-table = <0x1 0x0 0x12 0x0 0x2 0x1 0x1 0x1 0x4 0x1 0xa 0x0 0x5 0x1 0x1 0x0 0x6 0x1 0x2 0x0 0xa 0x1 0x2 0x0 0xc 0x1 0x2 0x0 0xe 0x1 0x2 0x0 0xf 0x1 0x4 0x1 0x11 0x2 0x12 0x0 0x13 0x2 0x4 0x0 0x14 0x3 0x1 0x1 0x18 0x3 0xa 0x0 0x19 0x3 0x6 0x0 0x1a 0x3 0x1 0x0 0x1b 0x3 0x2 0x0 0x1d 0x4 0x4 0x0>;
		reg = <0x0 0x1ea00000 0x0 0x60000 0x0 0x1ec24000 0x0 0x1000 0x0 0x1ec30000 0x0 0x1000 0x0 0x1ec32000 0x0 0x1000 0x0 0x1ec37000 0x0 0x1000 0x0 0x1ec40000 0x0 0x1000 0x0 0x1ec51000 0x0 0x1000 0x0 0x1ec52000 0x0 0x1000 0x0 0x1ec60000 0x0 0x40000 0x0 0x1eca5000 0x0 0x4 0x0 0x1eca5450 0x0 0x40 0x0 0x1e820000 0x0 0x4 0x0 0x1ecfb000 0x0 0x100 0x0 0x1ecfb100 0x0 0x4 0x0 0x1ecfb10c 0x0 0x4 0x0 0x1eca5020 0x0 0x4 0x0 0x1ecfc000 0x0 0x100 0x0 0x1ecfc100 0x0 0x4 0x0 0x1ecfc10c 0x0 0x4 0x0 0x1eca5024 0x0 0x4 0x0 0x1ecfd000 0x0 0x100 0x0 0x1ecfd100 0x0 0x4 0x0 0x1ecfd10c 0x0 0x4 0x0 0x1eca5028 0x0 0x4 0x0 0x1ecfe000 0x0 0x100 0x0 0x1ecfe100 0x0 0x4 0x0 0x1ecfe10c 0x0 0x4 0x0 0x1eca502c 0x0 0x4 0x0 0x1ecff000 0x0 0x100 0x0 0x1ecff100 0x0 0x4 0x0 0x1ecff10c 0x0 0x4 0x0 0x1eca5030 0x0 0x4>;
		reg-names = "vcp_sram_base", "vcp_cfgreg", "vcp_cfgreg_core0", "vcp_intc_core0", "vcp_pwr_ctl", "vcp_cfgreg_core1", "vcp_bus_debug", "vcp_bus_tracker", "vcp_l1creg", "vcp_cfgreg_sec", "vcp_bus_prot", "vcp_cfgreg_mmu", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		res-req-status = <0x1c00186c>;
		send-table = <0x0 0x0 0x12 0x2 0x1 0x2 0x3 0x1 0x2 0x9 0x1 0x2 0xb 0x1 0x2 0xd 0x1 0x2 0xf 0x1 0x4 0x10 0x2 0x12 0x12 0x2 0x4 0x14 0x3 0x2 0x15 0x3 0x2 0x16 0x3 0x6 0x17 0x3 0x2 0x1c 0x4 0x4>;
		status = "okay";
		twohart = <0x1>;
		vcp-ao-feature;
		vcp-dram-size = <0x800000>;
		vcp-ee-enable = <0x1>;
		vcp-mem-tbl = <0x0 0x78000 0x1 0x12000 0x2 0x180000 0x3 0x400 0x4 0x400 0x5 0x400 0x6 0x400 0x7 0x100000 0x8 0x1000 0x9 0x1000 0xa 0x0>;
		vcp-sec-dump-key = "mediatek,me_vcp_reserved";
		vcp-secure-dump = <0x1>;
		vcp-secure-dump-offset = <0x600000>;
		vcp-secure-dump-size = <0x200000>;
		vcp-sram-size = <0x60000>;
		vcp-support = <0x1>;
	};

	vmmspm {
		compatible = "mediatek,vmm_spm_mt6989";
		phandle = <0x1cd>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
		reg-names = "SPM_BASE";
	};

	watchdog@1c00b000 {
		compatible = "mediatek,mt6989-wdt", "mediatek,mt6589-wdt", "syscon", "simple-mfd";
		phandle = <0x350>;
		reg = <0x0 0x1c00b000 0x0 0x100>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			mask = <0xf>;
			mode-bootloader = <0x3>;
			mode-charger = <0x1>;
			mode-ddr-reserve = <0x6>;
			mode-dm-verity-dev-corrupt = <0x4>;
			mode-edl = <0xe>;
			mode-ftm = <0xd>;
			mode-kernel = <0x9>;
			mode-kpoc = <0x5>;
			mode-meta = <0x7>;
			mode-recovery = <0x2>;
			mode-rpmbpk = <0x8>;
			mode-sau = <0xb>;
			mode-sblmemtest = <0xc>;
			mode-silence = <0xa>;
			offset = <0x24>;
		};
	};

	wifi-cooler {
		#cooling-cells = <0x2>;
		compatible = "mediatek,wifi-level-cooler";
		phandle = <0x38c>;
	};

	wl-info@c0d3bb0 {
		compatible = "mediatek,wl-info";
		phandle = <0x3db>;
		reg = <0x0 0xc0d3bb0 0x0 0x10 0x0 0xc0d4e30 0x0 0x1520>;
		reg-names = "wl_sram_base", "wl_tbl_base";
		wl-support = <0x1>;
	};
};
