{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7vx485tffg1157-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "sinus_gen_0": "",
      "Circuit_0": ""
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0"
      },
      "sinus_gen_0": {
        "vlnv": "xilinx.com:module_ref:sinus_gen:1.0",
        "xci_name": "design_1_sinus_gen_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sinus_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "sinus": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Circuit_0": {
        "vlnv": "xilinx.com:module_ref:Circuit:1.0",
        "xci_name": "design_1_Circuit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Circuit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "Sine_source": {
            "direction": "I"
          },
          "I": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "sinus_gen_0/clk",
          "Circuit_0/clk"
        ]
      },
      "sinus_gen_0_sinus": {
        "ports": [
          "sinus_gen_0/sinus",
          "Circuit_0/Sine_source"
        ]
      }
    }
  }
}