VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob107_fsm1s_test.sv:70: $finish called at 1151 (1ps)
Hint: Output 'out' has no mismatches.
Hint: Total mismatched samples is 0 out of 230 samples

Simulation finished at 1151 ps
Mismatches: 0 in 230 samples
