

================================================================
== Vitis HLS Report for 'fft_stage_first'
================================================================
* Date:           Wed Oct 19 14:13:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      529|      529|  5.290 us|  5.290 us|  530|  530|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      527|      527|        17|          1|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|    1516|   2982|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     779|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    2295|   3204|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U2  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U5  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U6  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U1  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U3  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U4  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  18| 1516| 2982|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_222_p2  |         +|   0|  0|  12|          11|           2|
    |ap_condition_308    |       and|   0|  0|   2|           1|           1|
    |or_ln26_fu_210_p2   |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          23|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   11|         22|
    |j_fu_52                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_379                       |  32|   0|   32|          0|
    |add_reg_374                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bitcast_ln26_1_reg_308             |  32|   0|   32|          0|
    |bitcast_ln26_reg_302               |  32|   0|   32|          0|
    |bitcast_ln29_reg_352               |  32|   0|   32|          0|
    |bitcast_ln30_reg_358               |  32|   0|   32|          0|
    |j_1_reg_277                        |  11|   0|   11|          0|
    |j_cast2_reg_324                    |  11|   0|   64|         53|
    |j_fu_52                            |  11|   0|   11|          0|
    |mul1_reg_319                       |  32|   0|   32|          0|
    |mul_reg_314                        |  32|   0|   32|          0|
    |sub1_reg_369                       |  32|   0|   32|          0|
    |sub_reg_364                        |  32|   0|   32|          0|
    |t_I_reg_346                        |  32|   0|   32|          0|
    |t_R_reg_340                        |  32|   0|   32|          0|
    |zext_ln26_reg_286                  |   9|   0|   64|         55|
    |bitcast_ln26_1_reg_308             |  64|  32|   32|          0|
    |bitcast_ln26_reg_302               |  64|  32|   32|          0|
    |j_1_reg_277                        |  64|  32|   11|          0|
    |j_cast2_reg_324                    |  64|  32|   64|         53|
    |zext_ln26_reg_286                  |  64|  32|   64|         55|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 779| 160|  770|        216|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage_first|  return value|
|X_R_address0    |  out|   10|   ap_memory|              X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|              X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|              X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|              X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|              X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|              X_R|         array|
|X_I_address0    |  out|   10|   ap_memory|              X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|              X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|              X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|              X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|              X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|              X_I|         array|
|OUT_R_address0  |  out|   10|   ap_memory|            OUT_R|         array|
|OUT_R_ce0       |  out|    1|   ap_memory|            OUT_R|         array|
|OUT_R_we0       |  out|    1|   ap_memory|            OUT_R|         array|
|OUT_R_d0        |  out|   32|   ap_memory|            OUT_R|         array|
|OUT_R_address1  |  out|   10|   ap_memory|            OUT_R|         array|
|OUT_R_ce1       |  out|    1|   ap_memory|            OUT_R|         array|
|OUT_R_we1       |  out|    1|   ap_memory|            OUT_R|         array|
|OUT_R_d1        |  out|   32|   ap_memory|            OUT_R|         array|
|OUT_I_address0  |  out|   10|   ap_memory|            OUT_I|         array|
|OUT_I_ce0       |  out|    1|   ap_memory|            OUT_I|         array|
|OUT_I_we0       |  out|    1|   ap_memory|            OUT_I|         array|
|OUT_I_d0        |  out|   32|   ap_memory|            OUT_I|         array|
|OUT_I_address1  |  out|   10|   ap_memory|            OUT_I|         array|
|OUT_I_ce1       |  out|    1|   ap_memory|            OUT_I|         array|
|OUT_I_we1       |  out|    1|   ap_memory|            OUT_I|         array|
|OUT_I_d1        |  out|   32|   ap_memory|            OUT_I|         array|
+----------------+-----+-----+------------+-----------------+--------------+

