diff -Nurp linux-3.2-orig//drivers/net/ethernet/cadence/at91_ether.c linux-3.2-sarge//drivers/net/ethernet/cadence/at91_ether.c
--- linux-3.2-orig//drivers/net/ethernet/cadence/at91_ether.c	2012-01-05 00:55:44.000000000 +0100
+++ linux-3.2-sarge//drivers/net/ethernet/cadence/at91_ether.c	2013-03-07 21:29:25.000000000 +0100
@@ -237,7 +237,12 @@ static irqreturn_t at91ether_phy_interru
 		if (!(phy & (1 << 7)))
 			goto done;
 	}
-
+	else if (lp->phy_type == MII_STE100P_ID) {	
+		read_phy(lp->phy_address, MII_STE100P_XCSIIS_REG, &phy); /* ack interrupt in STE100P PHY */
+		if (!(phy & 0x007F))
+		    goto done;
+	}
+ 
 	update_linkspeed(dev, 0);
 
 done:
@@ -305,6 +310,12 @@ static void enable_phyirq(struct net_dev
 		dsintr = dsintr | 0x3;			/* set bits 0,1 */
 		write_phy(lp->phy_address, MII_DPMICR_REG, dsintr);
 	}
+	else if (lp->phy_type == MII_STE100P_ID) {	/* for STE100P PHY */
+		read_phy(lp->phy_address, MII_STE100P_XIE_REG, &dsintr);
+ 
+		dsintr |= 0x007F;
+		write_phy(lp->phy_address, MII_STE100P_XIE_REG, dsintr);
+	}
 
 	disable_mdi();
 	spin_unlock_irq(&lp->lock);
@@ -361,7 +372,11 @@ static void disable_phyirq(struct net_de
 		dsintr = dsintr & ~0x3c;			/* clear bits 2..5 */
 		write_phy(lp->phy_address, MII_DPMISR_REG, dsintr);
 	}
-
+	else if (lp->phy_type == MII_STE100P_ID) {	/* for STE100P PHY */
+		read_phy(lp->phy_address, MII_STE100P_XIE_REG, &dsintr);
+		dsintr &= 0xFF80;
+		write_phy(lp->phy_address, MII_STE100P_XIE_REG, dsintr);
+	}
 	disable_mdi();
 	spin_unlock_irq(&lp->lock);
 
@@ -1045,6 +1060,20 @@ static int __init at91ether_setup(unsign
 		write_phy(phy_address, MII_LEDCTRL_REG, 0x0d22);
 	} else if (machine_is_ecbat91())
 		write_phy(phy_address, MII_LEDCTRL_REG, 0x156A);
+	else if (phy_type == MII_STE100P_ID)
+	{	
+		/* Setting default configuration */
+		write_phy(phy_address, MII_STE100P_100CTR_REG, 
+			MII_STE100P_100CTR_ENDCR | MII_STE100P_100CTR_ENRZI | MII_STE100P_100CTR_EN4B5B);
+
+		read_phy(phy_address, MII_STE100P_XCR_REG, &val);
+
+		/*restart autonegotiation */
+		val |= MII_STE100P_XCR_AN | MII_STE100P_XCR_RSTRT_AN | MII_STE100P_XCR_FULL_DUP | MII_STE100P_XCR_COLLEN;
+		val &= (~MII_STE100P_XCR_ISOLATE);	
+		write_phy(phy_address,  MII_STE100P_XCR_REG, val);
+
+	}
 
 	disable_mdi();
 	spin_unlock_irq(&lp->lock);
@@ -1110,7 +1139,8 @@ static int __init at91ether_setup(unsign
 		printk(KERN_INFO "%s: Teridian 78Q21x3 PHY\n", dev->name);
 	else if (phy_type == MII_LAN83C185_ID)
 		printk(KERN_INFO "%s: SMSC LAN83C185 PHY\n", dev->name);
-
+	else if (phy_type == MII_STE100P_ID)
+		printk(KERN_INFO "%s: STE100P PHY\n", dev->name);
 	return 0;
 }
 
@@ -1152,6 +1182,7 @@ static int __init at91ether_probe(struct
 			case MII_KS8721_ID:		/* Micrel KS8721: PHY_ID1 = 0x22, PHY_ID2 = 0x1610 */
 			case MII_T78Q21x3_ID:		/* Teridian 78Q21x3: PHY_ID1 = 0x0E, PHY_ID2 = 7237 */
 			case MII_LAN83C185_ID:		/* SMSC LAN83C185: PHY_ID1 = 0x0007, PHY_ID2 = 0xC0A1 */
+ 			case MII_STE100P_ID:		/* STE100P: PHY_ID1 = 0x1C04, PHY_ID2 = 0x0000 */			
 				detected = at91ether_setup(phy_id, phy_address, pdev, ether_clk);
 				break;
 		}
diff -Nurp linux-3.2-orig//drivers/net/ethernet/cadence/at91_ether.c.diff linux-3.2-sarge//drivers/net/ethernet/cadence/at91_ether.c.diff
diff -Nurp linux-3.2-orig//drivers/net/ethernet/cadence/at91_ether.h linux-3.2-sarge//drivers/net/ethernet/cadence/at91_ether.h
--- linux-3.2-orig//drivers/net/ethernet/cadence/at91_ether.h	2012-01-05 00:55:44.000000000 +0100
+++ linux-3.2-sarge//drivers/net/ethernet/cadence/at91_ether.h	2013-03-07 21:26:00.000000000 +0100
@@ -58,6 +58,28 @@
 /* SMSC LAN83C185 */
 #define MII_LAN83C185_ID	0x0007C0A0
 
+/*STE100P specific registers */
+
+#define MII_STE100P_XCR_REG 0x00
+#define MII_STE100P_XCR_AN		1 << 12
+#define MII_STE100P_XCR_RSTRT_AN	1 << 9
+#define MII_STE100P_XCR_FULL_DUP	1 << 8
+#define MII_STE100P_XCR_COLLEN		1 << 7
+
+#define MII_STE100P_XCSIIS_REG	0x11
+#define MII_STE100P_XIE_REG	0x12
+#define MII_STE100P_100CTR_REG		0x13
+#define MII_STE100P_100CTR_EN4B5B	1 << 6
+#define MII_STE100P_100CTR_ENRZI	1 << 7
+#define MII_STE100P_100CTR_ENDCR	1 << 8
+#define MII_STE100P_XCR_ISOLATE		1 << 10
+
+
+#define MII_XCR_REG		0x00
+#define MII_XCR_ISOLATE      0x0400
+
+/* STE100P PHY */
+#define MII_STE100P_ID  0x1c040010
 /* ........................................................................ */
 
 #define MAX_RBUFF_SZ	0x600		/* 1518 rounded up */
diff -Nurp linux-3.2-orig//drivers/net/phy/Kconfig linux-3.2-sarge//drivers/net/phy/Kconfig
--- linux-3.2-orig//drivers/net/phy/Kconfig	2012-01-05 00:55:44.000000000 +0100
+++ linux-3.2-sarge//drivers/net/phy/Kconfig	2013-03-07 19:25:54.000000000 +0100
@@ -82,6 +82,11 @@ config STE10XP
 	---help---
 	  This is the driver for the STe100p and STe101p PHYs.
 
+config STE100P_PHY
+    tristate "Drivers for the STE100P PHY"
+    ---help---
+      Currently supports the ste100p+
+
 config LSI_ET1011C_PHY
 	tristate "Driver for LSI ET1011C PHY"
 	---help---
diff -Nurp linux-3.2-orig//drivers/net/phy/Makefile linux-3.2-sarge//drivers/net/phy/Makefile
--- linux-3.2-orig//drivers/net/phy/Makefile	2012-01-05 00:55:44.000000000 +0100
+++ linux-3.2-sarge//drivers/net/phy/Makefile	2013-03-07 19:26:19.000000000 +0100
@@ -23,3 +23,4 @@ obj-$(CONFIG_DP83640_PHY)	+= dp83640.o
 obj-$(CONFIG_STE10XP)		+= ste10Xp.o
 obj-$(CONFIG_MICREL_PHY)	+= micrel.o
 obj-$(CONFIG_MDIO_OCTEON)	+= mdio-octeon.o
+obj-$(CONFIG_STE100P_PHY)       += ste100p.o
\ Brak znaku nowej linii na koÅ„cu pliku
diff -Nurp linux-3.2-orig//drivers/net/phy/ste100p.c linux-3.2-sarge//drivers/net/phy/ste100p.c
--- linux-3.2-orig//drivers/net/phy/ste100p.c	1970-01-01 01:00:00.000000000 +0100
+++ linux-3.2-sarge//drivers/net/phy/ste100p.c	2013-03-07 19:29:31.000000000 +0100
@@ -0,0 +1,341 @@
+/*
+ * drivers/net/phy/ste100p.c
+ *
+ * Driver for STE100P PHYs
+ *
+ * Author: Grzegorz Rajtar mcgregor@blackmesaeast.com.pl
+ *
+ * Copyright (c) 2007 Black Mesa East 
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#include <linux/kernel.h>
+#include <linux/sched.h>
+#include <linux/string.h>
+#include <linux/errno.h>
+#include <linux/unistd.h>
+#include <linux/slab.h>
+#include <linux/interrupt.h>
+#include <linux/init.h>
+#include <linux/delay.h>
+#include <linux/netdevice.h>
+#include <linux/etherdevice.h>
+#include <linux/skbuff.h>
+#include <linux/spinlock.h>
+#include <linux/mm.h>
+#include <linux/module.h>
+#include <linux/mii.h>
+#include <linux/ethtool.h>
+#include <linux/phy.h>
+
+#include <asm/io.h>
+#include <asm/irq.h>
+#include <asm/uaccess.h>
+
+/* Control register and bitmasks*/
+#define MII_STE100P_XCR_REG 0x00
+#define MII_STE100P_XCR_RESET 		1 << 15
+#define MII_STE100P_XCR_LOOPBACK	1 << 14
+#define MII_STE100P_XCR_SPEED		1 << 13
+#define MII_STE100P_XCR_AN		1 << 12
+#define MII_STE100P_XCR_PWRDN		1 << 11
+#define MII_STE100P_XCR_ISOLATE		1 << 10
+#define MII_STE100P_XCR_RSTRT_AN	1 << 9
+#define MII_STE100P_XCR_FULL_DUP	1 << 8
+#define MII_STE100P_XCR_COLLEN		1 << 7
+
+
+/* Iinterrupt register and bitmasks */
+#define MII_STE100P_XIE_REG	0x12
+#define MII_STE100P_XIE_ANCE	1 << 6
+#define MII_STE100P_XIE_RFE	1 << 5
+#define MII_STE100P_XIE_LDE	1 << 4
+#define MII_STE100P_XIE_ANAE	1 << 3
+#define MII_STE100P_XIE_PDFE	1 << 2
+#define MII_STE100P_XIE_ANPE	1 << 1
+#define MII_STE100P_XIE_REFE	1
+#define MII_STE100P_XIE_ALL	\
+(MII_STE100P_XIE_ANCE | MII_STE100P_XIE_RFE | MII_STE100P_XIE_LDE | \
+ MII_STE100P_XIE_ANAE | MII_STE100P_XIE_PDFE | MII_STE100P_XIE_ANPE | MII_STE100P_XIE_REFE)
+
+/* Iinterrupt status register and bitmasks */
+#define MII_STE100P_XCSIIS_REG		0x11
+#define MII_STE100P_XCSIIS_SPEED	1 << 9
+#define MII_STE100P_XCSIIS_DUPLEX	1 << 8
+#define MII_STE100P_XCSIIS_PAUSE	1 << 7
+#define MII_STE100P_XCSIIS_ANC		1 << 6
+#define MII_STE100P_XCSIIS_RFD		1 << 5
+#define MII_STE100P_XCSIIS_LS		1 << 4
+#define MII_STE100P_XCSIIS_ANAR		1 << 3
+#define MII_STE100P_XCSIIS_PDF		1 << 2
+#define MII_STE100P_XCSIIS_ANPR		1 << 1
+#define MII_STE100P_XCSIIS_REF		1
+
+/* 100-TX register and bitmasks*/
+#define MII_STE100P_100CTR_REG		0x13
+#define MII_STE100P_100CTR_DISERR	1 << 13
+#define MII_STE100P_100CTR_ANC		1 << 12
+#define MII_STE100P_100CTR_ENRLB	1 << 9
+#define MII_STE100P_100CTR_ENDCR	1 << 8
+#define MII_STE100P_100CTR_ENRZI	1 << 7
+#define MII_STE100P_100CTR_EN4B5B	1 << 6
+#define MII_STE100P_100CTR_ISOTX	1 << 5
+#define MII_STE100P_100CTR_CMODE_MASK	0x001C
+#define MII_STE100P_100CTR_DISMLT	1 << 1
+#define MII_STE100P_100CTR_DISCRM	1
+
+/* Auto-negotiation register and bitmasks*/
+#define MII_STE100P_ANA_REG         0x04
+#define MII_STE100P_ANA_NXTPG          1 << 15 
+#define MII_STE100P_ANA_RF             1 << 13
+#define MII_STE100P_ANA_FC             1 << 10
+#define MII_STE100P_ANA_T4             1 << 9
+#define MII_STE100P_ANA_TXF            1 << 8
+#define MII_STE100P_ANA_TXH            1 << 7
+#define MII_STE100P_ANA_10F            1 << 6
+#define MII_STE100P_ANA_10H            1 << 5
+#define MII_STE100P_ANA_SF             0x0000
+#define MII_STE100P_ANA_SF_MASK        0x000F
+
+/* PHY chip ID regs */
+#define MII_STE100P_PID1_REG        0x02
+#define MII_STE100P_PID2_REG        0x03
+
+#define MII_STE100P_PHYID_VAL    0x1C040011
+#define MII_STE100P_PHYID_MASK   0xFFFFFFFF
+
+
+
+MODULE_DESCRIPTION("STE100P PHY driver");
+MODULE_AUTHOR("Grzegorz Rajtar <mcgregor@blackmesaeast.com.pl>");
+MODULE_LICENSE("GPL");
+
+static int ste100p_config_intr(struct phy_device *phydev)
+{
+	int temp;
+
+	temp = phy_read(phydev, MII_STE100P_XIE_REG);
+
+	if(PHY_INTERRUPT_ENABLED == phydev->interrupts )
+		temp |= MII_STE100P_XIE_ALL;
+	else
+	{
+		temp &= ~(MII_STE100P_XIE_ALL);
+		//clear interrupt status register
+		phy_read(phydev, MII_STE100P_XCSIIS_REG);
+	}
+
+	temp = phy_write(phydev, MII_STE100P_XIE_REG, temp);
+
+	return temp;
+}
+
+static int ste100p_config_aneg(struct phy_device *phydev)
+{
+	int err;
+	int cnt;
+
+	int temp = phy_read(phydev, MII_STE100P_XCR_REG);
+	
+	/* Isolate the PHY */
+
+	err = phy_write(phydev, MII_STE100P_XCR_REG, temp | MII_STE100P_XCR_ISOLATE);
+	
+	//read for isolate latch
+	temp = phy_read(phydev, MII_STE100P_XCR_REG);
+
+	if (err < 0)
+		return err;
+
+	/* Set the Auto_negotiation Advertisement Register */
+	/* MII advertising for Next page, 100BaseTxFD and HD, 10BaseTFD and HD, IEEE 802.3 */
+	err =  phy_write(phydev, MII_STE100P_ANA_REG,
+	    	MII_STE100P_ANA_NXTPG | MII_STE100P_ANA_TXF | MII_STE100P_ANA_TXH |
+		MII_STE100P_ANA_10F | MII_STE100P_ANA_10H | MII_STE100P_ANA_SF);
+
+	if (err < 0)
+	    return err;
+
+
+
+	/* Restart auto negotiation */
+
+	err = phy_write(phydev, MII_STE100P_XCR_REG,  
+	    (temp | MII_STE100P_XCR_AN | MII_STE100P_XCR_RSTRT_AN) & (~MII_STE100P_XCR_ISOLATE));
+
+	//read for isolate latch
+	phy_read(phydev, MII_STE100P_XCR_REG);
+
+
+	/* wait until auto-negotiation finished */
+	cnt = 0;
+	for (;;)
+	{
+		temp = phy_read (phydev, MII_STE100P_100CTR_REG);
+		if (!(temp & MII_STE100P_100CTR_ANC) || (cnt > 1000))
+		    break;
+
+		msleep(10);
+		cnt++;
+	}
+
+
+	if (err < 0)
+		return err;
+
+	/* Configure the new settings */
+	err = genphy_config_aneg(phydev);
+
+	if (err < 0)
+		return err;
+
+	return 0;
+}
+
+static int ste100p_config_init(struct phy_device *phydev)
+{
+	int err;
+	int temp;
+	int cnt;	
+
+
+	/* Reset PHY */
+
+	temp = MII_STE100P_XCR_RESET;
+
+	err = phy_write(phydev, MII_STE100P_XCR_REG, temp);
+
+	/* Wait until software reset finished */
+	for (;;)	
+	{
+	    temp = phy_read(phydev, MII_STE100P_XCR_REG);
+	    if (!(temp & MII_STE100P_XCR_RESET))
+	    	break;
+	    msleep(10);
+	}
+
+	/* Init default hardware settings*/
+	
+	temp = phy_read(phydev, MII_STE100P_100CTR_REG);
+
+	temp |= MII_STE100P_100CTR_ENDCR | MII_STE100P_100CTR_ENRZI | MII_STE100P_100CTR_EN4B5B;
+
+	temp &= ~(MII_STE100P_100CTR_DISERR);
+	temp &= ~(MII_STE100P_100CTR_ISOTX);
+	temp &= ~(MII_STE100P_100CTR_DISMLT);
+	temp &= ~(MII_STE100P_100CTR_DISCRM);
+
+	err = phy_write (phydev, MII_STE100P_100CTR_REG, temp);
+        msleep(50);
+
+	phy_read(phydev, MII_STE100P_100CTR_REG);
+	msleep(10);
+
+	phy_read(phydev, MII_STE100P_100CTR_REG);
+	msleep(10);
+
+	phy_read(phydev, MII_STE100P_100CTR_REG);
+	msleep(10);
+
+
+	/* Restart auto-neogtiation */
+
+	temp = phy_read(phydev, MII_STE100P_XCR_REG);
+	
+	temp |= MII_STE100P_XCR_AN | MII_STE100P_XCR_RSTRT_AN | MII_STE100P_XCR_FULL_DUP | MII_STE100P_XCR_COLLEN;
+
+	temp &= (~MII_STE100P_XCR_ISOLATE);	
+
+	err = phy_write(phydev,  MII_STE100P_XCR_REG, temp);
+
+	// wait until auto-negotiation finished //
+	cnt = 0;
+	for (;;)
+	{
+		temp = phy_read (phydev, MII_STE100P_100CTR_REG);
+		if (!(temp & MII_STE100P_100CTR_ANC) || (cnt > 1000))
+		    break;
+
+		msleep(10);
+		cnt++;
+	}
+
+	
+	if (err < 0)
+		return err;
+
+	return 0;
+}
+
+static int ste100p_ack_interrupt(struct phy_device *phydev)
+{
+	int intmask = 1;
+	int rep = 0;
+
+	//clear multiple interrupts;
+	do
+	{
+	    intmask = phy_read(phydev, MII_STE100P_XCSIIS_REG);
+	    rep++;
+	} while ((intmask & MII_STE100P_XIE_ALL) != 0 && rep < 25);
+	
+	return  0;
+}
+
+
+static int ste100p_suspend(struct phy_device *phydev)
+{
+	int temp = phy_read(phydev, MII_STE100P_XCR_REG);
+
+	temp = phy_write(phydev, MII_STE100P_XCR_REG, temp | MII_STE100P_XCR_PWRDN);
+	//read for latch XCR REG
+	phy_read(phydev, MII_STE100P_XCR_REG);
+
+	return temp;
+}
+
+static int ste100p_resume(struct phy_device *phydev)
+{
+	int temp;
+
+	temp = phy_write(phydev, MII_STE100P_XCR_REG, temp & (~MII_STE100P_XCR_PWRDN));
+	//read for latch XCR REG	
+	phy_read(phydev, MII_STE100P_XCR_REG);
+
+	return temp;
+}
+
+static struct phy_driver ste100p_driver = {
+	.phy_id		= MII_STE100P_PHYID_VAL,
+	.name		= "STE100P",
+	.phy_id_mask	= MII_STE100P_PHYID_MASK,
+	.features	= PHY_BASIC_FEATURES | SUPPORTED_Pause,
+	.flags		= PHY_HAS_INTERRUPT,
+	.config_init	= &ste100p_config_init,
+	.config_intr	= &ste100p_config_intr,
+	.config_aneg	= /*&ste100p_config_aneg*/ &genphy_config_aneg,
+	.suspend	= &ste100p_suspend,
+	.resume		= &ste100p_resume,
+	.ack_interrupt 	= &ste100p_ack_interrupt,
+	.read_status	= &genphy_read_status,
+	.driver 	= { .owner = THIS_MODULE,},
+};
+
+static int __init ste100p_init(void)
+{
+	return  phy_driver_register(&ste100p_driver);
+
+}
+
+static void __exit ste100p_exit(void)
+{
+	phy_driver_unregister(&ste100p_driver);
+}
+
+module_init(ste100p_init);
+module_exit(ste100p_exit);
diff -Nurp linux-3.2-orig//drivers/net/phy/ste10Xp.c linux-3.2-sarge//drivers/net/phy/ste10Xp.c
--- linux-3.2-orig//drivers/net/phy/ste10Xp.c	2012-01-05 00:55:44.000000000 +0100
+++ linux-3.2-sarge//drivers/net/phy/ste10Xp.c	2013-03-07 09:50:43.000000000 +0100
@@ -113,6 +113,26 @@ static struct phy_driver ste100p_pdriver
 	.driver = {.owner = THIS_MODULE,}
 };
 
+
+static struct phy_driver ste100pX_pdriver = {
+	.phy_id = STE100P_PHY_ID,
+	.phy_id_mask = 0xffffff00,
+	.name = "STe100pX",
+	.features = PHY_BASIC_FEATURES | SUPPORTED_Pause,
+	.flags = PHY_HAS_INTERRUPT,
+	.config_init = ste10Xp_config_init,
+	.config_aneg = genphy_config_aneg,
+	.read_status = genphy_read_status,
+	.ack_interrupt = ste10Xp_ack_interrupt,
+	.config_intr = ste10Xp_config_intr,
+	.suspend = genphy_suspend,
+	.resume = genphy_resume,
+	.driver = {.owner = THIS_MODULE,}
+};
+
+
+
+
 static int __init ste10Xp_init(void)
 {
 	int retval;
@@ -120,12 +140,16 @@ static int __init ste10Xp_init(void)
 	retval = phy_driver_register(&ste100p_pdriver);
 	if (retval < 0)
 		return retval;
+	retval = phy_driver_register(&ste100pX_pdriver);
+	if (retval < 0)
+		return retval;
 	return phy_driver_register(&ste101p_pdriver);
 }
 
 static void __exit ste10Xp_exit(void)
 {
 	phy_driver_unregister(&ste100p_pdriver);
+	phy_driver_unregister(&ste100pX_pdriver);
 	phy_driver_unregister(&ste101p_pdriver);
 }
 
