Classic Timing Analyzer report for Lab2Download
Tue Dec 22 18:24:20 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                    ; To                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.628 ns                         ; KEY[1]                                  ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2]                            ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.998 ns                        ; Lab2:showReselt|controlUnit:CU|state[1] ; LEDR[9]                                                                             ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.046 ns                         ; SW[4]                                   ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 140.41 MHz ( period = 7.122 ns ) ; Lab2:showReselt|controlUnit:CU|state[0] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]                                       ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                         ;                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                         ; To                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.880 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.880 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 141.62 MHz ( period = 7.061 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 141.70 MHz ( period = 7.057 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 142.03 MHz ( period = 7.041 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 142.71 MHz ( period = 7.007 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.752 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.709 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 144.13 MHz ( period = 6.938 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 144.47 MHz ( period = 6.922 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.689 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 145.50 MHz ( period = 6.873 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.631 ns                ;
; N/A                                     ; 145.56 MHz ( period = 6.870 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.633 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.631 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.605 ns                ;
; N/A                                     ; 146.37 MHz ( period = 6.832 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 146.80 MHz ( period = 6.812 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.579 ns                ;
; N/A                                     ; 146.86 MHz ( period = 6.809 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.572 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.559 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.533 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.21 MHz ( period = 6.747 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.514 ns                ;
; N/A                                     ; 148.46 MHz ( period = 6.736 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.464 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.464 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.464 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 149.81 MHz ( period = 6.675 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 150.33 MHz ( period = 6.652 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.415 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.58 MHz ( period = 6.641 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[0]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.399 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.67 MHz ( period = 6.637 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.88 MHz ( period = 6.628 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 150.99 MHz ( period = 6.623 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.389 ns                ;
; N/A                                     ; 151.03 MHz ( period = 6.621 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[4] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.384 ns                ;
; N/A                                     ; 151.03 MHz ( period = 6.621 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.15 MHz ( period = 6.616 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.379 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.45 MHz ( period = 6.603 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.365 ns                ;
; N/A                                     ; 151.45 MHz ( period = 6.603 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.365 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.91 MHz ( period = 6.583 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.350 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.331 ns                ;
; N/A                                     ; 152.37 MHz ( period = 6.563 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 152.53 MHz ( period = 6.556 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[5]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[2]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.294 ns                ;
; N/A                                     ; 153.37 MHz ( period = 6.520 ns )                    ; Lab2:showReselt|controlUnit:CU|state[1]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[0]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Lab2:showReselt|controlUnit:CU|state[2]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; Lab2:showReselt|controlUnit:CU|state[3]                                                      ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[2] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:fiveBitsRegister|out[3] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.239 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                              ;                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+----------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+----------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.628 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.570 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[27][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.332 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.330 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.316 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[29][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.315 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.269 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.029 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[25][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.674 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.659 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[6]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.469 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.464 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.456 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[28][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.436 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.436 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.436 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.436 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.436 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.436 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.434 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[24][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.400 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.358 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[5]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.358 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[7]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.355 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.341 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[1]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.341 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[2]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.341 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.325 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.321 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.314 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.270 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.245 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.237 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.184 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.172 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.157 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.157 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.157 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.157 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.157 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.151 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.147 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.147 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.147 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.147 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.147 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.145 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[19][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.142 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.125 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.120 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.117 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.116 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.105 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.104 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.093 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.091 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.091 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.091 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.067 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.061 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.045 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.992 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.966 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.955 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.925 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][5]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.921 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.897 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.852 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.822 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][2]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.794 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.785 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.769 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][0]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.769 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][1]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.769 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][4]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.769 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][6]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.769 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][7]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.769 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][3]  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.727 ns   ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][3] ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+----------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                          ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 14.998 ns  ; Lab2:showReselt|controlUnit:CU|state[1]                                                       ; LEDR[9] ; CLOCK_50   ;
; N/A   ; None         ; 14.956 ns  ; Lab2:showReselt|controlUnit:CU|state[3]                                                       ; LEDR[9] ; CLOCK_50   ;
; N/A   ; None         ; 14.372 ns  ; Lab2:showReselt|controlUnit:CU|state[0]                                                       ; LEDR[9] ; CLOCK_50   ;
; N/A   ; None         ; 14.351 ns  ; Lab2:showReselt|controlUnit:CU|state[2]                                                       ; LEDR[9] ; CLOCK_50   ;
; N/A   ; None         ; 14.242 ns  ; Lab2:showReselt|controlUnit:CU|state[1]                                                       ; LEDG[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.857 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6]           ; LEDR[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.773 ns  ; Lab2:showReselt|controlUnit:CU|state[3]                                                       ; LEDG[7] ; CLOCK_50   ;
; N/A   ; None         ; 13.047 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]           ; LEDR[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.812 ns  ; Lab2:showReselt|controlUnit:CU|state[2]                                                       ; LEDG[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.717 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[7]           ; LEDR[7] ; CLOCK_50   ;
; N/A   ; None         ; 12.713 ns  ; Lab2:showReselt|controlUnit:CU|state[0]                                                       ; LEDG[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.685 ns  ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[6] ; LEDG[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.659 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[2]           ; LEDR[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.523 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5]           ; LEDR[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.451 ns  ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[5] ; LEDG[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.398 ns  ; Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|register:eightBitsRegister|out[7] ; LEDG[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.387 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]           ; LEDR[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.382 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3]           ; LEDR[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.252 ns  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[1]           ; LEDR[1] ; CLOCK_50   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------+---------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.046 ns  ; SW[4]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.019 ns  ; SW[1]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.756 ns  ; SW[0]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.672 ns  ; SW[6]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.649 ns  ; SW[2]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.425 ns  ; SW[7]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[7] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.182 ns  ; SW[3]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.139 ns  ; SW[5]  ; Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.787 ns  ; SW[8]  ; Lab2:showReselt|controlUnit:CU|state[2]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.592 ns  ; SW[8]  ; Lab2:showReselt|controlUnit:CU|state[3]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.024 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.215 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.407 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.436 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.436 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.522 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.567 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.607 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.717 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.723 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.725 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.829 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.883 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.894 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.894 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.908 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.261 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.395 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.400 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.401 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.406 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.422 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.429 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.430 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.512 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.521 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.535 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.548 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.561 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.566 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.566 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.574 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.586 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.587 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.592 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.629 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.660 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.707 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.708 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.745 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.746 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.749 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.751 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.775 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.783 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.812 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.812 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.812 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.812 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[7][2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.819 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.912 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.914 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[15][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.921 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.923 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.929 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.931 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|Q[0]                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.931 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.933 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.949 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.955 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.955 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.970 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.970 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.974 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.976 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.993 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.999 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.002 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.011 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.021 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.027 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.027 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.027 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.027 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.027 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[2][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.028 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.028 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.030 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.030 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.030 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.030 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.030 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.030 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[10][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.039 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.053 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.057 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.068 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.071 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.073 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.073 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.089 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.101 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.101 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.102 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[17][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.105 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.109 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.116 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][6]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.118 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.123 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.123 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.131 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.133 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.141 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.141 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.178 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[21][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.198 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[22][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.210 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.258 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.259 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.269 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.274 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.322 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.322 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.322 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.322 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[6][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.346 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.353 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[9][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.354 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.359 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][7]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.364 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.370 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.375 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[26][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.385 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.387 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[18][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.391 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.426 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.448 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[4][4]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.450 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.467 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[14][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.471 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][3]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.475 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.479 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[30][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.506 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[16][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.521 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][5]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.521 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[5][2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.537 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[23][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.538 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][0]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][0]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][5]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[31][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][7]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][3]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][4]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][6]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.546 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.567 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[8][1]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.571 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[13][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.583 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[1][2]                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.584 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.604 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[20][1]                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.610 ns ; KEY[1] ; Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[12][2]                            ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 22 18:24:20 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "slowClock:clockOut|outX[0]" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 140.41 MHz between source register "Lab2:showReselt|controlUnit:CU|state[0]" and destination register "Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]" (period= 7.122 ns)
    Info: + Longest register to register delay is 6.880 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N17; Fanout = 15; REG Node = 'Lab2:showReselt|controlUnit:CU|state[0]'
        Info: 2: + IC(0.394 ns) + CELL(0.545 ns) = 0.939 ns; Loc. = LCCOMB_X26_Y16_N12; Fanout = 7; COMB Node = 'Lab2:showReselt|controlUnit:CU|Meminst~0'
        Info: 3: + IC(0.338 ns) + CELL(0.178 ns) = 1.455 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 67; COMB Node = 'Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2'
        Info: 4: + IC(1.076 ns) + CELL(0.491 ns) = 3.022 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 1; COMB Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2'
        Info: 5: + IC(0.557 ns) + CELL(0.178 ns) = 3.757 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 1; COMB Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3'
        Info: 6: + IC(0.835 ns) + CELL(0.545 ns) = 5.137 ns; Loc. = LCCOMB_X30_Y16_N2; Fanout = 1; COMB Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6'
        Info: 7: + IC(0.857 ns) + CELL(0.178 ns) = 6.172 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 1; COMB Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9'
        Info: 8: + IC(0.293 ns) + CELL(0.319 ns) = 6.784 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.880 ns; Loc. = LCFF_X30_Y18_N9; Fanout = 3; REG Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]'
        Info: Total cell delay = 2.530 ns ( 36.77 % )
        Info: Total interconnect delay = 4.350 ns ( 63.23 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.580 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut|outX[0]'
            Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut|outX[0]~clkctrl'
            Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 6.580 ns; Loc. = LCFF_X30_Y18_N9; Fanout = 3; REG Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4]'
            Info: Total cell delay = 2.507 ns ( 38.10 % )
            Info: Total interconnect delay = 4.073 ns ( 61.90 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 6.583 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut|outX[0]'
            Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut|outX[0]~clkctrl'
            Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 6.583 ns; Loc. = LCFF_X26_Y16_N17; Fanout = 15; REG Node = 'Lab2:showReselt|controlUnit:CU|state[0]'
            Info: Total cell delay = 2.507 ns ( 38.08 % )
            Info: Total interconnect delay = 4.076 ns ( 61.92 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2]" (data pin = "KEY[1]", clock pin = "CLOCK_50") is 4.628 ns
    Info: + Longest pin to register delay is 11.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 49; PIN Node = 'KEY[1]'
        Info: 2: + IC(7.662 ns) + CELL(0.513 ns) = 9.039 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 8; COMB Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29'
        Info: 3: + IC(1.457 ns) + CELL(0.758 ns) = 11.254 ns; Loc. = LCFF_X25_Y15_N11; Fanout = 1; REG Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2]'
        Info: Total cell delay = 2.135 ns ( 18.97 % )
        Info: Total interconnect delay = 9.119 ns ( 81.03 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 6.588 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut|outX[0]'
        Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut|outX[0]~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 6.588 ns; Loc. = LCFF_X25_Y15_N11; Fanout = 1; REG Node = 'Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2]'
        Info: Total cell delay = 2.507 ns ( 38.05 % )
        Info: Total interconnect delay = 4.081 ns ( 61.95 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[9]" through register "Lab2:showReselt|controlUnit:CU|state[1]" is 14.998 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.583 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut|outX[0]'
        Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut|outX[0]~clkctrl'
        Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 6.583 ns; Loc. = LCFF_X26_Y16_N7; Fanout = 15; REG Node = 'Lab2:showReselt|controlUnit:CU|state[1]'
        Info: Total cell delay = 2.507 ns ( 38.08 % )
        Info: Total interconnect delay = 4.076 ns ( 61.92 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.138 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N7; Fanout = 15; REG Node = 'Lab2:showReselt|controlUnit:CU|state[1]'
        Info: 2: + IC(2.016 ns) + CELL(0.512 ns) = 2.528 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 1; COMB Node = 'Lab2:showReselt|controlUnit:CU|Decoder0~0'
        Info: 3: + IC(2.800 ns) + CELL(2.810 ns) = 8.138 ns; Loc. = PIN_R17; Fanout = 0; PIN Node = 'LEDR[9]'
        Info: Total cell delay = 3.322 ns ( 40.82 % )
        Info: Total interconnect delay = 4.816 ns ( 59.18 % )
Info: th for register "Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]" (data pin = "SW[4]", clock pin = "CLOCK_50") is 4.046 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.589 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut|outX[0]'
        Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut|outX[0]~clkctrl'
        Info: 4: + IC(0.985 ns) + CELL(0.602 ns) = 6.589 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 18; REG Node = 'Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]'
        Info: Total cell delay = 2.507 ns ( 38.05 % )
        Info: Total interconnect delay = 4.082 ns ( 61.95 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.829 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'SW[4]'
        Info: 2: + IC(1.549 ns) + CELL(0.178 ns) = 2.733 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 1; COMB Node = 'Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.829 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 18; REG Node = 'Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]'
        Info: Total cell delay = 1.280 ns ( 45.25 % )
        Info: Total interconnect delay = 1.549 ns ( 54.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Dec 22 18:24:20 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


