## References

Javier de San Pedro, Thomas Bourgeat, Jordi Cortadella
[Specification mining for asynchronous controllers](http://www.cs.upc.edu/~jspedro/articles/async2016.pdf)
Asynchronous Circuits and Systems (ASYNC), 2016 22nd IEEE International Symposium on 107-114
DOI: 10.1109/ASYNC.2016.10

Cortadella, Jordi, et al.
["RTL Synthesis: From Logic Synthesis to Automatic Pipelining."](http://upcommons.upc.edu/bitstream/handle/2117/82027/RTLsynthesis.pdf)
Proceedings of the IEEE 103.11 (2015): 2061-2075.
DOI: 10.1109/JPROC.2015.2456189

Chatterjee, Satrajit, Michael Kishinevsky, and Umit Y. Ogras.
["xMAS: Quick formal modeling of communication fabrics to enable verification."](https://www.researchgate.net/profile/Satrajit_Chatterjee/publication/224150874_xMAS_Quick_Formal_Modeling_of_Communication_Fabrics_to_Enable_Verification/links/560f30b508aec422d112f3ea.pdf)
Design & Test of Computers, IEEE 29.3 (2012): 80-88.

Cortadella, Jordi, et al.
[Logic synthesis for asynchronous controllers and interfaces](http://www.springer.com/productFlyer_978-3-540-43152-7.pdf?SGWID=0-0-1297-2158934-0).
Vol. 8. Springer Science & Business Media, 2012.

Cortadella, Jordi, Marc Galceran-Oms, and Mike Kishinevsky.
["Elastic systems."](http://www.cs.upc.edu/~jordicf/gavina/BIB/files/memocode2010.pdf)
Formal Methods and Models for Codesign (MEMOCODE), 2010 8th IEEE/ACM International Conference on. IEEE, 2010.

Galceran-Oms, Marc, et al.
["Automatic microarchitectural pipelining."](http://www.date-conference.org/proceedings/PAPERS/2010/DATE10/PDFFILES/IP3_08.PDF)
Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 2010.

Carmona, Josep, et al.
["Elastic circuits."](http://www.eecs.ucf.edu/~mingjie/ECM6308/papers/Elastic%20circuits.pdf)
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 28.10 (2009): 1437-1455.

Casu, Mario R., and Luca Macchiarulo.
["Adaptive latency-insensitive protocols."](http://porto.polito.it/1642487/1/dtc07_paper.pdf)
IEEE Design & Test of Computers 5 (2007): 442-452.

Cortadella, Jordi, and Mike Kishinevsky.
["Synchronous elastic circuits with early evaluation and token counterflow."](https://www.cs.upc.edu/~jordicf/gavina/BIB/files/dac07_early.pdf)
Proceedings of the 44th annual Design Automation Conference. ACM, 2007.

Cortadella, Jordi, Mike Kishinevsky, and Bill Grundmann.
["Synthesis of synchronous elastic architectures."](https://www.cs.upc.edu/~jordicf/gavina/BIB/files/dac06_self.pdf)
Proceedings of the 43rd annual Design Automation Conference. ACM, 2006.

Ampalam, Manoj, and Montek Singh.
["Counterflow pipelining: Architectural support for preemption in asynchronous systems using anti-tokens."](http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.259.293&rep=rep1&type=pdf)
Computer-Aided Design, 2006. ICCAD'06. IEEE/ACM International Conference on. IEEE, 2006.

Brej, C. F., and J. D. Garside.
["Early output logic using anti-tokens."](http://brej.org/papers/iwls_paper.pdf)
International Workshop on Logic Synthesis. 2003.

Spars, Jens, and Steve Furber.
[Principles Asynchronous Circuit Design](http://twanclik.free.fr/electricity/electronic/pdfdone12/Principles%20of%20Asynchronous%20Circuit%20Design%20-%20A%20Systems%20Perspective.pdf).
Kluwer Academic Publishers, 2002.

Carloni, Luca P., Kenneth L. McMillan, and Alberto L. Sangiovanni-Vincentelli.
["Theory of latency-insensitive design."](http://webcluster.cs.columbia.edu/~luca/research/lipTransactions.pdf)
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 20.9 (2001): 1059-1076.

Varshavsky, Victor, Vyacheslav Marakhovsky, and Tam-Anh Chu.
"Logical timing (global synchronization of asynchronous arrays)."
Parallel Algorithms/Architecture Synthesis, 1995. Proceedings., First Aizu International Symposium on. IEEE, 1995.
DOI: 10.1109/AISPAS.1995.401346

Sutherland, Ivan E.
["Micropipelines."](http://f-cpu.seul.org/new/micropipelines.pdf)
Communications of the ACM 32.6 (1989): 720-738.

### Asynchronous

Yakovlev, A. V., et al.
["Modelling, analysis and synthesis of asynchronous control circuits using Petri nets."](https://www.researchgate.net/profile/Alex_Yakovlev/publication/220686772_Modelling_analysis_and_synthesis_of_asynchronous_control_circuits_using_Petri_nets/links/541030420cf2f2b29a3f1e73.pdf)
Integration, the VLSI journal 21.3 (1996): 143-170.

### Transformations

Galceran-Oms, Marc, et al.
["Microarchitectural transformations using elasticity."](http://www.cs.upc.edu/~jordicf/gavina/BIB/files/JECTS2011_MicroarchTransform.pdf)
ACM Journal on Emerging Technologies in Computing Systems (JETC) 7.4 (2011): 18.

Bufistov, Dmitry E., et al.
["Retiming and recycling for elastic systems with early evaluation."](http://www.cs.upc.edu/~jordicf/Research/gavina/BIB/files/rr_early_dac09.pdf)
Proceedings of the 46th Annual Design Automation Conference. ACM, 2009.

Carloni, Luca P., and Alberto L. Sangiovanni-Vincentelli.
["Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits."](http://www1.cs.columbia.edu/~luca/research/rscSBCCI03.pdf)
SBCCI. Vol. 3. 2003.

### Performance

JÃºlvez, Jorge, Jordi Cortadella, and Michael Kishinevsky.
["On the performance evaluation of multi-guarded marked graphs with single-server semantics."](http://webdiis.unizar.es/~julvez/pub/09deds.pdf)
Discrete Event Dynamic Systems 20.3 (2010): 377-407.

Ramamoorthy, C. V., and Gary S. Ho.
["Performance evaluation of asynchronous concurrent systems using Petri nets."](http://www.computer.org/csdl/trans/ts/1980/05/01702760.pdf)
Software Engineering, IEEE Transactions on 5 (1980): 440-449.

Commoner, Frederic, et al.
["Marked directed graphs."](http://www.sciencedirect.com/science/article/pii/S0022000071800132/pdf?md5=7fb2ad96e4f09b235e15a6b503dbd380&pid=1-s2.0-S0022000071800132-main.pdf)
Journal of Computer and System Sciences 5.5 (1971): 511-523.

## DataFlow

Lee, Edward Ashford, and David G. Messerschmitt.
["Static scheduling of synchronous data flow programs for digital signal processing."](http://www.eecs.ucf.edu/~mingjie/ECM6308/papers/%20Static%20Scheduling%20of%20Synchronous%20Data%20Flow%20Programs%20for%20Digital%20Signal%20Processing.pdf)
Computers, IEEE Transactions on 100.1 (1987): 24-35.

Johnston, Wesley M., J. R. Hanna, and Richard J. Millar.
["Advances in dataflow programming languages."](http://www.cs.ucf.edu/~dcm/Teaching/COT4810-Spring2011/Literature/DataFlowProgrammingLanguages.pdf)
ACM Computing Surveys (CSUR) 36.1 (2004): 1-34.

Benini, Luca, et al.
["Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs."](http://si2.epfl.ch/~demichel/publications/archive/1998/CADICSvol17iss3Mar98pg220.pdf)
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 17.3 (1998).

## DAG

Yu, Cunxi, et al.
["DAG-Aware Logic Synthesis of Datapaths."](http://www.ecs.umass.edu/ece/labs/vlsicad/papers/dac-2016-cunxi-ibm-muxmove.pdf)

Mohanty, Saraju P., and N. Ranganathan.
["Energy efficient scheduling for datapath synthesis."](http://www.smohanty.org/Publications_Conferences/2003/MohantyVLSID2003Energy.pdf)
VLSI Design, 2003. Proceedings. 16th International Conference on. IEEE, 2003.

## Projects

https://github.com/google/autopiper

https://github.com/bvgastel/xmas

https://github.com/Rotsor/phd

https://bitbucket.org/alanmi/abc
