// Seed: 3085644276
module module_0;
  assign id_1 = -1 !== id_1;
  wire id_2;
  wire id_4;
  assign id_3 = id_1;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    id_20,
    output tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    output tri0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply1 id_11,
    id_21,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    output supply0 id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri1 id_18
);
  always id_20 = id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_22;
endmodule
