{
  "module_name": "dcn31_fpu.h",
  "hash_id": "89a4f8a99b1a8dc880b10e26f5dc7a23e4c49df7a49f32a4d4a438372b9890ed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn31/dcn31_fpu.h",
  "human_readable_source": " \n\n#ifndef __DCN31_FPU_H__\n#define __DCN31_FPU_H__\n\n#define DCN3_1_DEFAULT_DET_SIZE 384\n#define DCN3_15_DEFAULT_DET_SIZE 192\n#define DCN3_15_MIN_COMPBUF_SIZE_KB 128\n#define DCN3_16_DEFAULT_DET_SIZE 192\n\nvoid dcn31_zero_pipe_dcc_fraction(display_e2e_pipe_params_st *pipes,\n\t\t\t\t  int pipe_cnt);\n\nvoid dcn31_update_soc_for_wm_a(struct dc *dc, struct dc_state *context);\nvoid dcn315_update_soc_for_wm_a(struct dc *dc, struct dc_state *context);\n\nvoid dcn31_calculate_wm_and_dlg_fp(\n\t\tstruct dc *dc, struct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt,\n\t\tint vlevel);\n\nvoid dcn31_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);\nvoid dcn315_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);\nvoid dcn316_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);\nint dcn_get_max_non_odm_pix_rate_100hz(struct _vcs_dpi_soc_bounding_box_st *soc);\nint dcn_get_approx_det_segs_required_for_pstate(\n\t\tstruct _vcs_dpi_soc_bounding_box_st *soc,\n\t\tint pix_clk_100hz, int bpp, int seg_size_kb);\n\nint dcn31x_populate_dml_pipes_from_context(struct dc *dc,\n\t\t\t\t\t  struct dc_state *context,\n\t\t\t\t\t  display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t  bool fast_validate);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}