{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761865856390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761865856390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 20:10:55 2025 " "Processing started: Thu Oct 30 20:10:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761865856390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761865856390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIC -c IIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIC -c IIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761865856390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761865857595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIC-BEHAVIOR " "Found design unit 1: IIC-BEHAVIOR" {  } { { "IIC.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/IIC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859148 ""} { "Info" "ISGN_ENTITY_NAME" "1 IIC " "Found entity 1: IIC" {  } { { "IIC.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/IIC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859163 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859163 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_compare0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859179 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloque_1 " "Found entity 1: Bloque_1" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direccion-comportamiento " "Found design unit 1: direccion-comportamiento" {  } { { "Direccion.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Direccion.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859242 ""} { "Info" "ISGN_ENTITY_NAME" "1 direccion " "Found entity 1: direccion" {  } { { "Direccion.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Direccion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859273 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859304 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bloque_1 " "Elaborating entity \"Bloque_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761865859539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:Contador_mod7 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:Contador_mod7\"" {  } { { "Bloque_1.bdf" "Contador_mod7" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 32 472 616 112 "Contador_mod7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865859743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 7 " "Parameter \"lpm_modulus\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859743 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761865859743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0hj " "Found entity 1: cntr_0hj" {  } { { "db/cntr_0hj.tdf" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/db/cntr_0hj.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865859884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865859884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0hj lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\|cntr_0hj:auto_generated " "Elaborating entity \"cntr_0hj\" for hierarchy \"lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\|cntr_0hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865859899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gfc " "Found entity 1: cmpr_gfc" {  } { { "db/cmpr_gfc.tdf" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/db/cmpr_gfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865860102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865860102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gfc lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\|cntr_0hj:auto_generated\|cmpr_gfc:cmpr2 " "Elaborating entity \"cmpr_gfc\" for hierarchy \"lpm_counter0:Contador_mod7\|lpm_counter:LPM_COUNTER_component\|cntr_0hj:auto_generated\|cmpr_gfc:cmpr2\"" {  } { { "db/cntr_0hj.tdf" "cmpr2" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/db/cntr_0hj.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst\"" {  } { { "Bloque_1.bdf" "inst" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 176 472 616 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865860275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860275 ""}  } { { "lpm_shiftreg0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761865860275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direccion direccion:inst1 " "Elaborating entity \"direccion\" for hierarchy \"direccion:inst1\"" {  } { { "Bloque_1.bdf" "inst1" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 288 464 592 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst2 " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst2\"" {  } { { "Bloque_1.bdf" "inst2" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 496 520 664 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter1.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter1.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865860337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860337 ""}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_counter1.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761865860337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r6i " "Found entity 1: cntr_r6i" {  } { { "db/cntr_r6i.tdf" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/db/cntr_r6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865860725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865860725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r6i lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_r6i:auto_generated " "Elaborating entity \"cntr_r6i\" for hierarchy \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_r6i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst4 " "Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst4\"" {  } { { "Bloque_1.bdf" "inst4" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 208 704 832 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_compare0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_compare0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865860884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865860884 ""}  } { { "lpm_compare0.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/lpm_compare0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761865860884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkg " "Found entity 1: cmpr_lkg" {  } { { "db/cmpr_lkg.tdf" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/db/cmpr_lkg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761865861087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761865861087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lkg lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_lkg:auto_generated " "Elaborating entity \"cmpr_lkg\" for hierarchy \"lpm_compare0:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_lkg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865861087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC IIC:inst5 " "Elaborating entity \"IIC\" for hierarchy \"IIC:inst5\"" {  } { { "Bloque_1.bdf" "inst5" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 240 1288 1456 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865861102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:inst7 " "Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:inst7\"" {  } { { "Bloque_1.bdf" "inst7" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 400 520 664 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761865861150 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1761865862691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761865863223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sda " "No output dependent on input pin \"sda\"" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 216 216 384 232 "sda" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863427 "|Bloque_1|sda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 224 1024 1192 240 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863427 "|Bloque_1|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hab_dir " "No output dependent on input pin \"hab_dir\"" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 144 64 232 160 "hab_dir" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863427 "|Bloque_1|hab_dir"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "scl " "No output dependent on input pin \"scl\"" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 176 64 232 192 "scl" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863427 "|Bloque_1|scl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hab_dat " "No output dependent on input pin \"hab_dat\"" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 432 56 224 448 "hab_dat" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863427 "|Bloque_1|hab_dat"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "scl2 " "No output dependent on input pin \"scl2\"" {  } { { "Bloque_1.bdf" "" { Schematic "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte F/Bloque_1.bdf" { { 448 56 224 464 "scl2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761865863427 "|Bloque_1|scl2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1761865863427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761865863442 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761865863442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761865863442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761865863505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 20:11:03 2025 " "Processing ended: Thu Oct 30 20:11:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761865863505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761865863505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761865863505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761865863505 ""}
