// This module defines a 4-bit binary counter with synchronous reset and enable
// The output is represented by 'Q', with each bit being represented by Q[3:0]
module binary_counter (input clk, rst, en, output reg [3:0] Q);

always @(posedge clk) begin
    if (rst) begin  // reset counter when rst is high
        Q <= 0;
    end
    else if (en) begin // only count when en is high
        if (Q == 4'b1111) // if counter reaches maximum value, reset to 0
            Q <= 0;
        else
            Q <= Q + 1; // increment counter by 1
    end
end

endmodule