$date
	Thu Sep 19 08:42:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_async_reset_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
0%
0$
1#
0"
0!
$end
#10
1"
1%
#20
0"
0%
1$
1'
0#
0&
#30
1(
1!
1"
1%
#40
0"
0%
#50
0(
0!
1"
1%
#60
0"
0%
0$
0'
#70
1"
1%
#80
0"
0%
#90
1"
1%
#100
0"
0%
1$
1'
#110
1(
1!
1"
1%
#120
0"
0%
#130
0(
0!
1"
1%
#140
0"
0%
1#
1&
#150
1"
1%
#160
0"
0%
0#
0&
#170
1(
1!
1"
1%
#180
0"
0%
#190
0(
0!
1"
1%
#200
0"
0%
