cocci_test_suite() {
	struct vm_system_aperture_param cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 985 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 929 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 859 */;
	enum controller_dp_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 857 */;
	enum dc_color_space cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 856 */;
	struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 855 */;
	struct stream_resource *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 854 */;
	struct tg_color cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 853 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 851 */;
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 850 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 849 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 848 */;
	const struct dc_transfer_func *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 754 */;
	struct pwl_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 696 */;
	const struct dc_plane_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 692 */;
	const struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 653 */;
	enum mpc_output_csc_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 631 */;
	struct mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 630 */;
	uint16_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 627 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 534 */[MAX_PIPES];
	struct drr_params cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 530 */;
	enum dc_status cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 524 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 330 */;
	struct dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2353 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2312 */;
	enum dynamic_metadata_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2288 */;
	struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2287 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2244 */;
	struct dc_link *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2240 */;
	struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2239 */;
	enum dc_lane_count cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2236 */;
	struct gsl_params cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2148 */;
	struct mpc_tree *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2042 */;
	struct mpcc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2040 */;
	struct mpcc_blnd_cfg cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2037 */;
	const struct tg_color cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2016 */[6];
	struct tg_color *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2014 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 2001 */;
	struct encoder_unblank_param cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1873 */;
	struct dc_link_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1871 */;
	PHYSICAL_ADDRESS_LOC cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1845 */;
	const struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 182 */;
	PHYSICAL_ADDRESS_LOC *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1816 */;
	struct dcn_hubbub_phys_addr_config cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1799 */;
	struct dc_phy_addr_space_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1797 */;
	struct dcn_hubbub_virt_addr_config cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1781 */;
	struct dc_virtual_addr_space_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1778 */;
	struct dc_dmdata_attributes cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1752 */;
	struct hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1709 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1688 */;
	struct mcif_wb *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1677 */;
	struct dwbc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1676 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1674 */;
	struct dc_writeback_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1646 */;
	const struct dc_stream_status *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1645 */;
	struct hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1578 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1454 */[MAX_PIPES];
	const unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1452 */;
	struct plane_size cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1343 */;
	struct dc_bias_and_scale cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1252 */;
	struct dc_plane_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1222 */;
	struct _vcs_dpi_display_ttu_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1166 */;
	struct _vcs_dpi_display_dlg_regs_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1165 */;
	struct _vcs_dpi_display_ttu_regs_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1164 */;
	struct _vcs_dpi_display_dlg_regs_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1163 */;
	struct rect cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1156 */;
	struct scaler_data cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1153 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 108 */;
	const int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c 1041 */;
}
