
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 2 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 1 min 2 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 52 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18745577 heartbeat IPC: 2.23169 cumulative IPC: 2.03398 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23813911 heartbeat IPC: 1.97303 cumulative IPC: 2.0184 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28689292 heartbeat IPC: 2.05112 cumulative IPC: 2.02486 (Simulation time: 0 hr 8 min 4 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33463731 heartbeat IPC: 2.09449 cumulative IPC: 2.03614 (Simulation time: 0 hr 9 min 29 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38032573 heartbeat IPC: 2.18874 cumulative IPC: 2.05662 (Simulation time: 0 hr 10 min 53 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42398769 heartbeat IPC: 2.29032 cumulative IPC: 2.08319 (Simulation time: 0 hr 12 min 14 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46736308 heartbeat IPC: 2.30545 cumulative IPC: 2.10575 (Simulation time: 0 hr 13 min 34 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51083998 heartbeat IPC: 2.30007 cumulative IPC: 2.12369 (Simulation time: 0 hr 14 min 55 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47087809 cumulative IPC: 2.12369 (Simulation time: 0 hr 14 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12369 instructions: 100000001 cycles: 47087809
cpu0_DTLB TOTAL     ACCESS:   40467959  HIT:   40460009  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32304621  HIT:   32301752  MISS:       2869
cpu0_DTLB RFO       ACCESS:    8163338  HIT:    8158257  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.9792 cycles
cpu0_ITLB TOTAL     ACCESS:     797000  HIT:     796893  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797000  HIT:     796893  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64612  HIT:      64276  MISS:        336
cpu0_L1I LOAD      ACCESS:      64612  HIT:      64276  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.018 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2976  HIT:       2809  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 182.395 cycles
cpu0_L1D TOTAL     ACCESS:   32093520  HIT:   31627833  MISS:     465687
cpu0_L1D LOAD      ACCESS:   28656106  HIT:   28499589  MISS:     156517
cpu0_L1D RFO       ACCESS:    3436645  HIT:    3127660  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        584  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 390.072 cycles
cpu0_L2C TOTAL     ACCESS:     771990  HIT:     484793  MISS:     287197
cpu0_L2C LOAD      ACCESS:     156853  HIT:     142164  MISS:      14689
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     305967  HIT:     305930  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 614.995 cycles
LLC TOTAL     ACCESS:     557226  HIT:     246967  MISS:     310259
LLC LOAD      ACCESS:      14689  HIT:      11521  MISS:       3168
LLC RFO       ACCESS:     272306  HIT:     104102  MISS:     168204
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270214  HIT:     131335  MISS:     138879
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 549.854 cycles
Insertion Distribution: 
	LOAD 623 0 0 0 0 3276 568 
	RFO 3410 0 0 0 0 44097 151440 
	PREF 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 139660 
	 0 0 0 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2363  ROW_BUFFER_MISS:     169008
 DBUS AVG_CONGESTED_CYCLE:    3.99311
 WQ ROW_BUFFER_HIT:      11031  ROW_BUFFER_MISS:     151892  FULL:       1852


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.954
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

