<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › brcm80211 › brcmsmac › phy › phy_int.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>phy_int.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY</span>
<span class="cm"> * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BRCM_PHY_INT_H_</span>
<span class="cp">#define _BRCM_PHY_INT_H_</span>

<span class="cp">#include &lt;types.h&gt;</span>
<span class="cp">#include &lt;brcmu_utils.h&gt;</span>
<span class="cp">#include &lt;brcmu_wifi.h&gt;</span>

<span class="cp">#define	PHY_VERSION			{ 1, 82, 8, 0 }</span>

<span class="cp">#define LCNXN_BASEREV		16</span>

<span class="k">struct</span> <span class="n">phy_shim_info</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">brcms_phy_srom_fem</span> <span class="p">{</span>
	<span class="cm">/* TSSI positive slope, 1: positive, 0: negative */</span>
	<span class="n">u8</span> <span class="n">tssipos</span><span class="p">;</span>
	<span class="cm">/* Ext PA gain-type: full-gain: 0, pa-lite: 1, no_pa: 2 */</span>
	<span class="n">u8</span> <span class="n">extpagain</span><span class="p">;</span>
	<span class="cm">/* support 32 combinations of different Pdet dynamic ranges */</span>
	<span class="n">u8</span> <span class="n">pdetrange</span><span class="p">;</span>
	<span class="cm">/* TR switch isolation */</span>
	<span class="n">u8</span> <span class="n">triso</span><span class="p">;</span>
	<span class="cm">/* antswctrl lookup table configuration: 32 possible choices */</span>
	<span class="n">u8</span> <span class="n">antswctrllut</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define ISNPHY(pi)	PHYTYPE_IS((pi)-&gt;pubpi.phy_type, PHY_TYPE_N)</span>
<span class="cp">#define ISLCNPHY(pi)	PHYTYPE_IS((pi)-&gt;pubpi.phy_type, PHY_TYPE_LCN)</span>

<span class="cp">#define PHY_GET_RFATTN(rfgain)	((rfgain) &amp; 0x0f)</span>
<span class="cp">#define PHY_GET_PADMIX(rfgain)	(((rfgain) &amp; 0x10) &gt;&gt; 4)</span>
<span class="cp">#define PHY_GET_RFGAINID(rfattn, padmix, width)	((rfattn) + ((padmix)*(width)))</span>
<span class="cp">#define PHY_SAT(x, n)		((x) &gt; ((1&lt;&lt;((n)-1))-1) ? ((1&lt;&lt;((n)-1))-1) : \</span>
<span class="cp">				((x) &lt; -(1&lt;&lt;((n)-1)) ? -(1&lt;&lt;((n)-1)) : (x)))</span>
<span class="cp">#define PHY_SHIFT_ROUND(x, n)	((x) &gt;= 0 ? ((x)+(1&lt;&lt;((n)-1)))&gt;&gt;(n) : (x)&gt;&gt;(n))</span>
<span class="cp">#define PHY_HW_ROUND(x, s)		((x &gt;&gt; s) + ((x &gt;&gt; (s-1)) &amp; (s != 0)))</span>

<span class="cp">#define CH_5G_GROUP	3</span>
<span class="cp">#define A_LOW_CHANS	0</span>
<span class="cp">#define A_MID_CHANS	1</span>
<span class="cp">#define A_HIGH_CHANS	2</span>
<span class="cp">#define CH_2G_GROUP	1</span>
<span class="cp">#define G_ALL_CHANS	0</span>

<span class="cp">#define FIRST_REF5_CHANNUM	149</span>
<span class="cp">#define LAST_REF5_CHANNUM	165</span>
<span class="cp">#define	FIRST_5G_CHAN		14</span>
<span class="cp">#define	LAST_5G_CHAN		50</span>
<span class="cp">#define	FIRST_MID_5G_CHAN	14</span>
<span class="cp">#define	LAST_MID_5G_CHAN	35</span>
<span class="cp">#define	FIRST_HIGH_5G_CHAN	36</span>
<span class="cp">#define	LAST_HIGH_5G_CHAN	41</span>
<span class="cp">#define	FIRST_LOW_5G_CHAN	42</span>
<span class="cp">#define	LAST_LOW_5G_CHAN	50</span>

<span class="cp">#define BASE_LOW_5G_CHAN	4900</span>
<span class="cp">#define BASE_MID_5G_CHAN	5100</span>
<span class="cp">#define BASE_HIGH_5G_CHAN	5500</span>

<span class="cp">#define CHAN5G_FREQ(chan)  (5000 + chan*5)</span>
<span class="cp">#define CHAN2G_FREQ(chan)  (2407 + chan*5)</span>

<span class="cp">#define TXP_FIRST_CCK		0</span>
<span class="cp">#define TXP_LAST_CCK		3</span>
<span class="cp">#define TXP_FIRST_OFDM		4</span>
<span class="cp">#define TXP_LAST_OFDM		11</span>
<span class="cp">#define TXP_FIRST_OFDM_20_CDD	12</span>
<span class="cp">#define TXP_LAST_OFDM_20_CDD	19</span>
<span class="cp">#define TXP_FIRST_MCS_20_SISO	20</span>
<span class="cp">#define TXP_LAST_MCS_20_SISO	27</span>
<span class="cp">#define TXP_FIRST_MCS_20_CDD	28</span>
<span class="cp">#define TXP_LAST_MCS_20_CDD	35</span>
<span class="cp">#define TXP_FIRST_MCS_20_STBC	36</span>
<span class="cp">#define TXP_LAST_MCS_20_STBC	43</span>
<span class="cp">#define TXP_FIRST_MCS_20_SDM	44</span>
<span class="cp">#define TXP_LAST_MCS_20_SDM	51</span>
<span class="cp">#define TXP_FIRST_OFDM_40_SISO	52</span>
<span class="cp">#define TXP_LAST_OFDM_40_SISO	59</span>
<span class="cp">#define TXP_FIRST_OFDM_40_CDD	60</span>
<span class="cp">#define TXP_LAST_OFDM_40_CDD	67</span>
<span class="cp">#define TXP_FIRST_MCS_40_SISO	68</span>
<span class="cp">#define TXP_LAST_MCS_40_SISO	75</span>
<span class="cp">#define TXP_FIRST_MCS_40_CDD	76</span>
<span class="cp">#define TXP_LAST_MCS_40_CDD	83</span>
<span class="cp">#define TXP_FIRST_MCS_40_STBC	84</span>
<span class="cp">#define TXP_LAST_MCS_40_STBC	91</span>
<span class="cp">#define TXP_FIRST_MCS_40_SDM	92</span>
<span class="cp">#define TXP_LAST_MCS_40_SDM	99</span>
<span class="cp">#define TXP_MCS_32	        100</span>
<span class="cp">#define TXP_NUM_RATES		101</span>
<span class="cp">#define ADJ_PWR_TBL_LEN		84</span>

<span class="cp">#define TXP_FIRST_SISO_MCS_20	20</span>
<span class="cp">#define TXP_LAST_SISO_MCS_20	27</span>

<span class="cp">#define PHY_CORE_NUM_1	1</span>
<span class="cp">#define PHY_CORE_NUM_2	2</span>
<span class="cp">#define PHY_CORE_NUM_3	3</span>
<span class="cp">#define PHY_CORE_NUM_4	4</span>
<span class="cp">#define PHY_CORE_MAX	PHY_CORE_NUM_4</span>
<span class="cp">#define PHY_CORE_0	0</span>
<span class="cp">#define PHY_CORE_1	1</span>
<span class="cp">#define PHY_CORE_2	2</span>
<span class="cp">#define PHY_CORE_3	3</span>

<span class="cp">#define MA_WINDOW_SZ		8</span>

<span class="cp">#define PHY_NOISE_SAMPLE_MON		1</span>
<span class="cp">#define PHY_NOISE_SAMPLE_EXTERNAL	2</span>
<span class="cp">#define PHY_NOISE_WINDOW_SZ	16</span>
<span class="cp">#define PHY_NOISE_GLITCH_INIT_MA 10</span>
<span class="cp">#define PHY_NOISE_GLITCH_INIT_MA_BADPlCP 10</span>
<span class="cp">#define PHY_NOISE_STATE_MON		0x1</span>
<span class="cp">#define PHY_NOISE_STATE_EXTERNAL	0x2</span>
<span class="cp">#define PHY_NOISE_SAMPLE_LOG_NUM_NPHY	10</span>
<span class="cp">#define PHY_NOISE_SAMPLE_LOG_NUM_UCODE	9</span>

<span class="cp">#define PHY_NOISE_OFFSETFACT_4322  (-103)</span>
<span class="cp">#define PHY_NOISE_MA_WINDOW_SZ	2</span>

<span class="cp">#define	PHY_RSSI_TABLE_SIZE	64</span>
<span class="cp">#define RSSI_ANT_MERGE_MAX	0</span>
<span class="cp">#define RSSI_ANT_MERGE_MIN	1</span>
<span class="cp">#define RSSI_ANT_MERGE_AVG	2</span>

<span class="cp">#define	PHY_TSSI_TABLE_SIZE	64</span>
<span class="cp">#define	APHY_TSSI_TABLE_SIZE	256</span>
<span class="cp">#define	TX_GAIN_TABLE_LENGTH	64</span>
<span class="cp">#define	DEFAULT_11A_TXP_IDX	24</span>
<span class="cp">#define NUM_TSSI_FRAMES        4</span>
<span class="cp">#define	NULL_TSSI		0x7f</span>
<span class="cp">#define	NULL_TSSI_W		0x7f7f</span>

<span class="cp">#define PHY_PAPD_EPS_TBL_SIZE_LCNPHY 64</span>

<span class="cp">#define LCNPHY_PERICAL_TEMPBASED_TXPWRCTRL 9</span>

<span class="cp">#define PHY_TXPWR_MIN		10</span>
<span class="cp">#define PHY_TXPWR_MIN_NPHY	8</span>
<span class="cp">#define RADIOPWR_OVERRIDE_DEF	(-1)</span>

<span class="cp">#define PWRTBL_NUM_COEFF	3</span>

<span class="cp">#define SPURAVOID_DISABLE	0</span>
<span class="cp">#define SPURAVOID_AUTO		1</span>
<span class="cp">#define SPURAVOID_FORCEON	2</span>
<span class="cp">#define SPURAVOID_FORCEON2	3</span>

<span class="cp">#define PHY_SW_TIMER_FAST		15</span>
<span class="cp">#define PHY_SW_TIMER_SLOW		60</span>
<span class="cp">#define PHY_SW_TIMER_GLACIAL	120</span>

<span class="cp">#define PHY_PERICAL_AUTO	0</span>
<span class="cp">#define PHY_PERICAL_FULL	1</span>
<span class="cp">#define PHY_PERICAL_PARTIAL	2</span>

<span class="cp">#define PHY_PERICAL_NODELAY	0</span>
<span class="cp">#define PHY_PERICAL_INIT_DELAY	5</span>
<span class="cp">#define PHY_PERICAL_ASSOC_DELAY	5</span>
<span class="cp">#define PHY_PERICAL_WDOG_DELAY	5</span>

<span class="cp">#define MPHASE_TXCAL_NUMCMDS	2</span>

<span class="cp">#define PHY_PERICAL_MPHASE_PENDING(pi) \</span>
<span class="cp">	(pi-&gt;mphase_cal_phase_id &gt; MPHASE_CAL_STATE_IDLE)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MPHASE_CAL_STATE_IDLE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_INIT</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_TXPHASE0</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_TXPHASE1</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_TXPHASE2</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_TXPHASE3</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_TXPHASE4</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_TXPHASE5</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_PAPDCAL</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_RXCAL</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_RSSICAL</span><span class="p">,</span>
	<span class="n">MPHASE_CAL_STATE_IDLETSSI</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">phy_cal_mode</span> <span class="p">{</span>
	<span class="n">CAL_FULL</span><span class="p">,</span>
	<span class="n">CAL_RECAL</span><span class="p">,</span>
	<span class="n">CAL_CURRECAL</span><span class="p">,</span>
	<span class="n">CAL_DIGCAL</span><span class="p">,</span>
	<span class="n">CAL_GCTRL</span><span class="p">,</span>
	<span class="n">CAL_SOFT</span><span class="p">,</span>
	<span class="n">CAL_DIGLO</span>
<span class="p">};</span>

<span class="cp">#define RDR_NTIERS  1</span>
<span class="cp">#define RDR_TIER_SIZE 64</span>
<span class="cp">#define RDR_LIST_SIZE (512/3)</span>
<span class="cp">#define RDR_EPOCH_SIZE 40</span>
<span class="cp">#define RDR_NANTENNAS 2</span>
<span class="cp">#define RDR_NTIER_SIZE  RDR_LIST_SIZE</span>
<span class="cp">#define RDR_LP_BUFFER_SIZE 64</span>
<span class="cp">#define LP_LEN_HIS_SIZE 10</span>

<span class="cp">#define STATIC_NUM_RF 32</span>
<span class="cp">#define STATIC_NUM_BB 9</span>

<span class="cp">#define BB_MULT_MASK		0x0000ffff</span>
<span class="cp">#define BB_MULT_VALID_MASK	0x80000000</span>

<span class="cp">#define CORDIC_AG	39797</span>
<span class="cp">#define	CORDIC_NI	18</span>
<span class="cp">#define	FIXED(X)	((s32)((X) &lt;&lt; 16))</span>

<span class="cp">#define	FLOAT(X) \</span>
<span class="cp">	(((X) &gt;= 0) ? ((((X) &gt;&gt; 15) + 1) &gt;&gt; 1) : -((((-(X)) &gt;&gt; 15) + 1) &gt;&gt; 1))</span>

<span class="cp">#define PHY_CHAIN_TX_DISABLE_TEMP	115</span>
<span class="cp">#define PHY_HYSTERESIS_DELTATEMP	5</span>

<span class="cp">#define SCAN_INPROG_PHY(pi) \</span>
<span class="cp">	(mboolisset(pi-&gt;measure_hold, PHY_HOLD_FOR_SCAN))</span>

<span class="cp">#define PLT_INPROG_PHY(pi)      (mboolisset(pi-&gt;measure_hold, PHY_HOLD_FOR_PLT))</span>

<span class="cp">#define ASSOC_INPROG_PHY(pi) \</span>
<span class="cp">	(mboolisset(pi-&gt;measure_hold, PHY_HOLD_FOR_ASSOC))</span>

<span class="cp">#define SCAN_RM_IN_PROGRESS(pi) \</span>
<span class="cp">	(mboolisset(pi-&gt;measure_hold, PHY_HOLD_FOR_SCAN | PHY_HOLD_FOR_RM))</span>

<span class="cp">#define PHY_MUTED(pi) \</span>
<span class="cp">	(mboolisset(pi-&gt;measure_hold, PHY_HOLD_FOR_MUTE))</span>

<span class="cp">#define PUB_NOT_ASSOC(pi) \</span>
<span class="cp">	(mboolisset(pi-&gt;measure_hold, PHY_HOLD_FOR_NOT_ASSOC))</span>

<span class="k">struct</span> <span class="n">phy_table_info</span> <span class="p">{</span>
	<span class="n">uint</span> <span class="n">table</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">q</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">max</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">phytbl_info</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">tbl_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tbl_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tbl_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tbl_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tbl_width</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">interference_info</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">curr_home_channel</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwrthld_40_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwrthld_20L_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwrthld_20U_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_code_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_code_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_codeb_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_codeb_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_table_stored</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">u16</span> <span class="n">clip1_hi_gain_code_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip1_hi_gain_code_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip1_hi_gain_codeb_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip1_hi_gain_codeb_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nb_clip_thresh_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nb_clip_thresh_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_ofdmlna2gainchange_stored</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">init_ccklna2gainchange_stored</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">clip1_lo_gain_code_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip1_lo_gain_code_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip1_lo_gain_codeb_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip1_lo_gain_codeb_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">w1_clip_thresh_core1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">w1_clip_thresh_core2_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2056_core1_rssi_gain_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2056_core2_rssi_gain_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">energy_drop_timeout_len_stored</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">ed_crs40_assertthld0_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs40_assertthld1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs40_deassertthld0_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs40_deassertthld1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20L_assertthld0_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20L_assertthld1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20L_deassertthld0_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20L_deassertthld1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20U_assertthld0_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20U_assertthld1_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20U_deassertthld0_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ed_crs20U_deassertthld1_stored</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">badplcp_ma</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">badplcp_ma_previous</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">badplcp_ma_total</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">badplcp_ma_list</span><span class="p">[</span><span class="n">MA_WINDOW_SZ</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">badplcp_ma_index</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pre_badplcp_cnt</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">bphy_pre_badplcp_cnt</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">init_gain_core1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_core2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gainb_core1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gainb_core2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_rfseq</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">u16</span> <span class="n">crsminpwr0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwrl0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwru0</span><span class="p">;</span>

	<span class="n">s16</span> <span class="n">crsminpwr_index</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">radio_2057_core1_rssi_wb1a_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core2_rssi_wb1a_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core1_rssi_wb1g_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core2_rssi_wb1g_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core1_rssi_wb2_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core2_rssi_wb2_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core1_rssi_nb_gc_stored</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_2057_core2_rssi_nb_gc_stored</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">aci_save_gphy</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">rc_cal_ovr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">phycrsth1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">phycrsth2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_n1p1_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">p1_p2_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">n1_n2_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">n1_p1_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">div_search_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">div_p1_p2_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">div_search_gn_change</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">table_7_2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">table_7_3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cckshbits_gnref</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip2_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip3_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_p2_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_pwdn_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_n1p1_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_n1_pwdn_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bbconfig</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cthr_sthr_shdin</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">energy</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_p1_p2_thresh</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">threshold</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg15</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg17</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">div_srch_idx</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">div_srch_p1_p2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">div_srch_gn_back</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ant_dwell</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ant_wr_settle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">lo_complex_abgphy_info</span> <span class="p">{</span>
	<span class="n">s8</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">q</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nphy_iq_comp</span> <span class="p">{</span>
	<span class="n">s16</span> <span class="n">a0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">b0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">a1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">b1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nphy_txpwrindex</span> <span class="p">{</span>
	<span class="n">s8</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">index_internal</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">index_internal_save</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">AfectrlOverride</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">AfeCtrlDacGain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rad_gain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bbmult</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iqcomp_a</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iqcomp_b</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">locomp</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">txiqcal_cache</span> <span class="p">{</span>

	<span class="n">u16</span> <span class="n">txcal_coeffs_2G</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">txcal_radio_regs_2G</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nphy_iq_comp</span> <span class="n">rxcal_coeffs_2G</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">txcal_coeffs_5G</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">txcal_radio_regs_5G</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nphy_iq_comp</span> <span class="n">rxcal_coeffs_5G</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nphy_pwrctrl</span> <span class="p">{</span>
	<span class="n">s8</span> <span class="n">max_pwr_2g</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_targ_2g</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_2g_a1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_2g_b0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_2g_b1</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">max_pwr_5gm</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_targ_5gm</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">max_pwr_5gh</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">max_pwr_5gl</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gm_a1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gm_b0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gm_b1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gl_a1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gl_b0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gl_b1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gh_a1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gh_b0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">pwrdet_5gh_b1</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_targ_5gl</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_targ_5gh</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_tssi_2g</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_tssi_5g</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">idle_tssi</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">a1</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">b0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">b1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nphy_txgains</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">txlpf</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">txgm</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">pga</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">pad</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">ipa</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define PHY_NOISEVAR_BUFSIZE 10</span>

<span class="k">struct</span> <span class="n">nphy_noisevar_buf</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">bufcount</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tone_id</span><span class="p">[</span><span class="n">PHY_NOISEVAR_BUFSIZE</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">noise_vars</span><span class="p">[</span><span class="n">PHY_NOISEVAR_BUFSIZE</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">min_noise_vars</span><span class="p">[</span><span class="n">PHY_NOISEVAR_BUFSIZE</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">rssical_cache</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">rssical_radio_regs_2G</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">rssical_phyregs_2G</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>

	<span class="n">u16</span> <span class="n">rssical_radio_regs_5G</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">rssical_phyregs_5G</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">lcnphy_cal_results</span> <span class="p">{</span>

	<span class="n">u16</span> <span class="n">txiqlocal_a</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txiqlocal_b</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txiqlocal_didq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txiqlocal_ei0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txiqlocal_eq0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txiqlocal_fi0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txiqlocal_fq0</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">txiqlocal_bestcoeffs</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">txiqlocal_bestcoeffs_valid</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">papd_eps_tbl</span><span class="p">[</span><span class="n">PHY_PAPD_EPS_TBL_SIZE_LCNPHY</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">analog_gain_ref</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lut_begin</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lut_end</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lut_step</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rxcompdbm</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">papdctrl</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sslpnCalibClkEnCtrl</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">rxiqcal_coeff_a0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rxiqcal_coeff_b0</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">shared_phy</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">phy_head</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">unit</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">corerev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">machwcap</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">up</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">clk</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">now</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">did</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">chip</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">chiprev</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">chippkg</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">sromrev</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">boardtype</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">boardrev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">boardflags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">boardflags2</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">fast_timer</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">slow_timer</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">glacial_timer</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_antdiv</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">phy_noise_window</span><span class="p">[</span><span class="n">MA_WINDOW_SZ</span><span class="p">];</span>
	<span class="n">uint</span> <span class="n">phy_noise_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hw_phytxchain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hw_phyrxchain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">phytxchain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">phyrxchain</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rssi_mode</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">_rifs_phy</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="p">{</span>
	<span class="n">uint</span> <span class="n">phy_type</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">phy_rev</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">phy_corenum</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radioid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">radiorev</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">radiover</span><span class="p">;</span>

	<span class="n">uint</span> <span class="n">coreflags</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">ana_rev</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">abgphy_encore</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">phy_func_ptr</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">calinit</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">chanset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="n">chanspec</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">txpwrrecalc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">longtrn</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">txiqccget</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">txiqccset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">u16</span> <span class="p">(</span><span class="o">*</span><span class="n">txloccget</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">radioloftget</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">carrsuppr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">rxsigpwr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="n">s32</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">detach</span><span class="p">)(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">brcms_phy</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="n">pubpi_ro</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">shared_phy</span> <span class="o">*</span><span class="n">sh</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">phy_func_ptr</span> <span class="n">pi_fptr</span><span class="p">;</span>

	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">brcms_phy_lcnphy</span> <span class="o">*</span><span class="n">pi_lcnphy</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">user_txpwr_at_rfport</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">bcma_device</span> <span class="o">*</span><span class="n">d11core</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="n">pubpi</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">do_initcal</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phytest_on</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ofdm_rateset_war</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">bf_preempt_4306</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radio_chanspec</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">antsel_type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bw</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txpwr_percent</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_init_por</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">init_in_progress</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">initialized</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">sbtml_gm</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">refcnt</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">watchdog_override</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">phynoise_state</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">phynoise_now</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">phynoise_chan_watchdog</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phynoise_polling</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">disable_percal</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">measure_hold</span><span class="p">;</span>

	<span class="n">s16</span> <span class="n">txpa_2g</span><span class="p">[</span><span class="n">PWRTBL_NUM_COEFF</span><span class="p">];</span>
	<span class="n">s16</span> <span class="n">txpa_2g_low_temp</span><span class="p">[</span><span class="n">PWRTBL_NUM_COEFF</span><span class="p">];</span>
	<span class="n">s16</span> <span class="n">txpa_2g_high_temp</span><span class="p">[</span><span class="n">PWRTBL_NUM_COEFF</span><span class="p">];</span>
	<span class="n">s16</span> <span class="n">txpa_5g_low</span><span class="p">[</span><span class="n">PWRTBL_NUM_COEFF</span><span class="p">];</span>
	<span class="n">s16</span> <span class="n">txpa_5g_mid</span><span class="p">[</span><span class="n">PWRTBL_NUM_COEFF</span><span class="p">];</span>
	<span class="n">s16</span> <span class="n">txpa_5g_hi</span><span class="p">[</span><span class="n">PWRTBL_NUM_COEFF</span><span class="p">];</span>

	<span class="n">u8</span> <span class="n">tx_srom_max_2g</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_5g_low</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_5g_mid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_5g_hi</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_rate_2g</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_rate_5g_low</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_rate_5g_mid</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_srom_max_rate_5g_hi</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_user_target</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">s8</span> <span class="n">tx_power_offset</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_power_target</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">brcms_phy_srom_fem</span> <span class="n">srom_fem2g</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">brcms_phy_srom_fem</span> <span class="n">srom_fem5g</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">tx_power_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_power_max_rate_ind</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">hwpwrctrl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nphy_txpwrctrl</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">nphy_txrx_chain</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_5g_pwrgain</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">phy_wreg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">phy_wreg_limit</span><span class="p">;</span>

	<span class="n">s8</span> <span class="n">n_preamble_override</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">antswitch</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">aa2g</span><span class="p">,</span> <span class="n">aa5g</span><span class="p">;</span>

	<span class="n">s8</span> <span class="n">idle_tssi</span><span class="p">[</span><span class="n">CH_5G_GROUP</span><span class="p">];</span>
	<span class="n">s8</span> <span class="n">target_idle_tssi</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">txpwr_est_Pout</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_power_min</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txpwr_limit</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">txpwr_env_limit</span><span class="p">[</span><span class="n">TXP_NUM_RATES</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">adj_pwr_tbl_nphy</span><span class="p">[</span><span class="n">ADJ_PWR_TBL_LEN</span><span class="p">];</span>

	<span class="n">bool</span> <span class="n">channel_14_wide_filter</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">txpwroverride</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">txpwridx_override_aphy</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">radiopwr_override</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hwpwr_txcur</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">saved_txpwr_idx</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">edcrs_threshold_lock</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">tr_R_gain_val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tr_T_gain_val</span><span class="p">;</span>

	<span class="n">s16</span> <span class="n">ofdm_analog_filt_bw_override</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">cck_analog_filt_bw_override</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">ofdm_rccal_override</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">cck_rccal_override</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">extlna_type</span><span class="p">;</span>

	<span class="n">uint</span> <span class="n">interference_mode_crs_time</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsglitch_prev</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">interference_mode_crs</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">phy_tx_tone_freq</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">phy_lastcal</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_forcecal</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_fixed_noise</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xtalfreq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pdiv</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">carrier_suppr_disable</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">phy_bphy_evm</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_bphy_rfcs</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">phy_scraminit</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">phy_gpiosel</span><span class="p">;</span>

	<span class="n">s16</span> <span class="n">phy_txcore_disable_temp</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">phy_txcore_enable_temp</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">phy_tempsense_offset</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_txcore_heatedup</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">radiopwr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bb_atten</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txctl1</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">mintxbias</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mintxmag</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">lo_complex_abgphy_info</span> <span class="n">gphy_locomp_iq</span>
			<span class="p">[</span><span class="n">STATIC_NUM_RF</span><span class="p">][</span><span class="n">STATIC_NUM_BB</span><span class="p">];</span>
	<span class="n">s8</span> <span class="n">stats_11b_txpower</span><span class="p">[</span><span class="n">STATIC_NUM_RF</span><span class="p">][</span><span class="n">STATIC_NUM_BB</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">gain_table</span><span class="p">[</span><span class="n">TX_GAIN_TABLE_LENGTH</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">loopback_gain</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">max_lpback_gain_hdB</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">trsw_rx_gain_hdB</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">power_vec</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

	<span class="n">u16</span> <span class="n">rc_cal</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nrssi_table_delta</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nrssi_slope_scale</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nrssi_slope_offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">min_rssi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_rssi</span><span class="p">;</span>

	<span class="n">s8</span> <span class="n">txpwridx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">min_txpower</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">a_band_high_disable</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">tx_vos</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">global_tx_bb_dc_bias_loft</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">rf_max</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bb_max</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rf_list_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bb_list_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">rf_attn_list</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">bb_attn_list</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">padmix_mask</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">padmix_reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">txmag_list</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">txmag_len</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">txmag_enable</span><span class="p">;</span>

	<span class="n">s8</span> <span class="o">*</span><span class="n">a_tssi_to_dbm</span><span class="p">;</span>
	<span class="n">s8</span> <span class="o">*</span><span class="n">m_tssi_to_dbm</span><span class="p">;</span>
	<span class="n">s8</span> <span class="o">*</span><span class="n">l_tssi_to_dbm</span><span class="p">;</span>
	<span class="n">s8</span> <span class="o">*</span><span class="n">h_tssi_to_dbm</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">hwtxpwr</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">freqtrack_saved_regs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">cur_interference_mode</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">hwpwrctrl_capable</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">temppwrctrl_capable</span><span class="p">;</span>

	<span class="n">uint</span> <span class="n">phycal_nslope</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">phycal_noffset</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">phycal_mlo</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">phycal_txpower</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">phy_aa2g</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">nphy_tableloaded</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">nphy_rssisel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nphy_bb_mult_save</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_txiqlocal_bestc</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">nphy_txiqlocal_coeffsvalid</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nphy_txpwrindex</span> <span class="n">nphy_txpwrindex</span><span class="p">[</span><span class="n">PHY_CORE_NUM_2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nphy_pwrctrl</span> <span class="n">nphy_pwrctrl_info</span><span class="p">[</span><span class="n">PHY_CORE_NUM_2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">cck2gpo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ofdm2gpo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ofdm5gpo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ofdm5glpo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ofdm5ghpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bw402gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bw405gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bw405glpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bw405ghpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdd2gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdd5gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdd5glpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdd5ghpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stbc2gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stbc5gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stbc5glpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stbc5ghpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bwdup2gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bwdup5gpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bwdup5glpo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bwdup5ghpo</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mcs2gpo</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">mcs5gpo</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">mcs5glpo</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">mcs5ghpo</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">nphy_rxcalparams</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">phy_spuravoid</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">phy_isspuravoid</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">phy_pabias</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nphy_papd_skip</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nphy_tssi_slope</span><span class="p">;</span>

	<span class="n">s16</span> <span class="n">nphy_noise_win</span><span class="p">[</span><span class="n">PHY_CORE_MAX</span><span class="p">][</span><span class="n">PHY_NOISE_WINDOW_SZ</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">nphy_noise_index</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">nphy_gain_boost</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_elna_gain_config</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">old_bphy_test</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">old_bphy_testcontrol</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">phyhang_avoid</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">rssical_nphy</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nphy_perical</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">nphy_perical_last</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cal_type_override</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mphase_cal_phase_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mphase_txcal_cmdidx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mphase_txcal_numcmds</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mphase_txcal_bestcoeffs</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">nphy_txiqlocal_chanspec</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_iqcal_chanspec_2G</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_iqcal_chanspec_5G</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_rssical_chanspec_2G</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_rssical_chanspec_5G</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wlapi_timer</span> <span class="o">*</span><span class="n">phycal_timer</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">use_int_tx_iqlo_cal_nphy</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">internal_tx_iqlo_cal_tapoff_intpa_nphy</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">nphy_lastcal_temp</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">txiqcal_cache</span> <span class="n">calibration_cache</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rssical_cache</span> <span class="n">rssical_cache</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">nphy_txpwr_idx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">nphy_papd_cal_type</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">nphy_papd_last_cal</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_papd_tx_gain_at_last_cal</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">nphy_papd_cal_gain_index</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">s16</span> <span class="n">nphy_papd_epsilon_offset</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">nphy_papd_recal_enable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nphy_papd_recal_counter</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_force_papd_cal</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_papdcomp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ipa2g_on</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ipa5g_on</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">classifier_state</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">clip_state</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">uint</span> <span class="n">nphy_deaf_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rxiq_samps</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rxiq_antsel</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">rfctrlIntc1_save</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rfctrlIntc2_save</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">first_cal_after_assoc</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_rx_cal_radio_saveregs</span><span class="p">[</span><span class="mi">22</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">tx_rx_cal_phy_saveregs</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>

	<span class="n">u8</span> <span class="n">nphy_cal_orig_pwr_idx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">nphy_txcal_pwr_idx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">nphy_rxcal_pwr_idx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">nphy_cal_orig_tx_gain</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nphy_txgains</span> <span class="n">nphy_cal_target_gain</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_txcal_bbmult</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_gmval</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">nphy_saved_bbconf</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">nphy_gband_spurwar_en</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_gband_spurwar2_en</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_aband_spurwar_en</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_rccal_value</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nphy_crsminpwr</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nphy_noisevar_buf</span> <span class="n">nphy_saved_noisevars</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_anarxlpf_adjusted</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_crsminpwr_adjusted</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">nphy_noisevars_adjusted</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">nphy_rxcal_active</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radar_percal_mask</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">dfs_lp_buffer_nphy</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">nphy_fineclockgatecontrol</span><span class="p">;</span>

	<span class="n">s8</span> <span class="n">rx2tx_biasentry</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">crsminpwr0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwrl0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">crsminpwru0</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">noise_crsminpwr_index</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_core1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_core2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gainb_core1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gainb_core2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">aci_noise_curr_channel</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">init_gain_rfseq</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">bool</span> <span class="n">radio_is_on</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">nphy_sample_play_lpf_bw_ctl_ovr</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">tbl_data_hi</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tbl_data_lo</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tbl_addr</span><span class="p">;</span>

	<span class="n">uint</span> <span class="n">tbl_save_id</span><span class="p">;</span>
	<span class="n">uint</span> <span class="n">tbl_save_offset</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">txpwrctrl</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">txpwrindex</span><span class="p">[</span><span class="n">PHY_CORE_MAX</span><span class="p">];</span>

	<span class="n">u8</span> <span class="n">phycal_tempdelta</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcs20_po</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcs40_po</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wiphy</span> <span class="o">*</span><span class="n">wiphy</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cs32</span> <span class="p">{</span>
	<span class="n">s32</span> <span class="n">q</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">i</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radio_regs</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">address</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">init_a</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">init_g</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">do_init_a</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">do_init_g</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radio_20xx_regs</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">address</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">init</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">do_init</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">lcnphy_radio_regs</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">address</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">init_a</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">init_g</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">do_init_a</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">do_init_g</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="n">u16</span> <span class="n">read_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">write_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">and_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">or_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">mod_phy_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u16</span> <span class="n">read_radio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">or_radio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">and_radio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">mod_radio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">mask</span><span class="p">,</span>
			  <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">xor_radio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">mask</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">write_radio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phyreg_enter</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">pih</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phyreg_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">pih</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_radioreg_enter</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">pih</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_radioreg_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">pih</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_read_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
			       <span class="k">const</span> <span class="k">struct</span> <span class="n">phytbl_info</span> <span class="o">*</span><span class="n">ptbl_info</span><span class="p">,</span>
			       <span class="n">u16</span> <span class="n">tblAddr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">tblDataHi</span><span class="p">,</span>
			       <span class="n">u16</span> <span class="n">tblDatalo</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_write_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">phytbl_info</span> <span class="o">*</span><span class="n">ptbl_info</span><span class="p">,</span>
				<span class="n">u16</span> <span class="n">tblAddr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">tblDataHi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">tblDatalo</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_table_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">uint</span> <span class="n">tbl_id</span><span class="p">,</span>
			       <span class="n">uint</span> <span class="n">tbl_offset</span><span class="p">,</span> <span class="n">u16</span> <span class="n">tblAddr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">tblDataHi</span><span class="p">,</span>
			       <span class="n">u16</span> <span class="n">tblDataLo</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_table_data_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">uint</span> <span class="n">width</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">write_phy_channel_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">uint</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpower_update_shm</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u8</span> <span class="n">wlc_phy_nbits</span><span class="p">(</span><span class="n">s32</span> <span class="n">value</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_compute_dB</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">cmplx_pwr</span><span class="p">,</span> <span class="n">s8</span> <span class="o">*</span><span class="n">p_dB</span><span class="p">,</span> <span class="n">u8</span> <span class="n">core</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">uint</span> <span class="n">wlc_phy_init_radio_regs_allbands</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
					     <span class="k">struct</span> <span class="n">radio_20xx_regs</span> <span class="o">*</span><span class="n">radioregs</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">uint</span> <span class="n">wlc_phy_init_radio_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				    <span class="k">const</span> <span class="k">struct</span> <span class="n">radio_regs</span> <span class="o">*</span><span class="n">radioregs</span><span class="p">,</span>
				    <span class="n">u16</span> <span class="n">core_offset</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpower_ipa_upd</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_do_dummy_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">ofdm</span><span class="p">,</span> <span class="n">bool</span> <span class="n">pa_on</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_papd_decode_epsilon</span><span class="p">(</span><span class="n">u32</span> <span class="n">epsilon</span><span class="p">,</span> <span class="n">s32</span> <span class="o">*</span><span class="n">eps_real</span><span class="p">,</span>
					<span class="n">s32</span> <span class="o">*</span><span class="n">eps_imag</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_cal_perical_mphase_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_cal_perical_mphase_restart</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">bool</span> <span class="n">wlc_phy_attach_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">wlc_phy_attach_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_detach_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_init_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_init_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_cal_init_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_cal_init_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_chanspec_set_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				      <span class="n">u16</span> <span class="n">chanspec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_chanspec_set_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
					<span class="n">u16</span> <span class="n">chanspec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_chanspec_set_fixup_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
					      <span class="n">u16</span> <span class="n">chanspec</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_channel2freq</span><span class="p">(</span><span class="n">uint</span> <span class="n">channel</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_chanspec_freq2bandrange_lpssn</span><span class="p">(</span><span class="n">uint</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_chanspec_bandrange_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="n">chanspec</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_set_tx_pwr_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s8</span> <span class="n">wlc_lcnphy_get_current_tx_pwr_idx</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpower_recalc_target_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_txpower_recalc_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpower_recalc_target_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_set_tx_pwr_by_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_tx_pu</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">bEnable</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_stop_tx_tone</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_start_tx_tone</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">s32</span> <span class="n">f_kHz</span><span class="p">,</span>
				     <span class="n">u16</span> <span class="n">max_val</span><span class="p">,</span> <span class="n">bool</span> <span class="n">iqcalmode</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpower_sromlimit_get_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">uint</span> <span class="n">chan</span><span class="p">,</span>
					       <span class="n">u8</span> <span class="o">*</span><span class="n">max_pwr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rate_id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_ofdm_to_mcs_powers_nphy</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">power</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rate_mcs_start</span><span class="p">,</span>
					    <span class="n">u8</span> <span class="n">rate_mcs_end</span><span class="p">,</span>
					    <span class="n">u8</span> <span class="n">rate_ofdm_start</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_mcs_to_ofdm_powers_nphy</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">power</span><span class="p">,</span>
					    <span class="n">u8</span> <span class="n">rate_ofdm_start</span><span class="p">,</span>
					    <span class="n">u8</span> <span class="n">rate_ofdm_end</span><span class="p">,</span>
					    <span class="n">u8</span> <span class="n">rate_mcs_start</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlc_lcnphy_tempsense</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s16</span> <span class="n">wlc_lcnphy_tempsense_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s8</span> <span class="n">wlc_lcnphy_tempsense_degree</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s8</span> <span class="n">wlc_lcnphy_vbatsense</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_carrier_suppress_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_crsuprs</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_epa_switch</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_2064_vco_cal</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpower_recalc_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="cp">#define LCNPHY_TBL_ID_PAPDCOMPDELTATBL	0x18</span>
<span class="cp">#define LCNPHY_TX_POWER_TABLE_SIZE	128</span>
<span class="cp">#define LCNPHY_MAX_TX_POWER_INDEX	(LCNPHY_TX_POWER_TABLE_SIZE - 1)</span>
<span class="cp">#define LCNPHY_TBL_ID_TXPWRCTL	0x07</span>
<span class="cp">#define LCNPHY_TX_PWR_CTRL_OFF	0</span>
<span class="cp">#define LCNPHY_TX_PWR_CTRL_SW		(0x1 &lt;&lt; 15)</span>
<span class="cp">#define LCNPHY_TX_PWR_CTRL_HW         ((0x1 &lt;&lt; 15) | \</span>
<span class="cp">					(0x1 &lt;&lt; 14) | \</span>
<span class="cp">					(0x1 &lt;&lt; 13))</span>

<span class="cp">#define LCNPHY_TX_PWR_CTRL_TEMPBASED	0xE001</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_write_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				   <span class="k">const</span> <span class="k">struct</span> <span class="n">phytbl_info</span> <span class="o">*</span><span class="n">pti</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_read_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">phytbl_info</span> <span class="o">*</span><span class="n">pti</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_set_tx_iqcc</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">a</span><span class="p">,</span> <span class="n">u16</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_set_tx_locc</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">didq</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_get_tx_iqcc</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">a</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlc_lcnphy_get_tx_locc</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_get_radio_loft</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">ei0</span><span class="p">,</span>
				      <span class="n">u8</span> <span class="o">*</span><span class="n">eq0</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">fi0</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">fq0</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_calib_modes</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">uint</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_deaf_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">wlc_phy_tpc_isenabled_lcnphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_tx_pwr_update_npt</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s32</span> <span class="n">wlc_lcnphy_tssi2dbm</span><span class="p">(</span><span class="n">s32</span> <span class="n">tssi</span><span class="p">,</span> <span class="n">s32</span> <span class="n">a1</span><span class="p">,</span> <span class="n">s32</span> <span class="n">b0</span><span class="p">,</span> <span class="n">s32</span> <span class="n">b1</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_get_tssi</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">s8</span> <span class="o">*</span><span class="n">ofdm_pwr</span><span class="p">,</span>
				<span class="n">s8</span> <span class="o">*</span><span class="n">cck_pwr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_lcnphy_tx_power_adjustment</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">ppi</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">s32</span> <span class="n">wlc_lcnphy_rx_signal_power</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">s32</span> <span class="n">gain_index</span><span class="p">);</span>

<span class="cp">#define NPHY_MAX_HPVGA1_INDEX		10</span>
<span class="cp">#define NPHY_DEF_HPVGA1_INDEXLIMIT	7</span>

<span class="k">struct</span> <span class="n">phy_iq_est</span> <span class="p">{</span>
	<span class="n">s32</span> <span class="n">iq_prod</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i_pwr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">q_pwr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_stay_in_carriersearch_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
					       <span class="n">bool</span> <span class="n">enable</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_nphy_deaf_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">mode</span><span class="p">);</span>

<span class="cp">#define wlc_phy_write_table_nphy(pi, pti) \</span>
<span class="cp">	wlc_phy_write_table(pi, pti, 0x72, 0x74, 0x73)</span>

<span class="cp">#define wlc_phy_read_table_nphy(pi, pti) \</span>
<span class="cp">	wlc_phy_read_table(pi, pti, 0x72, 0x74, 0x73)</span>

<span class="cp">#define wlc_nphy_table_addr(pi, id, off) \</span>
<span class="cp">	wlc_phy_table_addr((pi), (id), (off), 0x72, 0x74, 0x73)</span>

<span class="cp">#define wlc_nphy_table_data_write(pi, w, v) \</span>
<span class="cp">	wlc_phy_table_data_write((pi), (w), (v))</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_table_read_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="n">o</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="n">w</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">d</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_table_write_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span>
				     <span class="n">u32</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">);</span>

<span class="cp">#define	PHY_IPA(pi) \</span>
<span class="cp">	((pi-&gt;ipa2g_on &amp;&amp; CHSPEC_IS2G(pi-&gt;radio_chanspec)) || \</span>
<span class="cp">	 (pi-&gt;ipa5g_on &amp;&amp; CHSPEC_IS5G(pi-&gt;radio_chanspec)))</span>

<span class="cp">#define BRCMS_PHY_WAR_PR51571(pi) \</span>
<span class="cp">	if (NREV_LT((pi)-&gt;pubpi.phy_rev, 3)) \</span>
<span class="cp">		(void)bcma_read32(pi-&gt;d11core, D11REGOFFS(maccontrol))</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_cal_perical_nphy_run</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">caltype</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_aci_reset_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_pa_override_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">en</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u8</span> <span class="n">wlc_phy_get_chan_freq_range_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">uint</span> <span class="n">chan</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_switch_radio_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_stf_chain_upd_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_force_rfseq_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">cmd</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s16</span> <span class="n">wlc_phy_tempsense_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlc_phy_classifier_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u16</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_rx_iq_est_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">phy_iq_est</span> <span class="o">*</span><span class="n">est</span><span class="p">,</span>
				   <span class="n">u16</span> <span class="n">num_samps</span><span class="p">,</span> <span class="n">u8</span> <span class="n">wait_time</span><span class="p">,</span>
				   <span class="n">u8</span> <span class="n">wait_for_crs</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_rx_iq_coeffs_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">write</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">nphy_iq_comp</span> <span class="o">*</span><span class="n">comp</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_aci_and_noise_reduction_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_rxcore_setstate_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">pih</span><span class="p">,</span>
					 <span class="n">u8</span> <span class="n">rxcore_bitmask</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u8</span> <span class="n">wlc_phy_rxcore_getstate_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy_pub</span> <span class="o">*</span><span class="n">pih</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpwrctrl_enable_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">ctrl_type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpwr_fixpower_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpwr_apply_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpwr_papd_cal_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlc_phy_txpwr_idx_get_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">nphy_txgains</span> <span class="n">wlc_phy_get_tx_gain_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_cal_txiqlo_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">nphy_txgains</span> <span class="n">target_gain</span><span class="p">,</span>
				   <span class="n">bool</span> <span class="n">full</span><span class="p">,</span> <span class="n">bool</span> <span class="n">m</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_cal_rxiq_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">nphy_txgains</span> <span class="n">target_gain</span><span class="p">,</span>
				 <span class="n">u8</span> <span class="n">type</span><span class="p">,</span> <span class="n">bool</span> <span class="n">d</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_txpwr_index_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">core_mask</span><span class="p">,</span>
				     <span class="n">s8</span> <span class="n">txpwrindex</span><span class="p">,</span> <span class="n">bool</span> <span class="n">res</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_rssisel_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">core</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rssi_type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_poll_rssi_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rssi_type</span><span class="p">,</span>
				  <span class="n">s32</span> <span class="o">*</span><span class="n">rssi_buf</span><span class="p">,</span> <span class="n">u8</span> <span class="n">nsamps</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_rssi_cal_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_aci_scan_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_cal_txgainctrl_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
					<span class="n">s32</span> <span class="n">dBm_targetpower</span><span class="p">,</span> <span class="n">bool</span> <span class="n">debug</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_tx_tone_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">f_kHz</span><span class="p">,</span> <span class="n">u16</span> <span class="n">max_val</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">mode</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_stopplayback_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_est_tonepwr_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">s32</span> <span class="o">*</span><span class="n">qdBm_pwrbuf</span><span class="p">,</span>
				     <span class="n">u8</span> <span class="n">num_samps</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_radio205x_vcocal_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">wlc_phy_rssi_compute_nphy</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">d11rxhdr</span> <span class="o">*</span><span class="n">rxh</span><span class="p">);</span>

<span class="cp">#define NPHY_TESTPATTERN_BPHY_EVM   0</span>
<span class="cp">#define NPHY_TESTPATTERN_BPHY_RFCS  1</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_nphy_tkip_rifs_war</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rifs</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">wlc_phy_get_pwrdet_offsets</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">s8</span> <span class="o">*</span><span class="n">cckoffset</span><span class="p">,</span>
				<span class="n">s8</span> <span class="o">*</span><span class="n">ofdmoffset</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">s8</span> <span class="n">wlc_phy_upd_rssi_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">,</span> <span class="n">s8</span> <span class="n">rssi</span><span class="p">,</span>
				  <span class="n">u16</span> <span class="n">chanspec</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">bool</span> <span class="n">wlc_phy_n_txpower_ipa_ison</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pih</span><span class="p">);</span>
<span class="cp">#endif				</span><span class="cm">/* _BRCM_PHY_INT_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
