$date
	Sun Oct 23 06:52:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#887321
b10 !
1"
#887322
b10 &
b10 %
1$
#887323
0"
#887326
b1 &
1#
b1 %
#887330
b0 &
b0 %
0#
0$
#1951729
b11001 !
1"
#1951730
b11001 &
b11001 %
1$
#1951731
0"
#1951734
b1001100 &
b1001100 %
#1951738
b100110 &
b100110 %
#1951742
b10011 &
b10011 %
#1951746
b111010 &
b111010 %
#1951750
b11101 &
b11101 %
#1951754
b1011000 &
b1011000 %
#1951758
b101100 &
b101100 %
#1951762
b10110 &
b10110 %
#1951766
b1011 &
b1011 %
#1951770
b100010 &
b100010 %
#1951774
b10001 &
b10001 %
#1951778
b110100 &
b110100 %
#1951782
b11010 &
b11010 %
#1951786
b1101 &
b1101 %
#1951790
b101000 &
b101000 %
#1951794
b10100 &
b10100 %
#1951798
b1010 &
b1010 %
#1951802
b101 &
b101 %
#1951806
b10000 &
b10000 %
#1951810
b1000 &
b1000 %
#1951814
b100 &
b100 %
#1951818
b10 &
b10 %
#1951822
b1 &
1#
b1 %
#1951826
b0 &
b0 %
0#
0$
#2951126
b1101 &
b1101 %
1$
b1101 !
1"
#2951127
0"
#2951130
b101000 &
b101000 %
#2951134
b10100 &
b10100 %
#2951138
b1010 &
b1010 %
#2951142
b101 &
b101 %
#2951146
b10000 &
b10000 %
#2951150
b1000 &
b1000 %
#2951154
b100 &
b100 %
#2951158
b10 &
b10 %
#2951162
b1 &
b1 %
1#
#2951166
b0 &
0#
b0 %
0$
#4500012
