families:
  N6xx:
    ref_manual:
      name: RM0486
      url: https://www.st.com/resource/en/reference_manual/rm0486-stm32n647657xx-armbased-32bit-mcus-stmicroelectronics.pdf
    chips:
    - STM32N645
    - STM32N647
    - STM32N655
    - STM32N657
blocks:
  ADC:
    from: STM32N645.ADC1
    instances: [ADC1, ADC2]
  ADC_Common:
    from: STM32N645.ADC12
    instances: [ADC12]
    interrupts:
      ADC12: INTR
  ADF:
    from: STM32N645.ADF
    instances: [ADF]
    interrupts:
      ADF1_FLT0: INTR
  AdvCtrlTimer:
    from: STM32N645.TIM1
    instances: [TIM1, TIM8]
    interrupts:
      TIM1_BRK: BRK
      TIM1_UP: UP
      TIM1_TRG_CCU: TRG_CCU
      TIM1_CC: CC
  BasicTimer:
    from: STM32N645.TIM6
    instances: [TIM6, TIM7]
    interrupts:
      TIM6: INTR
  CRC:
    from: STM32N645.CRC
    instances: [CRC]
  CRYP:
    from: STM32N655.CRYP
    instances: [CRYP]
    interrupts:
      CRYP: INTR
  CSI:
    from: STM32N645.CSI
    instances: [CSI]
    interrupts:
      CSI_DBG: INTR
  DBGMCU:
    from: STM32N645.DBGMCU
    instances: [DBGMCU]
  DCMI:
    from: STM32N645.DCMI
    instances: [DCMI]
    interrupts:
      DCMI_PSSI: INTR
  DCMIPP:
    from: STM32N645.DCMIPP
    instances: [DCMIPP]
    interrupts:
      DCMIPP: INTR
  DMA2D:
    from: STM32N645.DMA2D
    instances: [DMA2D]
    interrupts:
      DMA2D: INTR
  DTS:
    from: STM32N645.DTS
    instances: [DTS]
    interrupts:
      DTS: INTR
  ETH:
    from: STM32N645.ETH
    instances: [ETH]
    interrupts:
      ETH1: INTR
  EXTI:
    from: STM32N645.EXTI
    instances: [EXTI]
    interrupts:
      PVD_PVM: PVD_PVM
      LOCKUP: LOCKUP
      CACHE_ECC: CACHE_ECC
      TCM_ECC: TCM_ECC
      BCK_ECC: BCK_ECC
      FPU: FPU
      EXTI0: INTR0
      EXTI1: INTR1
      EXTI2: INTR2
      EXTI3: INTR3
      EXTI4: INTR4
      EXTI5: INTR5
      EXTI6: INTR6
      EXTI7: INTR7
      EXTI8: INTR8
      EXTI9: INTR9
      EXTI10: INTR10
      EXTI11: INTR11
      EXTI12: INTR12
      EXTI13: INTR13
      EXTI14: INTR14
      EXTI15: INTR15
      PAHB_ERR: PAHB_ERR
      NPU_end_of_epoch: NPU_end_of_epoch
      NPU1: NPU1
      NPU2: NPU2
      NPU3: NPU3
      NPUCACHE: NPUCACHE
      WAKEUP_PIN: WAKEUP_PIN
      CTI0: CTI0
      CTI1: CTI1
  FDCAN:
    from: STM32N645.FDCAN1
    instances: [FDCAN1, FDCAN2, FDCAN3]
    interrupts:
      FDCAN1_IT0: IT0
      FDCAN1_IT1: IT1
      FDCAN_CU: CU
  FMC:
    from: STM32N645.FMC1
    instances: [FMC1]
    interrupts:
      FMC: INTR
  GFXMMU:
    from: STM32N645.GFXMMU
    instances: [GFXMMU]
    interrupts:
      GFXMMU: INTR
  GFXTIM:
    from: STM32N645.GFXTIM
    instances: [GFXTIM]
    interrupts:
      GFXTIM: INTR
  GPDMA:
    from: STM32N645.GPDMA
    instances: [GPDMA]
    interrupts:
      GPDMA1_CH0: CH0
      GPDMA1_CH1: CH1
      GPDMA1_CH2: CH2
      GPDMA1_CH3: CH3
      GPDMA1_CH4: CH4
      GPDMA1_CH5: CH5
      GPDMA1_CH6: CH6
      GPDMA1_CH7: CH7
      GPDMA1_CH8: CH8
      GPDMA1_CH9: CH9
      GPDMA1_CH10: CH10
      GPDMA1_CH11: CH11
      GPDMA1_CH12: CH12
      GPDMA1_CH13: CH13
      GPDMA1_CH14: CH14
      GPDMA1_CH15: CH15
  GPIO:
    from: STM32N645.GPIOC
    instances: [GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH, GPION, GPIOO, GPIOP, GPIOQ]
  GpTimer:
    from: STM32N645.TIM10
    instances: [TIM10, TIM11, TIM12, TIM13, TIM14, TIM15, TIM16, TIM17, TIM18, TIM2, TIM3, TIM4, TIM5, TIM9]
    interrupts:
      TIM10: INTR
    params:
      width:
        type: int
        default: 16
        description: Counter width in bits
      channels:
        type: int
        default: 4
        description: Number of capture/compare channels
  HASH:
    from: STM32N645.HASH
    instances: [HASH]
    interrupts:
      HASH: INTR
  HPDMA:
    from: STM32N645.HPDMA
    instances: [HPDMA]
    interrupts:
      HPDMA1_CH0: CH0
      HPDMA1_CH1: CH1
      HPDMA1_CH2: CH2
      HPDMA1_CH3: CH3
      HPDMA1_CH4: CH4
      HPDMA1_CH5: CH5
      HPDMA1_CH6: CH6
      HPDMA1_CH7: CH7
      HPDMA1_CH8: CH8
      HPDMA1_CH9: CH9
      HPDMA1_CH10: CH10
      HPDMA1_CH11: CH11
      HPDMA1_CH12: CH12
      HPDMA1_CH13: CH13
      HPDMA1_CH14: CH14
      HPDMA1_CH15: CH15
  I2C:
    from: STM32N645.I2C1
    instances: [I2C1, I2C2, I2C3, I2C4]
    interrupts:
      I2C1_EV: EV
      I2C1_ER: ER
      I2C2_EV: EV
      I2C2_ER: ER
      I2C3_EV: EV
      I2C3_ER: ER
      I2C4_EV: EV
      I2C4_ER: ER
  I3C:
    from: STM32N645.I3C1
    instances: [I3C1, I3C2]
    interrupts:
      I3C1_EV: EV
      I3C1_ER: ER
  IWDG:
    from: STM32N645.IWDG
    instances: [IWDG]
  JPEG:
    from: STM32N645.JPEG
    instances: [JPEG]
    interrupts:
      JPEG: INTR
  LPTIM:
    from: STM32N645.LPTIM1
    instances: [LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5]
    interrupts:
      LPTIM1: INTR
  LPUART:
    from: STM32N645.LPUART1
    instances: [LPUART1]
    interrupts:
      LPUART1: INTR
  LTDC:
    from: STM32N645.LTDC
    instances: [LTDC]
    interrupts:
      LTDC_LO: LO
      LTDC_LO_ERR: LO_ERR
      LTDC_UP: UP
      LTDC_UP_ERR: UP_ERR
      GPU2D: GPU2D
      GPU2D_ERROR: GPU2D_ERROR
      GPU_CACHE: GPU_CACHE
  MDF:
    from: STM32N645.MDF1
    instances: [MDF1]
    interrupts:
      MDF1_FLT0: FLT0
      MDF1_FLT1: FLT1
      MDF1_FLT2: FLT2
      MDF1_FLT3: FLT3
      MDF1_FLT4: FLT4
      MDF1_FLT5: FLT5
  MDIOS:
    from: STM32N645.MDIOS
    instances: [MDIOS]
    interrupts:
      MDIOS: INTR
  OTG:
    from: STM32N645.OTG1
    instances: [OTG1, OTG2]
    interrupts:
      OTG1: INTR
  PKA:
    from: STM32N655.PKA
    instances: [PKA]
    interrupts:
      PKA: INTR
  PSSI:
    from: STM32N645.PSSI
    instances: [PSSI]
  PWR:
    from: STM32N645.PWR
    instances: [PWR]
  RAMCFG:
    from: STM32N645.RAMCFG
    instances: [RAMCFG]
  RCC:
    from: STM32N645.RCC
    instances: [RCC]
    interrupts:
      RCC: INTR
  RNG:
    from: STM32N645.RNG
    instances: [RNG]
    interrupts:
      RNG: INTR
  RTC:
    from: STM32N645.RTC
    instances: [RTC]
    interrupts:
      RTC: INTR
  SAES:
    from: STM32N655.SAES
    instances: [SAES]
    interrupts:
      SAES: INTR
  SAI:
    from: STM32N645.SAI1
    instances: [SAI1, SAI2]
    interrupts:
      SAI1_A: A
      SAI1_B: B
  SDMMC:
    from: STM32N645.SDMMC1
    instances: [SDMMC1, SDMMC2]
    interrupts:
      SDMMC1: INTR
  SPDIFRX:
    from: STM32N645.SPDIFRX
    instances: [SPDIFRX]
    interrupts:
      SPDIFRX: INTR
  SPI:
    from: STM32N645.SPI1
    instances: [SPI1, SPI2, SPI3, SPI4, SPI5, SPI6]
    interrupts:
      SPI1: INTR
  SYSCFG:
    from: STM32N645.SYSCFG
    instances: [SYSCFG]
  TAMP:
    from: STM32N645.TAMP
    instances: [TAMP]
    interrupts:
      TAMP: INTR
  UCPD:
    from: STM32N645.UCPD
    instances: [UCPD]
    interrupts:
      UCPD: INTR
  USART:
    from: STM32N645.UART4
    instances: [UART4, UART5, UART7, UART8, UART9, USART1, USART10, USART2, USART3, USART6]
    interrupts:
      UART4: INTR
    params:
      has_synchronous:
        type: bool
        default: true
        description: Synchronous mode support (CLKEN, CPOL, CPHA, LBCL)
      has_smartcard:
        type: bool
        default: true
        description: Smartcard mode support (SCEN, NACK, SCARCNT)
  VENC:
    from: STM32N645.VENC
    instances: [VENC]
    interrupts:
      VENC: INTR
  VREFBUF:
    from: STM32N645.VREFBUF
    instances: [VREFBUF]
  WWDG:
    from: STM32N645.WWDG
    instances: [WWDG]
    interrupts:
      WDGLS_EARLY: WDGLS_EARLY
      WWDG_EARLY: EARLY
  XSPI:
    from: STM32N645.XSPI1
    instances: [XSPI1, XSPI2, XSPI3]
    interrupts:
      XSPI1: INTR
  XSPIM:
    from: STM32N645.XSPIM
    instances: [XSPIM]
chip_params:
  _all:
    UART4: {has_synchronous: false, has_smartcard: false}
    UART5: {has_synchronous: false, has_smartcard: false}
    UART7: {has_synchronous: false, has_smartcard: false}
    UART8: {has_synchronous: false, has_smartcard: false}
    UART9: {has_synchronous: false, has_smartcard: false}
    TIM2: {width: 32}
    TIM5: {width: 32}
    TIM9: {channels: 2}
    TIM10: {channels: 1}
    TIM11: {channels: 1}
    TIM12: {channels: 2}
    TIM13: {channels: 1}
    TIM14: {channels: 1}
    TIM15: {channels: 2}
    TIM16: {channels: 1}
    TIM17: {channels: 1}
    TIM18: {channels: 1}
