#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a06c883cb0 .scope module, "calculadora_tb" "calculadora_tb" 2 160;
 .timescale 0 0;
P_000001a06c8c7f30 .param/l "W" 1 2 162, +C4<00000000000000000000000000100000>;
v000001a06c92d640_0 .var "clock", 0 0;
v000001a06c92d820_0 .net "data", 31 0, L_000001a06c8b6010;  1 drivers
v000001a06c92d5a0_0 .var "opera", 0 0;
v000001a06c92d8c0_0 .var "read", 4 0;
v000001a06c92c9c0_0 .var "reset", 0 0;
S_000001a06c8bf030 .scope module, "dut" "calculadora" 2 168, 2 1 0, S_000001a06c883cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "opera";
    .port_info 3 /INPUT 5 "read";
    .port_info 4 /OUTPUT 32 "data";
P_000001a06c8bf1c0 .param/l "AandB" 1 2 49, C4<0000>;
P_000001a06c8bf1f8 .param/l "AlessthanB" 1 2 53, C4<0111>;
P_000001a06c8bf230 .param/l "AminusB" 1 2 52, C4<0110>;
P_000001a06c8bf268 .param/l "AnorB" 1 2 54, C4<1100>;
P_000001a06c8bf2a0 .param/l "AorB" 1 2 50, C4<0001>;
P_000001a06c8bf2d8 .param/l "AplusB" 1 2 51, C4<0010>;
P_000001a06c8bf310 .param/l "W" 0 2 2, +C4<00000000000000000000000000100000>;
L_000001a06c8b6010 .functor BUFZ 32, L_000001a06c8b6320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a06c92cf60_0 .net "AluBMUX", 31 0, L_000001a06c92d6e0;  1 drivers
v000001a06c92e4a0_0 .var "AluCtl", 3 0;
v000001a06c92e0e0_0 .net "AluOut", 31 0, L_000001a06c8b6240;  1 drivers
v000001a06c92daa0_0 .net *"_ivl_13", 4 0, L_000001a06c92d0a0;  1 drivers
v000001a06c92e180_0 .net *"_ivl_3", 0 0, L_000001a06c92df00;  1 drivers
v000001a06c92e220_0 .net *"_ivl_5", 11 0, L_000001a06c92c920;  1 drivers
v000001a06c92e040_0 .net *"_ivl_6", 31 0, L_000001a06c92cd80;  1 drivers
L_000001a06c980088 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a06c92cce0_0 .net *"_ivl_9", 19 0, L_000001a06c980088;  1 drivers
v000001a06c92d500_0 .net "clock", 0 0, v000001a06c92d640_0;  1 drivers
v000001a06c92dc80_0 .net "data", 31 0, L_000001a06c8b6010;  alias, 1 drivers
v000001a06c92ddc0_0 .net "opera", 0 0, v000001a06c92d5a0_0;  1 drivers
v000001a06c92d3c0_0 .net "read", 4 0, v000001a06c92d8c0_0;  1 drivers
v000001a06c92d320_0 .net "regOut1", 31 0, L_000001a06c8b6320;  1 drivers
v000001a06c92e360_0 .net "regOut2", 31 0, L_000001a06c8b6390;  1 drivers
v000001a06c92cec0_0 .net "regRead1Mux", 4 0, L_000001a06c92dbe0;  1 drivers
v000001a06c92e5e0_0 .net "reset", 0 0, v000001a06c92c9c0_0;  1 drivers
v000001a06c92de60_0 .var "romAddr", 3 0;
v000001a06c92d460_0 .var "romOE", 0 0;
v000001a06c92d000_0 .net "romOut", 31 0, L_000001a06c92fdd0;  1 drivers
E_000001a06c8c8530 .event anyedge, v000001a06c92e2c0_0;
E_000001a06c8c7830/0 .event anyedge, v000001a06c92e5e0_0;
E_000001a06c8c7830/1 .event posedge, v000001a06c8ba180_0;
E_000001a06c8c7830 .event/or E_000001a06c8c7830/0, E_000001a06c8c7830/1;
L_000001a06c92df00 .part L_000001a06c92fdd0, 5, 1;
L_000001a06c92c920 .part L_000001a06c92fdd0, 20, 12;
L_000001a06c92cd80 .concat [ 12 20 0 0], L_000001a06c92c920, L_000001a06c980088;
L_000001a06c92d6e0 .functor MUXZ 32, L_000001a06c92cd80, L_000001a06c8b6390, L_000001a06c92df00, C4<>;
L_000001a06c92d0a0 .part L_000001a06c92fdd0, 15, 5;
L_000001a06c92dbe0 .functor MUXZ 5, v000001a06c92d8c0_0, L_000001a06c92d0a0, v000001a06c92d5a0_0, C4<>;
L_000001a06c92da00 .part L_000001a06c92fdd0, 20, 5;
L_000001a06c92e540 .part L_000001a06c92fdd0, 7, 5;
S_000001a06c8b1430 .scope module, "alu" "alu" 2 31, 2 133 0, S_000001a06c8bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUout";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 1 "Zero";
P_000001a06c8c8670 .param/l "W" 0 2 134, +C4<00000000000000000000000000100000>;
L_000001a06c8b6240 .functor BUFZ 32, v000001a06c8bacc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a06c8b6ef0 .functor XNOR 1, L_000001a06c92d140, L_000001a06c92cb00, C4<0>, C4<0>;
L_000001a06c8b6860 .functor XOR 1, L_000001a06c92e720, L_000001a06c92ca60, C4<0>, C4<0>;
L_000001a06c8b6550 .functor AND 1, L_000001a06c8b6ef0, L_000001a06c8b6860, C4<1>, C4<1>;
L_000001a06c8b6da0 .functor XOR 1, L_000001a06c92d1e0, L_000001a06c92ff10, C4<0>, C4<0>;
L_000001a06c8b68d0 .functor XOR 1, L_000001a06c92ec50, L_000001a06c92fc90, C4<0>, C4<0>;
L_000001a06c8b6940 .functor AND 1, L_000001a06c8b6da0, L_000001a06c8b68d0, C4<1>, C4<1>;
v000001a06c8ba5e0_0 .net "A", 31 0, L_000001a06c8b6320;  alias, 1 drivers
v000001a06c8ba900_0 .net "ALUctl", 3 0, v000001a06c92e4a0_0;  1 drivers
v000001a06c8baf40_0 .net "ALUout", 31 0, L_000001a06c8b6240;  alias, 1 drivers
v000001a06c8ba400_0 .net "B", 31 0, L_000001a06c92d6e0;  alias, 1 drivers
v000001a06c8bac20_0 .net "Overflow", 0 0, L_000001a06c92ee30;  1 drivers
v000001a06c8bb3a0_0 .net "Zero", 0 0, L_000001a06c92e400;  1 drivers
L_000001a06c980160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a06c8bafe0_0 .net/2u *"_ivl_0", 31 0, L_000001a06c980160;  1 drivers
v000001a06c8baae0_0 .net *"_ivl_11", 0 0, L_000001a06c92d140;  1 drivers
v000001a06c8baa40_0 .net *"_ivl_13", 0 0, L_000001a06c92cb00;  1 drivers
v000001a06c8ba680_0 .net *"_ivl_14", 0 0, L_000001a06c8b6ef0;  1 drivers
v000001a06c8ba720_0 .net *"_ivl_17", 0 0, L_000001a06c92e720;  1 drivers
v000001a06c8bbd00_0 .net *"_ivl_19", 0 0, L_000001a06c92ca60;  1 drivers
v000001a06c8bb080_0 .net *"_ivl_20", 0 0, L_000001a06c8b6860;  1 drivers
v000001a06c8bb760_0 .net *"_ivl_23", 0 0, L_000001a06c8b6550;  1 drivers
L_000001a06c9801f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a06c8bb4e0_0 .net/2s *"_ivl_24", 1 0, L_000001a06c9801f0;  1 drivers
L_000001a06c980238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a06c8bb440_0 .net/2s *"_ivl_26", 1 0, L_000001a06c980238;  1 drivers
v000001a06c8bab80_0 .net *"_ivl_28", 1 0, L_000001a06c92cba0;  1 drivers
v000001a06c8bad60_0 .net *"_ivl_31", 0 0, L_000001a06c92d1e0;  1 drivers
v000001a06c8bb120_0 .net *"_ivl_33", 0 0, L_000001a06c92ff10;  1 drivers
v000001a06c8bbda0_0 .net *"_ivl_34", 0 0, L_000001a06c8b6da0;  1 drivers
v000001a06c8bb580_0 .net *"_ivl_37", 0 0, L_000001a06c92ec50;  1 drivers
v000001a06c8bbe40_0 .net *"_ivl_39", 0 0, L_000001a06c92fc90;  1 drivers
v000001a06c8bb620_0 .net *"_ivl_40", 0 0, L_000001a06c8b68d0;  1 drivers
v000001a06c8ba7c0_0 .net *"_ivl_43", 0 0, L_000001a06c8b6940;  1 drivers
L_000001a06c980280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a06c8bb260_0 .net/2s *"_ivl_44", 1 0, L_000001a06c980280;  1 drivers
L_000001a06c9802c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a06c8ba4a0_0 .net/2s *"_ivl_46", 1 0, L_000001a06c9802c8;  1 drivers
v000001a06c8ba860_0 .net *"_ivl_48", 1 0, L_000001a06c92ed90;  1 drivers
v000001a06c8bbb20_0 .net *"_ivl_50", 1 0, L_000001a06c92ecf0;  1 drivers
L_000001a06c9801a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001a06c8bb800_0 .net/2u *"_ivl_6", 3 0, L_000001a06c9801a8;  1 drivers
v000001a06c8bb8a0_0 .net *"_ivl_8", 0 0, L_000001a06c92e680;  1 drivers
v000001a06c8bacc0_0 .var "outreg", 31 0;
E_000001a06c8c7fb0 .event anyedge, v000001a06c8ba900_0, v000001a06c8ba5e0_0, v000001a06c8ba400_0;
L_000001a06c92e400 .cmp/eq 32, L_000001a06c8b6240, L_000001a06c980160;
L_000001a06c92e680 .cmp/eq 4, v000001a06c92e4a0_0, L_000001a06c9801a8;
L_000001a06c92d140 .part L_000001a06c8b6320, 31, 1;
L_000001a06c92cb00 .part L_000001a06c92d6e0, 31, 1;
L_000001a06c92e720 .part L_000001a06c8b6320, 31, 1;
L_000001a06c92ca60 .part v000001a06c8bacc0_0, 31, 1;
L_000001a06c92cba0 .functor MUXZ 2, L_000001a06c980238, L_000001a06c9801f0, L_000001a06c8b6550, C4<>;
L_000001a06c92d1e0 .part L_000001a06c8b6320, 31, 1;
L_000001a06c92ff10 .part L_000001a06c92d6e0, 31, 1;
L_000001a06c92ec50 .part L_000001a06c8b6320, 31, 1;
L_000001a06c92fc90 .part v000001a06c8bacc0_0, 31, 1;
L_000001a06c92ed90 .functor MUXZ 2, L_000001a06c9802c8, L_000001a06c980280, L_000001a06c8b6940, C4<>;
L_000001a06c92ecf0 .functor MUXZ 2, L_000001a06c92ed90, L_000001a06c92cba0, L_000001a06c92e680, C4<>;
L_000001a06c92ee30 .part L_000001a06c92ecf0, 0, 1;
S_000001a06c8b15c0 .scope module, "rf" "registerfile" 2 20, 2 106 0, S_000001a06c8bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read1";
    .port_info 1 /INPUT 5 "Read2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "Data1";
    .port_info 6 /OUTPUT 32 "Data2";
    .port_info 7 /INPUT 1 "clock";
P_000001a06c8c7ff0 .param/l "W" 0 2 107, +C4<00000000000000000000000000100000>;
L_000001a06c8b6320 .functor BUFZ 32, L_000001a06c92cc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a06c8b6390 .functor BUFZ 32, L_000001a06c92d780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a06c8bb6c0_0 .net "Data1", 31 0, L_000001a06c8b6320;  alias, 1 drivers
v000001a06c8ba9a0_0 .net "Data2", 31 0, L_000001a06c8b6390;  alias, 1 drivers
v000001a06c8bbbc0_0 .net "Read1", 4 0, L_000001a06c92dbe0;  alias, 1 drivers
v000001a06c8bae00_0 .net "Read2", 4 0, L_000001a06c92da00;  1 drivers
v000001a06c8bb1c0_0 .net "RegWrite", 0 0, v000001a06c92d5a0_0;  alias, 1 drivers
v000001a06c8bb940_0 .net "WriteData", 31 0, L_000001a06c8b6240;  alias, 1 drivers
v000001a06c8bb9e0_0 .net "WriteReg", 4 0, L_000001a06c92e540;  1 drivers
v000001a06c8bba80_0 .net *"_ivl_0", 31 0, L_000001a06c92cc40;  1 drivers
v000001a06c8bbc60_0 .net *"_ivl_10", 6 0, L_000001a06c92d960;  1 drivers
L_000001a06c980118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a06c8ba220_0 .net *"_ivl_13", 1 0, L_000001a06c980118;  1 drivers
v000001a06c8bbee0_0 .net *"_ivl_2", 6 0, L_000001a06c92dfa0;  1 drivers
L_000001a06c9800d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a06c8ba040_0 .net *"_ivl_5", 1 0, L_000001a06c9800d0;  1 drivers
v000001a06c8ba0e0_0 .net *"_ivl_8", 31 0, L_000001a06c92d780;  1 drivers
v000001a06c8ba180_0 .net "clock", 0 0, v000001a06c92d640_0;  alias, 1 drivers
v000001a06c8ba2c0 .array "regfile", 0 31, 31 0;
E_000001a06c8c8570 .event posedge, v000001a06c8ba180_0;
L_000001a06c92cc40 .array/port v000001a06c8ba2c0, L_000001a06c92dfa0;
L_000001a06c92dfa0 .concat [ 5 2 0 0], L_000001a06c92dbe0, L_000001a06c9800d0;
L_000001a06c92d780 .array/port v000001a06c8ba2c0, L_000001a06c92d960;
L_000001a06c92d960 .concat [ 5 2 0 0], L_000001a06c92da00, L_000001a06c980118;
S_000001a06c899240 .scope module, "rom" "rom" 2 40, 2 309 0, S_000001a06c8bf030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /OUTPUT 32 "data";
P_000001a06c88f720 .param/l "L" 0 2 311, +C4<00000000000000000000000000010000>;
P_000001a06c88f758 .param/l "W" 0 2 310, +C4<00000000000000000000000000100000>;
v000001a06c8ba360_0 .net *"_ivl_0", 31 0, L_000001a06c9300f0;  1 drivers
v000001a06c87e280_0 .net *"_ivl_2", 5 0, L_000001a06c930230;  1 drivers
L_000001a06c980310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a06c92db40_0 .net *"_ivl_5", 1 0, L_000001a06c980310;  1 drivers
o000001a06c8d3e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001a06c92ce20_0 name=_ivl_6
v000001a06c92c880_0 .net "address", 3 0, v000001a06c92de60_0;  1 drivers
v000001a06c92e2c0_0 .net "data", 31 0, L_000001a06c92fdd0;  alias, 1 drivers
v000001a06c92d280 .array "mem", 0 15, 31 0;
v000001a06c92dd20_0 .net "oe", 0 0, v000001a06c92d460_0;  1 drivers
L_000001a06c9300f0 .array/port v000001a06c92d280, L_000001a06c930230;
L_000001a06c930230 .concat [ 4 2 0 0], v000001a06c92de60_0, L_000001a06c980310;
L_000001a06c92fdd0 .functor MUXZ 32, o000001a06c8d3e58, L_000001a06c9300f0, v000001a06c92d460_0, C4<>;
    .scope S_000001a06c8b15c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a06c8ba2c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001a06c8b15c0;
T_1 ;
    %wait E_000001a06c8c8570;
    %load/vec4 v000001a06c8bb1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001a06c8bb9e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001a06c8bb940_0;
    %load/vec4 v000001a06c8bb9e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001a06c8ba2c0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a06c8b1430;
T_2 ;
    %wait E_000001a06c8c7fb0;
    %load/vec4 v000001a06c8ba900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000001a06c8ba5e0_0;
    %load/vec4 v000001a06c8ba400_0;
    %and;
    %store/vec4 v000001a06c8bacc0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000001a06c8ba5e0_0;
    %load/vec4 v000001a06c8ba400_0;
    %or;
    %store/vec4 v000001a06c8bacc0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001a06c8ba5e0_0;
    %load/vec4 v000001a06c8ba400_0;
    %add;
    %store/vec4 v000001a06c8bacc0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001a06c8ba5e0_0;
    %load/vec4 v000001a06c8ba400_0;
    %sub;
    %store/vec4 v000001a06c8bacc0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001a06c8ba5e0_0;
    %load/vec4 v000001a06c8ba400_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001a06c8bacc0_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001a06c8ba5e0_0;
    %load/vec4 v000001a06c8ba400_0;
    %or;
    %inv;
    %store/vec4 v000001a06c8bacc0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a06c899240;
T_3 ;
    %vpi_call 2 322 "$readmemh", "rom.hex", v000001a06c92d280, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001a06c8bf030;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a06c92de60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a06c92d460_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001a06c8bf030;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a06c92de60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a06c92d460_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001a06c8bf030;
T_6 ;
    %wait E_000001a06c8c7830;
    %load/vec4 v000001a06c92e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a06c92de60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d460_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a06c92ddc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001a06c92de60_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001a06c92de60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a06c92de60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a06c8bf030;
T_7 ;
    %wait E_000001a06c8c8530;
    %load/vec4 v000001a06c92d000_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001a06c92d000_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000001a06c92d000_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.0 ;
    %load/vec4 v000001a06c92d000_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v000001a06c92d000_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a06c92e4a0_0, 0, 4;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a06c883cb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a06c92d640_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001a06c883cb0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v000001a06c92d640_0;
    %inv;
    %store/vec4 v000001a06c92d640_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a06c883cb0;
T_10 ;
    %vpi_call 2 174 "$dumpfile", "calculadora_tb2.vcd" {0 0 0};
    %vpi_call 2 175 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a06c883cb0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92c9c0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92c9c0_0, 0;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 188 "$display", "Acerto: RF[%d] = %h, esperado 0.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 190 "$display", "Erro: RF[%d] = %h, esperado 0.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 195 "$display", "Acerto: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call 2 197 "$display", "Erro: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 2 202 "$display", "Acerto: RF[%d] = %h, esperado 2.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call 2 204 "$display", "Erro: RF[%d] = %h, esperado 2.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 210 "$display", "Acerto: RF[%d] = %h, esperado 2.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.7;
T_10.6 ;
    %vpi_call 2 212 "$display", "Erro: RF[%d] = %h, esperado 2.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 2 217 "$display", "Acerto: RF[%d] = %h, esperado 4.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call 2 219 "$display", "Erro: RF[%d] = %h, esperado 4.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_call 2 224 "$display", "Acerto: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.11;
T_10.10 ;
    %vpi_call 2 226 "$display", "Erro: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 232 "$display", "Acerto: RF[%d] = %h, esperado 3.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.13;
T_10.12 ;
    %vpi_call 2 234 "$display", "Erro: RF[%d] = %h, esperado 3.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 240 "$display", "Acerto: RF[%d] = %h, esperado 7.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.15;
T_10.14 ;
    %vpi_call 2 242 "$display", "Erro: RF[%d] = %h, esperado 7.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %vpi_call 2 247 "$display", "Acerto: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.17;
T_10.16 ;
    %vpi_call 2 249 "$display", "Erro: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_call 2 255 "$display", "Acerto: RF[%d] = %h, esperado 0x00000fff.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.19;
T_10.18 ;
    %vpi_call 2 257 "$display", "Erro: RF[%d] = %h, esperado 0x00000fff.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.20, 4;
    %vpi_call 2 263 "$display", "Acerto: RF[%d] = %h, esperado 0.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.21;
T_10.20 ;
    %vpi_call 2 265 "$display", "Erro: RF[%d] = %h, esperado 0.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_call 2 271 "$display", "Acerto: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.23;
T_10.22 ;
    %vpi_call 2 273 "$display", "Erro: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 4096, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %vpi_call 2 279 "$display", "Acerto: RF[%d] = %h, esperado 0x00001000.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.25;
T_10.24 ;
    %vpi_call 2 281 "$display", "Erro: RF[%d] = %h, esperado 0x00001000.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 4096, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_call 2 287 "$display", "Acerto: RF[%d] = %h, esperado 0x00001000.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.27;
T_10.26 ;
    %vpi_call 2 289 "$display", "Erro: RF[%d] = %h, esperado 0x00001000.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.28, 4;
    %vpi_call 2 294 "$display", "Acerto: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.29;
T_10.28 ;
    %vpi_call 2 296 "$display", "Erro: RF[%d] = %h, esperado 1.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a06c92d5a0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000001a06c92d8c0_0, 0;
    %delay 1, 0;
    %load/vec4 v000001a06c92d820_0;
    %cmpi/e 4294963202, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_call 2 301 "$display", "Acerto: RF[%d] = %h, esperado 0xfffff002.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
    %jmp T_10.31;
T_10.30 ;
    %vpi_call 2 303 "$display", "Erro: RF[%d] = %h, esperado 0xfffff002.", v000001a06c92d8c0_0, v000001a06c92d820_0 {0 0 0};
T_10.31 ;
    %vpi_call 2 305 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "calculadora.v";
