Warning: bus naming style '' is not valid. (UCN-32)
set design_name "cpu"  ;  # Name of the design
cpu
# CONFIGURATION
# ==========================================================================
set TOOL_NAME "ICC"
ICC
# directory where tcl src is located 
set SCRIPTS_DIR "../../src/apr"
../../src/apr
# Configure design, libraries
# ==========================================================================
source ${SCRIPTS_DIR}/setup_nangate.tcl -echo
set results "results"
set reports "reports"
file mkdir ./$results
file mkdir ./$reports
# Project and design
# ==========================================================================
set CORNER "LOW"
# ICC runtime 
# ==========================================================================
# Silence the unholy number of warnings that are known to be harmless
#suppress_message "DPI-025"
#suppress_message "PSYN-485"
# Library setup
# ==========================================================================
set DESIGN_MW_LIB_NAME "design_lib"
# Logic libraries
set ADK_PATH [getenv "ADK_PATH"]
set TARGETCELLLIB_PATH "$ADK_PATH"
set ADDITIONAL_SEARCH_PATHS [list \
                                 "$TARGETCELLLIB_PATH"
                                ]
set TARGET_LIBS [list \
                     "stdcells-wc.db" \
                         "stdcells-bc.db" \
                    ]
#Used by sdc 
set ADDITIONAL_TARGET_LIBS {}
# RAM_16B_512.db}
set ADDITIONAL_SYMBOL_LIBS {}
set SYMBOL_LIB "stdcells.db"
set SYNOPSYS_SYNTHETIC_LIB "dw_foundation.sldb"
# Reference libraries
set MW_REFERENCE_LIBS "$ADK_PATH/stdcells.mwlib"
set MW_ADDITIONAL_REFERENCE_LIBS {}
# ./RAM_16B_512}
# # Worst case library
set LIB_WC_FILE   "stdcells-wc.db"
set LIB_WC_NAME   $LIB_WC_FILE:NangateOpenCellLibrary
# # Best case library
set LIB_BC_FILE   "stdcells-bc.db"
set LIB_BC_NAME   $LIB_BC_FILE:NangateOpenCellLibrary
# # Operating conditions
set LIB_WC_OPCON  "slow"
set LIB_BC_OPCON  "fast"
# Technology files
set MW_TECHFILE_PATH "$ADK_PATH"
set MW_TECHFILE "rtk-tech.tf"
# POWER NETWORK CONFIG
# ==========================================================================
set MESH_FILE "mesh.tpl"
set MESH_NAME "core_mesh"
#set CUSTOM_POWER_PLAN_SCRIPT "macro_power.tcl"
# FUNCTIONAL CONFIG
# ==========================================================================
set_route_zrt_common_options -global_max_layer_mode hard
if {$TOOL_NAME == "ICC"} {
    # Zroute and the common router do not respect macro blockage layers by default
    set_route_zrt_common_options \
        -read_user_metal_blockage_layer "true" \
        -wide_macro_pin_as_fat_wire "true"
}
set FILL_CELLS {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
set TAP_CELLS {WELLTAP_X1}
set TIE_CELLS {LOGIC0_X1 LOGIC1_X1}
set ANTENNA_CELLS {ANTENNA_X1}
# RESULT GENERATION AND REPORTING
# ==========================================================================
set reports "reports" ; # Directory for reports
set results "results" ; # For generated design files
source ${SCRIPTS_DIR}/common_procs.tcl
source ${SCRIPTS_DIR}/library.tcl -echo
# SPECIFY LIBRARIES
# ==========================================================================
# Set library search path
set_app_var search_path [concat $search_path $ADDITIONAL_SEARCH_PATHS]
# Set the target libraries
set_app_var target_library "$TARGET_LIBS $ADDITIONAL_TARGET_LIBS"
# Set symbol library, link path, and link libs
set_app_var symbol_library "$SYMBOL_LIB"
if {[llength $ADDITIONAL_SYMBOL_LIBS] > 0} {
   set_app_var symbol_library "$symbol_library $ADDITIONAL_SYMBOL_LIBS"
} 
# Set symbol library, link path, and link libs
set_app_var link_path [list "*" $TARGET_LIBS]
set_app_var link_library "* $TARGET_LIBS $SYNOPSYS_SYNTHETIC_LIB"
if {[llength $ADDITIONAL_TARGET_LIBS] > 0} {
   set_app_var target_library "$target_library $ADDITIONAL_TARGET_LIBS"
   set_app_var link_path "$link_path $ADDITIONAL_TARGET_LIBS"
   set_app_var link_library "$link_library $ADDITIONAL_TARGET_LIBS"
}
# Set up tlu_plus files (for virtual route and post route extraction)
#set_tlu_plus_files \
#  -max_tluplus $MW_TLUPLUS_PATH/$MAX_TLUPLUS_FILE \
#  -min_tluplus $MW_TLUPLUS_PATH/$MIN_TLUPLUS_FILE \
#  -tech2itf_map $MW_TLUPLUS_PATH/$TECH2ITF_MAP_FILE
# Create a MW design lib and attach the reference lib and techfiles
if {[file isdirectory $DESIGN_MW_LIB_NAME]} {
  file delete -force $DESIGN_MW_LIB_NAME
}
if {[llength $MW_ADDITIONAL_REFERENCE_LIBS] > 0} {
  set ref_libs [list $MW_REFERENCE_LIBS $MW_ADDITIONAL_REFERENCE_LIBS] 
} else {
  set ref_libs [list $MW_REFERENCE_LIBS] 
}
extend_mw_layers
create_mw_lib $DESIGN_MW_LIB_NAME \
  -technology $MW_TECHFILE_PATH/$MW_TECHFILE \
  -mw_reference_library $ref_libs 
Start to load technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf has been loaded successfully.
open_mw_lib $DESIGN_MW_LIB_NAME
{design_lib}
# READ DESIGN
# ==========================================================================
# Read in the verilog, uniquify and save the CEL view.
import_designs $design_name.syn.v -format verilog -top $design_name
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'cpu.CEL' now...
Total number of cell instances: 9751
Total number of nets: 10112
Total number of ports: 137 (include 0 PG ports)
Total number of hierarchical cell instances: 9

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
link
1
# TIMING CONSTRAINTS
# ==========================================================================
read_sdc ./$design_name.syn.sdc
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/gtech.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/standard.sldb'
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Using operating conditions 'slow' found in library 'NangateOpenCellLibrary'.
Using operating conditions 'fast' found in library 'NangateOpenCellLibrary'.
Current design is 'cpu'.
Current design is 'cpu'.
 Info: hierarchy_separator was changed to /
1
check_timing
Information: Updating graph... (UID-83)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# FLOORPLAN CREATION
# =========================================================================
# Create core shape and pin placement
source ${SCRIPTS_DIR}/floorplan.tcl -echo
# ==========================================================================
# GENERAL ROUTING PARAMETERS
# ==========================================================================
# Set Min/Max Routing Layers and routing directions
#Then, once routing layer preferences have been established, place pins.
# set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
#  set_pin_physical_constraints [all_inputs] \
#                   -side 1 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#  set_pin_physical_constraints [all_outputs] \
#                   -side 3 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#set_physical_constraints [all_inputs] \
#                    -side 1 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
#
#set_physical_constraints [all_outputs] \
#                    -side 3 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 9751 power ports and 9751 ground ports
derive_pg_connection
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb


Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 9751/9751
Unconnected power pins:           0/0

Other ground nets:                9751/9751
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
if {[file isfile pin_placement.txt]} {
    exec python3 $SCRIPTS_DIR/gen_pin_placement.py -t pin_placement.txt -o pin_placement.tcl
    }
if {[file isfile pin_placement.tcl]} {
    # Fix the pin metal layer change problem
    set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
    source pin_placement.tcl -echo
}
set_pin_physical_constraints -pin_name {Clock} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 15.95
Warning: Cell cpu does not have a port named {Clock} (PDC-001)
set_pin_physical_constraints -pin_name {Reset} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 17.35
Warning: Cell cpu does not have a port named {Reset} (PDC-001)
set_pin_physical_constraints -pin_name {A} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 15.96
Warning: Cell cpu does not have a port named {A} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {B} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 17.36
Warning: Cell cpu does not have a port named {B} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output1} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 15.96
Warning: Cell cpu does not have a port named {Output1} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output2} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 17.36
Warning: Cell cpu does not have a port named {Output2} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Status[2]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 15.95
Warning: Cell cpu does not have a port named {Status[2]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[1]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 17.35
Warning: Cell cpu does not have a port named {Status[1]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[0]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 18.75
Warning: Cell cpu does not have a port named {Status[0]} (PDC-001)
#### SET FLOORPLAN VARIABLES ######
set CELL_HEIGHT 1.4
set CORE_WIDTH_IN_CELL_HEIGHTS  300
set CORE_HEIGHT_IN_CELL_HEIGHTS 300
set POWER_RING_CHANNEL_WIDTH [expr 10*$CELL_HEIGHT]
set CORE_WIDTH  [expr $CORE_WIDTH_IN_CELL_HEIGHTS * $CELL_HEIGHT]
set CORE_HEIGHT [expr $CORE_HEIGHT_IN_CELL_HEIGHTS * $CELL_HEIGHT]
create_floorplan -control_type width_and_height \
                 -core_width  $CORE_WIDTH \
                 -core_height $CORE_HEIGHT \
                 -core_aspect_ratio 1.50 \
                 -left_io2core $POWER_RING_CHANNEL_WIDTH \
                 -right_io2core $POWER_RING_CHANNEL_WIDTH \
                 -top_io2core $POWER_RING_CHANNEL_WIDTH \
                 -bottom_io2core $POWER_RING_CHANNEL_WIDTH \
                 -flip_first_row
9 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Core aspect ratio adjusted to 1.000
Core Utilization adjusted to 0.085
Start to create wire tracks ...
GRC reference (25200,25200), dimensions (2800, 2800)
Number of terminals created: 137.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
cpu               137
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.085
        Number Of Rows = 300
        Core Width = 419.9
        Core Height = 420
        Aspect Ratio = 1.000
        Double Back ON
        Flip First Row = YES
        Start From First Row = NO
Planner run through successfully.
# Power straps are not created on the very top and bottom edges of the core, so to
# prevent cells (especially filler) from being placed there, later to create LVS
# errors, remove all the rows and then re-add them with offsets
cut_row -all
add_row \
   -within [get_attribute [get_core_area] bbox] \
   -top_offset $CELL_HEIGHT \
   -bottom_offset $CELL_HEIGHT
Info: created 298 rows.
#-flip_first_row \

### ADD STUFF HERE FOR THE MACRO PLACEMENT.
##### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "IMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set IRAM_16B_512_LLX [expr 30*$CELL_HEIGHT - 45]
#  set IRAM_16B_512_LLY [expr 30*$CELL_HEIGHT - 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set IRAM_16B_512_URX [expr $IRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set IRAM_16B_512_URY [expr $IRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $IRAM_16B_512_LLX ] [expr $IRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $IRAM_16B_512_LLX - $GUARD_SPACING] [expr $IRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $IRAM_16B_512_URX + $GUARD_SPACING] [expr $IRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# #### ADD STUFF HERE FOR THE MACRO PLACEMENT.
# ###### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "DMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set DRAM_16B_512_LLX [expr 30*$CELL_HEIGHT + 45]
#  set DRAM_16B_512_LLY [expr 30*$CELL_HEIGHT + 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set DRAM_16B_512_URX [expr $DRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set DRAM_16B_512_URY [expr $DRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $DRAM_16B_512_LLX ] [expr $DRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $DRAM_16B_512_LLX - $GUARD_SPACING] [expr $DRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $DRAM_16B_512_URX + $GUARD_SPACING] [expr $DRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# PHYSICAL POWER NETWORK
# ==========================================================================
save_mw_cel -as ${design_name}_prepns
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_prepns. (UIG-5)
Warning: Undo stack cleared by command 'save_mw_cel' (HDUEDIT-104)
1
source ${SCRIPTS_DIR}/power.tcl -echo
# Clean slate in case we are rerunning
remove_power_plan_regions -all
No power plan region is set.
# Create a power plan region for the core
set core_ppr_name "ppr_core"
create_power_plan_regions $core_ppr_name \
   -core
# Generate the power ring
# =============================
#Plan your power. The outer ring extends out to hit the pin and inner stripe shrinks to cover the core.
# Set the strategies for the rings
set hlay    metal6      ; # horizontal ring layer
set vlay    metal7      ; # vertical ring layer
set rw      3 ; # ring width
set vss_os  1.2 ; # offset relative to core edge
set vdd_os [expr $vss_os+ $rw + 2]; #offset of the vdd relative to the core edge. 
set vss_ring_strategy_name "vss_ring"
set vdd_ring_strategy_name "vdd_ring"
set_power_ring_strategy $vss_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VSS} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vss($hlay,$vlay,$rw,$vss_os)
set_power_ring_strategy $vdd_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VDD} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vdd($hlay,$vlay,$rw,$vdd_os)
# Constrain the core meshes
# =============================
#### FIRST BLOCK POWER METALS FROM ROUTING OVER YOUR RAM ######
# Grab the area for each RAM in your design. Create power plan region around them.
set RAM_cells [get_cells -regexp -hierarchical -filter "ref_name =~ RAM_16B_512"]
Warning: No cell objects matched '.*' (SEL-004)
# Create some lists defining macros with M4, and their regions. 
set m4_macros [concat $RAM_cells]
set m4_macro_regions {}
# Loop: Every RAM cell, create power plan region and expand.
set i 1
foreach_in_collection cell $m4_macros {
    set name1 macro_region_m4_$i
    create_power_plan_regions $name1 \
  -group_of_macros $cell \
  -expand [list $CELL_HEIGHT $CELL_HEIGHT] 
    lappend m4_macro_regions macro_region_m4_$i
    incr i 1
}
# Set power mesh blockage for RAM cells. 
lappend core_mesh_blockages [list \
          [list "power_plan_regions:" $m4_macro_regions] \
          [list "layers:" {metal1 metal2 metal3 metal4}] \
         ]
# Specify the mesh (only reaches to up to the core boundary)
set num_m1m2 [expr int($CORE_HEIGHT_IN_CELL_HEIGHTS/2)]
set mesh_strategy_name "mesh"
set_power_plan_strategy $mesh_strategy_name \
    -power_plan_regions $core_ppr_name \
    -nets {VDD VSS} \
    -extension { {nets:"VDD VSS"} {stop: outermost_ring} } \
    -template ${SCRIPTS_DIR}/${MESH_FILE}:${MESH_NAME}(0,$num_m1m2) \
    -blockage $core_mesh_blockages
# Create the core rings
compile_power_plan -ring -strategy $vss_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.04 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

9751 cells out of bound
Committing ring took     0.02 seconds
Ring is created successfully.
compile_power_plan -ring -strategy $vdd_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.04 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

9751 cells out of bound
Committing ring took     0.04 seconds
Ring is created successfully.
# Compile the power mesh
compile_power_plan -strategy $mesh_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.04 seconds
Power plan synthesis begins...
Power plan synthesis took     0.41 seconds
Committing power straps begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

9751 cells out of bound
Committing power straps took     2.53 seconds
Power network is created successfully.
create_preroute_vias \
   -nets {VDD VSS} \
   -from_object_strap \
   -to_object_strap \
   -from_layer metal2 \
   -to_layer   metal1 \
   -advanced_via_rule
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

9751 cells out of bound
Totally 299 vias are created

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      282M Data =        2M
1
# PLACEMENT OPTIMIZATION
# ==========================================================================
save_mw_cel -as ${design_name}_preplaceopt
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preplaceopt. (UIG-5)
1
source ${SCRIPTS_DIR}/placeopt.tcl -echo
# PLACEMENT OPTIMIZATION
# ================================
add_tap_cell_array -master_cell_name WELLTAP_X1 -distance 80 \
   -ignore_soft_blockage false -connect_power_name VDD -connect_ground_name VSS \
   -respect_keepout -pattern stagger_every_other_row -tap_cell_identifier WELLTAP
-fill boundary row-
-fill macro blockage row-
-stagger-
-boundary row double density-
-macro blockage row double density-
-skip fixed cells as macros-
-respect keepout margins-
... Rectilinear Array Tap Insertion...
Hierarchical update for new tap cells

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    9751 placeable cells
    0 cover cells
    137 IO cells/pins
    9888 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
use base array...
    Auto Set : first cut = horizontal
... first tap cell name is tapfiller!WELLTAP!WELLTAP_X1!0
Total 1650 array taps inserted successfully
Information: PG PORT PUNCHING: Number of ports connected:                3300 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  3300 (MW-339)
# Optimize
set place_opt_args "-effort low -congestion"
echo "place_opt $place_opt_args"
place_opt -effort low -congestion
eval "place_opt $place_opt_args"
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (867800 865200) is different from CEL Core Area (28000 28000) (867800 868000).
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.05 0.05 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.053 0.053 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4e-06 4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 221

 Processing Buffer Trees ... 

    [23]  10% ...
    [46]  20% ...
    [69]  30% ...
    [92]  40% ...
    [115]  50% ...
    [138]  60% ...
    [161]  70% ...
    [184]  80% ...
    [207]  90% ...
    [221] 100% Done ...


Information: Automatic high-fanout synthesis deletes 160 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 142 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : metal9
    Derived Maximum Upper Layer   : metal10
  ------------------------------------------
  Total 14 nets to be assigned.
  Total 0 nets assigned with min/max constraint.
  Total 0 nets assigned with min/max constraint by tool.
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)

  Design  WNS: 0.27  TNS: 0.71  Number of Violating Paths: 6

  Nets with DRC Violations: 3
  Total moveable cell area: 15261.8
  Total fixed cell area: 0.0
  Total physical cell area: 15261.8
  Core area: (28000 28000 867800 868000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   15261.7      0.27       0.7     237.5                          
    0:00:13   15263.9      0.27       0.7     223.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   15263.9      0.27       0.7     223.0                          
    0:00:13   15293.1      0.00       0.0     223.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 15293.1
  Total fixed cell area: 0.0
  Total physical cell area: 15293.1
  Core area: (28000 28000 867800 868000)


  No hold constraints

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:34 2023
****************************************
Std cell utilization: 8.73%  (57493/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.77%  (57493/(658580-3300))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        57493    sites, (non-fixed:57493  fixed:0)
                      9756     cells, (non-fixed:9756   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:34 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 9756 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:34 2023
****************************************

avg cell displacement:    0.364 um ( 0.26 row height)
max cell displacement:    0.858 um ( 0.61 row height)
std deviation:            0.199 um ( 0.14 row height)
number of cell moved:      9756 cells (out of 9756 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 15293.1
  Total fixed cell area: 0.0
  Total physical cell area: 15293.1
  Core area: (28000 28000 867800 868000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   15293.1      0.00       0.0     223.0                          


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   15293.1      0.00       0.0     223.0                          
  
Fixing max_transition rule(DRC-101)

    0:00:19   15293.1      0.00       0.0     223.0                          
    0:00:19   15293.7      0.00       0.0     223.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:35 2023
****************************************
Std cell utilization: 8.73%  (57495/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.77%  (57495/(658580-3300))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        57495    sites, (non-fixed:57495  fixed:0)
                      9756     cells, (non-fixed:9756   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3300     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:35 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:35 2023
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 15293.7
  Total fixed cell area: 0.0
  Total physical cell area: 15293.7
  Core area: (28000 28000 867800 868000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(895800,896000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
connect_tie_cells -objects [get_cells *] -obj_type cell_inst -tie_high_lib_cell LOGIC1_X1 -tie_low_lib_cell LOGIC0_X1
Warning: Object hazard_detect_inst is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object memaccess0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object decode0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object fetch0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object exec0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object wb0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object regfile0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U1 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U2 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: No cells with ports for tie-off found. (APL-035)
INFO: 0 Tie-high cells of lib cell LOGIC1_X1 instantiated
INFO: 0 Tie-low cells of lib cell LOGIC0_X1 instantiated
 connect_tie_cells completed successfully
#insert_stdcell_filler \
#   -cell_with_metal $FILL_CELLS \
#   -respect_keepout
# Connect all power and ground pins
derive_pg_connection -all -reconnect -create_ports all
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (867800 865200) is different from CEL Core Area (28000 28000) (867800 868000).
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 11362/11362
Unconnected power pins:           44/44

Other ground nets:                11362/11362
Unconnected ground pins:          44/44
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Create error cell cpu.err ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
# CTS & CLOCK ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preclock
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preclock. (UIG-5)
1
source ${SCRIPTS_DIR}/clocks.tcl
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)


Information: The design has 1650 physical cells. (PSYN-105)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:41 2023
****************************************
Std cell utilization: 8.73%  (57495/(658580-0))
(Non-fixed + Fixed)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        57495    sites, (non-fixed:57495  fixed:0)
                      9756     cells, (non-fixed:9756   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:41 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Warning: Die area is not integer multiples of min site width (380), object's width and height(895800,896000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 15293.7
  Total fixed cell area: 0.0
  Total physical cell area: 15293.7
  Core area: (28000 28000 867800 868000)
Error: User max_cap constraint (0.080000 fF) is too small. (CTS-206)
Error: unknown command 'create_metal_blockage' (CMD-005)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 12.1, utilization 0.00
LR: Layer metal4: Average tracks per gcell 10.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal6: Average tracks per gcell 6.5, utilization 0.04
LR: Layer metal7: Average tracks per gcell 6.5, utilization 0.05
LR: Layer metal8: Average tracks per gcell 1.7, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0558043.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0558043.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 1474
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   INV_X32
CTS:   BUF_X16
CTS:   INV_X16
CTS:   BUF_X8
CTS:   INV_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[1.000 1.000]
CTS:   leaf max transition = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.044249

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       8 buffers used (total size = 57.456)
CTS:       9 clock nets total capacitance = worst[2559.036 2559.036]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       8 buffers used (total size = 57.456)
CTS:       9 clock nets total capacitance = worst[2559.036 2559.036]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0558043.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0558043.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.536909
CTS: BA: Max skew at toplevel pins = 0.138871
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.0558043.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.0558043.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.088498
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 1.000 ns
Using leaf_max_transition for clock clk: 1.000 ns
Using the following target skews for global optimization:
  Corner 'max': 0.060 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns


Starting optimization for clock clk.
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.110 0.000 0.110)
    Estimated Insertion Delay (r/f/b) = (0.482  -inf 0.482)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.039 0.000 0.039)
    Estimated Insertion Delay (r/f/b) = (0.046  -inf 0.046)
  Wire capacitance =  0.4 pf
  Total capacitance = 2.0 pf
  Max transition = 0.160 ns
  Cells = 9 (area=57.456001)
  Inverters = 8 (area=57.456001)
  Inverter Types
  ==============
    INV_X32: 6
    INV_X8: 2

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
Deleting cells (INV_X8_G1B3I1, INV_X32_G1B2I1) and output nets (clk_G1B2I1, clk_G1B3I1).
 iteration 1: (0.125351, 0.483662) [1]
 Total 1 buffers removed on clock clk  (corner 1)
 Start (0.374, 0.500), End (0.358, 0.484) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
14%   28%   42%   57%   71%   85%   100%   
14%   28%   42%   57%   71%   85%   100%   
Coarse optimization for clock 'clk'
14%   28%   42%   57%   71%   85%   100%   
14%   28%   42%   57%   71%   85%   100%   
14%   28%   42%   57%   71%   85%   100%   
14%   28%   42%   57%   71%   85%   100%   
 No back-to-back buffer chains found
 Start (0.385, 0.454), End (0.385, 0.454) 

Detailed optimization for clock 'clk'
14%   28%   42%   57%   71%   85%   100%   
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.368, 0.435), End (0.368, 0.435) 

 Start (0.368, 0.435), End (0.368, 0.435) 

14%   28%   42%   57%   71%   85%   100%   
 Start (0.368, 0.435), End (0.368, 0.435) 

 Start (0.368, 0.435), End (0.368, 0.435) 

 Start (0.368, 0.435), End (0.368, 0.435) 

 Start (0.368, 0.435), End (0.368, 0.435) 

 Start (0.368, 0.435), End (0.368, 0.435) 

 Start (0.368, 0.435), End (0.368, 0.435) 

Start area recovery: (0.368363, 0.435202)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Switch to low metal layer for clock 'clk':

 Total 3 out of 7 nets switched to low metal layer for clock 'clk' with largest cap change 0.16 percent
Switch metal layer for area recovery: (0.368363, 0.435202)
 Start (0.368, 0.435), End (0.368, 0.435) 

Buffer removal for area recovery: (0.368363, 0.435202)
Area recovery optimization for clock 'clk':
14%   28%   42%   57%   71%   85%   100%   
Sizing for area recovery: (0.368363, 0.435202)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.368363, 0.435202)
Buffer pair removal for area recovery: (0.368363, 0.435202)
End area recovery: (0.368363, 0.435202)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.067 0.000 0.067)
    Estimated Insertion Delay (r/f/b) = (0.435  -inf 0.435)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.040 0.000 0.040)
    Estimated Insertion Delay (r/f/b) = (0.043  -inf 0.043)
  Wire capacitance =  0.4 pf
  Total capacitance = 1.9 pf
  Max transition = 0.160 ns
  Cells = 7 (area=33.515999)
  Inverters = 6 (area=33.515999)
  Inverter Types
  ==============
    INV_X16: 3
    INV_X32: 2
    INV_X8: 1


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                    103 103  103 r ( 731  895) 
 clk (net)                              1  12                 
 INV_X8_G1B3I1_1/A (INV_X8)                    103   1  103 r ( 709  838) 
 INV_X8_G1B3I1_1/ZN (INV_X8)                    54 107  210 f ( 711  838) 
 clk_G1B1I1 (net)                       5 154                 
 INV_X32_G1B1I5/A (INV_X32)                     55   5  215 f ( 724  620) 
 INV_X32_G1B1I5/ZN (INV_X32)                   151 166  381 r ( 724  619) 
 clk_G1B4I5 (net)                      356 518                
 exec0/alu_out_reg_26_/CK (DFF_X1)             160  55  436 r ( 712  328) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                    103 103  103 r ( 731  895) 
 clk (net)                              1  12                 
 INV_X8_G1B3I1_1/A (INV_X8)                    103   1  103 r ( 709  838) 
 INV_X8_G1B3I1_1/ZN (INV_X8)                    54 107  210 f ( 711  838) 
 clk_G1B1I1 (net)                       5 154                 
 INV_X32_G1B1I4/A (INV_X32)                     55   5  215 f ( 195  233) 
 INV_X32_G1B1I4/ZN (INV_X32)                   134 154  369 r ( 195  233) 
 clk_G1B4I4 (net)                      304 454                
 regfile0/register_reg_5__6_/CK (DFF_X1)       134   0  369 r ( 191  242) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                      0   0    0 r ( 731  895) 
 clk (net)                              1  12                 
 INV_X8_G1B3I1_1/A (INV_X8)                      0   0    0 r ( 709  838) 
 INV_X8_G1B3I1_1/ZN (INV_X8)                     0   0    0 f ( 711  838) 
 clk_G1B1I1 (net)                       5 154                 
 INV_X32_G1B1I5/A (INV_X32)                      4   3    4 f ( 724  620) 
 INV_X32_G1B1I5/ZN (INV_X32)                     0   0    4 r ( 724  619) 
 clk_G1B4I5 (net)                      356 518                
 exec0/alu_out_reg_26_/CK (DFF_X1)              48  40   43 r ( 712  328) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r ( 731  895) 
 clk (port)                                      0   0    0 r ( 731  895) 
 clk (net)                              1  12                 
 INV_X8_G1B3I1_1/A (INV_X8)                      0   0    0 r ( 709  838) 
 INV_X8_G1B3I1_1/ZN (INV_X8)                     0   0    0 f ( 711  838) 
 clk_G1B1I1 (net)                       5 154                 
 INV_X32_G1B1I4/A (INV_X32)                      4   3    4 f ( 195  233) 
 INV_X32_G1B1I4/ZN (INV_X32)                     0   0    4 r ( 195  233) 
 clk_G1B4I4 (net)                      304 454                
 regfile0/register_reg_5__6_/CK (DFF_X1)         0   0    4 r ( 191  242) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:49 2023
****************************************
Std cell utilization: 8.75%  (57621/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 8.78%  (57495/(658580-3426))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        57621    sites, (non-fixed:57495  fixed:126)
                      9762     cells, (non-fixed:9756   fixed:6)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3426     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  1.30 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:49 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:49 2023
****************************************

avg cell displacement:    1.014 um ( 0.72 row height)
max cell displacement:    1.400 um ( 1.00 row height)
std deviation:            0.229 um ( 0.16 row height)
number of cell moved:         4 cells (out of 9756 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 7 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 15293.7
  Total fixed cell area: 33.5
  Total physical cell area: 15327.2
  Core area: (28000 28000 867800 868000)



  Design (Hold)  WNS: 0.2934  TNS: 147.3243  Number of Violating Paths: 1454

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   15327.2      0.00       0.0    1537.0                             -147.32  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   15327.2      0.00       0.0    1537.0                             -147.32  
    0:00:03   15941.1      0.00       0.0    1503.0 fetch0/pc_o_reg_28_/D         -7.36  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:03   16262.2      0.00       0.0    1503.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
43%...57%...71%...86%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:59 2023
****************************************
Std cell utilization: 9.28%  (61136/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 9.31%  (61010/(658580-3426))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        61136    sites, (non-fixed:61010  fixed:126)
                      10104    cells, (non-fixed:10098  fixed:6)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3426     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  1.39 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:50:59 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 8829 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:51:00 2023
****************************************

avg cell displacement:    0.345 um ( 0.25 row height)
max cell displacement:    0.788 um ( 0.56 row height)
std deviation:            0.201 um ( 0.14 row height)
number of cell moved:      8624 cells (out of 10098 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 16228.7
  Total fixed cell area: 33.5
  Total physical cell area: 16262.2
  Core area: (28000 28000 867800 868000)



  Design (Hold)  WNS: 0.0514  TNS: 2.4489  Number of Violating Paths: 174

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   16262.2      0.00       0.0    1503.0                               -2.45  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10   16262.2      0.00       0.0    1503.0                               -2.45  
    0:00:11   16285.1      0.00       0.0    1503.0                               -0.00  
    0:00:11   16285.1      0.00       0.0    1503.0                               -0.00  
    0:00:11   16285.1      0.00       0.0    1503.0                               -0.00  
    0:00:11   16285.1      0.00       0.0    1503.0                               -0.00  
    0:00:11   16285.1      0.00       0.0    1503.0                               -0.00  
    0:00:11   16285.1      0.00       0.0    1503.0                               -0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:11   16284.8      0.00       0.0    1503.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:51:01 2023
****************************************
Std cell utilization: 9.30%  (61221/(658580-0))
(Non-fixed + Fixed)
Std cell utilization: 9.33%  (61095/(658580-3426))
(Non-fixed only)
Chip area:            658580   sites, bbox (14.00 14.00 433.90 434.00) um
Std cell area:        61221    sites, (non-fixed:61095  fixed:126)
                      10131    cells, (non-fixed:10125  fixed:6)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3426     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  1.39 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 298)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:51:01 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 13 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Fri May 26 18:51:01 2023
****************************************

avg cell displacement:    0.410 um ( 0.29 row height)
max cell displacement:    1.413 um ( 1.01 row height)
std deviation:            0.531 um ( 0.38 row height)
number of cell moved:        12 cells (out of 10125 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 16251.3
  Total fixed cell area: 33.5
  Total physical cell area: 16284.8
  Core area: (28000 28000 867800 868000)



  Design (Hold)  WNS: 0.0004  TNS: 0.0005  Number of Violating Paths: 2
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(895800,896000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  123  Proc 2063 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,447.90,448.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  131  Alloctr  131  Proc 2063 
Net statistics:
Total number of nets     = 10494
Number of nets to route  = 7
Number of nets with min-layer-mode soft = 7
Number of nets with min-layer-mode soft-cost-medium = 7
Number of nets with max-layer-mode hard = 5
9 nets are fully connected,
 of which 2 are detail routed and 7 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  136  Alloctr  137  Proc 2063 
Average gCell capacity  7.30     on layer (1)    metal1
Average gCell capacity  8.18     on layer (2)    metal2
Average gCell capacity  5.24     on layer (3)    metal3
Average gCell capacity  3.24     on layer (4)    metal4
Average gCell capacity  3.18     on layer (5)    metal5
Average gCell capacity  2.97     on layer (6)    metal6
Average gCell capacity  1.66     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 1024000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc   11 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  139  Proc 2075 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc   11 
[End of Build Data] Total (MB): Used  138  Alloctr  139  Proc 2075 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  139  Proc 2075 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  138  Alloctr  139  Proc 2075 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 14763.00
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 0.00
Initial. Layer metal3 wire length = 7292.60
Initial. Layer metal4 wire length = 6550.60
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 366.80
Initial. Layer metal8 wire length = 553.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 4732
Initial. Via via1_4 count = 1486
Initial. Via via2_8 count = 1487
Initial. Via via3_2 count = 1721
Initial. Via via4_0 count = 8
Initial. Via via5_0 count = 8
Initial. Via via6_0 count = 8
Initial. Via via7_0 count = 14
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  138  Alloctr  139  Proc 2075 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 14763.00
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 0.00
phase1. Layer metal3 wire length = 7292.60
phase1. Layer metal4 wire length = 6550.60
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 366.80
phase1. Layer metal8 wire length = 553.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 4732
phase1. Via via1_4 count = 1486
phase1. Via via2_8 count = 1487
phase1. Via via3_2 count = 1721
phase1. Via via4_0 count = 8
phase1. Via via5_0 count = 8
phase1. Via via6_0 count = 8
phase1. Via via7_0 count = 14
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  138  Alloctr  139  Proc 2075 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 14763.00
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 0.00
phase2. Layer metal3 wire length = 7292.60
phase2. Layer metal4 wire length = 6550.60
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 366.80
phase2. Layer metal8 wire length = 553.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 4732
phase2. Via via1_4 count = 1486
phase2. Via via2_8 count = 1487
phase2. Via via3_2 count = 1721
phase2. Via via4_0 count = 8
phase2. Via via5_0 count = 8
phase2. Via via6_0 count = 8
phase2. Via via7_0 count = 14
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   16  Proc   11 
[End of Whole Chip Routing] Total (MB): Used  138  Alloctr  139  Proc 2075 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.23 %
Peak    horizontal track utilization = 31.25 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  135  Proc 2075 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   11  Alloctr   12  Proc   11 
[GR: Done] Total (MB): Used  134  Alloctr  135  Proc 2075 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   11 
[End of Global Routing] Total (MB): Used  122  Alloctr  123  Proc 2075 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    7  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used  126  Alloctr  127  Proc 2075 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 1034 of 5022


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    9  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used  126  Alloctr  128  Proc 2112 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    9  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used  126  Alloctr  128  Proc 2112 

Number of wires with overlap after iteration 1 = 323 of 4154


Wire length and via report:
---------------------------
Number of metal1 wires: 106               : 0
Number of metal2 wires: 1084             via1_4: 1486
Number of metal3 wires: 1459             via2_8: 1527
Number of metal4 wires: 1489             via3_2: 1872
Number of metal5 wires: 2                via4_0: 8
Number of metal6 wires: 2                via5_0: 8
Number of metal7 wires: 6                via6_0: 8
Number of metal8 wires: 6                via7_0: 10
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 4154              vias: 4919

Total metal1 wire length: 22.3
Total metal2 wire length: 153.9
Total metal3 wire length: 7306.5
Total metal4 wire length: 6553.4
Total metal5 wire length: 0.2
Total metal6 wire length: 0.7
Total metal7 wire length: 366.8
Total metal8 wire length: 543.8
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 14947.6

Longest metal1 wire length: 0.6
Longest metal2 wire length: 0.8
Longest metal3 wire length: 22.4
Longest metal4 wire length: 30.0
Longest metal5 wire length: 0.1
Longest metal6 wire length: 0.4
Longest metal7 wire length: 193.6
Longest metal8 wire length: 169.8
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc   37 
[Track Assign: Done] Total (MB): Used  124  Alloctr  125  Proc 2112 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used  131  Alloctr  132  Proc 2112 
Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 10485, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  3/1024 Partitions, Violations = 0
Routed  5/1024 Partitions, Violations = 0
Routed  10/1024 Partitions, Violations =        0
Routed  15/1024 Partitions, Violations =        0
Routed  20/1024 Partitions, Violations =        0
Routed  25/1024 Partitions, Violations =        0
Routed  30/1024 Partitions, Violations =        0
Routed  35/1024 Partitions, Violations =        0
Routed  40/1024 Partitions, Violations =        0
Routed  45/1024 Partitions, Violations =        0
Routed  50/1024 Partitions, Violations =        0
Routed  55/1024 Partitions, Violations =        0
Routed  60/1024 Partitions, Violations =        0
Routed  65/1024 Partitions, Violations =        0
Routed  70/1024 Partitions, Violations =        0
Routed  75/1024 Partitions, Violations =        0
Routed  80/1024 Partitions, Violations =        0
Routed  85/1024 Partitions, Violations =        2
Routed  90/1024 Partitions, Violations =        2
Routed  95/1024 Partitions, Violations =        2
Routed  100/1024 Partitions, Violations =       0
Routed  105/1024 Partitions, Violations =       0
Routed  110/1024 Partitions, Violations =       0
Routed  115/1024 Partitions, Violations =       0
Routed  120/1024 Partitions, Violations =       2
Routed  125/1024 Partitions, Violations =       2
Routed  130/1024 Partitions, Violations =       2
Routed  135/1024 Partitions, Violations =       4
Routed  140/1024 Partitions, Violations =       4
Routed  145/1024 Partitions, Violations =       6
Routed  150/1024 Partitions, Violations =       6
Routed  155/1024 Partitions, Violations =       2
Routed  160/1024 Partitions, Violations =       6
Routed  165/1024 Partitions, Violations =       4
Routed  170/1024 Partitions, Violations =       4
Routed  175/1024 Partitions, Violations =       4
Routed  180/1024 Partitions, Violations =       0
Routed  185/1024 Partitions, Violations =       0
Routed  190/1024 Partitions, Violations =       0
Routed  195/1024 Partitions, Violations =       0
Routed  200/1024 Partitions, Violations =       4
Routed  205/1024 Partitions, Violations =       4
Routed  210/1024 Partitions, Violations =       4
Routed  215/1024 Partitions, Violations =       4
Routed  220/1024 Partitions, Violations =       8
Routed  225/1024 Partitions, Violations =       8
Routed  230/1024 Partitions, Violations =       8
Routed  235/1024 Partitions, Violations =       8
Routed  240/1024 Partitions, Violations =       0
Routed  245/1024 Partitions, Violations =       0
Routed  250/1024 Partitions, Violations =       4
Routed  255/1024 Partitions, Violations =       4
Routed  260/1024 Partitions, Violations =       4
Routed  265/1024 Partitions, Violations =       4
Routed  270/1024 Partitions, Violations =       4
Routed  275/1024 Partitions, Violations =       0
Routed  280/1024 Partitions, Violations =       0
Routed  285/1024 Partitions, Violations =       0
Routed  290/1024 Partitions, Violations =       0
Routed  295/1024 Partitions, Violations =       0
Routed  300/1024 Partitions, Violations =       0
Routed  305/1024 Partitions, Violations =       0
Routed  310/1024 Partitions, Violations =       0
Routed  315/1024 Partitions, Violations =       0
Routed  320/1024 Partitions, Violations =       0
Routed  325/1024 Partitions, Violations =       0
Routed  330/1024 Partitions, Violations =       0
Routed  335/1024 Partitions, Violations =       4
Routed  340/1024 Partitions, Violations =       4
Routed  345/1024 Partitions, Violations =       4
Routed  350/1024 Partitions, Violations =       5
Routed  355/1024 Partitions, Violations =       5
Routed  360/1024 Partitions, Violations =       1
Routed  365/1024 Partitions, Violations =       1
Routed  370/1024 Partitions, Violations =       1
Routed  375/1024 Partitions, Violations =       1
Routed  380/1024 Partitions, Violations =       1
Routed  385/1024 Partitions, Violations =       1
Routed  390/1024 Partitions, Violations =       1
Routed  395/1024 Partitions, Violations =       1
Routed  400/1024 Partitions, Violations =       1
Routed  405/1024 Partitions, Violations =       1
Routed  411/1024 Partitions, Violations =       1
Routed  415/1024 Partitions, Violations =       1
Routed  420/1024 Partitions, Violations =       1
Routed  425/1024 Partitions, Violations =       1
Routed  430/1024 Partitions, Violations =       1
Routed  435/1024 Partitions, Violations =       1
Routed  441/1024 Partitions, Violations =       1
Routed  445/1024 Partitions, Violations =       1
Routed  450/1024 Partitions, Violations =       1
Routed  455/1024 Partitions, Violations =       1
Routed  460/1024 Partitions, Violations =       1
Routed  465/1024 Partitions, Violations =       5
Routed  473/1024 Partitions, Violations =       5
Routed  475/1024 Partitions, Violations =       5
Routed  480/1024 Partitions, Violations =       5
Routed  485/1024 Partitions, Violations =       5
Routed  490/1024 Partitions, Violations =       5
Routed  495/1024 Partitions, Violations =       5
Routed  504/1024 Partitions, Violations =       5
Routed  505/1024 Partitions, Violations =       5
Routed  510/1024 Partitions, Violations =       5
Routed  515/1024 Partitions, Violations =       5
Routed  520/1024 Partitions, Violations =       5
Routed  525/1024 Partitions, Violations =       1
Routed  530/1024 Partitions, Violations =       1
Routed  535/1024 Partitions, Violations =       1
Routed  540/1024 Partitions, Violations =       1
Routed  545/1024 Partitions, Violations =       1
Routed  550/1024 Partitions, Violations =       1
Routed  555/1024 Partitions, Violations =       1
Routed  566/1024 Partitions, Violations =       1
Routed  568/1024 Partitions, Violations =       1
Routed  570/1024 Partitions, Violations =       1
Routed  575/1024 Partitions, Violations =       5
Routed  580/1024 Partitions, Violations =       5
Routed  585/1024 Partitions, Violations =       5
Routed  596/1024 Partitions, Violations =       5
Routed  597/1024 Partitions, Violations =       5
Routed  600/1024 Partitions, Violations =       5
Routed  605/1024 Partitions, Violations =       1
Routed  610/1024 Partitions, Violations =       1
Routed  615/1024 Partitions, Violations =       1
Routed  625/1024 Partitions, Violations =       1
Routed  626/1024 Partitions, Violations =       1
Routed  630/1024 Partitions, Violations =       1
Routed  635/1024 Partitions, Violations =       1
Routed  640/1024 Partitions, Violations =       1
Routed  645/1024 Partitions, Violations =       1
Routed  653/1024 Partitions, Violations =       1
Routed  655/1024 Partitions, Violations =       1
Routed  660/1024 Partitions, Violations =       1
Routed  665/1024 Partitions, Violations =       1
Routed  670/1024 Partitions, Violations =       1
Routed  679/1024 Partitions, Violations =       1
Routed  680/1024 Partitions, Violations =       1
Routed  685/1024 Partitions, Violations =       1
Routed  690/1024 Partitions, Violations =       3
Routed  695/1024 Partitions, Violations =       9
Routed  705/1024 Partitions, Violations =       9
Routed  706/1024 Partitions, Violations =       9
Routed  710/1024 Partitions, Violations =       9
Routed  715/1024 Partitions, Violations =       7
Routed  720/1024 Partitions, Violations =       1
Routed  729/1024 Partitions, Violations =       1
Routed  730/1024 Partitions, Violations =       1
Routed  735/1024 Partitions, Violations =       1
Routed  740/1024 Partitions, Violations =       1
Routed  745/1024 Partitions, Violations =       1
Routed  752/1024 Partitions, Violations =       1
Routed  755/1024 Partitions, Violations =       1
Routed  760/1024 Partitions, Violations =       1
Routed  765/1024 Partitions, Violations =       1
Routed  770/1024 Partitions, Violations =       5
Routed  775/1024 Partitions, Violations =       5
Routed  780/1024 Partitions, Violations =       5
Routed  785/1024 Partitions, Violations =       7
Routed  790/1024 Partitions, Violations =       7
Routed  795/1024 Partitions, Violations =       3
Routed  800/1024 Partitions, Violations =       3
Routed  805/1024 Partitions, Violations =       1
Routed  810/1024 Partitions, Violations =       1
Routed  816/1024 Partitions, Violations =       1
Routed  820/1024 Partitions, Violations =       1
Routed  825/1024 Partitions, Violations =       1
Routed  830/1024 Partitions, Violations =       1
Routed  836/1024 Partitions, Violations =       1
Routed  840/1024 Partitions, Violations =       1
Routed  845/1024 Partitions, Violations =       1
Routed  850/1024 Partitions, Violations =       1
Routed  855/1024 Partitions, Violations =       1
Routed  860/1024 Partitions, Violations =       1
Routed  865/1024 Partitions, Violations =       1
Routed  870/1024 Partitions, Violations =       1
Routed  875/1024 Partitions, Violations =       1
Routed  880/1024 Partitions, Violations =       1
Routed  885/1024 Partitions, Violations =       5
Routed  890/1024 Partitions, Violations =       5
Routed  895/1024 Partitions, Violations =       5
Routed  900/1024 Partitions, Violations =       5
Routed  906/1024 Partitions, Violations =       1
Routed  910/1024 Partitions, Violations =       1
Routed  915/1024 Partitions, Violations =       1
Routed  921/1024 Partitions, Violations =       1
Routed  925/1024 Partitions, Violations =       1
Routed  930/1024 Partitions, Violations =       4
Routed  935/1024 Partitions, Violations =       4
Routed  940/1024 Partitions, Violations =       4
Routed  945/1024 Partitions, Violations =       1
Routed  950/1024 Partitions, Violations =       1
Routed  955/1024 Partitions, Violations =       1
Routed  960/1024 Partitions, Violations =       1
Routed  965/1024 Partitions, Violations =       1
Routed  971/1024 Partitions, Violations =       1
Routed  975/1024 Partitions, Violations =       1
Routed  981/1024 Partitions, Violations =       3
Routed  985/1024 Partitions, Violations =       3
Routed  990/1024 Partitions, Violations =       1
Routed  995/1024 Partitions, Violations =       1
Routed  1000/1024 Partitions, Violations =      1
Routed  1005/1024 Partitions, Violations =      1
Routed  1011/1024 Partitions, Violations =      1
Routed  1016/1024 Partitions, Violations =      1
Routed  1020/1024 Partitions, Violations =      1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net spacing : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used  139  Alloctr  141  Proc 2112 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used  139  Alloctr  141  Proc 2112 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  125  Alloctr  126  Proc 2112 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  125  Alloctr  126  Proc 2112 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    14905 micron
Total Number of Contacts =             4890
Total Number of Wires =                3456
Total Number of PtConns =              1
Total Number of Routed Wires =       3456
Total Routed Wire Length =           14905 micron
Total Number of Routed Contacts =       4890
        Layer      metal1 :          0 micron
        Layer      metal2 :        154 micron
        Layer      metal3 :       7298 micron
        Layer      metal4 :       6541 micron
        Layer      metal5 :          0 micron
        Layer      metal6 :          0 micron
        Layer      metal7 :        368 micron
        Layer      metal8 :        544 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         10
        Via        via6_0 :          8
        Via        via5_0 :          8
        Via        via4_0 :          8
        Via        via3_2 :        419
        Via   via3_2(rot) :       1427
        Via   via2_8(rot) :       1524
        Via        via1_4 :        168
        Via   via1_4(rot) :       1316
        Via        via1_0 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4890 vias)
 
    Layer via1       =  0.00% (0      / 1486    vias)
        Un-optimized = 100.00% (1486    vias)
    Layer via2       =  0.00% (0      / 1524    vias)
        Un-optimized = 100.00% (1524    vias)
    Layer via3       =  0.00% (0      / 1846    vias)
        Un-optimized = 100.00% (1846    vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via5       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via6       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via7       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 4890 vias)
 
    Layer via1       =  0.00% (0      / 1486    vias)
    Layer via2       =  0.00% (0      / 1524    vias)
    Layer via3       =  0.00% (0      / 1846    vias)
    Layer via4       =  0.00% (0      / 8       vias)
    Layer via5       =  0.00% (0      / 8       vias)
    Layer via6       =  0.00% (0      / 8       vias)
    Layer via7       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4890 vias)
 
    Layer via1       =  0.00% (0      / 1486    vias)
        Un-optimized = 100.00% (1486    vias)
    Layer via2       =  0.00% (0      / 1524    vias)
        Un-optimized = 100.00% (1524    vias)
    Layer via3       =  0.00% (0      / 1846    vias)
        Un-optimized = 100.00% (1846    vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via5       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via6       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via7       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
 

Total number of nets = 10494
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Report clock tree summary results after clock routing and extraction
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 18:51:16 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1474      6         6         0.0676    0.4020      0             33.5160
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 18:51:17 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          6.28
  Critical Path Slack:           0.73
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.03
  Critical Path Slack:           5.47
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          7.20
  Critical Path Slack:          -0.49
  Critical Path Clk Period:      7.00
  Total Negative Slack:         -7.08
  No. of Violating Paths:       23.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1479
  Leaf Cell Count:              10131
  Buf/Inv Cell Count:             831
  Buf Cell Count:                 247
  Inv Cell Count:                 584
  CT Buf/Inv Cell Count:            6
  Combinational Cell Count:      8657
  Sequential Cell Count:         1474
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9619.357994
  Noncombinational Area:  6665.427758
  Buf/Inv Area:           1356.865986
  Total Buffer Area:           288.34
  Total Inverter Area:        1068.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      130231.30
  Net YLength        :      136346.30
  -----------------------------------
  Cell Area:             16284.785752
  Design Area:           16284.785752
  Net Length        :       266577.59


  Design Rules
  -----------------------------------
  Total Number of Nets:         10495
  Nets With Violations:            42
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           42
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.39
  -----------------------------------------
  Overall Compile Time:                2.48
  Overall Compile Wall Clock Time:     2.50

  --------------------------------------------------------------------

  Design  WNS: 0.49  TNS: 7.08  Number of Violating Paths: 23


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

net(fetch0/n415) has floating ports (dbId = 841984 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n416) has floating ports (dbId = 841985 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n417) has floating ports (dbId = 841986 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n418) has floating ports (dbId = 841987 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n419) has floating ports (dbId = 841988 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n420) has floating ports (dbId = 841989 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n421) has floating ports (dbId = 841990 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n422) has floating ports (dbId = 841991 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n423) has floating ports (dbId = 841992 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n424) has floating ports (dbId = 841993 numNodes = 55 numEdges = 0 numCmps = 55)
net(fetch0/n425) has floating ports (dbId = 841994 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n426) has floating ports (dbId = 841995 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n427) has floating ports (dbId = 841996 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n428) has floating ports (dbId = 841997 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n429) has floating ports (dbId = 841998 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n375) has floating ports (dbId = 841728 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n376) has floating ports (dbId = 841729 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n377) has floating ports (dbId = 841730 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n378) has floating ports (dbId = 841731 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n379) has floating ports (dbId = 841732 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n380) has floating ports (dbId = 841733 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n381) has floating ports (dbId = 841734 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n382) has floating ports (dbId = 841735 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n383) has floating ports (dbId = 841736 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n384) has floating ports (dbId = 841737 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n385) has floating ports (dbId = 841738 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n386) has floating ports (dbId = 841739 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n387) has floating ports (dbId = 841740 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n388) has floating ports (dbId = 841741 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n389) has floating ports (dbId = 841742 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n390) has floating ports (dbId = 841743 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n391) has floating ports (dbId = 841744 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n392) has floating ports (dbId = 841745 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n393) has floating ports (dbId = 841746 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n394) has floating ports (dbId = 841747 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n395) has floating ports (dbId = 841748 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n396) has floating ports (dbId = 841749 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n397) has floating ports (dbId = 841750 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n398) has floating ports (dbId = 841751 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n399) has floating ports (dbId = 841752 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n400) has floating ports (dbId = 841753 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n401) has floating ports (dbId = 841754 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n402) has floating ports (dbId = 841755 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n403) has floating ports (dbId = 841756 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n404) has floating ports (dbId = 841757 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n405) has floating ports (dbId = 841758 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n406) has floating ports (dbId = 841759 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n407) has floating ports (dbId = 841760 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n408) has floating ports (dbId = 841761 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n409) has floating ports (dbId = 841762 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n410) has floating ports (dbId = 841763 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n411) has floating ports (dbId = 841764 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n412) has floating ports (dbId = 841765 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n413) has floating ports (dbId = 841766 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n414) has floating ports (dbId = 841767 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5407) has floating ports (dbId = 841472 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5408) has floating ports (dbId = 841473 numNodes = 8 numEdges = 0 numCmps = 8)
net(regfile0/n5409) has floating ports (dbId = 841474 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5410) has floating ports (dbId = 841475 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n855) has floating ports (dbId = 841476 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n857) has floating ports (dbId = 841477 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n858) has floating ports (dbId = 841478 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n859) has floating ports (dbId = 841479 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n860) has floating ports (dbId = 841480 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n861) has floating ports (dbId = 841481 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n862) has floating ports (dbId = 841482 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n863) has floating ports (dbId = 841483 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n864) has floating ports (dbId = 841484 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n865) has floating ports (dbId = 841485 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n866) has floating ports (dbId = 841486 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n867) has floating ports (dbId = 841487 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n868) has floating ports (dbId = 841488 numNodes = 5 numEdges = 0 numCmps = 5)
net(decode0/n869) has floating ports (dbId = 841489 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n870) has floating ports (dbId = 841490 numNodes = 3 numEdges = 0 numCmps = 3)
net(decode0/n871) has floating ports (dbId = 841491 numNodes = 4 numEdges = 0 numCmps = 4)
net(decode0/n872) has floating ports (dbId = 841492 numNodes = 37 numEdges = 0 numCmps = 37)
net(decode0/n873) has floating ports (dbId = 841493 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n874) has floating ports (dbId = 841494 numNodes = 2 numEdges = 0 numCmps = 2)
net(decode0/n875) has floating ports (dbId = 841495 numNodes = 3 numEdges = 0 numCmps = 3)
net(fetch0/n359) has floating ports (dbId = 841496 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n360) has floating ports (dbId = 841497 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n361) has floating ports (dbId = 841498 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n362) has floating ports (dbId = 841499 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n363) has floating ports (dbId = 841500 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n364) has floating ports (dbId = 841501 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n365) has floating ports (dbId = 841502 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n366) has floating ports (dbId = 841503 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n367) has floating ports (dbId = 841504 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n368) has floating ports (dbId = 841505 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n369) has floating ports (dbId = 841506 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n370) has floating ports (dbId = 841507 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n371) has floating ports (dbId = 841508 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n372) has floating ports (dbId = 841509 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n373) has floating ports (dbId = 841510 numNodes = 2 numEdges = 0 numCmps = 2)
net(fetch0/n374) has floating ports (dbId = 841511 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5367) has floating ports (dbId = 841216 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5368) has floating ports (dbId = 841217 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5369) has floating ports (dbId = 841218 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5370) has floating ports (dbId = 841219 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5371) has floating ports (dbId = 841220 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5372) has floating ports (dbId = 841221 numNodes = 21 numEdges = 0 numCmps = 21)
net(regfile0/n5373) has floating ports (dbId = 841222 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5374) has floating ports (dbId = 841223 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5375) has floating ports (dbId = 841224 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5376) has floating ports (dbId = 841225 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5377) has floating ports (dbId = 841226 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5378) has floating ports (dbId = 841227 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5379) has floating ports (dbId = 841228 numNodes = 18 numEdges = 0 numCmps = 18)
net(regfile0/n5380) has floating ports (dbId = 841229 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5381) has floating ports (dbId = 841230 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5382) has floating ports (dbId = 841231 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5383) has floating ports (dbId = 841232 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5384) has floating ports (dbId = 841233 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5385) has floating ports (dbId = 841234 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5386) has floating ports (dbId = 841235 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5387) has floating ports (dbId = 841236 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5388) has floating ports (dbId = 841237 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5389) has floating ports (dbId = 841238 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5390) has floating ports (dbId = 841239 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5391) has floating ports (dbId = 841240 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5392) has floating ports (dbId = 841241 numNodes = 34 numEdges = 0 numCmps = 34)
net(regfile0/n5393) has floating ports (dbId = 841242 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5394) has floating ports (dbId = 841243 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5395) has floating ports (dbId = 841244 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5396) has floating ports (dbId = 841245 numNodes = 12 numEdges = 0 numCmps = 12)
net(regfile0/n5397) has floating ports (dbId = 841246 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5398) has floating ports (dbId = 841247 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5399) has floating ports (dbId = 841248 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5400) has floating ports (dbId = 841249 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5401) has floating ports (dbId = 841250 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5402) has floating ports (dbId = 841251 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5403) has floating ports (dbId = 841252 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5404) has floating ports (dbId = 841253 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5405) has floating ports (dbId = 841254 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5406) has floating ports (dbId = 841255 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5327) has floating ports (dbId = 840960 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5328) has floating ports (dbId = 840961 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5329) has floating ports (dbId = 840962 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5330) has floating ports (dbId = 840963 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5331) has floating ports (dbId = 840964 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5332) has floating ports (dbId = 840965 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5333) has floating ports (dbId = 840966 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5334) has floating ports (dbId = 840967 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5335) has floating ports (dbId = 840968 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5336) has floating ports (dbId = 840969 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5337) has floating ports (dbId = 840970 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5338) has floating ports (dbId = 840971 numNodes = 31 numEdges = 0 numCmps = 31)
net(regfile0/n5339) has floating ports (dbId = 840972 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5340) has floating ports (dbId = 840973 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5341) has floating ports (dbId = 840974 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5342) has floating ports (dbId = 840975 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5343) has floating ports (dbId = 840976 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5344) has floating ports (dbId = 840977 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5345) has floating ports (dbId = 840978 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5346) has floating ports (dbId = 840979 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5347) has floating ports (dbId = 840980 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5348) has floating ports (dbId = 840981 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5349) has floating ports (dbId = 840982 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5350) has floating ports (dbId = 840983 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5351) has floating ports (dbId = 840984 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5352) has floating ports (dbId = 840985 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5353) has floating ports (dbId = 840986 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5354) has floating ports (dbId = 840987 numNodes = 17 numEdges = 0 numCmps = 17)
net(regfile0/n5355) has floating ports (dbId = 840988 numNodes = 27 numEdges = 0 numCmps = 27)
net(regfile0/n5356) has floating ports (dbId = 840989 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5357) has floating ports (dbId = 840990 numNodes = 23 numEdges = 0 numCmps = 23)
net(regfile0/n5358) has floating ports (dbId = 840991 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5359) has floating ports (dbId = 840992 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5360) has floating ports (dbId = 840993 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5361) has floating ports (dbId = 840994 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5362) has floating ports (dbId = 840995 numNodes = 3 numEdges = 0 numCmps = 3)
net(regfile0/n5363) has floating ports (dbId = 840996 numNodes = 8 numEdges = 0 numCmps = 8)
net(regfile0/n5364) has floating ports (dbId = 840997 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5365) has floating ports (dbId = 840998 numNodes = 20 numEdges = 0 numCmps = 20)
net(regfile0/n5366) has floating ports (dbId = 840999 numNodes = 30 numEdges = 0 numCmps = 30)
net(memaccess0/n11) has floating ports (dbId = 840704 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n12) has floating ports (dbId = 840705 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n13) has floating ports (dbId = 840706 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n14) has floating ports (dbId = 840707 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n15) has floating ports (dbId = 840708 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n16) has floating ports (dbId = 840709 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n17) has floating ports (dbId = 840710 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n18) has floating ports (dbId = 840711 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n19) has floating ports (dbId = 840712 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n20) has floating ports (dbId = 840713 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n21) has floating ports (dbId = 840714 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n22) has floating ports (dbId = 840715 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n23) has floating ports (dbId = 840716 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n24) has floating ports (dbId = 840717 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n25) has floating ports (dbId = 840718 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n26) has floating ports (dbId = 840719 numNodes = 6 numEdges = 0 numCmps = 6)
net(memaccess0/n27) has floating ports (dbId = 840720 numNodes = 2 numEdges = 0 numCmps = 2)
net(memaccess0/n28) has floating ports (dbId = 840721 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/n208) has floating ports (dbId = 840722 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/n209) has floating ports (dbId = 840723 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/n210) has floating ports (dbId = 840724 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5308) has floating ports (dbId = 840725 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5309) has floating ports (dbId = 840726 numNodes = 4 numEdges = 0 numCmps = 4)
net(regfile0/n5310) has floating ports (dbId = 840727 numNodes = 2 numEdges = 0 numCmps = 2)
net(regfile0/n5311) has floating ports (dbId = 840728 numNodes = 2 numEdges = 0 numCmps = 2)

... and 10285 more nets has floating ports 

Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 10485, of which 0 are frozen

Check 10494 nets, 10485 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  118  Alloctr  119  Proc 2112 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   0
Checked 4/64 Partitions, Violations =   0
Checked 6/64 Partitions, Violations =   0
Checked 8/64 Partitions, Violations =   0
Checked 10/64 Partitions, Violations =  0
Checked 12/64 Partitions, Violations =  0
Checked 14/64 Partitions, Violations =  0
Checked 17/64 Partitions, Violations =  0
Checked 18/64 Partitions, Violations =  0
Checked 20/64 Partitions, Violations =  0
Checked 22/64 Partitions, Violations =  0
Checked 25/64 Partitions, Violations =  0
Checked 26/64 Partitions, Violations =  0
Checked 28/64 Partitions, Violations =  0
Checked 30/64 Partitions, Violations =  0
Checked 32/64 Partitions, Violations =  0
Checked 34/64 Partitions, Violations =  0
Checked 36/64 Partitions, Violations =  0
Checked 38/64 Partitions, Violations =  0
Checked 40/64 Partitions, Violations =  0
Checked 42/64 Partitions, Violations =  0
Checked 44/64 Partitions, Violations =  0
Checked 46/64 Partitions, Violations =  0
Checked 48/64 Partitions, Violations =  0
Checked 50/64 Partitions, Violations =  0
Checked 52/64 Partitions, Violations =  0
Checked 54/64 Partitions, Violations =  0
Checked 56/64 Partitions, Violations =  0
Checked 58/64 Partitions, Violations =  0
Checked 60/64 Partitions, Violations =  0
Checked 62/64 Partitions, Violations =  0
Checked 64/64 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  140  Alloctr  141  Proc 2112 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    14905 micron
Total Number of Contacts =             4890
Total Number of Wires =                3456
Total Number of PtConns =              1
Total Number of Routed Wires =       3456
Total Routed Wire Length =           14905 micron
Total Number of Routed Contacts =       4890
        Layer      metal1 :          0 micron
        Layer      metal2 :        154 micron
        Layer      metal3 :       7298 micron
        Layer      metal4 :       6541 micron
        Layer      metal5 :          0 micron
        Layer      metal6 :          0 micron
        Layer      metal7 :        368 micron
        Layer      metal8 :        544 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         10
        Via        via6_0 :          8
        Via        via5_0 :          8
        Via        via4_0 :          8
        Via        via3_2 :        419
        Via   via3_2(rot) :       1427
        Via   via2_8(rot) :       1524
        Via        via1_4 :        168
        Via   via1_4(rot) :       1316
        Via        via1_0 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4890 vias)
 
    Layer via1       =  0.00% (0      / 1486    vias)
        Un-optimized = 100.00% (1486    vias)
    Layer via2       =  0.00% (0      / 1524    vias)
        Un-optimized = 100.00% (1524    vias)
    Layer via3       =  0.00% (0      / 1846    vias)
        Un-optimized = 100.00% (1846    vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via5       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via6       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via7       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.00% (0 / 4890 vias)
 
    Layer via1       =  0.00% (0      / 1486    vias)
    Layer via2       =  0.00% (0      / 1524    vias)
    Layer via3       =  0.00% (0      / 1846    vias)
    Layer via4       =  0.00% (0      / 8       vias)
    Layer via5       =  0.00% (0      / 8       vias)
    Layer via6       =  0.00% (0      / 8       vias)
    Layer via7       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4890 vias)
 
    Layer via1       =  0.00% (0      / 1486    vias)
        Un-optimized = 100.00% (1486    vias)
    Layer via2       =  0.00% (0      / 1524    vias)
        Un-optimized = 100.00% (1524    vias)
    Layer via3       =  0.00% (0      / 1846    vias)
        Un-optimized = 100.00% (1846    vias)
    Layer via4       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via5       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via6       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer via7       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
 


Verify Summary:

Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 10485, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_postclk. (UIG-5)
1
# SIGNAL ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preroute
Information: Saved design named cpu_preroute. (UIG-5)
1
source ${SCRIPTS_DIR}/route.tcl -echo
# ROUTE
# ==========================================================================
# Connect PG
derive_pg_connection -reconnect -all

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 11362/11362
Unconnected power pins:           419/419

Other ground nets:                11362/11362
Unconnected ground pins:          419/419
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Build buffer trees for high fanout nets.
remove_ideal_network -all
# Attempt to fix hold violations during routing
set_fix_hold [all_clocks]
# Route
set route_opt_args "-effort medium"
echo "route_opt $route_opt_args"
route_opt -effort medium
eval "route_opt $route_opt_args"
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Fri May 26 18:51:21 2023

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  123  Alloctr  124  Proc 2112 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,447.90,448.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  134  Proc 2112 
Net statistics:
Total number of nets     = 10494
Number of nets to route  = 10485
Number of nets with min-layer-mode soft = 7
Number of nets with min-layer-mode soft-cost-medium = 7
Number of nets with max-layer-mode hard = 5
9 nets are fully connected,
 of which 9 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used  139  Alloctr  140  Proc 2112 
Average gCell capacity  7.30     on layer (1)    metal1
Average gCell capacity  8.18     on layer (2)    metal2
Average gCell capacity  5.24     on layer (3)    metal3
Average gCell capacity  3.24     on layer (4)    metal4
Average gCell capacity  3.18     on layer (5)    metal5
Average gCell capacity  2.97     on layer (6)    metal6
Average gCell capacity  1.66     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.00     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 1024000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  142  Proc 2112 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  142  Proc 2112 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  142  Proc 2112 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  147  Alloctr  148  Proc 2112 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1213 Max = 7 GRCs =   934 (0.46%)
Initial. H routing: Overflow =   244 Max = 4 (GRCs =  1) GRCs =   284 (0.28%)
Initial. V routing: Overflow =   969 Max = 7 (GRCs =  1) GRCs =   650 (0.63%)
Initial. metal1     Overflow =     4 Max = 1 (GRCs =  2) GRCs =     6 (0.01%)
Initial. metal2     Overflow =   201 Max = 4 (GRCs =  1) GRCs =   241 (0.24%)
Initial. metal3     Overflow =   849 Max = 7 (GRCs =  1) GRCs =   533 (0.52%)
Initial. metal4     Overflow =    37 Max = 2 (GRCs =  2) GRCs =    35 (0.03%)
Initial. metal5     Overflow =   115 Max = 2 (GRCs =  3) GRCs =   112 (0.11%)
Initial. metal6     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. metal7     Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.7 2.05 0.16 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   52.5 25.1 11.3 5.44 0.00 2.68 1.35 0.72 0.44 0.00 0.19 0.06 0.02 0.00
metal3   46.5 28.8 1.78 14.0 0.00 0.71 5.01 0.14 1.76 0.00 0.74 0.00 0.29 0.19
metal4   86.7 0.16 0.00 11.2 0.00 0.00 1.50 0.00 0.00 0.00 0.26 0.00 0.00 0.03
metal5   72.0 1.20 0.19 20.1 0.00 0.00 5.19 0.00 0.00 0.00 1.18 0.00 0.00 0.11
metal6   90.0 0.00 0.00 8.93 0.00 0.00 0.93 0.00 0.00 0.00 0.09 0.00 0.00 0.00
metal7   98.3 0.00 0.00 0.00 0.00 1.47 0.00 0.00 0.00 0.00 0.22 0.00 0.00 0.00
metal8   99.4 0.00 0.00 0.00 0.00 0.51 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.3 6.47 1.52 6.74 0.00 0.60 1.58 0.10 0.25 0.00 0.30 0.01 0.04 0.04


Initial. Total Wire Length = 282625.65
Initial. Layer metal1 wire length = 3677.65
Initial. Layer metal2 wire length = 105244.30
Initial. Layer metal3 wire length = 100646.00
Initial. Layer metal4 wire length = 8963.62
Initial. Layer metal5 wire length = 47753.21
Initial. Layer metal6 wire length = 13976.21
Initial. Layer metal7 wire length = 2186.22
Initial. Layer metal8 wire length = 178.43
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 69056
Initial. Via via1_4 count = 30165
Initial. Via via2_8 count = 27396
Initial. Via via3_2 count = 4471
Initial. Via via4_0 count = 3953
Initial. Via via5_0 count = 2948
Initial. Via via6_0 count = 119
Initial. Via via7_0 count = 4
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  147  Alloctr  148  Proc 2112 
phase1. Routing result:
phase1. Both Dirs: Overflow =   430 Max = 4 GRCs =   411 (0.20%)
phase1. H routing: Overflow =   139 Max = 4 (GRCs =  1) GRCs =   184 (0.18%)
phase1. V routing: Overflow =   291 Max = 4 (GRCs =  2) GRCs =   227 (0.22%)
phase1. metal1     Overflow =     4 Max = 1 (GRCs =  2) GRCs =     6 (0.01%)
phase1. metal2     Overflow =   126 Max = 4 (GRCs =  1) GRCs =   169 (0.17%)
phase1. metal3     Overflow =   253 Max = 4 (GRCs =  2) GRCs =   191 (0.19%)
phase1. metal4     Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
phase1. metal5     Overflow =    38 Max = 2 (GRCs =  2) GRCs =    36 (0.04%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.3 2.46 0.20 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   51.5 26.3 11.9 5.25 0.00 2.40 1.15 0.67 0.40 0.00 0.15 0.04 0.01 0.00
metal3   46.3 31.7 1.77 12.9 0.00 0.57 4.12 0.12 1.44 0.00 0.82 0.00 0.12 0.05
metal4   84.6 0.17 0.00 13.1 0.00 0.00 1.58 0.00 0.00 0.00 0.45 0.00 0.00 0.01
metal5   67.1 1.20 0.19 25.2 0.00 0.00 5.15 0.00 0.00 0.00 1.05 0.00 0.00 0.04
metal6   89.1 0.00 0.00 9.75 0.00 0.00 0.97 0.00 0.00 0.00 0.13 0.00 0.00 0.00
metal7   97.1 0.00 0.00 0.00 0.00 2.62 0.00 0.00 0.00 0.00 0.26 0.00 0.00 0.00
metal8   99.3 0.00 0.00 0.00 0.00 0.60 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.1 6.98 1.59 7.47 0.00 0.70 1.46 0.09 0.21 0.00 0.33 0.00 0.01 0.01


phase1. Total Wire Length = 284191.57
phase1. Layer metal1 wire length = 4317.68
phase1. Layer metal2 wire length = 102523.16
phase1. Layer metal3 wire length = 92464.68
phase1. Layer metal4 wire length = 11816.19
phase1. Layer metal5 wire length = 53644.79
phase1. Layer metal6 wire length = 15245.97
phase1. Layer metal7 wire length = 3856.55
phase1. Layer metal8 wire length = 322.55
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 70988
phase1. Via via1_4 count = 30195
phase1. Via via2_8 count = 27572
phase1. Via via3_2 count = 5180
phase1. Via via4_0 count = 4529
phase1. Via via5_0 count = 3262
phase1. Via via6_0 count = 225
phase1. Via via7_0 count = 25
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  147  Alloctr  148  Proc 2112 
phase2. Routing result:
phase2. Both Dirs: Overflow =   311 Max = 3 GRCs =   332 (0.16%)
phase2. H routing: Overflow =   129 Max = 2 (GRCs =  8) GRCs =   174 (0.17%)
phase2. V routing: Overflow =   181 Max = 3 (GRCs =  1) GRCs =   158 (0.15%)
phase2. metal1     Overflow =     2 Max = 1 (GRCs =  1) GRCs =     4 (0.00%)
phase2. metal2     Overflow =   123 Max = 2 (GRCs =  8) GRCs =   166 (0.16%)
phase2. metal3     Overflow =   168 Max = 3 (GRCs =  1) GRCs =   145 (0.14%)
phase2. metal4     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. metal5     Overflow =    13 Max = 1 (GRCs = 13) GRCs =    13 (0.01%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.3 2.49 0.18 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   51.5 26.5 12.1 5.33 0.00 2.28 1.08 0.56 0.36 0.00 0.15 0.04 0.01 0.00
metal3   46.3 31.8 1.73 12.8 0.00 0.57 4.08 0.12 1.50 0.00 0.87 0.00 0.12 0.02
metal4   84.5 0.17 0.00 13.1 0.00 0.00 1.59 0.00 0.00 0.00 0.53 0.00 0.00 0.00
metal5   67.2 1.20 0.19 25.1 0.00 0.00 5.22 0.00 0.00 0.00 0.98 0.00 0.00 0.01
metal6   88.9 0.00 0.00 9.87 0.00 0.00 1.01 0.00 0.00 0.00 0.17 0.00 0.00 0.00
metal7   96.9 0.00 0.00 0.00 0.00 2.65 0.00 0.00 0.00 0.00 0.36 0.00 0.00 0.00
metal8   99.2 0.00 0.00 0.00 0.00 0.71 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.1 6.99 1.60 7.46 0.00 0.70 1.46 0.08 0.21 0.00 0.35 0.00 0.01 0.00


phase2. Total Wire Length = 285193.84
phase2. Layer metal1 wire length = 4316.10
phase2. Layer metal2 wire length = 103009.16
phase2. Layer metal3 wire length = 92497.82
phase2. Layer metal4 wire length = 12011.22
phase2. Layer metal5 wire length = 53170.15
phase2. Layer metal6 wire length = 15548.88
phase2. Layer metal7 wire length = 4088.11
phase2. Layer metal8 wire length = 552.39
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 71302
phase2. Via via1_4 count = 30193
phase2. Via via2_8 count = 27589
phase2. Via via3_2 count = 5253
phase2. Via via4_0 count = 4592
phase2. Via via5_0 count = 3339
phase2. Via via6_0 count = 281
phase2. Via via7_0 count = 55
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  147  Alloctr  148  Proc 2112 
phase3. Routing result:
phase3. Both Dirs: Overflow =   297 Max = 2 GRCs =   326 (0.16%)
phase3. H routing: Overflow =   136 Max = 2 (GRCs =  8) GRCs =   176 (0.17%)
phase3. V routing: Overflow =   160 Max = 2 (GRCs = 11) GRCs =   150 (0.15%)
phase3. metal1     Overflow =     2 Max = 1 (GRCs =  1) GRCs =     4 (0.00%)
phase3. metal2     Overflow =   132 Max = 2 (GRCs =  8) GRCs =   170 (0.17%)
phase3. metal3     Overflow =   148 Max = 2 (GRCs = 11) GRCs =   138 (0.13%)
phase3. metal4     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. metal5     Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   97.3 2.51 0.16 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal2   51.4 26.5 12.1 5.33 0.00 2.29 1.06 0.56 0.35 0.00 0.15 0.04 0.01 0.00
metal3   46.2 31.8 1.74 12.8 0.00 0.56 4.08 0.12 1.52 0.00 0.87 0.00 0.12 0.01
metal4   84.5 0.17 0.00 13.1 0.00 0.00 1.61 0.00 0.00 0.00 0.55 0.00 0.00 0.00
metal5   67.1 1.20 0.19 25.2 0.00 0.00 5.16 0.00 0.00 0.00 1.04 0.00 0.00 0.01
metal6   88.9 0.00 0.00 9.87 0.00 0.00 1.02 0.00 0.00 0.00 0.20 0.00 0.00 0.00
metal7   96.9 0.00 0.00 0.00 0.00 2.66 0.00 0.00 0.00 0.00 0.38 0.00 0.00 0.00
metal8   99.2 0.00 0.00 0.00 0.00 0.70 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.1 6.99 1.60 7.45 0.00 0.70 1.45 0.08 0.21 0.00 0.37 0.01 0.01 0.00


phase3. Total Wire Length = 285347.86
phase3. Layer metal1 wire length = 4282.18
phase3. Layer metal2 wire length = 103078.05
phase3. Layer metal3 wire length = 92408.27
phase3. Layer metal4 wire length = 12059.68
phase3. Layer metal5 wire length = 53158.51
phase3. Layer metal6 wire length = 15655.62
phase3. Layer metal7 wire length = 4127.19
phase3. Layer metal8 wire length = 578.35
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 71437
phase3. Via via1_4 count = 30194
phase3. Via via2_8 count = 27579
phase3. Via via3_2 count = 5299
phase3. Via via4_0 count = 4630
phase3. Via via5_0 count = 3377
phase3. Via via6_0 count = 294
phase3. Via via7_0 count = 64
phase3. Via via8_0 count = 0
phase3. Via via9_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  147  Alloctr  148  Proc 2112 

Congestion utilization per direction:
Average vertical track utilization   = 12.68 %
Peak    vertical track utilization   = 130.00 %
Average horizontal track utilization =  5.09 %
Peak    horizontal track utilization = 106.25 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  142  Alloctr  143  Proc 2112 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:06 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[GR: Done] Total (MB): Used  142  Alloctr  143  Proc 2112 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Global Routing] Stage (MB): Used    7  Alloctr    9  Proc    0 
[End of Global Routing] Total (MB): Used  130  Alloctr  133  Proc 2112 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    9  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used  140  Alloctr  142  Proc 2112 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 70537 of 102365


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   10  Alloctr    9  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used  140  Alloctr  143  Proc 2135 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:05 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr    9  Proc   22 
[Track Assign: Iteration 1] Total (MB): Used  140  Alloctr  143  Proc 2135 

Number of wires with overlap after iteration 1 = 35280 of 67354


Wire length and via report:
---------------------------
Number of metal1 wires: 4577              : 0
Number of metal2 wires: 28727            via1_4: 31994
Number of metal3 wires: 22851            via2_8: 32632
Number of metal4 wires: 4083             via3_2: 8466
Number of metal5 wires: 4788             via4_0: 5524
Number of metal6 wires: 2181             via5_0: 3521
Number of metal7 wires: 125              via6_0: 218
Number of metal8 wires: 22               via7_0: 44
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 67354             vias: 82399

Total metal1 wire length: 5218.2
Total metal2 wire length: 94527.3
Total metal3 wire length: 85673.0
Total metal4 wire length: 23372.1
Total metal5 wire length: 60090.5
Total metal6 wire length: 15727.0
Total metal7 wire length: 3723.7
Total metal8 wire length: 498.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 288829.9

Longest metal1 wire length: 79.0
Longest metal2 wire length: 284.4
Longest metal3 wire length: 400.4
Longest metal4 wire length: 271.7
Longest metal5 wire length: 374.2
Longest metal6 wire length: 189.0
Longest metal7 wire length: 193.8
Longest metal8 wire length: 166.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    7  Alloctr    6  Proc   22 
[Track Assign: Done] Total (MB): Used  137  Alloctr  139  Proc 2135 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        cpu_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  144  Alloctr  146  Proc 2135 
Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1024 Partitions, Violations = 0
Routed  5/1024 Partitions, Violations = 0
Routed  10/1024 Partitions, Violations =        4
Routed  15/1024 Partitions, Violations =        54
Routed  20/1024 Partitions, Violations =        43
Routed  25/1024 Partitions, Violations =        51
Routed  30/1024 Partitions, Violations =        42
Routed  35/1024 Partitions, Violations =        9
Routed  40/1024 Partitions, Violations =        7
Routed  45/1024 Partitions, Violations =        20
Routed  50/1024 Partitions, Violations =        23
Routed  55/1024 Partitions, Violations =        12
Routed  60/1024 Partitions, Violations =        22
Routed  65/1024 Partitions, Violations =        30
Routed  70/1024 Partitions, Violations =        30
Routed  75/1024 Partitions, Violations =        62
Routed  80/1024 Partitions, Violations =        62
Routed  85/1024 Partitions, Violations =        56
Routed  90/1024 Partitions, Violations =        59
Routed  95/1024 Partitions, Violations =        67
Routed  100/1024 Partitions, Violations =       65
Routed  105/1024 Partitions, Violations =       68
Routed  110/1024 Partitions, Violations =       87
Routed  115/1024 Partitions, Violations =       86
Routed  120/1024 Partitions, Violations =       80
Routed  125/1024 Partitions, Violations =       114
Routed  130/1024 Partitions, Violations =       116
Routed  135/1024 Partitions, Violations =       141
Routed  140/1024 Partitions, Violations =       167
Routed  145/1024 Partitions, Violations =       182
Routed  150/1024 Partitions, Violations =       193
Routed  155/1024 Partitions, Violations =       196
Routed  160/1024 Partitions, Violations =       198
Routed  165/1024 Partitions, Violations =       173
Routed  170/1024 Partitions, Violations =       194
Routed  175/1024 Partitions, Violations =       152
Routed  180/1024 Partitions, Violations =       147
Routed  185/1024 Partitions, Violations =       162
Routed  190/1024 Partitions, Violations =       158
Routed  195/1024 Partitions, Violations =       147
Routed  200/1024 Partitions, Violations =       175
Routed  205/1024 Partitions, Violations =       214
Routed  210/1024 Partitions, Violations =       240
Routed  215/1024 Partitions, Violations =       237
Routed  220/1024 Partitions, Violations =       277
Routed  225/1024 Partitions, Violations =       246
Routed  230/1024 Partitions, Violations =       254
Routed  235/1024 Partitions, Violations =       256
Routed  240/1024 Partitions, Violations =       236
Routed  245/1024 Partitions, Violations =       246
Routed  250/1024 Partitions, Violations =       223
Routed  255/1024 Partitions, Violations =       212
Routed  260/1024 Partitions, Violations =       187
Routed  265/1024 Partitions, Violations =       199
Routed  270/1024 Partitions, Violations =       176
Routed  275/1024 Partitions, Violations =       186
Routed  280/1024 Partitions, Violations =       191
Routed  285/1024 Partitions, Violations =       220
Routed  290/1024 Partitions, Violations =       225
Routed  295/1024 Partitions, Violations =       224
Routed  300/1024 Partitions, Violations =       243
Routed  305/1024 Partitions, Violations =       265
Routed  310/1024 Partitions, Violations =       233
Routed  315/1024 Partitions, Violations =       284
Routed  320/1024 Partitions, Violations =       302
Routed  325/1024 Partitions, Violations =       285
Routed  330/1024 Partitions, Violations =       290
Routed  335/1024 Partitions, Violations =       270
Routed  340/1024 Partitions, Violations =       277
Routed  345/1024 Partitions, Violations =       255
Routed  350/1024 Partitions, Violations =       296
Routed  355/1024 Partitions, Violations =       296
Routed  360/1024 Partitions, Violations =       303
Routed  365/1024 Partitions, Violations =       307
Routed  370/1024 Partitions, Violations =       306
Routed  375/1024 Partitions, Violations =       277
Routed  380/1024 Partitions, Violations =       263
Routed  385/1024 Partitions, Violations =       272
Routed  390/1024 Partitions, Violations =       319
Routed  395/1024 Partitions, Violations =       283
Routed  400/1024 Partitions, Violations =       300
Routed  405/1024 Partitions, Violations =       351
Routed  410/1024 Partitions, Violations =       350
Routed  415/1024 Partitions, Violations =       303
Routed  420/1024 Partitions, Violations =       305
Routed  425/1024 Partitions, Violations =       287
Routed  430/1024 Partitions, Violations =       273
Routed  435/1024 Partitions, Violations =       270
Routed  440/1024 Partitions, Violations =       270
Routed  445/1024 Partitions, Violations =       260
Routed  450/1024 Partitions, Violations =       274
Routed  455/1024 Partitions, Violations =       273
Routed  460/1024 Partitions, Violations =       260
Routed  465/1024 Partitions, Violations =       259
Routed  470/1024 Partitions, Violations =       259
Routed  475/1024 Partitions, Violations =       259
Routed  480/1024 Partitions, Violations =       237
Routed  485/1024 Partitions, Violations =       238
Routed  490/1024 Partitions, Violations =       260
Routed  495/1024 Partitions, Violations =       252
Routed  500/1024 Partitions, Violations =       252
Routed  505/1024 Partitions, Violations =       254
Routed  510/1024 Partitions, Violations =       284
Routed  515/1024 Partitions, Violations =       290
Routed  520/1024 Partitions, Violations =       318
Routed  525/1024 Partitions, Violations =       321
Routed  530/1024 Partitions, Violations =       322
Routed  535/1024 Partitions, Violations =       322
Routed  540/1024 Partitions, Violations =       348
Routed  545/1024 Partitions, Violations =       318
Routed  550/1024 Partitions, Violations =       314
Routed  555/1024 Partitions, Violations =       330
Routed  560/1024 Partitions, Violations =       321
Routed  565/1024 Partitions, Violations =       321
Routed  570/1024 Partitions, Violations =       418
Routed  575/1024 Partitions, Violations =       420
Routed  580/1024 Partitions, Violations =       416
Routed  585/1024 Partitions, Violations =       421
Routed  590/1024 Partitions, Violations =       418
Routed  595/1024 Partitions, Violations =       418
Routed  600/1024 Partitions, Violations =       612
Routed  605/1024 Partitions, Violations =       596
Routed  610/1024 Partitions, Violations =       598
Routed  615/1024 Partitions, Violations =       648
Routed  620/1024 Partitions, Violations =       651
Routed  625/1024 Partitions, Violations =       862
Routed  630/1024 Partitions, Violations =       912
Routed  635/1024 Partitions, Violations =       908
Routed  640/1024 Partitions, Violations =       935
Routed  645/1024 Partitions, Violations =       894
Routed  650/1024 Partitions, Violations =       894
Routed  655/1024 Partitions, Violations =       838
Routed  660/1024 Partitions, Violations =       832
Routed  665/1024 Partitions, Violations =       891
Routed  670/1024 Partitions, Violations =       890
Routed  675/1024 Partitions, Violations =       886
Routed  680/1024 Partitions, Violations =       718
Routed  685/1024 Partitions, Violations =       738
Routed  690/1024 Partitions, Violations =       682
Routed  695/1024 Partitions, Violations =       657
Routed  700/1024 Partitions, Violations =       656
Routed  705/1024 Partitions, Violations =       600
Routed  710/1024 Partitions, Violations =       605
Routed  715/1024 Partitions, Violations =       700
Routed  720/1024 Partitions, Violations =       681
Routed  725/1024 Partitions, Violations =       667
Routed  730/1024 Partitions, Violations =       650
Routed  735/1024 Partitions, Violations =       642
Routed  740/1024 Partitions, Violations =       604
Routed  745/1024 Partitions, Violations =       655
Routed  750/1024 Partitions, Violations =       654
Routed  755/1024 Partitions, Violations =       664
Routed  760/1024 Partitions, Violations =       655
Routed  765/1024 Partitions, Violations =       645
Routed  770/1024 Partitions, Violations =       629
Routed  775/1024 Partitions, Violations =       634
Routed  780/1024 Partitions, Violations =       628
Routed  785/1024 Partitions, Violations =       629
Routed  790/1024 Partitions, Violations =       758
Routed  795/1024 Partitions, Violations =       756
Routed  800/1024 Partitions, Violations =       755
Routed  805/1024 Partitions, Violations =       762
Routed  810/1024 Partitions, Violations =       682
Routed  815/1024 Partitions, Violations =       712
Routed  820/1024 Partitions, Violations =       748
Routed  825/1024 Partitions, Violations =       764
Routed  830/1024 Partitions, Violations =       678
Routed  835/1024 Partitions, Violations =       667
Routed  840/1024 Partitions, Violations =       635
Routed  845/1024 Partitions, Violations =       604
Routed  850/1024 Partitions, Violations =       608
Routed  855/1024 Partitions, Violations =       604
Routed  860/1024 Partitions, Violations =       611
Routed  865/1024 Partitions, Violations =       614
Routed  870/1024 Partitions, Violations =       627
Routed  875/1024 Partitions, Violations =       617
Routed  880/1024 Partitions, Violations =       651
Routed  885/1024 Partitions, Violations =       677
Routed  890/1024 Partitions, Violations =       668
Routed  895/1024 Partitions, Violations =       670
Routed  900/1024 Partitions, Violations =       637
Routed  905/1024 Partitions, Violations =       625
Routed  910/1024 Partitions, Violations =       642
Routed  915/1024 Partitions, Violations =       629
Routed  920/1024 Partitions, Violations =       614
Routed  925/1024 Partitions, Violations =       629
Routed  930/1024 Partitions, Violations =       659
Routed  935/1024 Partitions, Violations =       662
Routed  940/1024 Partitions, Violations =       650
Routed  945/1024 Partitions, Violations =       615
Routed  950/1024 Partitions, Violations =       598
Routed  955/1024 Partitions, Violations =       627
Routed  960/1024 Partitions, Violations =       625
Routed  965/1024 Partitions, Violations =       608
Routed  970/1024 Partitions, Violations =       606
Routed  975/1024 Partitions, Violations =       616
Routed  980/1024 Partitions, Violations =       624
Routed  985/1024 Partitions, Violations =       613
Routed  990/1024 Partitions, Violations =       600
Routed  995/1024 Partitions, Violations =       608
Routed  1000/1024 Partitions, Violations =      607
Routed  1005/1024 Partitions, Violations =      603
Routed  1010/1024 Partitions, Violations =      602
Routed  1015/1024 Partitions, Violations =      599
Routed  1020/1024 Partitions, Violations =      599

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      599
        Diff net spacing : 224
        Diff net via-cut spacing : 12
        Same net spacing : 9
        Same net via-cut spacing : 2
        Short : 321
        Internal-only types : 31

[Iter 0] Elapsed real time: 0:00:32 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Iter 0] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 0] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed  1/142 Partitions, Violations =  582
Routed  2/142 Partitions, Violations =  526
Routed  3/142 Partitions, Violations =  520
Routed  4/142 Partitions, Violations =  501
Routed  5/142 Partitions, Violations =  456
Routed  6/142 Partitions, Violations =  438
Routed  7/142 Partitions, Violations =  429
Routed  8/142 Partitions, Violations =  420
Routed  9/142 Partitions, Violations =  411
Routed  10/142 Partitions, Violations = 402
Routed  11/142 Partitions, Violations = 391
Routed  12/142 Partitions, Violations = 381
Routed  13/142 Partitions, Violations = 370
Routed  14/142 Partitions, Violations = 364
Routed  15/142 Partitions, Violations = 357
Routed  16/142 Partitions, Violations = 353
Routed  17/142 Partitions, Violations = 348
Routed  18/142 Partitions, Violations = 343
Routed  19/142 Partitions, Violations = 341
Routed  20/142 Partitions, Violations = 340
Routed  21/142 Partitions, Violations = 336
Routed  22/142 Partitions, Violations = 332
Routed  23/142 Partitions, Violations = 326
Routed  24/142 Partitions, Violations = 322
Routed  25/142 Partitions, Violations = 315
Routed  26/142 Partitions, Violations = 311
Routed  27/142 Partitions, Violations = 307
Routed  28/142 Partitions, Violations = 303
Routed  29/142 Partitions, Violations = 299
Routed  30/142 Partitions, Violations = 295
Routed  31/142 Partitions, Violations = 291
Routed  32/142 Partitions, Violations = 288
Routed  33/142 Partitions, Violations = 283
Routed  34/142 Partitions, Violations = 280
Routed  35/142 Partitions, Violations = 277
Routed  36/142 Partitions, Violations = 273
Routed  37/142 Partitions, Violations = 267
Routed  38/142 Partitions, Violations = 264
Routed  39/142 Partitions, Violations = 260
Routed  40/142 Partitions, Violations = 257
Routed  41/142 Partitions, Violations = 252
Routed  42/142 Partitions, Violations = 249
Routed  43/142 Partitions, Violations = 244
Routed  44/142 Partitions, Violations = 241
Routed  45/142 Partitions, Violations = 236
Routed  46/142 Partitions, Violations = 231
Routed  47/142 Partitions, Violations = 228
Routed  48/142 Partitions, Violations = 223
Routed  49/142 Partitions, Violations = 221
Routed  50/142 Partitions, Violations = 219
Routed  51/142 Partitions, Violations = 217
Routed  52/142 Partitions, Violations = 215
Routed  53/142 Partitions, Violations = 213
Routed  54/142 Partitions, Violations = 210
Routed  55/142 Partitions, Violations = 208
Routed  56/142 Partitions, Violations = 206
Routed  57/142 Partitions, Violations = 203
Routed  58/142 Partitions, Violations = 201
Routed  59/142 Partitions, Violations = 198
Routed  60/142 Partitions, Violations = 196
Routed  61/142 Partitions, Violations = 193
Routed  62/142 Partitions, Violations = 191
Routed  63/142 Partitions, Violations = 189
Routed  64/142 Partitions, Violations = 185
Routed  65/142 Partitions, Violations = 183
Routed  66/142 Partitions, Violations = 181
Routed  67/142 Partitions, Violations = 179
Routed  68/142 Partitions, Violations = 177
Routed  69/142 Partitions, Violations = 175
Routed  70/142 Partitions, Violations = 172
Routed  71/142 Partitions, Violations = 170
Routed  72/142 Partitions, Violations = 168
Routed  73/142 Partitions, Violations = 166
Routed  74/142 Partitions, Violations = 164
Routed  75/142 Partitions, Violations = 162
Routed  76/142 Partitions, Violations = 160
Routed  77/142 Partitions, Violations = 158
Routed  78/142 Partitions, Violations = 156
Routed  79/142 Partitions, Violations = 154
Routed  80/142 Partitions, Violations = 152
Routed  81/142 Partitions, Violations = 150
Routed  82/142 Partitions, Violations = 148
Routed  83/142 Partitions, Violations = 146
Routed  84/142 Partitions, Violations = 144
Routed  85/142 Partitions, Violations = 142
Routed  86/142 Partitions, Violations = 139
Routed  87/142 Partitions, Violations = 137
Routed  88/142 Partitions, Violations = 136
Routed  89/142 Partitions, Violations = 135
Routed  90/142 Partitions, Violations = 133
Routed  91/142 Partitions, Violations = 132
Routed  92/142 Partitions, Violations = 131
Routed  93/142 Partitions, Violations = 130
Routed  94/142 Partitions, Violations = 129
Routed  95/142 Partitions, Violations = 128
Routed  96/142 Partitions, Violations = 127
Routed  97/142 Partitions, Violations = 126
Routed  98/142 Partitions, Violations = 123
Routed  99/142 Partitions, Violations = 122
Routed  100/142 Partitions, Violations =        121
Routed  101/142 Partitions, Violations =        120
Routed  102/142 Partitions, Violations =        119
Routed  103/142 Partitions, Violations =        117
Routed  104/142 Partitions, Violations =        115
Routed  105/142 Partitions, Violations =        114
Routed  106/142 Partitions, Violations =        113
Routed  107/142 Partitions, Violations =        112
Routed  108/142 Partitions, Violations =        111
Routed  109/142 Partitions, Violations =        110
Routed  110/142 Partitions, Violations =        109
Routed  111/142 Partitions, Violations =        108
Routed  112/142 Partitions, Violations =        107
Routed  113/142 Partitions, Violations =        106
Routed  114/142 Partitions, Violations =        105
Routed  115/142 Partitions, Violations =        103
Routed  116/142 Partitions, Violations =        102
Routed  117/142 Partitions, Violations =        101
Routed  118/142 Partitions, Violations =        100
Routed  119/142 Partitions, Violations =        99
Routed  120/142 Partitions, Violations =        98
Routed  121/142 Partitions, Violations =        97
Routed  122/142 Partitions, Violations =        96
Routed  123/142 Partitions, Violations =        95
Routed  124/142 Partitions, Violations =        94
Routed  125/142 Partitions, Violations =        93
Routed  126/142 Partitions, Violations =        92
Routed  127/142 Partitions, Violations =        91
Routed  128/142 Partitions, Violations =        90
Routed  129/142 Partitions, Violations =        89
Routed  130/142 Partitions, Violations =        88
Routed  131/142 Partitions, Violations =        87
Routed  132/142 Partitions, Violations =        86
Routed  133/142 Partitions, Violations =        85
Routed  134/142 Partitions, Violations =        84
Routed  135/142 Partitions, Violations =        82
Routed  136/142 Partitions, Violations =        81
Routed  137/142 Partitions, Violations =        80
Routed  138/142 Partitions, Violations =        79
Routed  139/142 Partitions, Violations =        78
Routed  140/142 Partitions, Violations =        77
Routed  141/142 Partitions, Violations =        76
Routed  142/142 Partitions, Violations =        75

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      75
        Diff net spacing : 26
        Diff net via-cut spacing : 4
        Short : 43
        Internal-only types : 2

[Iter 1] Elapsed real time: 0:00:34 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[Iter 1] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 1] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 1 with 142 parts

Updating the database ...
Saving cell cpu.CEL;1 as cpu_INIT_RT_itr1.
cpu_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/7 Partitions, Violations =    85
Routed  2/7 Partitions, Violations =    74
Routed  3/7 Partitions, Violations =    90
Routed  4/7 Partitions, Violations =    85
Routed  5/7 Partitions, Violations =    83
Routed  6/7 Partitions, Violations =    82
Routed  7/7 Partitions, Violations =    83

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      83
        Diff net spacing : 22
        Same net spacing : 1
        Short : 54
        Internal-only types : 6

[Iter 2] Elapsed real time: 0:00:48 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[Iter 2] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 2] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    50
Routed  2/4 Partitions, Violations =    14
Routed  3/4 Partitions, Violations =    13
Routed  4/4 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 2
        Short : 9

[Iter 3] Elapsed real time: 0:00:49 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Iter 3] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 3] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/2 Partitions, Violations =    63
Routed  2/2 Partitions, Violations =    69

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        Diff net spacing : 20
        Same net spacing : 2
        Short : 45
        Internal-only types : 2

[Iter 4] Elapsed real time: 0:00:49 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[Iter 4] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 4] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed  1/2 Partitions, Violations =    10
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Internal-only types : 1

[Iter 5] Elapsed real time: 0:00:50 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[Iter 5] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 5] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 6] Elapsed real time: 0:00:50 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[Iter 6] Stage (MB): Used   16  Alloctr   15  Proc    6 
[Iter 6] Total (MB): Used  154  Alloctr  155  Proc 2141 

End DR iteration 6 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:50 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[DR] Stage (MB): Used    1  Alloctr    1  Proc    6 
[DR] Total (MB): Used  139  Alloctr  140  Proc 2141 
[DR: Done] Elapsed real time: 0:00:50 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    6 
[DR: Done] Total (MB): Used  139  Alloctr  140  Proc 2141 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    304553 micron
Total Number of Contacts =             82019
Total Number of Wires =                77856
Total Number of PtConns =              35
Total Number of Routed Wires =       77856
Total Routed Wire Length =           304551 micron
Total Number of Routed Contacts =       82019
        Layer      metal1 :       7051 micron
        Layer      metal2 :      95305 micron
        Layer      metal3 :      92823 micron
        Layer      metal4 :      29947 micron
        Layer      metal5 :      59044 micron
        Layer      metal6 :      15385 micron
        Layer      metal7 :       4002 micron
        Layer      metal8 :        997 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         51
        Via        via6_0 :        215
        Via        via5_0 :       3095
        Via        via4_0 :       4946
        Via        via3_2 :        419
        Via   via3_2(rot) :       9416
        Via        via2_8 :        181
        Via   via2_8(rot) :      26519
        Via        via2_5 :          8
        Via   via2_5(rot) :       4079
        Via        via2_1 :          5
        Via        via1_4 :       9684
        Via   via1_4(rot) :      19784
        Via        via1_0 :         23
        Via        via1_1 :          1
        Via   via1_1(rot) :          4
        Via   via1_3(rot) :         48
        Via        via1_5 :       2566
        Via   via1_5(rot) :        975

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82019 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30792   vias)
        Un-optimized = 100.00% (30792   vias)
    Layer via3       =  0.00% (0      / 9835    vias)
        Un-optimized = 100.00% (9835    vias)
    Layer via4       =  0.00% (0      / 4946    vias)
        Un-optimized = 100.00% (4946    vias)
    Layer via5       =  0.00% (0      / 3095    vias)
        Un-optimized = 100.00% (3095    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
  Total double via conversion rate    =  0.00% (0 / 82019 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
    Layer via2       =  0.00% (0      / 30792   vias)
    Layer via3       =  0.00% (0      / 9835    vias)
    Layer via4       =  0.00% (0      / 4946    vias)
    Layer via5       =  0.00% (0      / 3095    vias)
    Layer via6       =  0.00% (0      / 215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82019 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30792   vias)
        Un-optimized = 100.00% (30792   vias)
    Layer via3       =  0.00% (0      / 9835    vias)
        Un-optimized = 100.00% (9835    vias)
    Layer via4       =  0.00% (0      / 4946    vias)
        Un-optimized = 100.00% (4946    vias)
    Layer via5       =  0.00% (0      / 3095    vias)
        Un-optimized = 100.00% (3095    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 

Total number of nets = 10494
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Fri May 26 18:52:27 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 18:52:40 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          7.89
  Critical Path Slack:          -0.87
  Critical Path Clk Period:      7.00
  Total Negative Slack:        -17.63
  No. of Violating Paths:       29.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.03
  Critical Path Slack:           5.47
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          7.21
  Critical Path Slack:          -0.50
  Critical Path Clk Period:      7.00
  Total Negative Slack:         -7.33
  No. of Violating Paths:       23.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1479
  Leaf Cell Count:              10131
  Buf/Inv Cell Count:             831
  Buf Cell Count:                 247
  Inv Cell Count:                 584
  CT Buf/Inv Cell Count:            6
  Combinational Cell Count:      8657
  Sequential Cell Count:         1474
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9619.357994
  Noncombinational Area:  6665.427758
  Buf/Inv Area:           1356.865986
  Total Buffer Area:           288.34
  Total Inverter Area:        1068.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      130231.30
  Net YLength        :      136346.30
  -----------------------------------
  Cell Area:             16284.785752
  Design Area:           16284.785752
  Net Length        :       266577.59


  Design Rules
  -----------------------------------
  Total Number of Nets:         10495
  Nets With Violations:            43
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:           43
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.39
  -----------------------------------------
  Overall Compile Time:                2.48
  Overall Compile Wall Clock Time:     2.50

  --------------------------------------------------------------------

  Design  WNS: 0.87  TNS: 17.63  Number of Violating Paths: 29


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.8750 TNS: 17.6324  Number of Violating Path: 29
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Fri May 26 18:52:40 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'

  Extracting RC for design 'cpu'

Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: psynopt has abnormally terminated.  (OPT-100)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Fri May 26 18:52:43 2023
ROPT:    Running Stage 1 Eco Route             Fri May 26 18:52:43 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used  121  Alloctr  121  Proc    0 
[ECO: Extraction] Total (MB): Used  126  Alloctr  127  Proc 2141 
Num of eco nets = 10494
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used  128  Alloctr  128  Proc    0 
[ECO: Init] Total (MB): Used  132  Alloctr  134  Proc 2141 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   0
Checked 4/64 Partitions, Violations =   0
Checked 6/64 Partitions, Violations =   0
Checked 8/64 Partitions, Violations =   0
Checked 10/64 Partitions, Violations =  0
Checked 12/64 Partitions, Violations =  0
Checked 14/64 Partitions, Violations =  0
Checked 16/64 Partitions, Violations =  0
Checked 18/64 Partitions, Violations =  0
Checked 20/64 Partitions, Violations =  0
Checked 22/64 Partitions, Violations =  0
Checked 24/64 Partitions, Violations =  0
Checked 26/64 Partitions, Violations =  0
Checked 28/64 Partitions, Violations =  0
Checked 30/64 Partitions, Violations =  0
Checked 32/64 Partitions, Violations =  0
Checked 34/64 Partitions, Violations =  0
Checked 36/64 Partitions, Violations =  0
Checked 38/64 Partitions, Violations =  0
Checked 40/64 Partitions, Violations =  0
Checked 42/64 Partitions, Violations =  0
Checked 44/64 Partitions, Violations =  0
Checked 46/64 Partitions, Violations =  0
Checked 48/64 Partitions, Violations =  0
Checked 50/64 Partitions, Violations =  0
Checked 52/64 Partitions, Violations =  0
Checked 54/64 Partitions, Violations =  0
Checked 56/64 Partitions, Violations =  0
Checked 58/64 Partitions, Violations =  0
Checked 60/64 Partitions, Violations =  0
Checked 62/64 Partitions, Violations =  0
Checked 64/64 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  149  Alloctr  151  Proc 2141 

Total Wire Length =                    304551 micron
Total Number of Contacts =             82013
Total Number of Wires =                77815
Total Number of PtConns =              38
Total Number of Routed Wires =       77815
Total Routed Wire Length =           304549 micron
Total Number of Routed Contacts =       82013
        Layer      metal1 :       7051 micron
        Layer      metal2 :      95305 micron
        Layer      metal3 :      92826 micron
        Layer      metal4 :      29947 micron
        Layer      metal5 :      59044 micron
        Layer      metal6 :      15380 micron
        Layer      metal7 :       4002 micron
        Layer      metal8 :        997 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         51
        Via        via6_0 :        215
        Via        via5_0 :       3093
        Via        via4_0 :       4944
        Via        via3_2 :        419
        Via   via3_2(rot) :       9415
        Via        via2_8 :        181
        Via   via2_8(rot) :      26518
        Via        via2_5 :          8
        Via   via2_5(rot) :       4079
        Via        via2_1 :          5
        Via        via1_4 :       9684
        Via   via1_4(rot) :      19784
        Via        via1_0 :         23
        Via        via1_1 :          1
        Via   via1_1(rot) :          4
        Via   via1_3(rot) :         48
        Via        via1_5 :       2566
        Via   via1_5(rot) :        975

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
  Total double via conversion rate    =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    304551 micron
Total Number of Contacts =             82013
Total Number of Wires =                77815
Total Number of PtConns =              38
Total Number of Routed Wires =       77815
Total Routed Wire Length =           304549 micron
Total Number of Routed Contacts =       82013
        Layer      metal1 :       7051 micron
        Layer      metal2 :      95305 micron
        Layer      metal3 :      92826 micron
        Layer      metal4 :      29947 micron
        Layer      metal5 :      59044 micron
        Layer      metal6 :      15380 micron
        Layer      metal7 :       4002 micron
        Layer      metal8 :        997 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         51
        Via        via6_0 :        215
        Via        via5_0 :       3093
        Via        via4_0 :       4944
        Via        via3_2 :        419
        Via   via3_2(rot) :       9415
        Via        via2_8 :        181
        Via   via2_8(rot) :      26518
        Via        via2_5 :          8
        Via   via2_5(rot) :       4079
        Via        via2_1 :          5
        Via        via1_4 :       9684
        Via   via1_4(rot) :      19784
        Via        via1_0 :         23
        Via        via1_1 :          1
        Via   via1_1(rot) :          4
        Via   via1_3(rot) :         48
        Via        via1_5 :       2566
        Via   via1_5(rot) :        975

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
  Total double via conversion rate    =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  141  Alloctr  143  Proc 2141 

Begin timing soft drc check ...

Created 741 soft drcs

Information: Merged away 165 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      576
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  142  Alloctr  143  Proc 2141 
Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      576
        Internal Soft Spacing types : 576

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  150  Alloctr  151  Proc 2141 

End DR iteration 0 with 0 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      576
        Internal Soft Spacing types : 576

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  150  Alloctr  151  Proc 2141 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used  135  Alloctr  136  Proc 2141 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  135  Alloctr  136  Proc 2141 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = exec0/alu0/n719
Total number of changed nets = 1 (out of 10494)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  135  Alloctr  136  Proc 2141 
[ECO: DR] Elapsed real time: 0:00:04 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: DR] Stage (MB): Used  130  Alloctr  130  Proc    0 
[ECO: DR] Total (MB): Used  135  Alloctr  136  Proc 2141 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    304551 micron
Total Number of Contacts =             82013
Total Number of Wires =                77815
Total Number of PtConns =              38
Total Number of Routed Wires =       77815
Total Routed Wire Length =           304549 micron
Total Number of Routed Contacts =       82013
        Layer      metal1 :       7051 micron
        Layer      metal2 :      95305 micron
        Layer      metal3 :      92826 micron
        Layer      metal4 :      29947 micron
        Layer      metal5 :      59044 micron
        Layer      metal6 :      15380 micron
        Layer      metal7 :       4002 micron
        Layer      metal8 :        997 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         51
        Via        via6_0 :        215
        Via        via5_0 :       3093
        Via        via4_0 :       4944
        Via        via3_2 :        419
        Via   via3_2(rot) :       9415
        Via        via2_8 :        181
        Via   via2_8(rot) :      26518
        Via        via2_5 :          8
        Via   via2_5(rot) :       4079
        Via        via2_1 :          5
        Via        via1_4 :       9684
        Via   via1_4(rot) :      19784
        Via        via1_0 :         23
        Via        via1_1 :          1
        Via   via1_1(rot) :          4
        Via   via1_3(rot) :         48
        Via        via1_5 :       2566
        Via   via1_5(rot) :        975

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
  Total double via conversion rate    =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 

Total number of nets = 10494
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    304551 micron
Total Number of Contacts =             82013
Total Number of Wires =                77815
Total Number of PtConns =              38
Total Number of Routed Wires =       77815
Total Routed Wire Length =           304549 micron
Total Number of Routed Contacts =       82013
        Layer      metal1 :       7051 micron
        Layer      metal2 :      95305 micron
        Layer      metal3 :      92826 micron
        Layer      metal4 :      29947 micron
        Layer      metal5 :      59044 micron
        Layer      metal6 :      15380 micron
        Layer      metal7 :       4002 micron
        Layer      metal8 :        997 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         51
        Via        via6_0 :        215
        Via        via5_0 :       3093
        Via        via4_0 :       4944
        Via        via3_2 :        419
        Via   via3_2(rot) :       9415
        Via        via2_8 :        181
        Via   via2_8(rot) :      26518
        Via        via2_5 :          8
        Via   via2_5(rot) :       4079
        Via        via2_1 :          5
        Via        via1_4 :       9684
        Via   via1_4(rot) :      19784
        Via        via1_0 :         23
        Via        via1_1 :          1
        Via   via1_1(rot) :          4
        Via   via1_3(rot) :         48
        Via        via1_5 :       2566
        Via   via1_5(rot) :        975

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
  Total double via conversion rate    =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:04 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 2141 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Fri May 26 18:52:48 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 1650 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Fri May 26 18:53:00 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          7.89
  Critical Path Slack:          -0.87
  Critical Path Clk Period:      7.00
  Total Negative Slack:        -17.63
  No. of Violating Paths:       29.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.03
  Critical Path Slack:           5.47
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          7.21
  Critical Path Slack:          -0.50
  Critical Path Clk Period:      7.00
  Total Negative Slack:         -7.33
  No. of Violating Paths:       23.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1479
  Leaf Cell Count:              10131
  Buf/Inv Cell Count:             831
  Buf Cell Count:                 247
  Inv Cell Count:                 584
  CT Buf/Inv Cell Count:            6
  Combinational Cell Count:      8657
  Sequential Cell Count:         1474
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9619.357994
  Noncombinational Area:  6665.427758
  Buf/Inv Area:           1356.865986
  Total Buffer Area:           288.34
  Total Inverter Area:        1068.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      130231.30
  Net YLength        :      136346.30
  -----------------------------------
  Cell Area:             16284.785752
  Design Area:           16284.785752
  Net Length        :       266577.59


  Design Rules
  -----------------------------------
  Total Number of Nets:         10495
  Nets With Violations:            43
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Fanout Violations:           43
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.39
  -----------------------------------------
  Overall Compile Time:                2.48
  Overall Compile Wall Clock Time:     2.50

  --------------------------------------------------------------------

  Design  WNS: 0.87  TNS: 17.63  Number of Violating Paths: 29


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.8750 TNS: 17.6324  Number of Violating Path: 29
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
# Remove the blockage you created before clockopt
remove_routing_blockage [get_routing_blockage -type metal]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
remove_routing_blockage [get_routing_blockage -type via]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
# Insert filler
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -connect_to_power VDD \
   -connect_to_ground VSS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    10131 placeable cells
    0 cover cells
    137 IO cells/pins
    1650 fixed core/macro cells
    11918 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 298 horizontal rows
    1802 pre-routes for placement blockage/checking
    1802 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 298 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!14753
    14753 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!3379
    3379 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!4078
    4078 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!4425
    4425 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!17575
    17575 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  147  Alloctr  148  Proc 2141 
Warning: 419 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 0
Partition 21, Fillers with Violations = 0
Partition 22, Fillers with Violations = 0
Partition 23, Fillers with Violations = 0
Partition 24, Fillers with Violations = 0
Partition 25, Fillers with Violations = 0
Partition 26, Fillers with Violations = 0
Partition 27, Fillers with Violations = 0
Partition 28, Fillers with Violations = 0
Partition 29, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 41, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 0
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 0
Partition 46, Fillers with Violations = 0
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 60, Fillers with Violations = 0
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:01 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc   15 
[End Removing Filler Cells] Total (MB): Used  149  Alloctr  150  Proc 2156 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                88420 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  88420 (MW-339)
# Connect PG
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 419 power ports and 419 ground ports
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Check LVS/DRC
# ==========================================================================
verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 10494 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  133  Alloctr  134  Proc 2156 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   0
Checked 4/64 Partitions, Violations =   0
Checked 6/64 Partitions, Violations =   0
Checked 8/64 Partitions, Violations =   0
Checked 10/64 Partitions, Violations =  0
Checked 12/64 Partitions, Violations =  0
Checked 14/64 Partitions, Violations =  0
Checked 16/64 Partitions, Violations =  0
Checked 18/64 Partitions, Violations =  0
Checked 20/64 Partitions, Violations =  0
Checked 22/64 Partitions, Violations =  0
Checked 24/64 Partitions, Violations =  0
Checked 26/64 Partitions, Violations =  0
Checked 28/64 Partitions, Violations =  0
Checked 30/64 Partitions, Violations =  0
Checked 32/64 Partitions, Violations =  0
Checked 34/64 Partitions, Violations =  0
Checked 36/64 Partitions, Violations =  0
Checked 38/64 Partitions, Violations =  0
Checked 40/64 Partitions, Violations =  0
Checked 42/64 Partitions, Violations =  0
Checked 44/64 Partitions, Violations =  0
Checked 46/64 Partitions, Violations =  0
Checked 48/64 Partitions, Violations =  0
Checked 50/64 Partitions, Violations =  0
Checked 52/64 Partitions, Violations =  0
Checked 54/64 Partitions, Violations =  0
Checked 56/64 Partitions, Violations =  0
Checked 58/64 Partitions, Violations =  0
Checked 60/64 Partitions, Violations =  0
Checked 62/64 Partitions, Violations =  0
Checked 64/64 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    6 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 2162 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    304551 micron
Total Number of Contacts =             82013
Total Number of Wires =                77815
Total Number of PtConns =              38
Total Number of Routed Wires =       77815
Total Routed Wire Length =           304549 micron
Total Number of Routed Contacts =       82013
        Layer      metal1 :       7051 micron
        Layer      metal2 :      95305 micron
        Layer      metal3 :      92826 micron
        Layer      metal4 :      29947 micron
        Layer      metal5 :      59044 micron
        Layer      metal6 :      15380 micron
        Layer      metal7 :       4002 micron
        Layer      metal8 :        997 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         51
        Via        via6_0 :        215
        Via        via5_0 :       3093
        Via        via4_0 :       4944
        Via        via3_2 :        419
        Via   via3_2(rot) :       9415
        Via        via2_8 :        181
        Via   via2_8(rot) :      26518
        Via        via2_5 :          8
        Via   via2_5(rot) :       4079
        Via        via2_1 :          5
        Via        via1_4 :       9684
        Via   via1_4(rot) :      19784
        Via        via1_0 :         23
        Via        via1_1 :          1
        Via   via1_1(rot) :          4
        Via   via1_3(rot) :         48
        Via        via1_5 :       2566
        Via   via1_5(rot) :        975

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 
  Total double via conversion rate    =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 82013 vias)
 
    Layer via1       =  0.00% (0      / 33085   vias)
        Un-optimized = 100.00% (33085   vias)
    Layer via2       =  0.00% (0      / 30791   vias)
        Un-optimized = 100.00% (30791   vias)
    Layer via3       =  0.00% (0      / 9834    vias)
        Un-optimized = 100.00% (9834    vias)
    Layer via4       =  0.00% (0      / 4944    vias)
        Un-optimized = 100.00% (4944    vias)
    Layer via5       =  0.00% (0      / 3093    vias)
        Un-optimized = 100.00% (3093    vias)
    Layer via6       =  0.00% (0      / 215     vias)
        Un-optimized = 100.00% (215     vias)
    Layer via7       =  0.00% (0      / 51      vias)
        Un-optimized = 100.00% (51      vias)
 


Verify Summary:

Total number of nets = 10494, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

verify_lvs -ignore_min_area
Create error cell cpu_lvs.err ...

-- LVS START : --
Process layer 0  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 1  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 2  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 3  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 4  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 5  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 6  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 7  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 8  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 9  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 10  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 11  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 12  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 13  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 14  Elapsed =    0:00:00, CPU =    0:00:00
Process layer 15  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_26_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_19__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_5__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_2__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_2__25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_17__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_17__25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_6__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_6__25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_3__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_14__25_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_14__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_11__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_20__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_21__7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_21__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_7__4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_7__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_8__30_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst regfile0/register_reg_9__30_ QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
verify_lvs -ignore_floating_port

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
# GENERATE RESULT FILES
# ==========================================================================
save_mw_cel -as ${design_name}_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library)
                              /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (867800 865200) is different from CEL Core Area (28000 28000) (867800 868000).
Warning: Layer metal2 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal3 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal4 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal5 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal6 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal7 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal8 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Saved design named cpu_finished. (UIG-5)
1
source ${SCRIPTS_DIR}/generate.tcl -echo
##########################################################
################### GENERATE COLLATERAL ##################
##########################################################
# Case sensitive (avoid issues with spice)
define_name_rules STANDARD -case
change_names -rules STANDARD
Information: Updating database...
Information: Updating top database 'cpu.CEL;1'. (MWDC-255)
# Verilog
write_verilog ./$results/$design_name.apr.v \
    -pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -diode_ports \
    -supply_statement "none"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect_WORD32_INST_LEN32
Processing module cpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
# Verilog with no power grid or physical cells (aside from tie cells)
write_verilog ./$results/$design_name.apr_no_phys_pwr.v \
    -no_pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -force_no_output_references "$TAP_CELLS $FILL_CELLS"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect_WORD32_INST_LEN32
Processing module cpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
-diode_ports \
    -supply_statement "none"
Error: unknown command '-diode_ports' (CMD-005)
# SDF
write_sdf -context verilog -version 1.2 ./$results/$design_name.apr.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ee478.2023spr/gbeatty3/OoO_Processor/in-order/top_level_no_macros/sapr/apr/results/cpu.apr.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
# SDC
write_sdc -version 1.7 -nosplit $results/$design_name.apr.sdc
#DEF
write_def -lef may_need_for_rotated_vias.lef \
          -output "./$results/$design_name.def"\
          -all_vias
Begin writing incremental LEF file.

Completed writing LEF file
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/55991 (DDEFW-015)
Information: Completed COMPONENTS 2000/55991 (DDEFW-015)
Information: Completed COMPONENTS 3000/55991 (DDEFW-015)
Information: Completed COMPONENTS 4000/55991 (DDEFW-015)
Information: Completed COMPONENTS 5000/55991 (DDEFW-015)
Information: Completed COMPONENTS 6000/55991 (DDEFW-015)
Information: Completed COMPONENTS 7000/55991 (DDEFW-015)
Information: Completed COMPONENTS 8000/55991 (DDEFW-015)
Information: Completed COMPONENTS 9000/55991 (DDEFW-015)
Information: Completed COMPONENTS 10000/55991 (DDEFW-015)
Information: Completed COMPONENTS 11000/55991 (DDEFW-015)
Information: Completed COMPONENTS 12000/55991 (DDEFW-015)
Information: Completed COMPONENTS 13000/55991 (DDEFW-015)
Information: Completed COMPONENTS 14000/55991 (DDEFW-015)
Information: Completed COMPONENTS 15000/55991 (DDEFW-015)
Information: Completed COMPONENTS 16000/55991 (DDEFW-015)
Information: Completed COMPONENTS 17000/55991 (DDEFW-015)
Information: Completed COMPONENTS 18000/55991 (DDEFW-015)
Information: Completed COMPONENTS 19000/55991 (DDEFW-015)
Information: Completed COMPONENTS 20000/55991 (DDEFW-015)
Information: Completed COMPONENTS 21000/55991 (DDEFW-015)
Information: Completed COMPONENTS 22000/55991 (DDEFW-015)
Information: Completed COMPONENTS 23000/55991 (DDEFW-015)
Information: Completed COMPONENTS 24000/55991 (DDEFW-015)
Information: Completed COMPONENTS 25000/55991 (DDEFW-015)
Information: Completed COMPONENTS 26000/55991 (DDEFW-015)
Information: Completed COMPONENTS 27000/55991 (DDEFW-015)
Information: Completed COMPONENTS 28000/55991 (DDEFW-015)
Information: Completed COMPONENTS 29000/55991 (DDEFW-015)
Information: Completed COMPONENTS 30000/55991 (DDEFW-015)
Information: Completed COMPONENTS 31000/55991 (DDEFW-015)
Information: Completed COMPONENTS 32000/55991 (DDEFW-015)
Information: Completed COMPONENTS 33000/55991 (DDEFW-015)
Information: Completed COMPONENTS 34000/55991 (DDEFW-015)
Information: Completed COMPONENTS 35000/55991 (DDEFW-015)
Information: Completed COMPONENTS 36000/55991 (DDEFW-015)
Information: Completed COMPONENTS 37000/55991 (DDEFW-015)
Information: Completed COMPONENTS 38000/55991 (DDEFW-015)
Information: Completed COMPONENTS 39000/55991 (DDEFW-015)
Information: Completed COMPONENTS 40000/55991 (DDEFW-015)
Information: Completed COMPONENTS 41000/55991 (DDEFW-015)
Information: Completed COMPONENTS 42000/55991 (DDEFW-015)
Information: Completed COMPONENTS 43000/55991 (DDEFW-015)
Information: Completed COMPONENTS 44000/55991 (DDEFW-015)
Information: Completed COMPONENTS 45000/55991 (DDEFW-015)
Information: Completed COMPONENTS 46000/55991 (DDEFW-015)
Information: Completed COMPONENTS 47000/55991 (DDEFW-015)
Information: Completed COMPONENTS 48000/55991 (DDEFW-015)
Information: Completed COMPONENTS 49000/55991 (DDEFW-015)
Information: Completed COMPONENTS 50000/55991 (DDEFW-015)
Information: Completed COMPONENTS 51000/55991 (DDEFW-015)
Information: Completed COMPONENTS 52000/55991 (DDEFW-015)
Information: Completed COMPONENTS 53000/55991 (DDEFW-015)
Information: Completed COMPONENTS 54000/55991 (DDEFW-015)
Information: Completed COMPONENTS 55000/55991 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/10492 (DDEFW-015)
Information: Completed NETS 2000/10492 (DDEFW-015)
Information: Completed NETS 3000/10492 (DDEFW-015)
Information: Completed NETS 4000/10492 (DDEFW-015)
Information: Completed NETS 5000/10492 (DDEFW-015)
Information: Completed NETS 6000/10492 (DDEFW-015)
Information: Completed NETS 7000/10492 (DDEFW-015)
Information: Completed NETS 8000/10492 (DDEFW-015)
Information: Completed NETS 9000/10492 (DDEFW-015)
Information: Completed NETS 10000/10492 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
##########################################################
################### GENERATE REPORTS #####################
##########################################################
# Timing
check_timing > "./$reports/check_timing.rpt"
report_constraints -all_violators -verbose -nosplit > "./$reports/constraints.rpt"
report_timing -path end  -delay max -max_paths 200 -nosplit > "./$reports/paths.max.rpt"
report_timing -path full -delay max -max_paths 50  -nosplit > "./$reports/full_paths.max.rpt"
report_timing -path end  -delay min -max_paths 200 -nosplit > "./$reports/paths.min.rpt"
report_timing -path full -delay min -max_paths 50  -nosplit > "./$reports/full_paths.min.rpt"
# Area
report_area -physical -hier -nosplit > "./$reports/area.rpt"
# Power and backannotation
report_power -verbose -hier -nosplit > "./$reports/power.hier.rpt"
report_power -verbose -nosplit > "./$reports/power.rpt"
report_saif -hier > "./$reports/saif_anno.rpt"
report_saif -missing >> "./$reports/saif_anno.rpt"
# Floorplanning and placement
report_fp_placement > "./$reports/placement.rpt"
# Clocking
report_clock_tree -nosplit > "./$reports/clocktree.rpt"
# QoR
report_qor -nosplit > "./$reports/qor.rpt"
# REPORT DRCS AS POPUP WINDOW
# ==========================================================================
source ${SCRIPTS_DIR}/report_drcs.tcl -echo
######################################################################
# © 2014 Synopsys, Inc.  All rights reserved.             
#                                                                  
# This script is proprietary and confidential information of        
# Synopsys, Inc. and may be used and disclosed only as authorized   
# per your agreement with Synopsys, Inc. controlling such use and   
# disclosure.                                                       
#                                                                   
######################################################################
#
# Version 1.0: Date created 11/7/2013
#  Report DRCs in table format. 
#  Select DRCs to report by layer and/or type
#  Highlight reported DRCs by specified color 
#
# Version 1.1: Date created 11/15/2013
#  Added -ignore_type & -ignore_layer options
#
# Version 1.2: Date created 11/17/2013
#  Filter DRCs by layer_number instead of layer
#  to avoid wrong reporting due to pattern matches
#
######################################################################
proc report_drc {args} {
        set begin [clock seconds]
        parse_proc_arguments -args $args results
        
        # Find the drc_types to report
        if {[info exists results(-type)]} {
                set drc(types) $results(-type)
        } else {
                set drc(types) [list_drc_error_types]
        }

        # If -ignore_type flag is present, remove those from list
        if {[info exists results(-ignore_type)]} {
                foreach type $results(-ignore_type) {
                        set remove [lsearch $drc(types) $type]
                        set drc(types) [lreplace $drc(types) $remove $remove]
                }
        }
        
        # Find the routing layers to report
        if {[info exists results(-layer)]} {
                set drc(layers) $results(-layer)
        } else {
                # Convert collection of all routing layers to list
                set drc(layers) [collection_to_list -name_only -no_braces [get_layers -filter is_routing_layer]]
        }

        # If -ignore_layer flag is present, remove those from list
        if {[info exists results(-ignore_layer)]} {
                foreach layer $results(-ignore_layer) {
                        set remove [lsearch $drc(layers) $layer]
                        set drc(layers) [lreplace $drc(layers) $remove $remove]
                }
        }

        if {[info exists results(-add_to_highlight)] && ![info exists results(-highlight)]} {
                echo "\nWarning: add_to_highlight should be used in conjunction with highlight"
        } 

        # Default highlight color is set to red
        if {[info exists results(-color)]} { set color $results(-color)} else {set color red}

        # Default error cell is set to "Detail Route"
        if {[info exists results(-err_cell)]} { set err_cell $results(-err_cell)} else {set err_cell "Detail Route"}

        # Start the error browser and set it to highlight mode.
        if {[info exists results(-highlight)]} {
                start_gui
                gui_unload_error_cel
                gui_load_error_cel -error_cel_type $err_cell
                gui_error_browser -show
                gui_set_current_errors -data_name $err_cell
                gui_set_error_browser_option -dim true -show_mode highlighted
                # Clear the highlighted DRCs unless -add_to_highlight is specified
                if {[info exists results(-add_to_highlight)]} { } else {gui_change_error_highlight -remove -all_visible}
        }

        if {[llength $drc(types)] > 0} {
                #Initialize the array drc to 0
                set stlen 0
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set drc($type,$layer) 0
                                set total($layer) 0
                        }
                        set total($type) 0
                        if {[string length $type] > $stlen} {set stlen [string length $type]}
                }

                # Populate DRCs per layer/type
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set layer_number [get_attribute [get_layer $layer] layer_number]
                                set drc_count [sizeof_collection [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]]
                                set drc($type,$layer) $drc_count
                                if {[info exists results(-highlight)]} {
                                        # Select the errors and then highlight selected errors, then clear selected errors
                                        gui_set_selected_errors -add [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]
                                        gui_change_error_highlight -add -color $color -selected
                                        gui_clear_selected_errors
                                }
                        }
                }
        
                # Find totals per type and per layer and overall total
                foreach type $drc(types) {
                        set total($type) [sizeof_collection [get_drc_error -filter "type==\"$type\"" -quiet]]
                }
                foreach layer $drc(layers) {
                        set layer_number [get_attribute [get_layer $layer] layer_number]
                        set total($layer) [sizeof_collection [get_drc_error -filter "layer_numbers=~*$layer_number*" -quiet]]
                }
                set total(all) [sizeof_collection [get_drc_errors]]

                # Print out Layer list header
                set layer_count 0
                echo ""
                echo -n [format "%${stlen}s |" ""]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {echo -n [format "%6s" $layer]; incr layer_count}
                }
                echo [format " |%6s" "TOTAL"]
                set sep [string repeat "-" [expr $stlen + [expr [expr $layer_count + 2] * 6]]]; echo $sep

                # Print the DRC table. If any row/column totals 0, do not print
                foreach type $drc(types) {
                        if {$total($type) > 0} {
                        echo -n [format "%${stlen}s |" $type]  
                                foreach layer $drc(layers) {
                                        if {$total($layer) > 0} {
                                                if {$drc($type,$layer) > 0} {
                                                        echo -n [format "%6d" $drc($type,$layer)]
                                                } else {echo -n [format "%6s" "-"]}
                                        }
                                }
                        echo -n [format " |%6d" $total($type)]
                        echo ""
                        }
                }
                echo $sep
                echo -n [format "%${stlen}s |" "TOTAL"]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {
                        echo -n [format "%6d" $total($layer)]
                        }
                }

                # Do not report total if following flags are passed
                if {![info exists results(-type)] && ![info exists results(-layer)] && ![info exists results(-ignore_type)]  && ![info exists results(-ignore_layer)]} {
                        echo [format " |%6d" $total(all)]
                } else {echo " |"}
        } else {
                echo "\n#################\nNo DRCs to report\n#################\n"
        }

        set end [clock seconds]
        echo [format "\nElapsed time : %20d Seconds" [expr $end - $begin]]
}
define_proc_attributes report_drc \
        -info "Report/Highlight routing DRCs by Layer and/or DRC_type\n" \
        -define_args {
                {-layer "Layer list on which to report DRC. eg: -layer {{metal2} {metal7}} " layer list optional}
                {-type "List of DRC types to report. eg: -type {{Short} {Less than NDR width}} " type list optional}
                {-ignore_layer "Layers to ignore. eg: -ignore_layer {{metal2} {metal7}} " ignore_layer list optional}
                {-ignore_type "DRCs to ignore. eg: -ignore_type {{Short} {Less than NDR width} {Macro pin connection by offset}} " ignore_type list optional}
                {-highlight "Highlight reported DRCs in the GUI" "" boolean optional}
                {-color "Highlight color. Default: red. eg: green" color string optional}
                {-add_to_highlight "Add to already highlighted DRCs in the GUI" "" boolean optional}
                {-err_cell "Err cell from which to report DRC. Default: {Detail Router}"  err_cell string optional}
        }
report_drc -highlight -color green
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 

#################
No DRCs to report
#################


Elapsed time :                    3 Seconds
start_gui
