#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 22 11:38:44 2023
# Process ID: 71652
# Current directory: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_posterize_effect_0_0_synth_1
# Command line: vivado.exe -log design_1_posterize_effect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_posterize_effect_0_0.tcl
# Log file: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_posterize_effect_0_0_synth_1/design_1_posterize_effect_0_0.vds
# Journal file: D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_posterize_effect_0_0_synth_1\vivado.jou
# Running On: DESKTOP-UR3KT7E, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
source design_1_posterize_effect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 373.852 ; gain = 51.980
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_posterize_effect_0_0
Command: synth_design -top design_1_posterize_effect_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46376
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1194.727 ; gain = 406.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_posterize_effect_0_0' [d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.gen/sources_1/bd/design_1/ip/design_1_posterize_effect_0_0/synth/design_1_posterize_effect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'posterize_effect' [D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.srcs/sources_1/new/posterize.v:3]
INFO: [Synth 8-6155] done synthesizing module 'posterize_effect' (0#1) [D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.srcs/sources_1/new/posterize.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_posterize_effect_0_0' (0#1) [d:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.gen/sources_1/bd/design_1/ip/design_1_posterize_effect_0_0/synth/design_1_posterize_effect_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1289.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1289.914 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_posterize_effect_0_0 has an empty top module
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_posterize_effect_0_0 has port color[0] driven by constant 0
WARNING: [Synth 8-7129] Port g[4] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port g[3] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port g[2] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port g[1] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port g[0] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[4] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[3] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[2] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[1] in module design_1_posterize_effect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r[0] in module design_1_posterize_effect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1289.914 ; gain = 501.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1301.832 ; gain = 513.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1306.492 ; gain = 517.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1306.492 ; gain = 517.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2a6c6d77
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1333.695 ; gain = 924.402
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_posterize_effect_0_0_synth_1/design_1_posterize_effect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_posterize_effect_0_0, cache-ID = e789bb0d54f75e89
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Disertatie/Hybrid_CPU_FPGA_DisertationProject/FPGA/hw.runs/design_1_posterize_effect_0_0_synth_1/design_1_posterize_effect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_posterize_effect_0_0_utilization_synth.rpt -pb design_1_posterize_effect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:39:48 2023...
