--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 413915692 paths analyzed, 6854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.704ns.
--------------------------------------------------------------------------------

Paths for end point led_out_0 (SLICE_X38Y42.A6), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_process.time_counter_10 (FF)
  Destination:          led_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.585 - 0.620)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_process.time_counter_10 to led_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y26.CQ      Tcko                  0.476   main_process.time_counter<11>
                                                       main_process.time_counter_10
    SLICE_X42Y23.D1      net (fanout=3)        1.256   main_process.time_counter<10>
    SLICE_X42Y23.D       Tilo                  0.235   main_process.time_out_counter<4>
                                                       _n4725<26>14
    SLICE_X34Y36.A4      net (fanout=6)        1.909   _n4725<26>14
    SLICE_X34Y36.A       Tilo                  0.254   Mmux_led_out[7]_GND_4_o_mux_520_OUT231
                                                       _n4725<26>16
    SLICE_X34Y36.C1      net (fanout=21)       0.581   _n4725<26>1
    SLICE_X34Y36.C       Tilo                  0.255   Mmux_led_out[7]_GND_4_o_mux_520_OUT231
                                                       PWR_4_o_main_process.led_blink_counter[3]_equal_355_o<3>1
    SLICE_X35Y40.A3      net (fanout=11)       1.180   PWR_4_o_main_process.led_blink_counter[3]_equal_355_o
    SLICE_X35Y40.A       Tilo                  0.259   Mmux_led_out[7]_GND_4_o_mux_520_OUT1451
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT211
    SLICE_X42Y95.C3      net (fanout=2)        4.424   Mmux_led_out[7]_GND_4_o_mux_520_OUT211
    SLICE_X42Y95.CMUX    Tilo                  0.298   main_process.checksum_for_backend_response<7>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT4_SW0
    SLICE_X38Y42.A6      net (fanout=1)        4.168   N97
    SLICE_X38Y42.CLK     Tas                   0.339   led_out_1
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT4
                                                       led_out_0
    -------------------------------------------------  ---------------------------
    Total                                     15.634ns (2.116ns logic, 13.518ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_process.time_counter_9 (FF)
  Destination:          led_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.359ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.585 - 0.620)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_process.time_counter_9 to led_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y26.BQ      Tcko                  0.476   main_process.time_counter<11>
                                                       main_process.time_counter_9
    SLICE_X42Y23.D5      net (fanout=3)        0.981   main_process.time_counter<9>
    SLICE_X42Y23.D       Tilo                  0.235   main_process.time_out_counter<4>
                                                       _n4725<26>14
    SLICE_X34Y36.A4      net (fanout=6)        1.909   _n4725<26>14
    SLICE_X34Y36.A       Tilo                  0.254   Mmux_led_out[7]_GND_4_o_mux_520_OUT231
                                                       _n4725<26>16
    SLICE_X34Y36.C1      net (fanout=21)       0.581   _n4725<26>1
    SLICE_X34Y36.C       Tilo                  0.255   Mmux_led_out[7]_GND_4_o_mux_520_OUT231
                                                       PWR_4_o_main_process.led_blink_counter[3]_equal_355_o<3>1
    SLICE_X35Y40.A3      net (fanout=11)       1.180   PWR_4_o_main_process.led_blink_counter[3]_equal_355_o
    SLICE_X35Y40.A       Tilo                  0.259   Mmux_led_out[7]_GND_4_o_mux_520_OUT1451
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT211
    SLICE_X42Y95.C3      net (fanout=2)        4.424   Mmux_led_out[7]_GND_4_o_mux_520_OUT211
    SLICE_X42Y95.CMUX    Tilo                  0.298   main_process.checksum_for_backend_response<7>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT4_SW0
    SLICE_X38Y42.A6      net (fanout=1)        4.168   N97
    SLICE_X38Y42.CLK     Tas                   0.339   led_out_1
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT4
                                                       led_out_0
    -------------------------------------------------  ---------------------------
    Total                                     15.359ns (2.116ns logic, 13.243ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_process.time_counter_15 (FF)
  Destination:          led_out_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.585 - 0.623)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_process.time_counter_15 to led_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.DQ      Tcko                  0.476   main_process.time_counter<15>
                                                       main_process.time_counter_15
    SLICE_X43Y25.C2      net (fanout=3)        1.172   main_process.time_counter<15>
    SLICE_X43Y25.C       Tilo                  0.259   _n4725<26>13
                                                       _n4725<26>12
    SLICE_X34Y36.A5      net (fanout=6)        1.617   _n4725<26>12
    SLICE_X34Y36.A       Tilo                  0.254   Mmux_led_out[7]_GND_4_o_mux_520_OUT231
                                                       _n4725<26>16
    SLICE_X34Y36.C1      net (fanout=21)       0.581   _n4725<26>1
    SLICE_X34Y36.C       Tilo                  0.255   Mmux_led_out[7]_GND_4_o_mux_520_OUT231
                                                       PWR_4_o_main_process.led_blink_counter[3]_equal_355_o<3>1
    SLICE_X35Y40.A3      net (fanout=11)       1.180   PWR_4_o_main_process.led_blink_counter[3]_equal_355_o
    SLICE_X35Y40.A       Tilo                  0.259   Mmux_led_out[7]_GND_4_o_mux_520_OUT1451
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT211
    SLICE_X42Y95.C3      net (fanout=2)        4.424   Mmux_led_out[7]_GND_4_o_mux_520_OUT211
    SLICE_X42Y95.CMUX    Tilo                  0.298   main_process.checksum_for_backend_response<7>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT4_SW0
    SLICE_X38Y42.A6      net (fanout=1)        4.168   N97
    SLICE_X38Y42.CLK     Tas                   0.339   led_out_1
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT4
                                                       led_out_0
    -------------------------------------------------  ---------------------------
    Total                                     15.282ns (2.140ns logic, 13.142ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point led_out_7 (SLICE_X32Y37.D3), 392 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_process.dispensing_done_already (FF)
  Destination:          led_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.290 - 0.307)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_process.dispensing_done_already to led_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.AQ      Tcko                  0.430   main_process.dispensing_done_already
                                                       main_process.dispensing_done_already
    SLICE_X45Y69.D5      net (fanout=43)       4.431   main_process.dispensing_done_already
    SLICE_X45Y69.DMUX    Tilo                  0.337   note_allocate/n500_out<7>
                                                       Mmux_main_process.no_500_notes_to_be_dispensed[7]_n500_allocated[7]_mux_180_OUT61
    SLICE_X53Y36.D4      net (fanout=4)        2.800   main_process.no_500_notes_to_be_dispensed[7]_n500_allocated[7]_mux_180_OUT<5>
    SLICE_X53Y36.D       Tilo                  0.259   main_process.dispensing_done_already
                                                       _n2737<7>1
    SLICE_X47Y44.D3      net (fanout=18)       1.423   _n2737
    SLICE_X47Y44.D       Tilo                  0.259   _n4470_inv1
                                                       _n4470_inv11
    SLICE_X47Y44.C6      net (fanout=4)        0.153   _n4470_inv1
    SLICE_X47Y44.C       Tilo                  0.259   _n4470_inv1
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT3032
    SLICE_X27Y38.B4      net (fanout=4)        2.243   Mmux_led_out[7]_GND_4_o_mux_520_OUT3032
    SLICE_X27Y38.BMUX    Tilo                  0.337   main_process.cache_update_count<1>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT424
    SLICE_X27Y38.A3      net (fanout=1)        0.358   Mmux_led_out[7]_GND_4_o_mux_520_OUT422
    SLICE_X27Y38.A       Tilo                  0.259   main_process.cache_update_count<1>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT426
    SLICE_X32Y37.D3      net (fanout=1)        1.100   Mmux_led_out[7]_GND_4_o_mux_520_OUT425
    SLICE_X32Y37.CLK     Tas                   0.349   led_out_7
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT427
                                                       led_out_7
    -------------------------------------------------  ---------------------------
    Total                                     14.997ns (2.489ns logic, 12.508ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_process.dispensing_done_already (FF)
  Destination:          led_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.746ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.290 - 0.307)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_process.dispensing_done_already to led_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.AQ      Tcko                  0.430   main_process.dispensing_done_already
                                                       main_process.dispensing_done_already
    SLICE_X45Y69.D5      net (fanout=43)       4.431   main_process.dispensing_done_already
    SLICE_X45Y69.D       Tilo                  0.259   note_allocate/n500_out<7>
                                                       Mmux_main_process.no_500_notes_to_be_dispensed[7]_n500_allocated[7]_mux_180_OUT71
    SLICE_X53Y36.D6      net (fanout=4)        2.627   main_process.no_500_notes_to_be_dispensed[7]_n500_allocated[7]_mux_180_OUT<6>
    SLICE_X53Y36.D       Tilo                  0.259   main_process.dispensing_done_already
                                                       _n2737<7>1
    SLICE_X47Y44.D3      net (fanout=18)       1.423   _n2737
    SLICE_X47Y44.D       Tilo                  0.259   _n4470_inv1
                                                       _n4470_inv11
    SLICE_X47Y44.C6      net (fanout=4)        0.153   _n4470_inv1
    SLICE_X47Y44.C       Tilo                  0.259   _n4470_inv1
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT3032
    SLICE_X27Y38.B4      net (fanout=4)        2.243   Mmux_led_out[7]_GND_4_o_mux_520_OUT3032
    SLICE_X27Y38.BMUX    Tilo                  0.337   main_process.cache_update_count<1>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT424
    SLICE_X27Y38.A3      net (fanout=1)        0.358   Mmux_led_out[7]_GND_4_o_mux_520_OUT422
    SLICE_X27Y38.A       Tilo                  0.259   main_process.cache_update_count<1>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT426
    SLICE_X32Y37.D3      net (fanout=1)        1.100   Mmux_led_out[7]_GND_4_o_mux_520_OUT425
    SLICE_X32Y37.CLK     Tas                   0.349   led_out_7
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT427
                                                       led_out_7
    -------------------------------------------------  ---------------------------
    Total                                     14.746ns (2.411ns logic, 12.335ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_process.no_500_notes_to_be_dispensed_5 (FF)
  Destination:          led_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.765ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.290 - 0.307)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_process.no_500_notes_to_be_dispensed_5 to led_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.DQ      Tcko                  0.525   main_process.no_500_notes_to_be_dispensed<5>
                                                       main_process.no_500_notes_to_be_dispensed_5
    SLICE_X45Y69.D3      net (fanout=1)        3.104   main_process.no_500_notes_to_be_dispensed<5>
    SLICE_X45Y69.DMUX    Tilo                  0.337   note_allocate/n500_out<7>
                                                       Mmux_main_process.no_500_notes_to_be_dispensed[7]_n500_allocated[7]_mux_180_OUT61
    SLICE_X53Y36.D4      net (fanout=4)        2.800   main_process.no_500_notes_to_be_dispensed[7]_n500_allocated[7]_mux_180_OUT<5>
    SLICE_X53Y36.D       Tilo                  0.259   main_process.dispensing_done_already
                                                       _n2737<7>1
    SLICE_X47Y44.D3      net (fanout=18)       1.423   _n2737
    SLICE_X47Y44.D       Tilo                  0.259   _n4470_inv1
                                                       _n4470_inv11
    SLICE_X47Y44.C6      net (fanout=4)        0.153   _n4470_inv1
    SLICE_X47Y44.C       Tilo                  0.259   _n4470_inv1
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT3032
    SLICE_X27Y38.B4      net (fanout=4)        2.243   Mmux_led_out[7]_GND_4_o_mux_520_OUT3032
    SLICE_X27Y38.BMUX    Tilo                  0.337   main_process.cache_update_count<1>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT424
    SLICE_X27Y38.A3      net (fanout=1)        0.358   Mmux_led_out[7]_GND_4_o_mux_520_OUT422
    SLICE_X27Y38.A       Tilo                  0.259   main_process.cache_update_count<1>
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT426
    SLICE_X32Y37.D3      net (fanout=1)        1.100   Mmux_led_out[7]_GND_4_o_mux_520_OUT425
    SLICE_X32Y37.CLK     Tas                   0.349   led_out_7
                                                       Mmux_led_out[7]_GND_4_o_mux_520_OUT427
                                                       led_out_7
    -------------------------------------------------  ---------------------------
    Total                                     13.765ns (2.584ns logic, 11.181ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point note_allocate/amount_asked_int_2 (SLICE_X44Y52.CE), 675549 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               limit_100_notes_0 (FF)
  Destination:          note_allocate/amount_asked_int_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.754ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: limit_100_notes_0 to note_allocate/amount_asked_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.AQ      Tcko                  0.525   limit_100_notes<3>
                                                       limit_100_notes_0
    SLICE_X30Y56.C1      net (fanout=4)        1.888   limit_100_notes<0>
    SLICE_X30Y56.C       Tilo                  0.255   limit_100_notes<3>
                                                       note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o3
    SLICE_X31Y54.A4      net (fanout=2)        0.544   note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o1
    SLICE_X31Y54.A       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
                                                       note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21_1
    SLICE_X32Y53.C1      net (fanout=5)        0.799   note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21
    SLICE_X32Y53.C       Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>1
    SLICE_X31Y54.D1      net (fanout=5)        0.943   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>
    SLICE_X31Y54.D       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>11
    SLICE_X31Y53.C4      net (fanout=2)        0.512   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
    SLICE_X31Y53.C       Tilo                  0.259   main_process.no_100_notes_to_be_dispensed[7]_n100_allocated[7]_mux_181_OUT<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>12
    SLICE_X32Y51.BX      net (fanout=1)        0.687   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_10
    SLICE_X32Y51.CMUX    Taxc                  0.340   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
    SLICE_X38Y52.A2      net (fanout=3)        1.190   note_allocate/PWR_17_o_limit_100_notes[7]_MuLt_100_OUT<11>
    SLICE_X38Y52.COUT    Topcya                0.482   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_lutdi4
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
    SLICE_X38Y53.BMUX    Tcinb                 0.286   N394
                                                       note_allocate/_n0684_inv24_SW1_cy1
    SLICE_X55Y64.B5      net (fanout=44)       2.221   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<9>
    SLICE_X55Y64.B       Tilo                  0.259   note_allocate/_n0520_inv1
                                                       note_allocate/_n0520_inv1
    SLICE_X53Y64.D5      net (fanout=1)        0.438   note_allocate/_n0520_inv1
    SLICE_X53Y64.D       Tilo                  0.259   note_allocate/amount_asked_int<1>
                                                       note_allocate/_n0520_inv4
    SLICE_X44Y52.CE      net (fanout=8)        1.798   note_allocate/_n0520_inv
    SLICE_X44Y52.CLK     Tceck                 0.313   note_allocate/amount_asked_int<5>
                                                       note_allocate/amount_asked_int_2
    -------------------------------------------------  ---------------------------
    Total                                     14.754ns (3.731ns logic, 11.023ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               limit_100_notes_0 (FF)
  Destination:          note_allocate/amount_asked_int_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.746ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: limit_100_notes_0 to note_allocate/amount_asked_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.AQ      Tcko                  0.525   limit_100_notes<3>
                                                       limit_100_notes_0
    SLICE_X30Y56.C1      net (fanout=4)        1.888   limit_100_notes<0>
    SLICE_X30Y56.C       Tilo                  0.255   limit_100_notes<3>
                                                       note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o3
    SLICE_X31Y54.A4      net (fanout=2)        0.544   note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o1
    SLICE_X31Y54.A       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
                                                       note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21_1
    SLICE_X32Y53.C1      net (fanout=5)        0.799   note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21
    SLICE_X32Y53.C       Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>1
    SLICE_X31Y54.D1      net (fanout=5)        0.943   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>
    SLICE_X31Y54.D       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>11
    SLICE_X31Y53.C4      net (fanout=2)        0.512   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
    SLICE_X31Y53.C       Tilo                  0.259   main_process.no_100_notes_to_be_dispensed[7]_n100_allocated[7]_mux_181_OUT<6>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>12
    SLICE_X32Y51.BX      net (fanout=1)        0.687   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_10
    SLICE_X32Y51.CMUX    Taxc                  0.340   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
    SLICE_X38Y52.A2      net (fanout=3)        1.190   note_allocate/PWR_17_o_limit_100_notes[7]_MuLt_100_OUT<11>
    SLICE_X38Y52.COUT    Topcya                0.474   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_lut<4>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
    SLICE_X38Y53.BMUX    Tcinb                 0.286   N394
                                                       note_allocate/_n0684_inv24_SW1_cy1
    SLICE_X55Y64.B5      net (fanout=44)       2.221   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<9>
    SLICE_X55Y64.B       Tilo                  0.259   note_allocate/_n0520_inv1
                                                       note_allocate/_n0520_inv1
    SLICE_X53Y64.D5      net (fanout=1)        0.438   note_allocate/_n0520_inv1
    SLICE_X53Y64.D       Tilo                  0.259   note_allocate/amount_asked_int<1>
                                                       note_allocate/_n0520_inv4
    SLICE_X44Y52.CE      net (fanout=8)        1.798   note_allocate/_n0520_inv
    SLICE_X44Y52.CLK     Tceck                 0.313   note_allocate/amount_asked_int<5>
                                                       note_allocate/amount_asked_int_2
    -------------------------------------------------  ---------------------------
    Total                                     14.746ns (3.723ns logic, 11.023ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               limit_100_notes_0 (FF)
  Destination:          note_allocate/amount_asked_int_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.641ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: limit_100_notes_0 to note_allocate/amount_asked_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y56.AQ      Tcko                  0.525   limit_100_notes<3>
                                                       limit_100_notes_0
    SLICE_X30Y56.C1      net (fanout=4)        1.888   limit_100_notes<0>
    SLICE_X30Y56.C       Tilo                  0.255   limit_100_notes<3>
                                                       note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o3
    SLICE_X31Y54.A4      net (fanout=2)        0.544   note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o1
    SLICE_X31Y54.A       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1
                                                       note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21_1
    SLICE_X32Y53.C1      net (fanout=5)        0.799   note_allocate/n100_in[7]_limit_100_notes[7]_LessThan_99_o21
    SLICE_X32Y53.C       Tilo                  0.235   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>1
    SLICE_X33Y53.D2      net (fanout=5)        0.751   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_lut<5>
    SLICE_X33Y53.D       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>131
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>1311
    SLICE_X33Y51.B5      net (fanout=7)        0.642   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<7>131
    SLICE_X33Y51.B       Tilo                  0.259   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_12
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_xor<9>11
    SLICE_X32Y51.DX      net (fanout=1)        0.877   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd_12
    SLICE_X32Y51.COUT    Tdxcy                 0.121   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
    SLICE_X32Y52.CIN     net (fanout=1)        0.003   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<12>
    SLICE_X32Y52.AMUX    Tcina                 0.210   note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<13>
                                                       note_allocate/Mmult_PWR_17_o_limit_100_notes[7]_MuLt_100_OUT_Madd1_cy<13>
    SLICE_X38Y52.B3      net (fanout=3)        0.954   note_allocate/PWR_17_o_limit_100_notes[7]_MuLt_100_OUT<13>
    SLICE_X38Y52.COUT    Topcyb                0.483   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_lut<5>
                                                       note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.003   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<7>
    SLICE_X38Y53.BMUX    Tcinb                 0.286   N394
                                                       note_allocate/_n0684_inv24_SW1_cy1
    SLICE_X55Y64.B5      net (fanout=44)       2.221   note_allocate/Mcompar_amount_asked_int[30]_GND_26_o_LessThan_102_o_cy<9>
    SLICE_X55Y64.B       Tilo                  0.259   note_allocate/_n0520_inv1
                                                       note_allocate/_n0520_inv1
    SLICE_X53Y64.D5      net (fanout=1)        0.438   note_allocate/_n0520_inv1
    SLICE_X53Y64.D       Tilo                  0.259   note_allocate/amount_asked_int<1>
                                                       note_allocate/_n0520_inv4
    SLICE_X44Y52.CE      net (fanout=8)        1.798   note_allocate/_n0520_inv
    SLICE_X44Y52.CLK     Tceck                 0.313   note_allocate/amount_asked_int<5>
                                                       note_allocate/amount_asked_int_2
    -------------------------------------------------  ---------------------------
    Total                                     14.641ns (3.723ns logic, 10.918ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cache3_8 (SLICE_X29Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cache2_8 (FF)
  Destination:          cache3_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cache2_8 to cache3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y70.CMUX    Tshcko                0.238   _n3116<8>
                                                       cache2_8
    SLICE_X29Y70.AX      net (fanout=5)        0.112   cache2<8>
    SLICE_X29Y70.CLK     Tckdi       (-Th)    -0.059   cache3<11>
                                                       cache3_8
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.297ns logic, 0.112ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point main_process.input_eight_bytes_46 (SLICE_X16Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_46 (FF)
  Destination:          main_process.input_eight_bytes_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_46 to main_process.input_eight_bytes_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   main_process.input_eight_bytes<46>
                                                       main_process.input_eight_bytes_46
    SLICE_X16Y43.D6      net (fanout=2)        0.023   main_process.input_eight_bytes<46>
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.190   main_process.input_eight_bytes<46>
                                                       Mmux__n278691
                                                       main_process.input_eight_bytes_46
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point main_process.input_eight_bytes_63 (SLICE_X20Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_process.input_eight_bytes_63 (FF)
  Destination:          main_process.input_eight_bytes_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: main_process.input_eight_bytes_63 to main_process.input_eight_bytes_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.DQ      Tcko                  0.200   main_process.input_eight_bytes<63>
                                                       main_process.input_eight_bytes_63
    SLICE_X20Y49.D6      net (fanout=2)        0.023   main_process.input_eight_bytes<63>
    SLICE_X20Y49.CLK     Tah         (-Th)    -0.190   main_process.input_eight_bytes<63>
                                                       Mmux__n2786111
                                                       main_process.input_eight_bytes_63
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_debouncer/count<3>/CLK
  Logical resource: start_debouncer/count_0/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_debouncer/count<3>/CLK
  Logical resource: start_debouncer/count_1/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   15.704|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 413915692 paths, 0 nets, and 14095 connections

Design statistics:
   Minimum period:  15.704ns{1}   (Maximum frequency:  63.678MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  1 03:33:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 494 MB



