#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5651a9e36e40 .scope module, "top_tb" "top_tb" 2 2;
 .timescale 0 0;
v0x5651a9e60000_0 .var "clk", 0 0;
v0x5651a9e60130_0 .var "reset", 0 0;
S_0x5651a9e0b860 .scope module, "uut" "top" 2 6, 3 10 0, S_0x5651a9e36e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5651a9e5eb00_0 .net "ALUControl", 3 0, v0x5651a9e59d70_0;  1 drivers
v0x5651a9e5ebe0_0 .net "ALUResult", 31 0, v0x5651a9e59150_0;  1 drivers
v0x5651a9e5eca0_0 .net "ALUSrc", 0 0, v0x5651a9e59e50_0;  1 drivers
v0x5651a9e5ed90_0 .net "ImmExt", 31 0, v0x5651a9e5b980_0;  1 drivers
v0x5651a9e5ee30_0 .net "ImmSrc", 1 0, v0x5651a9e59ef0_0;  1 drivers
v0x5651a9e5ef90_0 .net "MemWrite", 0 0, v0x5651a9e59fb0_0;  1 drivers
v0x5651a9e5f080_0 .net "PC", 31 0, v0x5651a9e5b460_0;  1 drivers
v0x5651a9e5f1d0_0 .net "PCNext", 31 0, L_0x5651a9e713b0;  1 drivers
v0x5651a9e5f290_0 .net "PCPlus4", 31 0, L_0x5651a9e71310;  1 drivers
v0x5651a9e5f3e0_0 .net "PCSrc", 0 0, v0x5651a9e5a070_0;  1 drivers
v0x5651a9e5f4d0_0 .net "PCTarget", 31 0, L_0x5651a9e71270;  1 drivers
v0x5651a9e5f5e0_0 .net "ReadData", 31 0, v0x5651a9e5ac00_0;  1 drivers
v0x5651a9e5f6f0_0 .net "RegWrite", 0 0, v0x5651a9e5a180_0;  1 drivers
v0x5651a9e5f7e0_0 .net "Result", 31 0, L_0x5651a9e71140;  1 drivers
v0x5651a9e5f8f0_0 .net "ResultSrc", 0 0, v0x5651a9e5a240_0;  1 drivers
v0x5651a9e5f9e0_0 .net "SrcA", 31 0, v0x5651a9e5e2d0_0;  1 drivers
v0x5651a9e5faf0_0 .net "SrcB", 31 0, L_0x5651a9e71010;  1 drivers
v0x5651a9e5fc00_0 .net "WriteData", 31 0, v0x5651a9e5e3c0_0;  1 drivers
v0x5651a9e5fcc0_0 .net "Zero", 0 0, v0x5651a9e593d0_0;  1 drivers
v0x5651a9e5fdb0_0 .net "clk", 0 0, v0x5651a9e60000_0;  1 drivers
v0x5651a9e5fe50_0 .net "instr", 31 0, L_0x5651a9e708d0;  1 drivers
v0x5651a9e5ff60_0 .net "reset", 0 0, v0x5651a9e60130_0;  1 drivers
L_0x5651a9e70b00 .part L_0x5651a9e708d0, 15, 5;
L_0x5651a9e70ba0 .part L_0x5651a9e708d0, 20, 5;
L_0x5651a9e70c40 .part L_0x5651a9e708d0, 7, 5;
L_0x5651a9e70ce0 .part L_0x5651a9e708d0, 0, 7;
L_0x5651a9e70d80 .part L_0x5651a9e708d0, 12, 3;
L_0x5651a9e70f30 .part L_0x5651a9e708d0, 30, 1;
S_0x5651a9e0b9f0 .scope module, "adder_PC" "adder" 3 98, 4 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5651a9e32120_0 .net "a", 31 0, v0x5651a9e5b460_0;  alias, 1 drivers
L_0x7f0e180b10f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5651a9e30910_0 .net "b", 31 0, L_0x7f0e180b10f0;  1 drivers
v0x5651a9e3e2b0_0 .net "out", 31 0, L_0x5651a9e71310;  alias, 1 drivers
L_0x5651a9e71310 .arith/sum 32, v0x5651a9e5b460_0, L_0x7f0e180b10f0;
S_0x5651a9e58b20 .scope module, "adder_branch" "adder" 3 92, 4 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5651a9e35b90_0 .net "a", 31 0, v0x5651a9e5b460_0;  alias, 1 drivers
v0x5651a9e35c60_0 .net "b", 31 0, v0x5651a9e5b980_0;  alias, 1 drivers
v0x5651a9e35d60_0 .net "out", 31 0, L_0x5651a9e71270;  alias, 1 drivers
L_0x5651a9e71270 .arith/sum 32, v0x5651a9e5b460_0, v0x5651a9e5b980_0;
S_0x5651a9e58e50 .scope module, "alu" "ALU" 3 56, 5 11 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "ALUResult";
    .port_info 5 /OUTPUT 1 "Zero";
v0x5651a9e59070_0 .net "ALUControl", 3 0, v0x5651a9e59d70_0;  alias, 1 drivers
v0x5651a9e59150_0 .var "ALUResult", 31 0;
v0x5651a9e59230_0 .net "SrcA", 31 0, v0x5651a9e5e2d0_0;  alias, 1 drivers
v0x5651a9e592f0_0 .net "SrcB", 31 0, L_0x5651a9e71010;  alias, 1 drivers
v0x5651a9e593d0_0 .var "Zero", 0 0;
v0x5651a9e594e0_0 .net "reset", 0 0, v0x5651a9e60130_0;  alias, 1 drivers
E_0x5651a9dfecc0 .event anyedge, v0x5651a9e59070_0, v0x5651a9e592f0_0, v0x5651a9e59230_0;
E_0x5651a9dfe570 .event posedge, v0x5651a9e594e0_0;
S_0x5651a9e59660 .scope module, "control" "controlUnit" 3 42, 6 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 1 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 4 "ALUControl";
    .port_info 10 /OUTPUT 2 "ImmSrc";
P_0x5651a9e59840 .param/l "BRANCH" 1 6 12, C4<1100011>;
P_0x5651a9e59880 .param/l "I_TYPE" 1 6 9, C4<0010011>;
P_0x5651a9e598c0 .param/l "JAL" 1 6 14, C4<1101111>;
P_0x5651a9e59900 .param/l "JALR" 1 6 13, C4<1100111>;
P_0x5651a9e59940 .param/l "LOAD" 1 6 11, C4<0000011>;
P_0x5651a9e59980 .param/l "R_TYPE" 1 6 8, C4<0110011>;
P_0x5651a9e599c0 .param/l "S_TYPE" 1 6 10, C4<0100011>;
v0x5651a9e59d70_0 .var "ALUControl", 3 0;
v0x5651a9e59e50_0 .var "ALUSrc", 0 0;
v0x5651a9e59ef0_0 .var "ImmSrc", 1 0;
v0x5651a9e59fb0_0 .var "MemWrite", 0 0;
v0x5651a9e5a070_0 .var "PCSrc", 0 0;
v0x5651a9e5a180_0 .var "RegWrite", 0 0;
v0x5651a9e5a240_0 .var "ResultSrc", 0 0;
v0x5651a9e5a300_0 .var "branch", 0 0;
v0x5651a9e5a3c0_0 .net "funct3", 2 0, L_0x5651a9e70d80;  1 drivers
v0x5651a9e5a4a0_0 .net "funct7", 0 0, L_0x5651a9e70f30;  1 drivers
v0x5651a9e5a560_0 .net "op", 6 0, L_0x5651a9e70ce0;  1 drivers
v0x5651a9e5a640_0 .net "zero", 0 0, v0x5651a9e593d0_0;  alias, 1 drivers
E_0x5651a9dc5d90 .event anyedge, v0x5651a9e593d0_0, v0x5651a9e5a560_0, v0x5651a9e5a4a0_0, v0x5651a9e5a3c0_0;
S_0x5651a9e5a880 .scope module, "datamem" "data_memory" 3 77, 7 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "RD";
v0x5651a9e5ab20_0 .net "A", 31 0, v0x5651a9e59150_0;  alias, 1 drivers
v0x5651a9e5ac00_0 .var "RD", 31 0;
v0x5651a9e5acc0_0 .net "WD", 31 0, v0x5651a9e5e3c0_0;  alias, 1 drivers
v0x5651a9e5adb0_0 .net "WE", 0 0, v0x5651a9e59fb0_0;  alias, 1 drivers
v0x5651a9e5ae80_0 .net "clk", 0 0, v0x5651a9e60000_0;  alias, 1 drivers
v0x5651a9e5af70 .array "register", 0 31, 31 0;
E_0x5651a9de92f0 .event posedge, v0x5651a9e5ae80_0;
S_0x5651a9e5b0d0 .scope module, "dff" "Dff" 3 111, 8 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "q";
v0x5651a9e5b2b0_0 .net "clk", 0 0, v0x5651a9e60000_0;  alias, 1 drivers
v0x5651a9e5b3a0_0 .net "d", 31 0, L_0x5651a9e713b0;  alias, 1 drivers
v0x5651a9e5b460_0 .var "q", 31 0;
v0x5651a9e5b580_0 .net "reset", 0 0, v0x5651a9e60130_0;  alias, 1 drivers
S_0x5651a9e5b6b0 .scope module, "extender" "extend" 3 65, 9 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5651a9e5b980_0 .var "ImmExt", 31 0;
v0x5651a9e5ba60_0 .net "ImmSrc", 1 0, v0x5651a9e59ef0_0;  alias, 1 drivers
v0x5651a9e5bb30_0 .net "instr", 31 0, L_0x5651a9e708d0;  alias, 1 drivers
E_0x5651a9e5b900 .event anyedge, v0x5651a9e59ef0_0, v0x5651a9e5bb30_0;
S_0x5651a9e5bc80 .scope module, "inst_mem" "instruction_memory" 3 25, 10 2 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "RD";
v0x5651a9e5beb0_0 .net "A", 31 0, v0x5651a9e5b460_0;  alias, 1 drivers
v0x5651a9e5bf90 .array "Memory", 0 31, 7 0;
v0x5651a9e5c050_0 .net "RD", 31 0, L_0x5651a9e708d0;  alias, 1 drivers
v0x5651a9e5c150_0 .net *"_ivl_0", 7 0, L_0x5651a9e601d0;  1 drivers
v0x5651a9e5c210_0 .net *"_ivl_10", 31 0, L_0x5651a9e703c0;  1 drivers
v0x5651a9e5c340_0 .net *"_ivl_12", 7 0, L_0x5651a9e70500;  1 drivers
L_0x7f0e180b10a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5651a9e5c420_0 .net/2u *"_ivl_14", 31 0, L_0x7f0e180b10a8;  1 drivers
v0x5651a9e5c500_0 .net *"_ivl_16", 31 0, L_0x5651a9e705a0;  1 drivers
v0x5651a9e5c5e0_0 .net *"_ivl_18", 7 0, L_0x5651a9e70720;  1 drivers
L_0x7f0e180b1018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5651a9e5c6c0_0 .net/2u *"_ivl_2", 31 0, L_0x7f0e180b1018;  1 drivers
v0x5651a9e5c7a0_0 .net *"_ivl_4", 31 0, L_0x5651a9e70280;  1 drivers
v0x5651a9e5c880_0 .net *"_ivl_6", 7 0, L_0x5651a9e70320;  1 drivers
L_0x7f0e180b1060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5651a9e5c960_0 .net/2u *"_ivl_8", 31 0, L_0x7f0e180b1060;  1 drivers
v0x5651a9e5ca40_0 .net "reset", 0 0, v0x5651a9e60130_0;  alias, 1 drivers
L_0x5651a9e601d0 .array/port v0x5651a9e5bf90, L_0x5651a9e70280;
L_0x5651a9e70280 .arith/sum 32, v0x5651a9e5b460_0, L_0x7f0e180b1018;
L_0x5651a9e70320 .array/port v0x5651a9e5bf90, L_0x5651a9e703c0;
L_0x5651a9e703c0 .arith/sum 32, v0x5651a9e5b460_0, L_0x7f0e180b1060;
L_0x5651a9e70500 .array/port v0x5651a9e5bf90, L_0x5651a9e705a0;
L_0x5651a9e705a0 .arith/sum 32, v0x5651a9e5b460_0, L_0x7f0e180b10a8;
L_0x5651a9e70720 .array/port v0x5651a9e5bf90, v0x5651a9e5b460_0;
L_0x5651a9e708d0 .concat [ 8 8 8 8], L_0x5651a9e70720, L_0x5651a9e70500, L_0x5651a9e70320, L_0x5651a9e601d0;
S_0x5651a9e5cb60 .scope module, "mux_PC" "Mux" 3 104, 11 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 1 "S";
v0x5651a9e5cdd0_0 .net "D0", 31 0, L_0x5651a9e71310;  alias, 1 drivers
v0x5651a9e5ce90_0 .net "D1", 31 0, L_0x5651a9e71270;  alias, 1 drivers
v0x5651a9e5cf60_0 .net "S", 0 0, v0x5651a9e5a070_0;  alias, 1 drivers
v0x5651a9e5d060_0 .net "Y", 31 0, L_0x5651a9e713b0;  alias, 1 drivers
L_0x5651a9e713b0 .functor MUXZ 32, L_0x5651a9e71310, L_0x5651a9e71270, v0x5651a9e5a070_0, C4<>;
S_0x5651a9e5d180 .scope module, "mux_alu" "Mux" 3 70, 11 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 1 "S";
v0x5651a9e5d310_0 .net "D0", 31 0, v0x5651a9e5e3c0_0;  alias, 1 drivers
v0x5651a9e5d420_0 .net "D1", 31 0, v0x5651a9e5b980_0;  alias, 1 drivers
v0x5651a9e5d510_0 .net "S", 0 0, v0x5651a9e59e50_0;  alias, 1 drivers
v0x5651a9e5d5e0_0 .net "Y", 31 0, L_0x5651a9e71010;  alias, 1 drivers
L_0x5651a9e71010 .functor MUXZ 32, v0x5651a9e5e3c0_0, v0x5651a9e5b980_0, v0x5651a9e59e50_0, C4<>;
S_0x5651a9e5d720 .scope module, "mux_dataMem" "Mux" 3 85, 11 1 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /INPUT 1 "S";
v0x5651a9e5d900_0 .net "D0", 31 0, v0x5651a9e59150_0;  alias, 1 drivers
v0x5651a9e5da30_0 .net "D1", 31 0, v0x5651a9e5ac00_0;  alias, 1 drivers
v0x5651a9e5daf0_0 .net "S", 0 0, v0x5651a9e5a240_0;  alias, 1 drivers
v0x5651a9e5dbf0_0 .net "Y", 31 0, L_0x5651a9e71140;  alias, 1 drivers
L_0x5651a9e71140 .functor MUXZ 32, v0x5651a9e59150_0, v0x5651a9e5ac00_0, v0x5651a9e5a240_0, C4<>;
S_0x5651a9e5dd20 .scope module, "register" "registers" 3 31, 12 2 0, S_0x5651a9e0b860;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "WE3";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x5651a9e5e030_0 .net "A1", 4 0, L_0x5651a9e70b00;  1 drivers
v0x5651a9e5e130_0 .net "A2", 4 0, L_0x5651a9e70ba0;  1 drivers
v0x5651a9e5e210_0 .net "A3", 4 0, L_0x5651a9e70c40;  1 drivers
v0x5651a9e5e2d0_0 .var "RD1", 31 0;
v0x5651a9e5e3c0_0 .var "RD2", 31 0;
v0x5651a9e5e500_0 .net "WD3", 31 0, L_0x5651a9e71140;  alias, 1 drivers
v0x5651a9e5e5c0_0 .net "WE3", 0 0, v0x5651a9e5a180_0;  alias, 1 drivers
v0x5651a9e5e660_0 .net "clk", 0 0, v0x5651a9e60000_0;  alias, 1 drivers
v0x5651a9e5e750_0 .var/i "i", 31 0;
v0x5651a9e5e880 .array "register", 0 31, 31 0;
v0x5651a9e5e940_0 .net "reset", 0 0, v0x5651a9e60130_0;  alias, 1 drivers
    .scope S_0x5651a9e5bc80;
T_0 ;
    %wait E_0x5651a9dfe570;
    %load/vec4 v0x5651a9e5ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 100, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 98, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 114, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5651a9e5bf90, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5651a9e5dd20;
T_1 ;
    %wait E_0x5651a9dfe570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5651a9e5e750_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5651a9e5e750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5651a9e5e750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5651a9e5e880, 0, 4;
    %load/vec4 v0x5651a9e5e750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5651a9e5e750_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5651a9e5e2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5651a9e5e3c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5651a9e5dd20;
T_2 ;
    %wait E_0x5651a9de92f0;
    %load/vec4 v0x5651a9e5e5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5651a9e5e030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5651a9e5e880, 4;
    %assign/vec4 v0x5651a9e5e2d0_0, 0;
    %load/vec4 v0x5651a9e5e130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5651a9e5e880, 4;
    %assign/vec4 v0x5651a9e5e3c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5651a9e5e500_0;
    %load/vec4 v0x5651a9e5e210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5651a9e5e880, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5651a9e59660;
T_3 ;
    %wait E_0x5651a9dc5d90;
    %load/vec4 v0x5651a9e5a560_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e5a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59e50_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e5a180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651a9e59d70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5651a9e59ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e59e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e5a240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a070_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e59fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651a9e59d70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5651a9e59ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e59e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a070_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a180_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5651a9e59d70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5651a9e59ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e5a300_0, 0;
    %load/vec4 v0x5651a9e5a300_0;
    %load/vec4 v0x5651a9e5a640_0;
    %and;
    %assign/vec4 v0x5651a9e5a070_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e5a180_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5651a9e59ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a240_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e5a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e59fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5651a9e59ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e59e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e5a240_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5651a9e59660;
T_4 ;
    %wait E_0x5651a9dc5d90;
    %load/vec4 v0x5651a9e5a4a0_0;
    %load/vec4 v0x5651a9e5a3c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651a9e59d70_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5651a9e58e50;
T_5 ;
    %wait E_0x5651a9dfe570;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e593d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5651a9e58e50;
T_6 ;
    %wait E_0x5651a9dfecc0;
    %load/vec4 v0x5651a9e59070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %add;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %sub;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v0x5651a9e59230_0;
    %ix/getv 4, v0x5651a9e592f0_0;
    %shiftl 4;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %xor;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x5651a9e59230_0;
    %ix/getv 4, v0x5651a9e592f0_0;
    %shiftr 4;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x5651a9e59230_0;
    %ix/getv 4, v0x5651a9e592f0_0;
    %shiftl 4;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %or;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x5651a9e59230_0;
    %load/vec4 v0x5651a9e592f0_0;
    %and;
    %assign/vec4 v0x5651a9e59150_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5651a9e59150_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651a9e593d0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651a9e593d0_0, 0;
T_6.16 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5651a9e5b6b0;
T_7 ;
    %wait E_0x5651a9e5b900;
    %load/vec4 v0x5651a9e5ba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5651a9e5b980_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651a9e5b980_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5651a9e5b980_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5651a9e5bb30_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5651a9e5b980_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5651a9e5a880;
T_8 ;
    %wait E_0x5651a9de92f0;
    %load/vec4 v0x5651a9e5adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5651a9e5acc0_0;
    %ix/getv 3, v0x5651a9e5ab20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5651a9e5af70, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %ix/getv 4, v0x5651a9e5ab20_0;
    %load/vec4a v0x5651a9e5af70, 4;
    %assign/vec4 v0x5651a9e5ac00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5651a9e5b0d0;
T_9 ;
    %wait E_0x5651a9de92f0;
    %load/vec4 v0x5651a9e5b580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5651a9e5b460_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5651a9e5b3a0_0;
    %assign/vec4 v0x5651a9e5b460_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5651a9e36e40;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x5651a9e60000_0;
    %inv;
    %store/vec4 v0x5651a9e60000_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5651a9e36e40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651a9e60000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651a9e60130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651a9e60130_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5651a9e36e40;
T_12 ;
    %vpi_call 2 22 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
    "./../adder/adder.v";
    "./../ALU/ALU.v";
    "./../Control/Control.v";
    "./../data_memory/data_memory.v";
    "./../Dff/Dff.sv";
    "./../extend/extend.v";
    "./../instruction_memory/instruction_memory.v";
    "./../Mux/Mux.sv";
    "./../Registers/Register.v";
