Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'data_out' [D:/ham/hamming.srcs/sim_1/new/testbench.v:20]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 27 for port 'data_corrected' [D:/ham/hamming.srcs/sources_1/new/decoder_rtl.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parity_extra_rtl
Compiling module xil_defaultlib.parity_rtl
Compiling module xil_defaultlib.parity_rtl(parity_bit=2)
Compiling module xil_defaultlib.parity_rtl(parity_bit=3)
Compiling module xil_defaultlib.parity_rtl(parity_bit=4)
Compiling module xil_defaultlib.parity_rtl(parity_bit=5)
Compiling module xil_defaultlib.encoder_rtl_default
Compiling module xil_defaultlib.data_correction_rtl
Compiling module xil_defaultlib.decoder_rtl_default
Compiling module xil_defaultlib.clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
