<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/DSP,Library/DSP/Video and Image Processing,Library,Library/University Program/Audio &amp; Video,Library/University Program/Audio &amp; Video/Video,Library/University Program" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <generation path="_PROJECT_NAME_" greybox="0" simulation="VERILOG" />
</preferences>
