Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr  9 20:31:34 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 3.382ns (45.201%)  route 4.100ns (54.799%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.736     8.160    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.295     8.455 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.455    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 3.382ns (46.585%)  route 3.878ns (53.415%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.513     7.938    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.295     8.233 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.233    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.382ns (46.590%)  route 3.877ns (53.410%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.513     7.937    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.295     8.232 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.232    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y65         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 3.382ns (46.605%)  route 3.875ns (53.395%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.510     7.935    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.295     8.230 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 3.382ns (46.641%)  route 3.869ns (53.359%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.505     7.929    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y69         LUT4 (Prop_lut4_I2_O)        0.295     8.224 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     8.224    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 3.382ns (47.447%)  route 3.746ns (52.553%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.382     7.806    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y67         LUT4 (Prop_lut4_I2_O)        0.295     8.101 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     8.101    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[14]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 3.382ns (47.688%)  route 3.710ns (52.312%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.346     7.770    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y66         LUT4 (Prop_lut4_I2_O)        0.295     8.065 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     8.065    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.382ns (47.708%)  route 3.707ns (52.292%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.343     7.767    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y66         LUT4 (Prop_lut4_I2_O)        0.295     8.062 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.062    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 3.382ns (47.931%)  route 3.674ns (52.069%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.310     7.734    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.295     8.029 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     8.029    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 3.382ns (47.951%)  route 3.671ns (52.049%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=112, routed)         2.355     3.784    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.908 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     3.908    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_i_7__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.441 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.441    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.558 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.558    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.675 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.675    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.792 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.792    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.909 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.909    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.143 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.143    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.260 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.377 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.377    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.494 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.611 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.009     5.620    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.737 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.737    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.854 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.854    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.971 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.971    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.088 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.088    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.205 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.205    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.424 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.307     7.731    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.295     8.026 r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1536, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_32ns_32_68_seq_1_U3/fn1_urem_64ns_32ns_32_68_seq_1_div_U/fn1_urem_64ns_32ns_32_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  2.894    




