/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [3:0] _01_;
  reg [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_4z;
  assign celloutsig_0_10z = celloutsig_0_9z ? celloutsig_0_8z : celloutsig_0_5z;
  assign celloutsig_0_27z = celloutsig_0_21z ? celloutsig_0_8z : celloutsig_0_4z;
  assign celloutsig_0_34z = ~celloutsig_0_29z[2];
  assign celloutsig_0_5z = ~celloutsig_0_0z;
  assign celloutsig_1_10z = ~celloutsig_1_3z[3];
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_26z) & (celloutsig_0_2z[9] | celloutsig_0_26z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z[8] | celloutsig_1_0z) & (celloutsig_1_3z[4] | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z | celloutsig_1_5z) & (in_data[172] | celloutsig_1_4z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_5z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_5z) & (celloutsig_1_6z | celloutsig_1_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_11z) & (celloutsig_1_19z | celloutsig_1_14z[4]));
  assign celloutsig_0_16z = ~((celloutsig_0_6z | celloutsig_0_7z) & (celloutsig_0_1z | celloutsig_0_26z));
  assign celloutsig_0_25z = ~((celloutsig_0_17z[8] | celloutsig_0_5z) & (celloutsig_0_19z[2] | celloutsig_0_7z));
  assign celloutsig_0_53z = celloutsig_0_34z | ~(celloutsig_0_15z);
  assign celloutsig_1_19z = celloutsig_1_3z[5] | ~(celloutsig_1_3z[3]);
  assign celloutsig_0_8z = celloutsig_0_4z | ~(in_data[38]);
  assign celloutsig_0_0z = in_data[35] | in_data[93];
  assign celloutsig_0_19z = { _00_[4:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z } + { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_1z };
  reg [21:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 22'h000000;
    else _22_ <= { celloutsig_0_32z[4:1], celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_20z };
  assign out_data[53:32] = _22_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 4'h0;
    else _23_ <= { in_data[88], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z };
  assign { _00_[4:3], _01_[1:0] } = _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 14'h0000;
    else _02_ <= { in_data[18:12], celloutsig_0_4z, celloutsig_0_26z, _00_[4:3], _01_[1:0], celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_14z[9:0] / { 1'h1, celloutsig_0_14z[8:2], celloutsig_0_10z, celloutsig_0_26z };
  assign celloutsig_0_2z = { in_data[41:31], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[94:83] };
  assign celloutsig_0_20z = { celloutsig_0_14z[16:5], _00_[4:3], _01_[1:0] } / { 1'h1, in_data[64:58], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_29z = in_data[79:76] / { 1'h1, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_15z = { _02_[12:7], celloutsig_0_6z, celloutsig_0_1z } == { celloutsig_0_14z[16:10], celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_2z[10:7], celloutsig_0_6z, celloutsig_0_15z } == { _00_[4:3], celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_13z = { in_data[113:98], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z } > { in_data[105:96], celloutsig_1_2z, celloutsig_1_19z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[81:78], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z } > { in_data[69:56], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[77:67], celloutsig_0_0z, celloutsig_0_0z } || { in_data[75:64], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_14z[3:1] || { _01_[1], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < { in_data[62], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[112:97] < in_data[130:115];
  assign celloutsig_1_1z = { in_data[187:186], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < in_data[162:158];
  assign celloutsig_1_2z = { in_data[146:144], celloutsig_1_0z } < in_data[135:132];
  assign celloutsig_0_13z = { celloutsig_0_2z[3:2], celloutsig_0_7z } < { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_6z = | in_data[130:128];
  assign celloutsig_0_28z = | { celloutsig_0_22z[14:2], celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_0_24z = celloutsig_0_5z & celloutsig_0_20z[12];
  assign celloutsig_0_7z = ^ { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_7z, _02_, celloutsig_0_7z, celloutsig_0_1z } - { _01_[1:0], _02_, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_22z[14:10], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_28z } ~^ { celloutsig_0_17z[7], _02_ };
  assign celloutsig_1_14z = { celloutsig_1_3z[8:3], celloutsig_1_3z[3], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_13z } ^ in_data[106:96];
  assign celloutsig_0_22z = { in_data[37:30], celloutsig_0_5z, _00_[4:3], _01_[1:0], celloutsig_0_8z, celloutsig_0_1z } ^ { _02_[5:1], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_16z };
  assign { celloutsig_1_3z[3], celloutsig_1_3z[9], celloutsig_1_3z[7], celloutsig_1_3z[0], celloutsig_1_3z[8], celloutsig_1_3z[6:4] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_1z, in_data[164], in_data[162], celloutsig_1_0z, in_data[163], in_data[161:159] };
  assign _00_[2:0] = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign _01_[3:2] = _00_[4:3];
  assign celloutsig_1_3z[2:1] = { celloutsig_1_3z[3], celloutsig_1_3z[3] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
