

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config10_0_0'
================================================================
* Date:           Thu Jun 24 21:40:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.898|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_9_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_9_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_8_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_8_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_7_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'read' 'data_7_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'read' 'data_6_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_5_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'read' 'data_5_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7 'read' 'data_4_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 8 'read' 'data_3_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_2_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 9 'read' 'data_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_1_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 10 'read' 'data_1_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_0_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 11 'read' 'data_0_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str23, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 14 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 15 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_0_V_read_5, i7 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %shl_ln to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 17 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i24 0, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 18 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_0_V_read_5, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 19 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i21 %shl_ln1118_s to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 20 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1118_1 = sub i24 %sub_ln1118, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 21 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_1, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %data_1_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 23 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118_2, 71" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 24 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 25 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %data_2_V_read_5 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 26 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%mul_ln1118_1 = mul i23 %sext_ln1118_3, -52" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 27 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_1, i32 8, i32 22)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 28 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_s to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 29 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_3_V_read_5, i6 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 30 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %shl_ln1118_1 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 31 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_2 = sub i23 0, %sext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 32 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_3_V_read_5, i1 false)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i17 %shl_ln1118_2 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 34 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_3 = sub i23 %sub_ln1118_2, %sext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 35 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_3, i32 8, i32 22)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 36 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i15 %trunc_ln708_2 to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 37 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %data_4_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 38 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.94ns)   --->   "%mul_ln1118_2 = mul i24 %sext_ln1118_6, -194" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 39 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_2, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 40 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %data_5_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 41 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_5_V_read_5, i7 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 42 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i23 %shl_ln1118_3 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 43 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_4 = sub i24 0, %sext_ln1118_8" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 44 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1118_5 = sub i24 %sub_ln1118_4, %sext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 45 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_5, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 46 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %data_6_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 47 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_9, 167" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 48 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_3, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 49 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %data_7_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 50 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_10, 235" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 51 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_4, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 52 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_8_V_read_5, i6 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 53 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %shl_ln1118_4 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 54 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_8_V_read_5, i3 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 55 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i19 %shl_ln1118_5 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 56 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.58ns)   --->   "%sub_ln1118_6 = sub i23 %sext_ln1118_12, %sext_ln1118_11" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 57 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_6, i32 8, i32 22)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 58 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i15 %trunc_ln708_3 to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 59 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_9_V_read_5, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 60 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i21 %shl_ln1118_6 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 61 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_9_V_read_5, i2 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 62 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i18 %shl_ln1118_7 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 63 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%sub_ln1118_7 = sub i22 %sext_ln1118_14, %sext_ln1118_13" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 64 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %sub_ln1118_7, i32 8, i32 21)" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 65 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i14 %tmp_4 to i15" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 66 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%add_ln703 = add i16 %trunc_ln, %trunc_ln708_1" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 68 'add' 'add_ln703' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i16 %sext_ln708_1, %trunc_ln708_4" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 69 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i16 %add_ln703_1, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 70 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_3 = add i16 %add_ln703_2, %add_ln703" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 71 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%add_ln703_4 = add i16 %trunc_ln708_6, %trunc_ln708_7" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 72 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i16 %add_ln703_4, %trunc_ln708_5" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 73 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.55ns)   --->   "%add_ln703_6 = add i15 %sext_ln101, 20" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 74 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i15 %add_ln703_6 to i16" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 75 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.58ns)   --->   "%add_ln703_7 = add i16 %sext_ln703, %sext_ln708_2" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 76 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_8 = add i16 %add_ln703_7, %add_ln703_5" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 77 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i16 %add_ln703_8, %add_ln703_3" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 78 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str22) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:120]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "ret i16 %add_ln703_9" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.9ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' (firmware/nnet_utils/nnet_dense_latency.h:33) [13]  (0 ns)
	'mul' operation ('mul_ln1118_4', firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96) [60]  (1.94 ns)
	'add' operation ('add_ln703_4', firmware/nnet_utils/nnet_dense_latency.h:115) [81]  (0.608 ns)
	'add' operation ('add_ln703_5', firmware/nnet_utils/nnet_dense_latency.h:115) [82]  (0 ns)
	'add' operation ('add_ln703_8', firmware/nnet_utils/nnet_dense_latency.h:115) [86]  (0.675 ns)
	'add' operation ('res.V', firmware/nnet_utils/nnet_dense_latency.h:115) [87]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
