#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 31 15:15:18 2024
# Process ID: 12704
# Current directory: X:/C++/Uni-CPU/CPURev1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6068 X:\C++\Uni-CPU\CPURev1\PYNQ_CONFIG.xpr
# Log file: X:/C++/Uni-CPU/CPURev1/vivado.log
# Journal file: X:/C++/Uni-CPU/CPURev1\vivado.jou
# Running On        :DESKTOP-PSI4IU2
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :16
# Host memory       :34335 MB
# Swap memory       :5368 MB
# Total Virtual     :39704 MB
# Available Virtual :32840 MB
#-----------------------------------------------------------
start_gui
open_project X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {ZYNQ_gmii_to_rgmii_0_0 ZYNQ_util_vector_logic_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {ZYNQ_gmii_to_rgmii_0_0 ZYNQ_util_vector_logic_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
catch { config_ip_cache -export [get_ips -all ZYNQ_gmii_to_rgmii_0_0] }
catch { config_ip_cache -export [get_ips -all ZYNQ_util_vector_logic_0_0] }
export_ip_user_files -of_objects [get_files X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
launch_runs ZYNQ_gmii_to_rgmii_0_0_synth_1 ZYNQ_util_vector_logic_0_0_synth_1 -jobs 16
wait_on_run ZYNQ_gmii_to_rgmii_0_0_synth_1
wait_on_run ZYNQ_util_vector_logic_0_0_synth_1
export_simulation -of_objects [get_files X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -directory X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/sim_scripts -ip_user_files_dir X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files -ipstatic_source_dir X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.cache/compile_simlib/modelsim} {questa=X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.cache/compile_simlib/questa} {riviera=X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.cache/compile_simlib/riviera} {activehdl=X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new
close [ open X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.v w ]
add_files X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.v
set_property library Types [get_files  X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.v]
update_compile_order -fileset sources_1
close [ open X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.sv w ]
add_files X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.v] -no_script -reset -force -quiet
remove_files  X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/Types.v
set_property location {2 675 -213} [get_bd_cells gmii_to_rgmii_0]
set_property location {841 365} [get_bd_intf_ports UART_0_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
close [ open X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/CPU.v w ]
add_files X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/CPU.v
set_property library CPU [get_files  X:/C++/Uni-CPU/CPURev1/PYNQ_CONFIG.srcs/sources_1/new/CPU.v]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference CPU CPU_0
set_property location {2.5 1255 448} [get_bd_cells CPU_0]
set_property location {3 1232 453} [get_bd_cells CPU_0]
set_property location {2.5 830 452} [get_bd_cells CPU_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins CPU_0/clk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins CPU_0/rst_n]
set_property location {3 905 450} [get_bd_cells CPU_0]
set_property location {3 788 543} [get_bd_cells CPU_0]
set_property location {3 847 584} [get_bd_cells CPU_0]
set_property location {3 838 582} [get_bd_cells CPU_0]
update_module_reference ZYNQ_CPU_0_0
update_compile_order -fileset sources_1
set_property location {3 874 601} [get_bd_cells CPU_0]
startgroup
make_bd_pins_external  [get_bd_pins CPU_0/ddr3__address]
endgroup
delete_bd_objs [get_bd_nets CPU_0_ddr3__address] [get_bd_ports ddr3__address_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_ports DDR]
undo
undo
undo
undo
undo
set_property location {1104 415} [get_bd_intf_ports DDR]
set_property location {1073 329} [get_bd_intf_ports DDR]
set_property location {3 832 579} [get_bd_cells CPU_0]
update_module_reference ZYNQ_CPU_0_0
