<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv</a>
defines: 
time_elapsed: 0.324s
ram usage: 29192 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpoiqpn7p8/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:1</a>: No timescale set for &#34;p&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:6</a>: No timescale set for &#34;p2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:11</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:1</a>: Compile package &#34;p&#34;.

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:6</a>: Compile package &#34;p2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:11</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:14</a>: Compile generate block &#34;work@top.b&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:11</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpoiqpn7p8/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpoiqpn7p8/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpoiqpn7p8/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallPackages:
 \_package: p, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv</a>, line:1, parent:work@top
   |vpiDefName:p
   |vpiFullName:p
   |vpiTaskFunc:
   \_function: (f), line:2
     |vpiName:f
     |vpiFullName:p::f
     |vpiReturn:
     \_int_var: , line:2
     |vpiStmt:
     \_return_stmt: , line:3, parent:f
       |vpiCondition:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
 |uhdmallPackages:
 \_package: p2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv</a>, line:6, parent:work@top
   |vpiDefName:p2
   |vpiFullName:p2
   |vpiTaskFunc:
   \_function: (f), line:7
     |vpiName:f
     |vpiFullName:p2::f
     |vpiReturn:
     \_int_var: , line:7
     |vpiStmt:
     \_return_stmt: , line:8, parent:f
       |vpiCondition:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv</a>, line:11, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (x), line:13
     |vpiName:x
     |vpiFullName:work@top.x
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv</a>, line:11
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiGenScopeArray:
   \_gen_scope_array: (b), line:14, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiGenScope:
     \_gen_scope: , parent:b
       |vpiFullName:work@top.b
       |vpiProcess:
       \_initial: 
         |vpiStmt:
         \_assignment: , line:15
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (x), line:15
             |vpiName:x
             |vpiFullName:work@top.b.x
           |vpiRhs:
           \_func_call: (f), line:15
             |vpiName:f
   |vpiNet:
   \_logic_net: (x), line:13, parent:work@top
     |vpiName:x
     |vpiFullName:work@top.x
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \b of type 133
Object:  of type 134
Object:  of type 24
Object:  of type 3
Object: \x of type 608
Object: \f of type 19
Object: \x of type 36
Object: \work_top of type 32
Object: \x of type 36
Object: \builtin of type 600
Object: \p of type 600
Object: \f of type 20
Object:  of type 612
Object:  of type 666
Object:  of type 7
Object: \p2 of type 600
Object: \f of type 20
Object:  of type 612
Object:  of type 666
Object:  of type 7
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e00df0] str=&#39;\work_top&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:14</a>.0-14.0&gt; [0x1e07170] str=&#39;\b&#39;
        AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e07770]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:15</a>.0-15.0&gt; [0x1e07b10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:15</a>.0-15.0&gt; [0x1e07f60] str=&#39;\x&#39;
            AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:15</a>.0-15.0&gt; [0x1e08310] str=&#39;\f&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:13</a>.0-13.0&gt; [0x1e08590] str=&#39;\x&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p780.sv:15</a>: ERROR: Can&#39;t resolve function name `\f&#39;.

</pre>
</body>