$date
	Fri Dec 22 13:05:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
1"
1!
$end
#5
0%
1$
1#
0"
#10
0!
0$
#15
1!
1%
1$
1"
#20
0!
0%
0#
0"
#25
1!
1%
1"
#30
0!
0$
1#
0"
