{"vcs1":{"timestamp_begin":1747329446.260923822, "rt":9.27, "ut":9.30, "st":0.66}}
{"vcselab":{"timestamp_begin":1747329455.609526004, "rt":0.41, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1747329456.070985927, "rt":0.42, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747329445.671910161}
{"VCS_COMP_START_TIME": 1747329445.671910161}
{"VCS_COMP_END_TIME": 1747329456.629168963}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486244}}
{"vcselab": {"peak_mem": 183888}}
