<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="flutter0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="output_combinator_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="output_combinator_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="output_combinator_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sipo_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="timesrc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="timesrc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="timesrc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="timesrc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="timesrc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="timesrc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timesrc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="timesrc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="timesrc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="timesrc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="timesrc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="timesrc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="timesrc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timesrc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="timesrc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="timesrc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="timesrc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="timesrc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="timesrc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="timesrc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="timesrc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="timesrc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="timesrc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timesrc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="timesrc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timesrc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timesrc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timesrc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="timesrc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timesrc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timesrc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="timesrc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="timesrc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timesrc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timesrc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="timesrc_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timesrc_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timesrc_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="timesrc_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="timesrc_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timesrc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timesrc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1329572368" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-7950462353738718731" xil_pn:start_ts="1329572368">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572452" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1329572452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329593374" xil_pn:in_ck="-3517577144021981188" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1329593374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counter_test.vhd"/>
      <outfile xil_pn:name="output_combinator.vhd"/>
      <outfile xil_pn:name="output_combinator_test.vhd"/>
      <outfile xil_pn:name="sipo.vhd"/>
      <outfile xil_pn:name="sipo_test.vhd"/>
      <outfile xil_pn:name="timesrc.vhd"/>
      <outfile xil_pn:name="timesrc_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1329593264" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7937303437214713654" xil_pn:start_ts="1329593264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329593264" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6834314160211649666" xil_pn:start_ts="1329593264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572452" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2674932269905627414" xil_pn:start_ts="1329572452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329593374" xil_pn:in_ck="-3517577144021981188" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1329593374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counter_test.vhd"/>
      <outfile xil_pn:name="output_combinator.vhd"/>
      <outfile xil_pn:name="output_combinator_test.vhd"/>
      <outfile xil_pn:name="sipo.vhd"/>
      <outfile xil_pn:name="sipo_test.vhd"/>
      <outfile xil_pn:name="timesrc.vhd"/>
      <outfile xil_pn:name="timesrc_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1329593377" xil_pn:in_ck="-3517577144021981188" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3514333016530176512" xil_pn:start_ts="1329593374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="timesrc_test_beh.prj"/>
      <outfile xil_pn:name="timesrc_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1329593378" xil_pn:in_ck="295283391951350599" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7772944680495421763" xil_pn:start_ts="1329593377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="timesrc_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="799059076760955724" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2674932269905627414" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3778682781062714332" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303118697548" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329572274" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1012805046501093044" xil_pn:start_ts="1329572274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329593487" xil_pn:in_ck="2309811491889979312" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8057967314803814856" xil_pn:start_ts="1329593479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="timesrc.lso"/>
      <outfile xil_pn:name="timesrc.ngc"/>
      <outfile xil_pn:name="timesrc.ngr"/>
      <outfile xil_pn:name="timesrc.prj"/>
      <outfile xil_pn:name="timesrc.stx"/>
      <outfile xil_pn:name="timesrc.syr"/>
      <outfile xil_pn:name="timesrc.xst"/>
      <outfile xil_pn:name="timesrc_test_beh.prj"/>
      <outfile xil_pn:name="timesrc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1329572282" xil_pn:in_ck="182694124254451395" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8241584425049517775" xil_pn:start_ts="1329572282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1329593638" xil_pn:in_ck="-9012997399701321696" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7104610514444159991" xil_pn:start_ts="1329593634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="timesrc.bld"/>
      <outfile xil_pn:name="timesrc.ngd"/>
      <outfile xil_pn:name="timesrc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1329593642" xil_pn:in_ck="-8962455293187594879" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7237482619569386477" xil_pn:start_ts="1329593638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="timesrc.pcf"/>
      <outfile xil_pn:name="timesrc_map.map"/>
      <outfile xil_pn:name="timesrc_map.mrp"/>
      <outfile xil_pn:name="timesrc_map.ncd"/>
      <outfile xil_pn:name="timesrc_map.ngm"/>
      <outfile xil_pn:name="timesrc_map.xrpt"/>
      <outfile xil_pn:name="timesrc_summary.xml"/>
      <outfile xil_pn:name="timesrc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1329593652" xil_pn:in_ck="1332377781036648442" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1329593642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="timesrc.ncd"/>
      <outfile xil_pn:name="timesrc.pad"/>
      <outfile xil_pn:name="timesrc.par"/>
      <outfile xil_pn:name="timesrc.ptwx"/>
      <outfile xil_pn:name="timesrc.unroutes"/>
      <outfile xil_pn:name="timesrc.xpi"/>
      <outfile xil_pn:name="timesrc_pad.csv"/>
      <outfile xil_pn:name="timesrc_pad.txt"/>
      <outfile xil_pn:name="timesrc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1329572305" xil_pn:in_ck="182694124254443770" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1329572300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="timesrc.bgn"/>
      <outfile xil_pn:name="timesrc.bit"/>
      <outfile xil_pn:name="timesrc.drc"/>
      <outfile xil_pn:name="timesrc.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1329572305" xil_pn:in_ck="182694124254430916" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="7104610514444159991" xil_pn:start_ts="1329572305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1329593652" xil_pn:in_ck="2812730720710016893" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1329593650">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="timesrc.twr"/>
      <outfile xil_pn:name="timesrc.twx"/>
    </transform>
  </transforms>

</generated_project>
