@W: MT529 :"c:\users\valery garibay\documents\6_semestre\arqui\osc00macx02\topdv00\div00.vhdl":19:1:19:2|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
