

================================================================
== Vitis HLS Report for 'aggr_mean_Pipeline_VITIS_LOOP_81_1'
================================================================
* Date:           Thu Nov  4 13:50:35 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.899 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      242|  0.488 us|  0.968 us|  122|  242|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_81_1  |      120|      240|         4|          3|          3|  40 ~ 80|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      126|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       92|    -|
|Register             |        -|     -|      152|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      152|      218|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_161_p2     |         +|   0|  0|  39|          32|          17|
    |add_ln81_fu_116_p2      |         +|   0|  0|  14|           7|           1|
    |addr_cmp_fu_140_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln81_fu_110_p2     |      icmp|   0|  0|  10|           7|           7|
    |count_temp_V_fu_154_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 126|         112|         123|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|    7|         14|
    |j_fu_52                      |   9|          2|    7|         14|
    |reuse_addr_reg_fu_44         |   9|          2|   64|        128|
    |reuse_reg_fu_48              |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  92|         20|  115|        232|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln712_reg_213            |  32|   0|   32|          0|
    |addr_cmp_reg_208             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |count_V_addr_reg_202         |   9|   0|    9|          0|
    |icmp_ln81_reg_193            |   1|   0|    1|          0|
    |j_fu_52                      |   7|   0|    7|          0|
    |reuse_addr_reg_fu_44         |  64|   0|   64|          0|
    |reuse_reg_fu_48              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 152|   0|  152|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_81_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_81_1|  return value|
|num_of_edges_offset  |   in|    7|     ap_none|                 num_of_edges_offset|        scalar|
|index_buf_address0   |  out|    9|   ap_memory|                           index_buf|         array|
|index_buf_ce0        |  out|    1|   ap_memory|                           index_buf|         array|
|index_buf_q0         |   in|   32|   ap_memory|                           index_buf|         array|
|count_V_address0     |  out|    9|   ap_memory|                             count_V|         array|
|count_V_ce0          |  out|    1|   ap_memory|                             count_V|         array|
|count_V_q0           |   in|   32|   ap_memory|                             count_V|         array|
|count_V_address1     |  out|    9|   ap_memory|                             count_V|         array|
|count_V_ce1          |  out|    1|   ap_memory|                             count_V|         array|
|count_V_we1          |  out|    1|   ap_memory|                             count_V|         array|
|count_V_d1           |  out|   32|   ap_memory|                             count_V|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

