// Seed: 3767324657
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  wire id_3;
  wand id_4 = id_0;
  wor  id_5 = id_1;
  tri1 id_6 = {1};
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7
);
  wire id_9;
  tri1 id_10, id_11;
  assign id_9 = 1'b0;
  if ({id_9, id_9, id_7}) begin : LABEL_0
    always id_10 = 1 & id_1 & 1;
  end else begin : LABEL_0
    wire id_12;
  end
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
  always #1 id_9 = 1;
endmodule
