0.7
2020.2
Feb 21 2023
20:06:57
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks/DATA_clks.v,1687019103,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/BIT_COUNTER.v,,DATA_clks,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks/DATA_clks_clk_wiz.v,1687019103,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks/DATA_clks.v,,DATA_clks_clk_wiz,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/SW8A-AcousticsFPGA.sim/UART_sim/behav/xsim/glbl.v,1686697741,verilog,,,,glbl,,,,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/SW8A-AcousticsFPGA.srcs/sources_1/new/UART_CLK_DIVIDER.v,1687022651,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_rx.v,,UART_CLK_DIVIDER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/BIT_COUNTER.v,1686515797,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/GENERAL_COUNTER.v,,BIT_COUNTER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/RX_SHIFT_REGISTER.v,1686517434,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/SPI/SPI.v,,RX_SHIFT_REGISTER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/SPI/SPI.v,1686627722,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/SPI/SPI_CONTROLLER.v,,SPI,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/SPI/SPI_CONTROLLER.v,1686625342,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/SPI/SPI_DATAPATH.v,,SPI_CONTROLLER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/SPI/SPI_DATAPATH.v,1686697171,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/UART/TX_SHIFT_REGISTER.v,,SPI_DATAPATH,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/UART/TX_SHIFT_REGISTER.v,1686523399,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/UART/UART.v,,TX_SHIFT_REGISTER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/UART/UART.v,1687491763,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/SW8A-AcousticsFPGA.srcs/sources_1/new/UART_CLK_DIVIDER.v,,UART,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/GENERAL_COUNTER.v,1687488468,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/COMMS_REWRITES/RX_SHIFT_REGISTER.v,,GENERAL_COUNTER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_rx.v,1686785441,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_rx_controller.v,,UART_RX,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_rx_controller.v,1686785441,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_rx_datapath.v,,UART_RX_CONTROLLER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_rx_datapath.v,1686785441,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_tx.v,,UART_RX_DATAPATH,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_tx.v,1686785441,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_tx_controller.v,,UART_TX,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_tx_controller.v,1686785441,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_tx_datapath.v,,UART_TX_CONTROLLER,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/UART_tx_datapath.v,1686785441,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/io.v,,UART_TX_DATAPATH,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/io.v,1687024230,verilog,,/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/top.v,,button_handler;seven_segment,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
/home/cpmori/Documents/AquaPack/SW8A-AcousticsFPGA/src/top.v,1687491742,verilog,,,,top,,,../../../../SW8A-AcousticsFPGA.gen/sources_1/ip/DATA_clks,,,,,
