[2025-09-17 08:27:42] START suite=qualcomm_srv trace=srv500_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv500_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2636824 heartbeat IPC: 3.792 cumulative IPC: 3.792 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5074030 heartbeat IPC: 4.103 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5074030 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5074030 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13422374 heartbeat IPC: 1.198 cumulative IPC: 1.198 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21619636 heartbeat IPC: 1.22 cumulative IPC: 1.209 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30038676 heartbeat IPC: 1.188 cumulative IPC: 1.202 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38416203 heartbeat IPC: 1.194 cumulative IPC: 1.2 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47081054 heartbeat IPC: 1.154 cumulative IPC: 1.19 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 55429703 heartbeat IPC: 1.198 cumulative IPC: 1.192 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv500_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 63707322 heartbeat IPC: 1.208 cumulative IPC: 1.194 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72012172 heartbeat IPC: 1.204 cumulative IPC: 1.195 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 80398572 heartbeat IPC: 1.192 cumulative IPC: 1.195 (Simulation time: 00 hr 11 min 21 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83594520 cumulative IPC: 1.196 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83594520 cumulative IPC: 1.196 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv500_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.196 instructions: 100000002 cycles: 83594520
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.49 Average ROB Occupancy at Mispredict: 29.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1295
BRANCH_INDIRECT: 0.3675
BRANCH_CONDITIONAL: 11.57
BRANCH_DIRECT_CALL: 0.4748
BRANCH_INDIRECT_CALL: 0.5323
BRANCH_RETURN: 0.4179


====Backend Stall Breakdown====
ROB_STALL: 61293
LQ_STALL: 0
SQ_STALL: 370096


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 91.08738
REPLAY_LOAD: 33.550606
NON_REPLAY_LOAD: 18.27566

== Total ==
ADDR_TRANS: 9382
REPLAY_LOAD: 8287
NON_REPLAY_LOAD: 43624

== Counts ==
ADDR_TRANS: 103
REPLAY_LOAD: 247
NON_REPLAY_LOAD: 2387

cpu0->cpu0_STLB TOTAL        ACCESS:    2064257 HIT:    2050918 MISS:      13339 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2064257 HIT:    2050918 MISS:      13339 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 80.08 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9676441 HIT:    8951810 MISS:     724631 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7890169 HIT:    7270677 MISS:     619492 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601264 HIT:     510736 MISS:      90528 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1162933 HIT:    1158247 MISS:       4686 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22075 HIT:      12150 MISS:       9925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.47 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15122566 HIT:    7574514 MISS:    7548052 MSHR_MERGE:    1841062
cpu0->cpu0_L1I LOAD         ACCESS:   15122566 HIT:    7574514 MISS:    7548052 MSHR_MERGE:    1841062
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29764151 HIT:   25257437 MISS:    4506714 MSHR_MERGE:    1700185
cpu0->cpu0_L1D LOAD         ACCESS:   16546910 HIT:   13879077 MISS:    2667833 MSHR_MERGE:     484647
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13190317 HIT:   11373655 MISS:    1816662 MSHR_MERGE:    1215394
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26924 HIT:       4705 MISS:      22219 MSHR_MERGE:        144
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12415759 HIT:   10295017 MISS:    2120742 MSHR_MERGE:    1068740
cpu0->cpu0_ITLB LOAD         ACCESS:   12415759 HIT:   10295017 MISS:    2120742 MSHR_MERGE:    1068740
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.306 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28289575 HIT:   26922753 MISS:    1366822 MSHR_MERGE:     354567
cpu0->cpu0_DTLB LOAD         ACCESS:   28289575 HIT:   26922753 MISS:    1366822 MSHR_MERGE:     354567
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.727 cycles
cpu0->LLC TOTAL        ACCESS:     863337 HIT:     837028 MISS:      26309 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     619492 HIT:     600608 MISS:      18884 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90528 HIT:      86083 MISS:       4445 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     143392 HIT:     143305 MISS:         87 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9925 HIT:       7032 MISS:       2893 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        614
  ROW_BUFFER_MISS:      25608
  AVG DBUS CONGESTED CYCLE: 3.178
Channel 0 WQ ROW_BUFFER_HIT:         80
  ROW_BUFFER_MISS:       1812
  FULL:          0
Channel 0 REFRESHES ISSUED:       6967

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       512836       587502        61092         2294
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           55         1819         1442          218
  STLB miss resolved @ L2C                0         1979         2194         1665          140
  STLB miss resolved @ LLC                0          550         1169         3182          637
  STLB miss resolved @ MEM                0            0          524         2133         1301

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             186252        58366      1461074        89358          232
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1399          289           42
  STLB miss resolved @ L2C                0         1315         7563         1195            6
  STLB miss resolved @ LLC                0           79         2357         1036           27
  STLB miss resolved @ MEM                0            0           80          136          127
[2025-09-17 08:40:14] END   suite=qualcomm_srv trace=srv500_ap (rc=0)
