{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.127,
        "silk_text_italic": false,
        "silk_text_size_h": 0.508,
        "silk_text_size_v": 0.508,
        "silk_text_thickness": 0.127,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.2032
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.08889999999999999,
        "min_copper_edge_clearance": 0.254,
        "min_hole_clearance": 0.15239999999999998,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.08889999999999999,
        "min_via_annular_width": 0.127,
        "min_via_diameter": 0.400812,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1016
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.508,
          "drill": 0.2032
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "ignore",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "ignore",
      "power_pin_not_driven": "ignore",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "ArtixDuo.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1524,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90_USB_TOP/BOT",
        "nets": [
          "/TopSheet/RP2040 MCU/USB_D_RPi2_N",
          "/TopSheet/RP2040 MCU/USB_D_RPi2_P",
          "/TopSheet/RP2040 MCU/USB_D_RPi2_R_N",
          "/TopSheet/RP2040 MCU/USB_D_RPi2_R_P",
          "/TopSheet/SMC/USB_D_RPI_N",
          "/TopSheet/SMC/USB_D_RPI_P",
          "/TopSheet/SMC/USB_D_RPI_R_N",
          "/TopSheet/SMC/USB_D_RPI_R_P",
          "/TopSheet/USB_UART_JTAG/USB_D_PROG_N",
          "/TopSheet/USB_UART_JTAG/USB_D_PROG_P",
          "/TopSheet/USB_UART_JTAG/USB_D_PROG_R_N",
          "/TopSheet/USB_UART_JTAG/USB_D_PROG_R_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DP_IO_L3",
        "nets": [
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL0_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL0_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL1_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL1_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL2_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL2_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL3_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_RXL3_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_RX_AUX_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_RX_AUX_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL0_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL0_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL1_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL1_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL2_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL2_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL3_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_TXL3_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_TX_AUX_N",
          "/TopSheet/FPGA_1/FPGA_1_DP_TX_AUX_P",
          "/TopSheet/FPGA_1/FPGA_1_DP_TX_HPD"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1524,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DP_IO_TOP",
        "nets": [
          "/TopSheet/UserIO/DP_RX_C_AUX_N",
          "/TopSheet/UserIO/DP_RX_C_AUX_P",
          "/TopSheet/UserIO/DP_TX_C_AUX_N",
          "/TopSheet/UserIO/DP_TX_C_AUX_P",
          "/TopSheet/UserIO/DP_TX_C_LANE0_N",
          "/TopSheet/UserIO/DP_TX_C_LANE0_P",
          "/TopSheet/UserIO/DP_TX_C_LANE1_N",
          "/TopSheet/UserIO/DP_TX_C_LANE1_P",
          "/TopSheet/UserIO/DP_TX_C_LANE2_N",
          "/TopSheet/UserIO/DP_TX_C_LANE2_P",
          "/TopSheet/UserIO/DP_TX_C_LANE3_N",
          "/TopSheet/UserIO/DP_TX_C_LANE3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "GPT_IO_TOP",
        "nets": [
          "/TopSheet/UserIO/FPGA_0_RC_CLK1_N",
          "/TopSheet/UserIO/FPGA_0_RC_CLK1_P",
          "/TopSheet/UserIO/FPGA_0_RC_RX0_N",
          "/TopSheet/UserIO/FPGA_0_RC_RX0_P",
          "/TopSheet/UserIO/FPGA_0_RC_RX1_N",
          "/TopSheet/UserIO/FPGA_0_RC_RX1_P",
          "/TopSheet/UserIO/FPGA_0_RC_RX2_N",
          "/TopSheet/UserIO/FPGA_0_RC_RX2_P",
          "/TopSheet/UserIO/FPGA_0_RC_RX3_N",
          "/TopSheet/UserIO/FPGA_0_RC_RX3_P",
          "/TopSheet/UserIO/FPGA_0_RC_TX0_N",
          "/TopSheet/UserIO/FPGA_0_RC_TX0_P",
          "/TopSheet/UserIO/FPGA_0_RC_TX1_N",
          "/TopSheet/UserIO/FPGA_0_RC_TX1_P",
          "/TopSheet/UserIO/FPGA_0_RC_TX2_N",
          "/TopSheet/UserIO/FPGA_0_RC_TX2_P",
          "/TopSheet/UserIO/FPGA_0_RC_TX3_N",
          "/TopSheet/UserIO/FPGA_0_RC_TX3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "GTP_HSIO_L3",
        "nets": [
          "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_C_N",
          "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_C_P",
          "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_N",
          "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_P",
          "/TopSheet/FPGA_0/FPGA_0_GTP_CLK1_N",
          "/TopSheet/FPGA_0/FPGA_0_GTP_CLK1_P",
          "/TopSheet/FPGA_0/FPGA_0_RXL0_N",
          "/TopSheet/FPGA_0/FPGA_0_RXL0_P",
          "/TopSheet/FPGA_0/FPGA_0_RXL1_N",
          "/TopSheet/FPGA_0/FPGA_0_RXL1_P",
          "/TopSheet/FPGA_0/FPGA_0_RXL2_N",
          "/TopSheet/FPGA_0/FPGA_0_RXL2_P",
          "/TopSheet/FPGA_0/FPGA_0_RXL3_N",
          "/TopSheet/FPGA_0/FPGA_0_RXL3_P",
          "/TopSheet/FPGA_0/FPGA_0_TXL0_N",
          "/TopSheet/FPGA_0/FPGA_0_TXL0_P",
          "/TopSheet/FPGA_0/FPGA_0_TXL1_N",
          "/TopSheet/FPGA_0/FPGA_0_TXL1_P",
          "/TopSheet/FPGA_0/FPGA_0_TXL2_N",
          "/TopSheet/FPGA_0/FPGA_0_TXL2_P",
          "/TopSheet/FPGA_0/FPGA_0_TXL3_N",
          "/TopSheet/FPGA_0/FPGA_0_TXL3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.1016,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1016,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "GenPurpose_Differential_TOP/BOT",
        "nets": [
          "/TopSheet/FPGA_0/FPGA_0_SYSCLK_N",
          "/TopSheet/FPGA_0/FPGA_0_SYSCLK_P",
          "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_C_N",
          "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_C_P",
          "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_N",
          "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_P",
          "/TopSheet/FPGA_1/FPGA_1_SYSCLK_N",
          "/TopSheet/FPGA_1/FPGA_1_SYSCLK_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1016,
        "via_diameter": 0.4572,
        "via_drill": 0.2032,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "../../../",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "09eb34bb-9e4d-4a5f-8df5-1578cc24dfa0",
      ""
    ],
    [
      "f0a2a446-6282-4abd-9508-b4877da61a24",
      "TopSheet"
    ],
    [
      "9ac7995b-61f2-42a5-abbc-3ff460617292",
      "SMC"
    ],
    [
      "152a643e-3214-4acb-931e-7aa05177691d",
      "RP2040 MCU"
    ],
    [
      "987a745a-c2c0-4be3-94d2-202961b59e0b",
      "PMU"
    ],
    [
      "a1643382-1c1f-4390-ab95-270362f39433",
      "PSRAM Memory"
    ],
    [
      "5afb614f-e9c4-4390-a815-e2a4cb5760e1",
      "FPGA_1"
    ],
    [
      "f98464e5-a153-4f40-ae54-207e51516a2b",
      "UserIO"
    ],
    [
      "b6f713ce-072f-4bd9-8134-8dc55438de3a",
      "USB_UART_JTAG"
    ],
    [
      "b7d832ef-585d-4e20-b098-5b082fb215d2",
      "FPGA_0"
    ],
    [
      "63ef4bfd-53fb-442b-bafc-460a4d4984d5",
      "Power Domains"
    ],
    [
      "ad555ca5-92c3-4c60-9996-2d7f62897c24",
      "AUX_PSU"
    ]
  ],
  "text_variables": {}
}
