,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/KULeuven-COSIC/SCALE-MAMBA.git,2018-05-02 10:40:57+00:00,Repository for the SCALE-MAMBA MPC system,84,KULeuven-COSIC/SCALE-MAMBA,131836493,Verilog,SCALE-MAMBA,189468,238,2024-03-15 12:26:10+00:00,[],
1,https://github.com/masc-ucsc/livehd.git,2018-04-23 20:44:49+00:00,"Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation",46,masc-ucsc/livehd,130754579,Verilog,livehd,125394,196,2024-04-01 01:16:26+00:00,"['live', 'synthesis', 'fpga', 'asic', 'simulation', 'hdl', 'lgraph']",
2,https://github.com/nxbyte/ARM-LEGv8.git,2018-04-22 04:59:40+00:00,Verilog Implementation of an ARM LEGv8 CPU,29,nxbyte/ARM-LEGv8,130536678,Verilog,ARM-LEGv8,4148,90,2024-04-08 09:36:58+00:00,"['verilog', 'hennessy', 'patterson', 'arm-legv8-simulator', 'arm', 'isa', 'pipeline-cpu', 'hazard-detection', 'forwarding-unit', 'single-cycle', 'multi-cycle', 'ldr', 'legv8-arm', 'vivado', 'xilinx']",https://api.github.com/licenses/mit
3,https://github.com/leo47007/TPU-Tensor-Processing-Unit.git,2018-05-16 11:14:37+00:00,IC implementation of TPU,26,leo47007/TPU-Tensor-Processing-Unit,133654031,Verilog,TPU-Tensor-Processing-Unit,191366,82,2024-04-02 16:53:04+00:00,[],None
4,https://github.com/blackmesalabs/hyperram.git,2018-04-28 14:47:52+00:00,Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC,18,blackmesalabs/hyperram,131418067,Verilog,hyperram,1116,76,2024-01-02 09:45:31+00:00,[],None
5,https://github.com/ashishrana160796/verilog-starter-tutorials.git,2018-05-02 15:23:44+00:00,Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.,18,ashishrana160796/verilog-starter-tutorials,131869929,Verilog,verilog-starter-tutorials,26,51,2024-02-24 04:54:10+00:00,"['hdl', 'verilog', 'circuit', 'switches', 'iverilog', 'verilog-hdl', 'up-for-grabs', 'beginner-friendly', 'logic-gates', 'practice', 'verilog-programs', 'verilog-snippets', 'verilog-project', 'embedded-systems']",
6,https://github.com/cxdzyq1110/posture_recognition_CNN.git,2018-04-25 11:27:46+00:00,"To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine ""know"" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface.",17,cxdzyq1110/posture_recognition_CNN,130996185,Verilog,posture_recognition_CNN,101119,45,2024-03-27 09:58:37+00:00,[],https://api.github.com/licenses/gpl-3.0
7,https://github.com/EvgenyMuryshkin/QuokkaEvaluation.git,2018-05-04 07:21:02+00:00,Example projects for Quokka FPGA toolkit,4,EvgenyMuryshkin/QuokkaEvaluation,132103893,Verilog,QuokkaEvaluation,5570,37,2024-03-28 03:18:40+00:00,[],None
8,https://github.com/jinwookjungs/datc_robust_design_flow.git,2018-05-16 08:17:21+00:00,DATC Robust Design Flow.,8,jinwookjungs/datc_robust_design_flow,133633280,Verilog,datc_robust_design_flow,99903,36,2023-10-27 10:23:38+00:00,"['eda', 'ieee']",https://api.github.com/licenses/gpl-3.0
9,https://github.com/m-labs/VexRiscv-verilog.git,2018-04-22 07:17:02+00:00,Using VexRiscv without installing Scala,37,m-labs/VexRiscv-verilog,130544381,Verilog,VexRiscv-verilog,1665,32,2023-09-25 09:50:22+00:00,[],None
10,https://github.com/thinson/DigitalClock.git,2018-04-24 10:26:46+00:00,基于verilog的数字时钟，数电课程设计,5,thinson/DigitalClock,130836850,Verilog,DigitalClock,47,25,2024-04-01 13:50:42+00:00,[],None
11,https://github.com/panweitao/riscvv.git,2018-05-05 07:56:05+00:00,an open source uvm verification platform for e200 (riscv),15,panweitao/riscvv,132226902,Verilog,riscvv,13217,24,2024-04-04 14:09:35+00:00,[],https://api.github.com/licenses/gpl-3.0
12,https://github.com/alinxalinx/AX301.git,2018-05-25 14:29:58+00:00,AX301,19,alinxalinx/AX301,134867051,Verilog,AX301,205679,23,2024-03-17 02:55:24+00:00,[],None
13,https://github.com/jkiv/shapool-core.git,2018-05-04 18:02:27+00:00,FPGA core for SHA256d mining targeting Lattice iCE40 devices.,7,jkiv/shapool-core,132173046,Verilog,shapool-core,248,20,2023-12-30 18:07:31+00:00,"['fpga', 'sha256', 'ice40', 'bitcoin', 'icestorm', 'lattice-fpga', 'verilog']",https://api.github.com/licenses/bsd-3-clause
14,https://github.com/Ams0x57/Digital_Adders_Verilog.git,2018-05-01 20:07:59+00:00,"32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their internal components in Verilog",7,Ams0x57/Digital_Adders_Verilog,131757896,Verilog,Digital_Adders_Verilog,28,20,2024-03-26 03:11:19+00:00,[],None
15,https://github.com/0x2fed/FPGA-Keccak-Miner.git,2018-05-01 10:49:22+00:00,,24,0x2fed/FPGA-Keccak-Miner,131702519,Verilog,FPGA-Keccak-Miner,1519,18,2023-11-17 14:24:34+00:00,[],None
16,https://github.com/mattvenn/crap-o-scope.git,2018-05-04 18:43:34+00:00,crap-o-scope scope implementation for icestick,4,mattvenn/crap-o-scope,132176809,Verilog,crap-o-scope,2292,18,2023-10-09 18:08:13+00:00,[],https://api.github.com/licenses/gpl-2.0
17,https://github.com/mmicko/mikrobus-upduino.git,2018-05-17 17:14:40+00:00,Dual MikroBUS board for Upduino 2 FPGA,2,mmicko/mikrobus-upduino,133845574,Verilog,mikrobus-upduino,145,17,2022-06-22 16:54:18+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/juanmard/iPxs-Text.git,2018-04-29 14:20:38+00:00,Text for a iPxs-Collection.,0,juanmard/iPxs-Text,131500719,Verilog,iPxs-Text,21074,15,2022-09-30 08:46:26+00:00,[],None
19,https://github.com/DOOKNET/Digital_Clock.git,2018-05-22 08:35:37+00:00,基于FPGA的数字时钟（Modelsim仿真）,5,DOOKNET/Digital_Clock,134385377,Verilog,Digital_Clock,1369,15,2024-01-02 07:17:11+00:00,[],None
20,https://github.com/rcetin/booth_wallace_multiplier.git,2018-05-20 11:49:41+00:00,Booth encoded Wallace tree multiplier,4,rcetin/booth_wallace_multiplier,134145994,Verilog,booth_wallace_multiplier,9,14,2024-03-15 14:30:55+00:00,"['fpga', 'multiplier', 'booth-wallace', 'verilog']",None
21,https://github.com/RoyanTuscano/-TAGE-based-Predictor-Verilog-Code.git,2018-05-07 18:19:28+00:00,Verilog Implementation of TAGE based predictor by  Andre Seznec and  Pierre Michaud,2,RoyanTuscano/-TAGE-based-Predictor-Verilog-Code,132499637,Verilog,-TAGE-based-Predictor-Verilog-Code,10923,13,2024-03-12 04:16:02+00:00,[],None
22,https://github.com/srohit0/CORDIC.git,2018-05-12 15:58:27+00:00,CORDIC VLSI-IP for deep learning activation functions,4,srohit0/CORDIC,133161058,Verilog,CORDIC,211,12,2024-03-28 04:35:07+00:00,[],https://api.github.com/licenses/gpl-3.0
23,https://github.com/hyperpicc/ecc.git,2018-05-04 17:56:34+00:00,Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163),2,hyperpicc/ecc,132172503,Verilog,ecc,54,11,2024-04-09 09:53:33+00:00,[],None
24,https://github.com/sathibault/computer_architecture_class.git,2018-04-25 22:14:28+00:00,Resources from my class on computer architecture design,1,sathibault/computer_architecture_class,131069375,Verilog,computer_architecture_class,618,10,2022-02-23 08:53:14+00:00,[],https://api.github.com/licenses/mit
25,https://github.com/go4retro/TurboCPU.git,2018-05-20 03:27:28+00:00,,0,go4retro/TurboCPU,134116546,Verilog,TurboCPU,189,10,2023-09-14 09:07:44+00:00,[],None
26,https://github.com/shinyblink/sled-fpga-hub75.git,2018-05-04 15:23:01+00:00,"Verilog code to let an iCE40 FPGA drive a HUB75, yet still getting pixel data from sled.",1,shinyblink/sled-fpga-hub75,132157042,Verilog,sled-fpga-hub75,14,9,2023-03-06 20:14:16+00:00,[],https://api.github.com/licenses/isc
27,https://github.com/yohanes-erwin/zynq7000.git,2018-05-13 14:44:25+00:00,[Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol,8,yohanes-erwin/zynq7000,133245813,Verilog,zynq7000,24,9,2023-05-22 13:57:23+00:00,"['zynq-7000', 'zybo', 'axi4']",https://api.github.com/licenses/mit
28,https://github.com/debjyoti0891/arche.git,2018-05-01 10:49:09+00:00,"Arche is a Greek word with primary senses ""beginning"". The repository defines a framework for technology mapping of emerging technologies, with primary focus on ReRAMs.",7,debjyoti0891/arche,131702495,Verilog,arche,36050,9,2024-03-02 14:33:13+00:00,[],None
29,https://github.com/Obijuan/CTIF-Madrid-2018-FPGAs-Libres.git,2018-05-07 15:28:27+00:00,"Material del curso de DISEÑO DE SISTEMAS DIGITALES EN VERILOG USANDO FPGAS LIBRES. Centro: CTIF Madrid-capital, 2018",4,Obijuan/CTIF-Madrid-2018-FPGAs-Libres,132480659,Verilog,CTIF-Madrid-2018-FPGAs-Libres,7922,8,2023-12-05 11:23:25+00:00,"['fpga', 'verilog', 'icestudio', 'curso', 'course-materials', 'icestorm', 'openfpga', 'icezumalhambra']",https://api.github.com/licenses/lgpl-3.0
30,https://github.com/ViktorSlavkovic/FPGA_Tetris.git,2018-04-26 22:18:35+00:00,FPGA Tetris written in Verilog,2,ViktorSlavkovic/FPGA_Tetris,131216424,Verilog,FPGA_Tetris,77,8,2024-03-05 18:38:15+00:00,"['tetris-game', 'fpga', 'verilog', 'xilinx-fpga', 'xilinx', 'xilinx-ise', 'spartan6']",None
31,https://github.com/AlbertYang0112/DPLL-FPGA.git,2018-05-05 15:16:10+00:00,A digital phase-locked loop implemented on Spartan-6,3,AlbertYang0112/DPLL-FPGA,132259244,Verilog,DPLL-FPGA,70,8,2024-03-13 15:55:29+00:00,[],None
32,https://github.com/RoaLogic/vga_lcd.git,2018-05-01 12:46:11+00:00,VGA LCD Core (OpenCores),6,RoaLogic/vga_lcd,131712122,Verilog,vga_lcd,656,8,2024-04-10 03:42:56+00:00,[],https://api.github.com/licenses/bsd-2-clause
33,https://github.com/FluorineDog/Pipelined-CPU-Generator.git,2018-05-08 01:33:07+00:00,,0,FluorineDog/Pipelined-CPU-Generator,132536890,Verilog,Pipelined-CPU-Generator,6,8,2022-03-04 05:20:55+00:00,[],None
34,https://github.com/secworks/poly1305.git,2018-05-15 07:51:45+00:00,Hardware implementation of the poly1305 message authentication function.,3,secworks/poly1305,133480136,Verilog,poly1305,274,8,2024-01-10 04:37:11+00:00,[],https://api.github.com/licenses/bsd-2-clause
35,https://github.com/go4retro/CoPro09.git,2018-05-24 06:09:06+00:00,6X09 Coprocessor system for the Commodore 64/128,0,go4retro/CoPro09,134669056,Verilog,CoPro09,123,8,2023-09-14 09:07:53+00:00,[],None
36,https://github.com/yangjy0826/BCH-63-56-.git,2018-05-17 14:06:21+00:00,,4,yangjy0826/BCH-63-56-,133822300,Verilog,BCH-63-56-,37,7,2024-03-27 02:26:57+00:00,[],None
37,https://github.com/tomverbeure/rv32soc.git,2018-05-17 06:14:18+00:00,,0,tomverbeure/rv32soc,133767353,Verilog,rv32soc,3525,7,2023-11-09 08:24:37+00:00,[],None
38,https://github.com/farbius/demosaicing.git,2018-05-14 14:42:46+00:00,,1,farbius/demosaicing,133376016,Verilog,demosaicing,259,7,2024-03-19 15:22:45+00:00,[],None
39,https://github.com/gehhilfe/dma_axi_pcie_app_ip.git,2018-04-30 11:50:45+00:00,,2,gehhilfe/dma_axi_pcie_app_ip,131589496,Verilog,dma_axi_pcie_app_ip,59,7,2024-04-02 17:58:51+00:00,[],None
40,https://github.com/chinkwo/Sobel.git,2018-05-13 13:58:04+00:00,基于FPGA的Sobel边沿检测,2,chinkwo/Sobel,133241911,Verilog,Sobel,212,6,2024-03-20 16:50:09+00:00,[],None
41,https://github.com/feng1368003611/xilinx-AXI4-full-bfm.git,2018-05-21 05:45:41+00:00,xilinx AXI4 full bfm,2,feng1368003611/xilinx-AXI4-full-bfm,134223598,Verilog,xilinx-AXI4-full-bfm,133,6,2023-08-09 05:08:16+00:00,[],None
42,https://github.com/adumont/fpga-font.git,2018-05-03 00:10:49+00:00,,2,adumont/fpga-font,131918953,Verilog,fpga-font,2508,6,2022-07-04 12:27:49+00:00,"['fpga', 'fpgawars', 'verilog', 'font', 'vga', 'character', 'console', 'serial', 'uart']",None
43,https://github.com/roo16kie/FFT_verilog.git,2018-05-22 09:19:26+00:00,using verilog to implement Fast Fourier Transform,0,roo16kie/FFT_verilog,134390818,Verilog,FFT_verilog,1059,6,2024-03-07 10:16:18+00:00,[],None
44,https://github.com/tomverbeure/jtag_gpios.git,2018-04-26 06:12:31+00:00,Tutorial on how to integrate custom JTAG functionality into existing tools,1,tomverbeure/jtag_gpios,131108366,Verilog,jtag_gpios,41,5,2023-12-28 00:55:06+00:00,"['fpga', 'jtag', 'openocd', 'urjtag']",https://api.github.com/licenses/unlicense
45,https://github.com/xwy27/CPU-Verilog.git,2018-05-20 02:28:19+00:00,SYSU-CPU,0,xwy27/CPU-Verilog,134113487,Verilog,CPU-Verilog,22786,5,2023-01-28 16:30:42+00:00,[],None
46,https://github.com/qwertymodo/gb-mbc.git,2018-04-26 20:16:39+00:00,Verilog implementation of the Nintendo GameBoy memory bank controllers,2,qwertymodo/gb-mbc,131206039,Verilog,gb-mbc,43,5,2024-03-17 10:57:10+00:00,[],None
47,https://github.com/imjustadog/AE-PCIE-DMA.git,2018-05-18 14:19:40+00:00,way to use xapp1052 with old version of PCIe IP core,3,imjustadog/AE-PCIE-DMA,133964143,Verilog,AE-PCIE-DMA,16123,5,2024-03-20 13:53:02+00:00,"['xilinx-fpga', 'pcie']",None
48,https://github.com/go4retro/VIC-MIDI.git,2018-05-06 20:25:29+00:00,Commodore VIC-20 MIDI/RS232/RAM/FLASH cartridge,0,go4retro/VIC-MIDI,132373343,Verilog,VIC-MIDI,2303,5,2023-01-04 13:25:35+00:00,[],None
49,https://github.com/IceNature/sram_controller.git,2018-05-17 12:18:53+00:00,Simple controller for SRAM IS61WV12816BLL-10BLI,0,IceNature/sram_controller,133809163,Verilog,sram_controller,3,5,2023-09-26 03:33:10+00:00,[],https://api.github.com/licenses/bsd-3-clause
50,https://github.com/bauman-robotics/FPGA_ping_pong_De2_115.git,2018-04-20 12:45:30+00:00,,0,bauman-robotics/FPGA_ping_pong_De2_115,130360932,Verilog,FPGA_ping_pong_De2_115,33,4,2023-10-24 14:27:32+00:00,[],None
51,https://github.com/makehackvoid/fpga-sig.git,2018-05-19 11:52:47+00:00,FPGA Special Interest Group,1,makehackvoid/fpga-sig,134057391,Verilog,fpga-sig,96167,4,2024-03-14 22:25:20+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/lstolcman/bachelor-thesis.git,2018-05-22 22:47:14+00:00,"Thesis covers research on digital signal processing with software defined radio techniques applied in FPGA environment. It is written entirely in Polish language, except english abstract",1,lstolcman/bachelor-thesis,134483906,Verilog,bachelor-thesis,239431,4,2022-06-08 17:11:06+00:00,"['fpga', 'altera-fpga', 'verilog', 'signal-processing', 'sdr', 'dcf77', 'dcf-decoder', 'hardware', 'digital-signal-processing', 'digital-design', 'altera']",None
53,https://github.com/scliubit/ElementaryFPGA.git,2018-05-20 16:06:15+00:00,xc7a35tcsg324-1 Digital Clock,1,scliubit/ElementaryFPGA,134165589,Verilog,ElementaryFPGA,4,4,2022-11-22 03:25:05+00:00,[],None
54,https://github.com/emroch/Mojo-FPGA.git,2018-05-24 19:01:25+00:00,Sketchbook repository for various projects for the Mojo FPGA.,1,emroch/Mojo-FPGA,134757352,Verilog,Mojo-FPGA,3457,4,2023-10-23 14:12:54+00:00,"['mojo-fpga', 'sketchbook', 'fpga', 'verilog']",https://api.github.com/licenses/mit
55,https://github.com/dillonhuff/CGRA_verilog_mirror.git,2018-04-30 21:37:58+00:00,Mirror of CGRA verilog generation on kiwi,1,dillonhuff/CGRA_verilog_mirror,131649200,Verilog,CGRA_verilog_mirror,212,4,2023-11-20 16:27:41+00:00,[],None
56,https://github.com/jbp261/VGA-Timing-Controller.git,2018-05-23 21:59:22+00:00,Implementation of a circuit that generates a video signal for a specific display format.,0,jbp261/VGA-Timing-Controller,134629786,Verilog,VGA-Timing-Controller,129,4,2021-09-30 23:08:48+00:00,"['verilog-hdl', 'vga-controller', 'fpga-board', 'vivado']",https://api.github.com/licenses/mit
57,https://github.com/ekuznetsov139/fpga.git,2018-05-25 10:09:54+00:00,Test FPGA designs,0,ekuznetsov139/fpga,134839690,Verilog,fpga,111,4,2023-07-10 19:34:11+00:00,[],None
58,https://github.com/neelabhro/Basys3-FPGA-FSM-Pattern-Recognition.git,2018-04-25 18:51:46+00:00,Code for FSM for which patterns can be edited and set using Basys3 FPGA by Diligent(Xilinx),1,neelabhro/Basys3-FPGA-FSM-Pattern-Recognition,131050285,Verilog,Basys3-FPGA-FSM-Pattern-Recognition,5,4,2022-06-03 20:41:56+00:00,[],None
59,https://github.com/hanxiao2017/verilog-32-bit-fp-mul.git,2018-05-17 07:49:22+00:00,"Verilog implementation of a 32-bit floating point multiplier, and a SystemVerilog/Python testbench.",1,hanxiao2017/verilog-32-bit-fp-mul,133778407,Verilog,verilog-32-bit-fp-mul,3770,4,2023-07-18 07:05:20+00:00,[],None
60,https://github.com/andykarpov/rk86-zxuno.git,2018-05-03 19:21:44+00:00,,1,andykarpov/rk86-zxuno,132039962,Verilog,rk86-zxuno,246,4,2022-10-06 13:42:25+00:00,[],None
61,https://github.com/osafune/clfg_component.git,2018-05-25 11:40:27+00:00,Simple CameraLink frame-grabber,2,osafune/clfg_component,134848504,Verilog,clfg_component,16,4,2022-04-28 15:26:23+00:00,[],None
62,https://github.com/yyong119/EI332-SourceCode.git,2018-05-14 13:44:17+00:00,Verilog&latex source code for computer architecture lab,3,yyong119/EI332-SourceCode,133366969,Verilog,EI332-SourceCode,40184,3,2023-02-17 07:05:17+00:00,[],None
63,https://github.com/junlinwan/Huffman_encoder.git,2018-04-27 11:52:36+00:00,Huffman encoder realized in Verilog. Used for 0~9 characters.,0,junlinwan/Huffman_encoder,131290069,Verilog,Huffman_encoder,7,3,2024-02-14 11:58:04+00:00,[],None
64,https://github.com/neelabhro/Complex-Adder-with-SSD.git,2018-04-24 06:11:04+00:00,Complex Adder with Seven Segment Display,1,neelabhro/Complex-Adder-with-SSD,130804858,Verilog,Complex-Adder-with-SSD,4,3,2022-06-03 20:43:56+00:00,"['fpga', 'basys3', 'fsm', 'finite-state-machine', 'seven-segments-display', 'adder']",None
65,https://github.com/akhil-123/Integrated-Bit-Error-Ratio-Tester.git,2018-05-20 05:56:43+00:00,,1,akhil-123/Integrated-Bit-Error-Ratio-Tester,134123908,Verilog,Integrated-Bit-Error-Ratio-Tester,5281,3,2023-09-25 01:10:05+00:00,[],None
66,https://github.com/Digilent/Cora-Z7-07S-Basic-IO.git,2018-05-24 18:50:55+00:00,,0,Digilent/Cora-Z7-07S-Basic-IO,134756311,Verilog,Cora-Z7-07S-Basic-IO,12,3,2024-01-24 20:36:36+00:00,[],None
67,https://github.com/byuccl/ipassurance.git,2018-05-08 02:29:24+00:00,,3,byuccl/ipassurance,132542610,Verilog,ipassurance,3384831,3,2022-09-30 14:04:53+00:00,[],None
68,https://github.com/samdejong86/Arria-V-ADC-Ethernet.git,2018-04-24 21:12:52+00:00,Transfers data from an ADC to a PC via ethernet,2,samdejong86/Arria-V-ADC-Ethernet,130914358,Verilog,Arria-V-ADC-Ethernet,24797,3,2023-04-13 10:49:19+00:00,"['arria-v', 'quartus', 'altera-fpga', 'nios2', 'socket', 'telnet', 'adc', 'ethernet', 'verilog', 'vhdl']",None
69,https://github.com/Jagannaths3/async_fifo.git,2018-05-13 01:07:25+00:00,synthesizable asynchronous fifo verilog code,1,Jagannaths3/async_fifo,133195347,Verilog,async_fifo,17,3,2022-01-28 16:12:59+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/BoHauHuang/Single-Cycle-CPU.git,2018-05-10 13:07:55+00:00,CPU Labs,0,BoHauHuang/Single-Cycle-CPU,132901810,Verilog,Single-Cycle-CPU,2487,3,2023-01-26 11:18:03+00:00,['computerarchitecture'],None
71,https://github.com/alaasal/VSMP.git,2018-04-28 19:00:03+00:00,,1,alaasal/VSMP,131436342,Verilog,VSMP,102,2,2018-06-08 16:35:19+00:00,[],None
72,https://github.com/T7nirvana/pipeline_CPUdesign.git,2018-04-21 12:20:53+00:00,support only for MIPS architecture,0,T7nirvana/pipeline_CPUdesign,130470998,Verilog,pipeline_CPUdesign,14,2,2021-03-16 02:07:11+00:00,[],None
73,https://github.com/AloriumTechnology/XLR8HardwareSerial.git,2018-05-08 20:59:57+00:00,,0,AloriumTechnology/XLR8HardwareSerial,132664439,Verilog,XLR8HardwareSerial,35,2,2023-04-03 02:09:11+00:00,[],https://api.github.com/licenses/lgpl-2.1
74,https://github.com/Xiryl/univr.git,2018-05-03 15:12:22+00:00,A collection of files made @ University of Verona,0,Xiryl/univr,132013053,Verilog,univr,71888,2,2024-04-04 09:04:06+00:00,[],None
75,https://github.com/ayushgupta98/Ascii-to-Binary-Converter.git,2018-05-12 23:25:03+00:00,ASCII to Binary Converter,0,ayushgupta98/Ascii-to-Binary-Converter,133190547,Verilog,Ascii-to-Binary-Converter,130,2,2022-02-19 04:45:07+00:00,"['verilog', 'ascii', 'ascii-to-binary', 'modelsim']",None
76,https://github.com/Yang-J-LIN/DigitalCalendarAndCLock.git,2018-05-08 12:41:43+00:00,A verilog HDL implementation odd digital calendar and clock.,0,Yang-J-LIN/DigitalCalendarAndCLock,132607286,Verilog,DigitalCalendarAndCLock,8,2,2020-04-21 14:38:29+00:00,['verilog'],None
77,https://github.com/tch0/toy_cpu.git,2018-05-17 13:43:53+00:00,A MIPS32-like five-stage pipeline soft-core toy cpu.  ,3,tch0/toy_cpu,133819542,Verilog,toy_cpu,1390,2,2024-02-02 07:29:19+00:00,[],https://api.github.com/licenses/mit
78,https://github.com/varung2/FPGA-Tank-Wars.git,2018-05-14 18:05:33+00:00,Created Tank Wars using System Verilog for ECE385,0,varung2/FPGA-Tank-Wars,133402294,Verilog,FPGA-Tank-Wars,56966,2,2023-03-25 16:24:28+00:00,"['systemverilog', 'verilog-project', 'vga-controller', 'usb-driver']",None
79,https://github.com/jbp261/Digital-and-Analog-Clock-using-FPGA.git,2018-05-23 21:34:46+00:00,Display of various animated digital and analog clock using VGA control in FPGA,0,jbp261/Digital-and-Analog-Clock-using-FPGA,134627911,Verilog,Digital-and-Analog-Clock-using-FPGA,432,2,2023-02-24 12:13:24+00:00,"['vivado', 'fpga-board', 'vga-controller', 'embedded-c', 'verilog-project']",https://api.github.com/licenses/mit
80,https://github.com/BU-EC551/FPGAng.git,2018-04-30 19:14:05+00:00,,2,BU-EC551/FPGAng,131636425,Verilog,FPGAng,123391,2,2021-05-16 23:42:21+00:00,[],None
81,https://github.com/AloriumTechnology/XLR8Wire.git,2018-05-11 15:56:57+00:00,,0,AloriumTechnology/XLR8Wire,133060065,Verilog,XLR8Wire,40,2,2021-03-02 11:55:26+00:00,[],https://api.github.com/licenses/lgpl-2.1
82,https://github.com/lambdalainen/transconv-fpga.git,2018-05-06 21:35:40+00:00,Transposed Convolution implemented on FPGA with Verilog,0,lambdalainen/transconv-fpga,132377858,Verilog,transconv-fpga,249,2,2024-04-10 10:11:11+00:00,[],https://api.github.com/licenses/apache-2.0
83,https://github.com/OrionInnov/fpga-test.git,2018-05-01 05:34:53+00:00,Simple test code for verifying FPGA PCB designs.,0,OrionInnov/fpga-test,131680102,Verilog,fpga-test,18,2,2018-06-06 02:25:01+00:00,[],None
84,https://github.com/neelabhro/FSM-Verilog-.git,2018-04-24 05:41:49+00:00,Door Lock with provision to set the password in Real Time,0,neelabhro/FSM-Verilog-,130801955,Verilog,FSM-Verilog-,15,2,2022-06-03 20:43:29+00:00,"['fsm-library', 'verilog', 'fpga', 'basys3', 'diligent', 'xilinx-vivado', 'finite-state-machine', 'door-lock']",None
85,https://github.com/middleyuan/FPGA_motorPositionCotrol.git,2018-04-24 16:00:43+00:00,,1,middleyuan/FPGA_motorPositionCotrol,130880059,Verilog,FPGA_motorPositionCotrol,62,2,2022-09-02 14:38:31+00:00,[],None
86,https://github.com/yskab/ov7670.git,2018-05-11 09:34:35+00:00,Verilog Implementation to capture a frame from ov7670 camera module,2,yskab/ov7670,133020234,Verilog,ov7670,53,2,2023-02-07 16:55:09+00:00,[],None
87,https://github.com/yueluohub/counter.git,2018-05-19 03:29:28+00:00,,0,yueluohub/counter,134026204,Verilog,counter,373,2,2020-10-16 07:02:25+00:00,[],None
88,https://github.com/roo16kie/MUX_verilog.git,2018-05-25 12:46:26+00:00,Using verilog to implement Mux_2_to_1 and Mux_4_to_1 . Verifying them by testbench .,1,roo16kie/MUX_verilog,134855126,Verilog,MUX_verilog,69,2,2021-05-21 13:40:50+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/alefais/rtt-18-fpga.git,2018-05-17 07:44:09+00:00,Verilog project of the Networks and Technologies for Telecommunications course of the Computer Science and Networking Master's Degree @ University of Pisa,0,alefais/rtt-18-fpga,133777798,Verilog,rtt-18-fpga,12,2,2022-04-21 01:20:18+00:00,"['fpga', 'verilog', 'quartus', 'hdl']",None
90,https://github.com/hypernyan/uart_hdl.git,2018-05-23 14:36:44+00:00,A Verilog implementation of UART,1,hypernyan/uart_hdl,134582842,Verilog,uart_hdl,13,2,2022-02-17 21:49:07+00:00,[],None
91,https://github.com/kiliczsh/CSE338-Project2.git,2018-05-15 17:53:36+00:00,,0,kiliczsh/CSE338-Project2,133553289,Verilog,CSE338-Project2,135,2,2024-01-28 04:07:27+00:00,[],None
92,https://github.com/gsoosk/MIPS-SingleCycle.git,2018-05-08 07:58:19+00:00,MIPS single cycle implemention,0,gsoosk/MIPS-SingleCycle,132574683,Verilog,MIPS-SingleCycle,389,2,2020-07-03 08:13:51+00:00,[],None
93,https://github.com/leslievan/verilog.git,2018-05-08 10:37:30+00:00,计算机组成原理实验,1,leslievan/verilog,132593961,Verilog,verilog,14251,2,2023-01-28 13:44:12+00:00,[],None
94,https://github.com/XsarfrazX/designofsinecosine.git,2018-05-07 19:05:21+00:00,Design of Sine & Cosine Using Look up table(LUT) & COordinate Rotation DIgital Computer(CORDIC) method using Verilog,1,XsarfrazX/designofsinecosine,132504767,Verilog,designofsinecosine,7286,2,2023-04-05 09:16:59+00:00,[],None
95,https://github.com/neelabhro/Multiplier-.git,2018-04-24 05:49:22+00:00,,0,neelabhro/Multiplier-,130802671,Verilog,Multiplier-,2,2,2022-06-03 20:43:42+00:00,"['verilog', 'basys3', 'fpga']",None
96,https://github.com/mankeli/verilator-example.git,2018-05-03 17:00:42+00:00,Small example on how to use Verilator,1,mankeli/verilator-example,132025528,Verilog,verilator-example,1,2,2021-11-16 06:52:38+00:00,[],None
97,https://github.com/Chana030102/PDP8_FP.git,2018-05-25 20:08:56+00:00,Implementing the PDP-8 with IEEE 754 Floating Point operations,0,Chana030102/PDP8_FP,134900228,Verilog,PDP8_FP,1123,2,2024-04-09 13:08:12+00:00,[],None
98,https://github.com/christianborao/EE354Project.git,2018-04-20 03:00:25+00:00,Final project for EE354 (Introduction to Digital Circuits) at the University of Southern California. We designed a maze that can be navigated using buttons on the Digilent Nexys3 Board.,0,christianborao/EE354Project,130300944,Verilog,EE354Project,665,1,2022-09-11 23:31:51+00:00,[],None
99,https://github.com/FluorineDog/Laji-IntelKnightsLanding.git,2018-05-13 07:02:38+00:00,"course project, principles of computer organization",0,FluorineDog/Laji-IntelKnightsLanding,133213562,Verilog,Laji-IntelKnightsLanding,202,1,2020-09-02 18:22:37+00:00,[],None
100,https://github.com/BU-EC551/FPGA-Game-Studio.git,2018-04-30 18:14:43+00:00,,0,BU-EC551/FPGA-Game-Studio,131630713,Verilog,FPGA-Game-Studio,26549,1,2021-05-16 23:41:18+00:00,[],None
101,https://github.com/develone/uart_rxtx.git,2018-04-22 22:28:27+00:00,,0,develone/uart_rxtx,130613012,Verilog,uart_rxtx,4827,1,2021-02-04 05:22:50+00:00,[],None
102,https://github.com/kkrizka/endeavour_firmware.git,2018-05-04 23:27:48+00:00,Testbench for playing with the Endeavour protocol used by AMACv2.,0,kkrizka/endeavour_firmware,132198105,Verilog,endeavour_firmware,28,1,2022-06-21 20:43:10+00:00,"['firmware', 'atlas', 'testbench', 'endeavour', 'hdlmake']",None
103,https://github.com/yukunchen113/StepperMotorASIP.git,2018-04-25 21:04:15+00:00,Verilog Code creating an ASIP to control a stepper motor,1,yukunchen113/StepperMotorASIP,131063483,Verilog,StepperMotorASIP,1692,1,2022-06-22 22:16:36+00:00,[],None
104,https://github.com/wenalan123/lcd1602_alarm_FPGA.git,2018-04-24 13:02:17+00:00,,0,wenalan123/lcd1602_alarm_FPGA,130855189,Verilog,lcd1602_alarm_FPGA,7798,1,2021-06-25 10:30:34+00:00,[],None
105,https://github.com/abhipatil123/ARM-verilog-project.git,2018-05-13 01:55:42+00:00,Reverse Engineered 32-bit ARM processor with 8-bit data bus and decoding multiple ISAs,0,abhipatil123/ARM-verilog-project,133197608,Verilog,ARM-verilog-project,357,1,2021-08-15 15:51:28+00:00,[],None
106,https://github.com/SashankPB/Tug-of-War-Game.git,2018-04-30 07:08:08+00:00,Tug of War Game Verilog - FPGA,0,SashankPB/Tug-of-War-Game,131565894,Verilog,Tug-of-War-Game,8,1,2024-04-06 13:01:28+00:00,[],None
107,https://github.com/sharuijinfriend/Stopwatch-Based-On-FPGA.git,2018-05-04 13:25:36+00:00,西交VHDL与FPGA小组作业-数字跑表，verilog，异步电路,1,sharuijinfriend/Stopwatch-Based-On-FPGA,132143437,Verilog,Stopwatch-Based-On-FPGA,3,1,2020-06-17 15:02:48+00:00,[],None
108,https://github.com/Martoni/TapTempoASIC.git,2018-05-04 09:17:37+00:00,Faire un composant en silicium pour TapTempo,1,Martoni/TapTempoASIC,132117894,Verilog,TapTempoASIC,79,1,2023-07-04 07:53:43+00:00,[],None
109,https://github.com/SaraSaffari/CA_P3.git,2018-05-05 19:50:18+00:00,,0,SaraSaffari/CA_P3,132279662,Verilog,CA_P3,32,1,2018-05-31 09:44:45+00:00,[],None
110,https://github.com/adumont/uartrx-fifo.git,2018-05-14 19:17:26+00:00,Simple UART RX that fills a FIFO queue. Pop the FIFO to LEDs by pressing the button,0,adumont/uartrx-fifo,133410183,Verilog,uartrx-fifo,18,1,2018-06-11 19:43:51+00:00,"['verilog', 'fpga', 'fpgawars', 'icezumalhambra', 'fifo', 'uart', 'serial']",None
111,https://github.com/chi-wei-fu-vi/xilinx_ip.git,2018-05-17 20:00:59+00:00,,0,chi-wei-fu-vi/xilinx_ip,133862535,Verilog,xilinx_ip,276,1,2020-12-12 17:51:57+00:00,[],None
112,https://github.com/jasperzhong/mips_cpu.git,2018-04-30 19:29:38+00:00,Final Project of Spring 2018 Principle of Computer Composition  at Tongji Univ.,1,jasperzhong/mips_cpu,131637824,Verilog,mips_cpu,30,1,2019-07-08 16:20:28+00:00,[],None
113,https://github.com/BU-EC551/Microfluidic-Flow-Control.git,2018-04-27 02:01:18+00:00,,2,BU-EC551/Microfluidic-Flow-Control,131232202,Verilog,Microfluidic-Flow-Control,70553,1,2018-05-03 02:16:44+00:00,[],None
114,https://github.com/openflow2018/netfpga_10g_GET.git,2018-05-05 07:21:20+00:00,,4,openflow2018/netfpga_10g_GET,132224623,Verilog,netfpga_10g_GET,103181,1,2018-11-30 05:55:50+00:00,[],None
115,https://github.com/neelabhro/FSM.git,2018-04-24 05:47:33+00:00,,0,neelabhro/FSM,130802508,Verilog,FSM,4,1,2020-09-10 19:52:45+00:00,[],None
116,https://github.com/SongyuanZhao/v6_pcie_test.git,2018-04-24 06:40:48+00:00,,1,SongyuanZhao/v6_pcie_test,130808168,Verilog,v6_pcie_test,9427,1,2021-02-03 03:17:42+00:00,[],None
117,https://github.com/tiff-cat/Dino-Runner.git,2018-05-08 01:19:38+00:00,A Verilog recreation of the Chrome T-Rex Runner game.,1,tiff-cat/Dino-Runner,132535602,Verilog,Dino-Runner,12,1,2023-03-16 07:12:16+00:00,[],None
118,https://github.com/sarthi92/cpu_risc.git,2018-04-30 06:59:19+00:00,Verilog implementation of 16-bit RISC Processor with 4-stage pipeline,1,sarthi92/cpu_risc,131565209,Verilog,cpu_risc,53,1,2024-02-24 13:24:31+00:00,"['verilog', 'cpu-design', 'risc-processor']",None
119,https://github.com/zzzDavid/5-Level-Piplined-Processor.git,2018-05-23 07:41:51+00:00,"Coursework from: Digital Integrated Circuit Design, Sun Yat-sen University.",0,zzzDavid/5-Level-Piplined-Processor,134532460,Verilog,5-Level-Piplined-Processor,1644,1,2018-11-20 13:45:45+00:00,[],None
120,https://github.com/yutongshen/ICContest-2012-Final-MultiBankFilter.git,2018-05-06 09:15:06+00:00,,0,yutongshen/ICContest-2012-Final-MultiBankFilter,132323429,Verilog,ICContest-2012-Final-MultiBankFilter,38206,1,2020-02-14 03:26:56+00:00,[],None
121,https://github.com/analogist/WTFPGA-Teardown.git,2018-05-14 23:15:55+00:00,Verilog code during @securelyfitz WTFpga course during Teardown 2018,0,analogist/WTFPGA-Teardown,133432137,Verilog,WTFPGA-Teardown,2,1,2018-10-18 01:02:35+00:00,[],None
122,https://github.com/eldenchang/AES_Accelerator.git,2018-04-23 06:18:49+00:00,An AES accelerator ASIC functional block designed using system verilog,0,eldenchang/AES_Accelerator,130648892,Verilog,AES_Accelerator,10507,1,2023-03-05 04:04:25+00:00,[],None
123,https://github.com/NadaElokaily/ALU-.git,2018-04-20 20:33:45+00:00,verilog ALU ,1,NadaElokaily/ALU-,130411306,Verilog,ALU-,1,1,2020-09-27 21:45:35+00:00,"['alu', 'verilog', 'mux']",None
124,https://github.com/roo16kie/Sort_verilog.git,2018-05-25 15:05:14+00:00,Using verilog to implement positive number sorting problem by 3 different way .  ,0,roo16kie/Sort_verilog,134871193,Verilog,Sort_verilog,6,1,2018-12-13 22:52:39+00:00,[],https://api.github.com/licenses/mit
125,https://github.com/imjustadog/AE-XILLYBUS.git,2018-04-20 08:56:58+00:00,for master graduate（signal capture section）,1,imjustadog/AE-XILLYBUS,130336834,Verilog,AE-XILLYBUS,19197,1,2019-09-04 06:31:47+00:00,['xilinx-fpga'],None
126,https://github.com/zhuangzi926/MIPS-pipeline-CPU.git,2018-05-08 13:34:11+00:00,MIPS pipeline CPU for experiment of computer organization and design,0,zhuangzi926/MIPS-pipeline-CPU,132613794,Verilog,MIPS-pipeline-CPU,16,1,2018-09-28 12:26:09+00:00,[],None
127,https://github.com/qosch/FpgaServoDrive.git,2018-05-18 09:50:45+00:00,,1,qosch/FpgaServoDrive,133935997,Verilog,FpgaServoDrive,1012,1,2023-03-12 04:52:52+00:00,[],https://api.github.com/licenses/gpl-3.0
128,https://github.com/gabrielsm0405/SD-Project-2.git,2018-05-25 10:20:53+00:00,Projeto de somador e subtrator controlado remotamente,1,gabrielsm0405/SD-Project-2,134840807,Verilog,SD-Project-2,14507,1,2018-08-25 13:34:38+00:00,[],None
129,https://github.com/develone/07118catzip.git,2018-05-17 14:45:00+00:00,A ZipCPU demonstration port for the catboard based on icozip both Lattice HX8K FPGA ,0,develone/07118catzip,133827500,Verilog,07118catzip,15914,1,2021-09-20 00:52:14+00:00,[],None
130,https://github.com/Pol3V4ulter/Autolife.git,2018-04-30 00:51:50+00:00,,0,Pol3V4ulter/Autolife,131542400,Verilog,Autolife,14290,1,2020-10-17 13:26:22+00:00,[],None
131,https://github.com/4497cv/MIPS_Unicycle_Processor.git,2018-04-20 12:25:35+00:00,Mips Unicycle Processor; coded in verilog.,1,4497cv/MIPS_Unicycle_Processor,130358971,Verilog,MIPS_Unicycle_Processor,25114,1,2021-11-05 14:59:04+00:00,[],None
132,https://github.com/Nathees/Neural_processor.git,2018-05-20 11:29:43+00:00,,3,Nathees/Neural_processor,134144658,Verilog,Neural_processor,3487,1,2019-09-16 15:07:06+00:00,[],None
133,https://github.com/ausbin/lc3datapath.git,2018-05-12 00:45:39+00:00,LC-3 datapath in verilog,0,ausbin/lc3datapath,133101559,Verilog,lc3datapath,15,1,2018-05-18 21:41:10+00:00,[],None
134,https://github.com/Ming90tj/gw300.git,2018-05-07 13:15:42+00:00,Used xilinx zc702 and AD9361 to drive SX1301,0,Ming90tj/gw300,132463012,Verilog,gw300,39,1,2020-11-09 12:36:45+00:00,['lorawan-gateway'],None
135,https://github.com/lucasbrasilino/lbverilog-sm.git,2018-05-18 16:03:03+00:00,Collection of handy small modules in Verilog,0,lucasbrasilino/lbverilog-sm,133976382,Verilog,lbverilog-sm,14,1,2019-11-11 23:17:16+00:00,[],https://api.github.com/licenses/apache-2.0
136,https://github.com/adamsmasher/v68k.git,2018-05-20 06:26:54+00:00,verilog implementation of the 68000 (WIP),1,adamsmasher/v68k,134125580,Verilog,v68k,22,1,2021-09-10 22:50:30+00:00,[],None
137,https://github.com/antonpaquin/ec513-p2.git,2018-05-01 04:09:10+00:00,,0,antonpaquin/ec513-p2,131675135,Verilog,ec513-p2,95,1,2021-05-16 23:39:56+00:00,[],None
138,https://github.com/gusc/fpga_synth.git,2018-05-11 13:34:23+00:00,Finals work for digital device design course.,0,gusc/fpga_synth,133043770,Verilog,fpga_synth,221,1,2018-06-20 20:16:50+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/rikitoro/CDECsv_with_monitor.git,2018-05-19 07:20:57+00:00,SystemVerilog version of CDECv,0,rikitoro/CDECsv_with_monitor,134039772,Verilog,CDECsv_with_monitor,48386,1,2019-09-28 16:32:15+00:00,[],None
140,https://github.com/roo16kie/ALU_verilog.git,2018-05-25 14:37:17+00:00,Using verilog to implement ALU (Arithmetic Logic Unit) . Verifying it by testbench .,0,roo16kie/ALU_verilog,134867890,Verilog,ALU_verilog,957,1,2018-12-13 22:52:40+00:00,[],https://api.github.com/licenses/mit
141,https://github.com/dfzunigah/Digital_Electronics.git,2018-04-23 04:38:47+00:00,[COURSE] Some projects done in college,0,dfzunigah/Digital_Electronics,130640737,Verilog,Digital_Electronics,439,1,2022-04-16 21:37:46+00:00,"['verilog', 'vhdl', 'digital-electronics', 'counter', 'fpga', '7-segment', 'lcd16x2', 'clock']",None
142,https://github.com/IgnacioGoldman/NVDLA_repo.git,2018-05-17 17:23:04+00:00,,1,IgnacioGoldman/NVDLA_repo,133846468,Verilog,NVDLA_repo,243505,1,2021-07-06 15:12:09+00:00,[],None
143,https://github.com/AnasSaqib/MIPS-Implementation.git,2018-05-03 20:20:50+00:00,"Digital Computer Architecture. Assign3_mips.v - Verilog implementation of a given MIPS design; single clock cycle implementation, no pipelining. Details in ""MIPS Implementation.pdf""",0,AnasSaqib/MIPS-Implementation,132045371,Verilog,MIPS-Implementation,70,1,2021-05-17 20:34:41+00:00,[],None
144,https://github.com/ryanmjacobs/stopwatch.git,2018-05-02 17:21:44+00:00,"CS M152A, Lab 3",0,ryanmjacobs/stopwatch,131883530,Verilog,stopwatch,4914,1,2021-04-06 01:14:12+00:00,[],None
145,https://github.com/BU-EC551/BRISC_Bros.git,2018-05-01 17:53:24+00:00,,0,BU-EC551/BRISC_Bros,131744744,Verilog,BRISC_Bros,790,1,2021-05-16 23:42:41+00:00,[],None
146,https://github.com/b01inch/CVSD18-LMFE.git,2018-05-06 21:05:08+00:00,Local Median Filter Engine,0,b01inch/CVSD18-LMFE,132375929,Verilog,CVSD18-LMFE,11,1,2020-12-02 08:20:49+00:00,[],None
147,https://github.com/lmpizarroTestB/verilogTest.git,2018-05-07 20:01:58+00:00,learning to program verilog,1,lmpizarroTestB/verilogTest,132510556,Verilog,verilogTest,792,1,2020-02-15 04:55:16+00:00,"['fpga', 'microcontroller', 'digital-filters']",None
148,https://github.com/hannahvsawiuk/CPEN311.git,2018-04-23 00:17:51+00:00,Digital Systems Design,3,hannahvsawiuk/CPEN311,130619005,Verilog,CPEN311,23076,1,2024-04-04 22:21:34+00:00,[],None
149,https://github.com/xenomachina/tf530.git,2018-05-07 16:18:01+00:00,tf530,8,xenomachina/tf530,132486588,Verilog,tf530,8536,1,2023-08-24 15:55:35+00:00,[],https://api.github.com/licenses/gpl-2.0
150,https://github.com/shehan1995/Downsampling-Processor.git,2018-05-13 17:25:23+00:00,Image downsampling processor with FPGA Verilog,0,shehan1995/Downsampling-Processor,133259152,Verilog,Downsampling-Processor,4,1,2019-07-29 18:16:11+00:00,[],None
151,https://github.com/MDSummer2018/SHA3.git,2018-05-23 15:10:09+00:00,Implementation of SHA3 Hash,1,MDSummer2018/SHA3,134587348,Verilog,SHA3,3222,1,2021-05-25 08:21:55+00:00,[],None
152,https://github.com/Qinka/mojov3-testing.git,2018-04-29 06:59:52+00:00,A testing project of Mojo (v3),1,Qinka/mojov3-testing,131473143,Verilog,mojov3-testing,31,1,2021-01-05 09:45:04+00:00,[],https://api.github.com/licenses/gpl-3.0
153,https://github.com/jh01010011/MULTIPLY_ACCUMULATORS-MAC.git,2018-05-16 14:17:15+00:00,  Design multiply-accumulators (MAC) using combinational and sequential logic,0,jh01010011/MULTIPLY_ACCUMULATORS-MAC,133676491,Verilog,MULTIPLY_ACCUMULATORS-MAC,563,1,2018-08-07 08:10:16+00:00,[],None
154,https://github.com/river-li/pipelinedcpu.git,2018-05-06 00:08:52+00:00,,0,river-li/pipelinedcpu,132293742,Verilog,pipelinedcpu,8,1,2018-12-27 15:11:54+00:00,[],None
155,https://github.com/helloAg/fir64.git,2018-05-08 08:01:35+00:00,a 64tap fir filter and matlab scripts,0,helloAg/fir64,132575094,Verilog,fir64,71,1,2019-08-31 23:27:04+00:00,[],None
156,https://github.com/chinkwo/uart_frame.git,2018-05-10 14:09:57+00:00,UART帧协议实现,2,chinkwo/uart_frame,132909424,Verilog,uart_frame,48,1,2018-05-17 00:57:34+00:00,[],None
157,https://github.com/ketchup1128/Vcode.git,2018-04-20 02:22:24+00:00,DNN_PE,0,ketchup1128/Vcode,130297122,Verilog,Vcode,12,1,2023-10-10 06:47:02+00:00,[],None
158,https://github.com/MMSaiKiran/AES_Verilog.git,2018-04-29 23:20:35+00:00,Advanced Encryption Standard (AES) Algorithm in Verilog HDL,0,MMSaiKiran/AES_Verilog,131537809,Verilog,AES_Verilog,8,1,2018-09-13 08:59:30+00:00,[],None
159,https://github.com/CarolSum/SingleCPU.git,2018-05-21 12:14:46+00:00,计组实验设计,0,CarolSum/SingleCPU,134264785,Verilog,SingleCPU,314,1,2021-03-22 10:46:01+00:00,[],None
160,https://github.com/stdio2016/SwHw_HARD.git,2018-04-30 10:55:10+00:00,軟硬體協同很難,0,stdio2016/SwHw_HARD,131584919,Verilog,SwHw_HARD,2763,1,2018-07-05 16:18:30+00:00,[],None
161,https://github.com/emrebulbul23/SingleCycle-ARM-CPU-Simple-Implementation.git,2018-05-02 09:57:32+00:00,A very simple implementation of a single cycle ARM CPU with a fairly reduced instruction set.,1,emrebulbul23/SingleCycle-ARM-CPU-Simple-Implementation,131831990,Verilog,SingleCycle-ARM-CPU-Simple-Implementation,10,1,2022-07-28 14:13:47+00:00,"['arm', 'verilog', 'single-cycle', 'computer-architecture']",None
162,https://github.com/antonpaquin/ec513-demo.git,2018-05-01 18:03:41+00:00,,0,antonpaquin/ec513-demo,131745797,Verilog,ec513-demo,52,1,2021-05-16 23:40:10+00:00,[],None
163,https://github.com/beenfhb/Neural-Networks-on-FPGA.git,2018-04-28 01:09:44+00:00,,0,beenfhb/Neural-Networks-on-FPGA,131358616,Verilog,Neural-Networks-on-FPGA,120,1,2023-03-21 10:41:28+00:00,[],https://api.github.com/licenses/lgpl-2.1
164,https://github.com/ankitakash2007/COL216_LabAssignments.git,2018-04-20 08:09:13+00:00, Lab assignments from Computer Architecture,0,ankitakash2007/COL216_LabAssignments,130330813,Verilog,COL216_LabAssignments,204,1,2022-03-22 14:26:57+00:00,[],None
165,https://github.com/Alamin02/verilog-exercise.git,2018-05-02 09:54:13+00:00,"Exercise Verilog programs- ADDER, COUNTER, MULTIPLEXER with test bench",0,Alamin02/verilog-exercise,131831582,Verilog,verilog-exercise,3,1,2022-05-23 03:48:13+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/FooJiaYin/verilog.git,2018-05-24 19:29:44+00:00,,0,FooJiaYin/verilog,134760055,Verilog,verilog,33045,1,2022-07-05 18:03:35+00:00,[],None
167,https://github.com/thiagohenrique1/CPU.git,2018-05-17 04:17:30+00:00,RISC CPU written in Verilog,0,thiagohenrique1/CPU,133757971,Verilog,CPU,231,1,2020-08-27 13:00:31+00:00,[],None
168,https://github.com/wcycw/ALD-RFFT.git,2018-05-08 18:32:14+00:00,,1,wcycw/ALD-RFFT,132649308,Verilog,ALD-RFFT,19814,1,2023-09-18 07:06:01+00:00,[],None
169,https://github.com/RagingFlames/ARMv8.git,2018-05-09 14:25:24+00:00,ARMv8 Processor,0,RagingFlames/ARMv8,132768554,Verilog,ARMv8,42,1,2019-04-22 03:06:17+00:00,[],None
170,https://github.com/ibreakoutx/fpga.git,2018-04-28 16:46:09+00:00,,0,ibreakoutx/fpga,131427141,Verilog,fpga,70273,0,2018-04-28 17:16:59+00:00,[],None
171,https://github.com/algorhyme/FFT.git,2018-04-29 00:59:09+00:00,,0,algorhyme/FFT,131455459,Verilog,FFT,5,0,2020-08-01 02:58:24+00:00,[],None
172,https://github.com/brandon-t-nguyen/dkstr.git,2018-04-29 09:33:12+00:00,Pathfinding HW accelerator for EE 382N.4: Advanced MCU Systems,0,brandon-t-nguyen/dkstr,131481921,Verilog,dkstr,276,0,2018-05-03 09:50:02+00:00,[],None
173,https://github.com/solanoam/biu-verilog.git,2018-05-17 13:21:45+00:00,,0,solanoam/biu-verilog,133816630,Verilog,biu-verilog,40,0,2018-08-04 20:58:25+00:00,[],None
174,https://github.com/Earldu/Mult_product.git,2018-05-17 06:30:13+00:00,This is a configurable multifunction unit.,0,Earldu/Mult_product,133769131,Verilog,Mult_product,584,0,2018-05-17 06:55:52+00:00,[],None
175,https://github.com/kusholbhattacharjee/PurdueECE.git,2018-05-17 06:35:06+00:00,All code from Purdue ECE classes,0,kusholbhattacharjee/PurdueECE,133769657,Verilog,PurdueECE,38484,0,2020-09-02 19:14:33+00:00,[],None
176,https://github.com/arsarm1/Verilog-Blocking-NonBlocking.git,2018-05-23 06:01:02+00:00,Difference between Blocking and Non-Blocking Assignment in Verilog,0,arsarm1/Verilog-Blocking-NonBlocking,134520807,Verilog,Verilog-Blocking-NonBlocking,61,0,2018-08-29 05:07:14+00:00,[],None
177,https://github.com/hstktsh-2018-2020/twin_power_adjustment.git,2018-05-10 06:38:14+00:00,,0,hstktsh-2018-2020/twin_power_adjustment,132859308,Verilog,twin_power_adjustment,26,0,2018-05-10 06:38:59+00:00,[],None
178,https://github.com/AashitaP/M152A.git,2018-05-10 18:26:56+00:00,Spring '18,0,AashitaP/M152A,132939249,Verilog,M152A,245,0,2018-05-10 18:40:01+00:00,[],None
179,https://github.com/bertabus-zz/HelloWorlds.git,2018-04-27 03:50:02+00:00,Just a bunch of hello world examples for easy copy paste when I need one.,0,bertabus-zz/HelloWorlds,131242578,Verilog,HelloWorlds,16,0,2018-04-27 03:51:45+00:00,[],https://api.github.com/licenses/gpl-3.0
180,https://github.com/Arna-Maity/Verilog_Modules.git,2018-05-05 06:09:54+00:00,This repository contains a few useful Verilog modules,0,Arna-Maity/Verilog_Modules,132220215,Verilog,Verilog_Modules,64,0,2020-05-14 16:47:06+00:00,"['verilog-modules', 'verilog', 'verilog-programs', 'digitaldesign']",https://api.github.com/licenses/gpl-3.0
181,https://github.com/tarunky1/crypto1.git,2018-04-23 08:23:00+00:00,,0,tarunky1/crypto1,130664162,Verilog,crypto1,6,0,2018-04-23 08:25:10+00:00,[],None
182,https://github.com/SagarParekh/Hardware-Acceleration-and-FPGA.git,2018-05-04 21:13:04+00:00,,0,SagarParekh/Hardware-Acceleration-and-FPGA,132189656,Verilog,Hardware-Acceleration-and-FPGA,77262,0,2018-05-14 23:59:29+00:00,[],None
183,https://github.com/OscarEMoreno/EC3731_Proyecto.git,2018-05-09 00:20:33+00:00,"Actualización de archivos útiles, utilizados para llevar a cabo el proyecto de Arquitectura del Computador II.",0,OscarEMoreno/EC3731_Proyecto,132679462,Verilog,EC3731_Proyecto,25,0,2018-07-30 05:52:27+00:00,[],None
184,https://github.com/chouyucheng/ICContest-2018-Preliminary-HuffmanCoding.git,2018-05-20 06:03:44+00:00,,1,chouyucheng/ICContest-2018-Preliminary-HuffmanCoding,134124312,Verilog,ICContest-2018-Preliminary-HuffmanCoding,847,0,2018-05-20 14:17:24+00:00,[],None
185,https://github.com/suryachandra949/computerArchitecture-bits.git,2018-05-13 05:15:51+00:00,computer architecture project files bits course,0,suryachandra949/computerArchitecture-bits,133207813,Verilog,computerArchitecture-bits,458,0,2018-05-13 05:24:39+00:00,[],None
186,https://github.com/openflow2018/netfpga_10g_flow_1pkt.git,2018-05-13 01:39:05+00:00,DDoS Projects Completion,2,openflow2018/netfpga_10g_flow_1pkt,133196824,Verilog,netfpga_10g_flow_1pkt,62719,0,2018-05-13 01:50:21+00:00,[],None
187,https://github.com/JeonJiyoun/ComputerArchitecture.git,2018-05-13 14:32:16+00:00,2017-2 컴구 mips cpu,0,JeonJiyoun/ComputerArchitecture,133244765,Verilog,ComputerArchitecture,3,0,2020-04-09 06:56:51+00:00,[],None
188,https://github.com/smn98/Verilog-HDL.git,2018-05-14 22:24:49+00:00,Fpga designing using verilog,0,smn98/Verilog-HDL,133428159,Verilog,Verilog-HDL,16,0,2018-05-15 14:59:11+00:00,[],None
189,https://github.com/farbius/color_correction.git,2018-05-21 14:15:00+00:00,,0,farbius/color_correction,134278749,Verilog,color_correction,181,0,2018-05-21 14:16:55+00:00,[],None
190,https://github.com/sebhein/Side-Scroller.git,2018-04-26 01:43:39+00:00,A side scrolling game written in verilog where the player has to jump over obstacles and survive as long as possible,0,sebhein/Side-Scroller,131084538,Verilog,Side-Scroller,11,0,2019-01-29 00:36:59+00:00,[],None
191,https://github.com/linhewhu/MIPS-single-cycle-verilog-.git,2018-04-28 03:10:22+00:00,,0,linhewhu/MIPS-single-cycle-verilog-,131367563,Verilog,MIPS-single-cycle-verilog-,6,0,2018-04-28 03:14:23+00:00,[],None
192,https://github.com/systemban/computer-organization.git,2018-04-26 12:57:43+00:00,,0,systemban/computer-organization,131155928,Verilog,computer-organization,23,0,2019-07-05 05:23:11+00:00,[],None
193,https://github.com/tiankaisu/helloworld.git,2018-05-02 16:51:37+00:00,,0,tiankaisu/helloworld,131880267,Verilog,helloworld,12388,0,2018-05-02 19:04:15+00:00,[],None
194,https://github.com/Minkow/USTC-COD-Labwork.git,2018-05-23 18:47:16+00:00,组成原理大作业，实现MIPS指令集CPU,0,Minkow/USTC-COD-Labwork,134612234,Verilog,USTC-COD-Labwork,8,0,2018-05-23 18:51:56+00:00,[],None
195,https://github.com/MatCauthon/multiplier.git,2018-04-21 17:58:32+00:00,verilog,0,MatCauthon/multiplier,130499025,Verilog,multiplier,3,0,2018-04-21 18:00:36+00:00,[],None
196,https://github.com/luiserox/Noname.git,2018-05-15 17:50:48+00:00,A 32 bits Microcontroller based on RISC-V RV32I ISA,4,luiserox/Noname,133553031,Verilog,Noname,42,0,2018-06-21 02:31:21+00:00,[],None
197,https://github.com/kvnyijia/CO_single-cycle-cpu.git,2018-05-14 16:22:47+00:00,Computer Organization HW2,0,kvnyijia/CO_single-cycle-cpu,133390165,Verilog,CO_single-cycle-cpu,4,0,2019-11-07 18:34:59+00:00,[],None
198,https://github.com/junyoungkim22/architecture_lab6_no_cache.git,2018-05-08 10:38:57+00:00,,0,junyoungkim22/architecture_lab6_no_cache,132594091,Verilog,architecture_lab6_no_cache,43,0,2018-05-14 06:58:16+00:00,[],None
199,https://github.com/ghjeong12/architecture_lab6.git,2018-05-08 10:39:40+00:00,with cache,0,ghjeong12/architecture_lab6,132594162,Verilog,architecture_lab6,35,0,2018-05-14 08:57:03+00:00,[],None
200,https://github.com/Hiten98/ECE270.git,2018-04-23 21:29:56+00:00,ECE 270 Verilog code snippets for CPLD,0,Hiten98/ECE270,130759071,Verilog,ECE270,1090,0,2018-04-24 16:45:53+00:00,[],None
201,https://github.com/harrynguyen905/python_prgm.git,2018-04-26 21:05:17+00:00,,0,harrynguyen905/python_prgm,131210585,Verilog,python_prgm,2,0,2018-04-27 03:42:11+00:00,[],None
202,https://github.com/Gewery/snakeFPGA.git,2018-04-25 18:43:36+00:00,Snake game on FPGA board,0,Gewery/snakeFPGA,131049479,Verilog,snakeFPGA,13,0,2018-04-26 00:06:49+00:00,[],None
203,https://github.com/WHYaong/Yaong_Xilinx_FPGA.git,2018-05-03 16:57:25+00:00,xilinx fpga project,0,WHYaong/Yaong_Xilinx_FPGA,132025217,Verilog,Yaong_Xilinx_FPGA,1,0,2018-05-05 16:01:00+00:00,[],None
204,https://github.com/sqrta/cod-lab7.git,2018-05-23 09:16:12+00:00,2018 计算机组成原理 lab7 流水线CPU,0,sqrta/cod-lab7,134544179,Verilog,cod-lab7,16,0,2018-07-10 08:44:46+00:00,[],None
205,https://github.com/fomsixner/computer-structure.git,2018-05-22 08:29:55+00:00,计算机组成原理试验,0,fomsixner/computer-structure,134384685,Verilog,computer-structure,50,0,2018-05-29 11:31:53+00:00,[],None
206,https://github.com/farbius/cc_kelvin.git,2018-05-24 14:41:45+00:00,,0,farbius/cc_kelvin,134728710,Verilog,cc_kelvin,171,0,2018-05-24 14:42:32+00:00,[],None
207,https://github.com/kp2401075/hdmi_overlay.git,2018-05-14 04:27:42+00:00,hdmi overlay with fpga de10 nano board,0,kp2401075/hdmi_overlay,133304804,Verilog,hdmi_overlay,9095,0,2023-01-28 08:50:03+00:00,[],None
208,https://github.com/wanchope/verilog_study.git,2018-05-14 01:52:15+00:00,verilog learning and practices,0,wanchope/verilog_study,133291395,Verilog,verilog_study,13,0,2019-05-17 06:28:54+00:00,['verilog'],None
209,https://github.com/RockyRockyYang/cs233.git,2018-05-19 02:28:06+00:00,Code from computing architecture,3,RockyRockyYang/cs233,134022541,Verilog,cs233,53,0,2018-10-29 20:14:22+00:00,[],None
210,https://github.com/QZDMMX/Trochilus.git,2018-05-19 21:45:54+00:00,Trochilus Risc Processor,0,QZDMMX/Trochilus,134100164,Verilog,Trochilus,4,0,2018-05-19 22:56:46+00:00,[],None
211,https://github.com/ashmanskas/microzed_adrian.git,2018-05-17 20:08:05+00:00,sample microzed project for Adrian,0,ashmanskas/microzed_adrian,133863202,Verilog,microzed_adrian,156,0,2018-05-18 22:55:54+00:00,[],None
212,https://github.com/whattheheoxd/FullCalculator.git,2018-04-20 19:02:58+00:00,"Pipeline multiplication, CLA",0,whattheheoxd/FullCalculator,130403138,Verilog,FullCalculator,15,0,2018-04-20 19:04:00+00:00,[],None
213,https://github.com/victoriannelamp/460mlab6_final.git,2018-04-20 23:11:12+00:00,lets not kill github again lol,0,victoriannelamp/460mlab6_final,130421635,Verilog,460mlab6_final,318,0,2018-04-24 01:17:36+00:00,[],None
214,https://github.com/Ciskokid7/ECE552-Proccessor.git,2018-04-24 01:47:06+00:00,,0,Ciskokid7/ECE552-Proccessor,130780252,Verilog,ECE552-Proccessor,1817,0,2018-04-24 18:49:45+00:00,[],None
215,https://github.com/codepks/verilog_codes.git,2018-05-01 06:33:26+00:00,Contains codes of HDL in verilog language,0,codepks/verilog_codes,131683789,Verilog,verilog_codes,6,0,2018-05-01 12:40:28+00:00,[],None
216,https://github.com/VishalShrivastava/RISC-CPU.git,2018-04-25 05:55:30+00:00,  A Five Stage 32 Bit Pipelined RISC CPU ,0,VishalShrivastava/RISC-CPU,130957361,Verilog,RISC-CPU,10,0,2018-04-25 05:58:51+00:00,[],None
217,https://github.com/OctupusTea/DSDL.git,2018-04-28 06:55:54+00:00,,0,OctupusTea/DSDL,131382241,Verilog,DSDL,5,0,2023-01-28 18:32:33+00:00,[],None
218,https://github.com/nailtosun/314-project.git,2018-04-27 19:42:21+00:00,EE-314 project,0,nailtosun/314-project,131338184,Verilog,314-project,32094,0,2018-06-04 23:53:18+00:00,[],None
219,https://github.com/gtcasl/harmonica_v2.git,2018-05-01 15:56:34+00:00,,0,gtcasl/harmonica_v2,131732690,Verilog,harmonica_v2,2954,0,2018-05-01 16:00:40+00:00,[],None
220,https://github.com/HelloWorldSungin/RISC_mips_processor.git,2018-04-30 18:19:04+00:00,Implemented the RISC mips processor using Verilog,0,HelloWorldSungin/RISC_mips_processor,131631122,Verilog,RISC_mips_processor,57,0,2018-04-30 18:21:01+00:00,[],None
221,https://github.com/abdullahkady/mips-datapath.git,2018-04-30 09:42:16+00:00,Project for the Computer Architecture course (CSEN 601) in the German University in Cairo (GUC) - 2018  ,0,abdullahkady/mips-datapath,131578866,Verilog,mips-datapath,24,0,2018-05-10 14:27:04+00:00,[],None
222,https://github.com/Taku78U/MyModules.git,2018-05-05 11:35:07+00:00,My Modules (FPGA),0,Taku78U/MyModules,132242295,Verilog,MyModules,14,0,2018-06-07 14:10:44+00:00,[],None
223,https://github.com/VijaySanthoshAkula/ProcessorArchitectureProject.git,2018-04-23 09:01:44+00:00,,0,VijaySanthoshAkula/ProcessorArchitectureProject,130669319,Verilog,ProcessorArchitectureProject,13,0,2018-04-23 16:00:52+00:00,[],None
224,https://github.com/HelloWorldSungin/Cache_memory.git,2018-05-03 04:10:03+00:00,Developing Cache Memory that goes into the 32bit pipeline processor,0,HelloWorldSungin/Cache_memory,131940486,Verilog,Cache_memory,611,0,2018-06-18 21:41:10+00:00,[],None
225,https://github.com/nxqce/verilogExample.git,2018-05-07 06:36:17+00:00,,0,nxqce/verilogExample,132417626,Verilog,verilogExample,13,0,2018-05-18 16:21:39+00:00,[],None
226,https://github.com/CowDavid/DICD_HW3.git,2018-05-05 09:03:50+00:00,,0,CowDavid/DICD_HW3,132231687,Verilog,DICD_HW3,12,0,2019-11-25 13:43:31+00:00,[],None
227,https://github.com/ChunPanYung/mips.git,2018-05-14 03:48:27+00:00,mips project from Computer Architecture Class,0,ChunPanYung/mips,133301871,Verilog,mips,333,0,2023-01-27 23:06:05+00:00,[],None
228,https://github.com/ocykat/VerilogHDL.git,2018-05-16 13:40:46+00:00,,0,ocykat/VerilogHDL,133671420,Verilog,VerilogHDL,13,0,2018-05-22 12:52:22+00:00,[],None
229,https://github.com/mpawarm/helicopter.git,2018-05-15 13:27:17+00:00,,0,mpawarm/helicopter,133520157,Verilog,helicopter,6260,0,2018-05-15 13:31:00+00:00,[],None
230,https://github.com/huangyt39/CPU.git,2018-05-16 11:17:57+00:00,计算机组成原理实验课作业,0,huangyt39/CPU,133654355,Verilog,CPU,314,0,2018-06-16 16:21:46+00:00,[],None
231,https://github.com/kvantumnuly/Digitizer_DP.git,2018-05-17 13:02:28+00:00,,2,kvantumnuly/Digitizer_DP,133814253,Verilog,Digitizer_DP,397041,0,2018-05-17 13:35:26+00:00,[],None
232,https://github.com/ferditezcan/Soc_Project.git,2018-05-11 15:30:55+00:00,,0,ferditezcan/Soc_Project,133057220,Verilog,Soc_Project,107,0,2018-05-11 15:35:01+00:00,[],None
233,https://github.com/hazooma/mips-datapath.git,2018-05-09 08:40:03+00:00,Project for the Computer Architecture course (CSEN 601) in the German University in Cairo (GUC) - 2018  ,0,hazooma/mips-datapath,132727463,Verilog,mips-datapath,49,0,2018-06-24 12:24:50+00:00,[],None
234,https://github.com/Ishimwem/Computer-Organization.git,2018-05-15 17:24:57+00:00,"CSC258: Computer Organization, Winter 2017",0,Ishimwem/Computer-Organization,133550152,Verilog,Computer-Organization,3901,0,2018-05-15 17:40:04+00:00,[],None
235,https://github.com/lucasmahle/sistemasdigitais.git,2018-05-19 22:34:22+00:00,,0,lucasmahle/sistemasdigitais,134102692,Verilog,sistemasdigitais,1,0,2018-07-08 18:47:56+00:00,[],None
236,https://github.com/joshstern1/MPI-Collective-Router.git,2018-05-24 17:32:56+00:00,,0,joshstern1/MPI-Collective-Router,134748731,Verilog,MPI-Collective-Router,1308,0,2018-10-24 23:33:14+00:00,[],None
237,https://github.com/mhamzasakhi/Traffic_Light_Controlar.git,2018-05-23 14:42:19+00:00,Traffic Light Controller Digital Design and Verilog Code,0,mhamzasakhi/Traffic_Light_Controlar,134583539,Verilog,Traffic_Light_Controlar,28,0,2018-05-25 21:30:55+00:00,[],None
238,https://github.com/Josh-Andrews/FPGA-Pipeline-Processor.git,2018-05-22 18:46:23+00:00,A 5 stage pipeline processor implemented using Terasic's DE0-CV FPGA Development Board,0,Josh-Andrews/FPGA-Pipeline-Processor,134460856,Verilog,FPGA-Pipeline-Processor,108505,0,2018-05-22 18:54:19+00:00,[],None
239,https://github.com/JK1Zhang/verilog-multicycle-mips-cpu.git,2018-05-23 09:55:12+00:00,a simple implementation with verilog,0,JK1Zhang/verilog-multicycle-mips-cpu,134549425,Verilog,verilog-multicycle-mips-cpu,294,0,2019-01-23 03:05:45+00:00,[],None
240,https://github.com/duchoang06/MIPS_Computer_simplified.git,2018-04-21 05:09:40+00:00,MIPS simplified computer,0,duchoang06/MIPS_Computer_simplified,130441906,Verilog,MIPS_Computer_simplified,50317,0,2018-06-05 10:08:01+00:00,[],None
241,https://github.com/hello-zhanghao/git_training.git,2018-04-21 05:24:25+00:00,,0,hello-zhanghao/git_training,130442692,Verilog,git_training,0,0,2018-04-21 05:46:33+00:00,[],None
242,https://github.com/whattheheoxd/MIPSProcessor.git,2018-04-20 18:50:06+00:00,Verilog w/FPGA verification,0,whattheheoxd/MIPSProcessor,130401963,Verilog,MIPSProcessor,6,0,2018-04-20 18:54:00+00:00,[],None
243,https://github.com/cbale018/10-Bit-Computer.git,2018-05-01 17:42:44+00:00,This project was completed as part of our Computer Architecture class's lab component.,0,cbale018/10-Bit-Computer,131743714,Verilog,10-Bit-Computer,5676,0,2018-05-31 21:15:59+00:00,[],None
244,https://github.com/annnyc/sistemasdigitais20181.git,2018-04-27 00:12:50+00:00,,0,annnyc/sistemasdigitais20181,131223576,Verilog,sistemasdigitais20181,8,0,2018-06-29 02:41:46+00:00,[],None
245,https://github.com/austinmw/Verilog-code.git,2018-04-28 22:53:11+00:00,Verilog code from various courses,0,austinmw/Verilog-code,131449767,Verilog,Verilog-code,11061,0,2018-04-28 22:53:40+00:00,[],None
246,https://github.com/patmarc/VGA.git,2018-05-03 17:06:18+00:00,VGA controller,0,patmarc/VGA,132026122,Verilog,VGA,4,0,2018-05-10 15:17:49+00:00,[],None
247,https://github.com/pikabing/Verilog-HDL.git,2018-05-04 15:12:04+00:00,Verilog is a Hardware Description Language.,0,pikabing/Verilog-HDL,132155824,Verilog,Verilog-HDL,7,0,2018-05-04 15:20:22+00:00,[],None
248,https://github.com/openflow2018/netFPGA-10g-new.git,2018-05-10 12:19:37+00:00,,2,openflow2018/netFPGA-10g-new,132896231,Verilog,netFPGA-10g-new,49080,0,2018-05-11 02:15:47+00:00,[],None
249,https://github.com/jsheo96/lab6.git,2018-05-08 11:06:03+00:00,Architecture lab6,0,jsheo96/lab6,132596819,Verilog,lab6,88,0,2018-06-07 19:54:30+00:00,[],None
250,https://github.com/kangjian888/FIR_FILTER.git,2018-05-06 05:21:05+00:00,THE COURSE PROJECT OF VLSI,0,kangjian888/FIR_FILTER,132309306,Verilog,FIR_FILTER,40239,0,2018-05-16 04:41:05+00:00,[],None
251,https://github.com/miet-riscv-workgroup/de10-nano-bus-spider-bld-quartus.git,2018-05-06 06:29:07+00:00,,0,miet-riscv-workgroup/de10-nano-bus-spider-bld-quartus,132312922,Verilog,de10-nano-bus-spider-bld-quartus,3864,0,2018-05-30 10:33:22+00:00,[],None
252,https://github.com/mifeirab/FPGA_Module_Common.git,2018-05-06 13:41:04+00:00,FPGA 设计中常用的模块,0,mifeirab/FPGA_Module_Common,132342017,Verilog,FPGA_Module_Common,3,0,2023-04-11 01:04:28+00:00,[],None
253,https://github.com/deepaksrini01/i2c-Protocol.git,2018-05-16 11:12:37+00:00,This is i2c-Protocol ( not fully working ),0,deepaksrini01/i2c-Protocol,133653839,Verilog,i2c-Protocol,19,0,2018-05-16 11:19:04+00:00,[],https://api.github.com/licenses/gpl-3.0
254,https://github.com/ilyaseeyousoon/treshh.git,2018-05-16 17:48:34+00:00,,0,ilyaseeyousoon/treshh,133703693,Verilog,treshh,138755,0,2018-06-20 14:18:52+00:00,[],None
255,https://github.com/mateustoin/Piano_FPGA.git,2018-05-21 17:39:15+00:00,,0,mateustoin/Piano_FPGA,134303469,Verilog,Piano_FPGA,6123,0,2018-05-21 19:40:58+00:00,[],None
256,https://github.com/snehashis1997/4-bit-full-adder-using-half-adder.git,2018-05-19 07:45:32+00:00,Here half adders also design in behaviral model.,0,snehashis1997/4-bit-full-adder-using-half-adder,134041384,Verilog,4-bit-full-adder-using-half-adder,2,0,2018-05-19 07:48:53+00:00,[],None
257,https://github.com/heitorado/ihsmorsecode.git,2018-05-23 12:36:20+00:00,"Project at CIn-UFPE for ""Hardware-Software Interface"". Small module driver for reading PIOs from the Altera FPGA plus morse code interpreter interfacing with arduino with criptography Algorithms.",2,heitorado/ihsmorsecode,134567264,Verilog,ihsmorsecode,46346,0,2023-01-28 07:22:26+00:00,[],None
258,https://github.com/Gianluque/Morty.git,2018-05-20 20:44:29+00:00,,0,Gianluque/Morty,134185276,Verilog,Morty,3,0,2018-06-24 00:58:09+00:00,[],None
259,https://github.com/old-nios2-linux/openip.git,2018-05-25 14:26:38+00:00,,0,old-nios2-linux/openip,134866665,Verilog,openip,1885,0,2018-05-25 14:31:03+00:00,[],None
260,https://github.com/suryachandra949/computerArch-bits-assignment.git,2018-05-13 05:35:46+00:00,single cycle implementation ,0,suryachandra949/computerArch-bits-assignment,133208879,Verilog,computerArch-bits-assignment,262,0,2018-05-13 05:39:21+00:00,[],None
261,https://github.com/theMavl/VGAStackCalculator.git,2018-05-07 11:58:50+00:00,,0,theMavl/VGAStackCalculator,132454215,Verilog,VGAStackCalculator,19,0,2023-01-28 11:36:27+00:00,[],None
262,https://github.com/linkuri267/morse-code-decoder.git,2018-04-20 02:05:06+00:00,Verilog implementation of a Morse Code Decoder,0,linkuri267/morse-code-decoder,130295239,Verilog,morse-code-decoder,14,0,2024-04-09 06:31:53+00:00,[],None
263,https://github.com/ylkhayat/computer-architecture.git,2018-04-21 00:15:59+00:00,,0,ylkhayat/computer-architecture,130425113,Verilog,computer-architecture,3,0,2021-02-05 14:27:01+00:00,[],None
264,https://github.com/conner-short/CMPE_140_Lab_8.git,2018-04-26 23:47:15+00:00,,1,conner-short/CMPE_140_Lab_8,131222090,Verilog,CMPE_140_Lab_8,23,0,2018-05-10 21:30:20+00:00,[],None
265,https://github.com/NinaMaller/M16.git,2018-05-02 20:26:40+00:00,Logic Design of Digital Systems,0,NinaMaller/M16,131902444,Verilog,M16,1673,0,2018-05-04 05:29:37+00:00,[],None
266,https://github.com/adamckohler/SHA256.git,2018-05-19 16:34:18+00:00,,0,adamckohler/SHA256,134079425,Verilog,SHA256,37,0,2018-06-13 23:06:29+00:00,[],None
267,https://github.com/Jhertz2/Pipeline_ByPassing.git,2018-05-20 03:41:30+00:00,"In this project I was given a working MIPS Processor except for the fact that it was not pipelined and it did not have any forwarding logic. In Verilog, we had to incorporate a forwarding unit to make it run. It takes in binary instructions and runs them on the processor.",0,Jhertz2/Pipeline_ByPassing,134117318,Verilog,Pipeline_ByPassing,17,0,2018-05-20 03:43:25+00:00,[],None
268,https://github.com/zxhero/COD-bhv-sim-trace.git,2018-05-04 14:56:20+00:00,A few efforts to help students find their bugs,4,zxhero/COD-bhv-sim-trace,132153949,Verilog,COD-bhv-sim-trace,945,0,2018-06-06 10:12:54+00:00,[],None
269,https://github.com/hstktsh-2018-2020/twin_6__7_pow_ad_focus_3_4.git,2018-05-10 06:55:08+00:00,,0,hstktsh-2018-2020/twin_6__7_pow_ad_focus_3_4,132861025,Verilog,twin_6__7_pow_ad_focus_3_4,23,0,2018-05-10 06:56:14+00:00,[],None
270,https://github.com/hstktsh-2018-2020/sample_40kHz.git,2018-05-10 06:50:54+00:00,,0,hstktsh-2018-2020/sample_40kHz,132860588,Verilog,sample_40kHz,3,0,2018-05-10 06:51:58+00:00,[],None
271,https://github.com/raveesh-me/college-verilog.git,2018-05-11 13:00:45+00:00,College verilog practice,1,raveesh-me/college-verilog,133040180,Verilog,college-verilog,8,0,2018-05-12 03:03:02+00:00,[],None
272,https://github.com/ParkerMactavish/Logic_Design_HW2.git,2018-05-11 04:46:34+00:00,,0,ParkerMactavish/Logic_Design_HW2,132990547,Verilog,Logic_Design_HW2,0,0,2018-05-11 04:48:07+00:00,[],None
273,https://github.com/farbius/gamma_correction.git,2018-05-14 14:12:44+00:00,,0,farbius/gamma_correction,133371258,Verilog,gamma_correction,173,0,2018-05-14 14:36:12+00:00,[],None
274,https://github.com/DGunasekara/Project_arm.git,2018-05-20 16:06:07+00:00,,0,DGunasekara/Project_arm,134165575,Verilog,Project_arm,5,0,2018-05-20 16:09:09+00:00,[],None
275,https://github.com/szmiklos95/AMBA-APB-SPI.git,2018-05-21 15:54:35+00:00,Rendszerarchitektúrák házi,0,szmiklos95/AMBA-APB-SPI,134291232,Verilog,AMBA-APB-SPI,139,0,2018-05-23 16:45:17+00:00,[],None
276,https://github.com/gharam37/CA.git,2018-04-24 19:58:59+00:00,CA repo,0,gharam37/CA,130907023,Verilog,CA,30,0,2018-05-15 23:31:40+00:00,[],None
277,https://github.com/DES7RIKER/practica-3.git,2018-04-25 19:32:48+00:00,,0,DES7RIKER/practica-3,131054405,Verilog,practica-3,47,0,2018-05-14 20:37:34+00:00,[],None
278,https://github.com/wenalan123/debounce.git,2018-04-23 02:54:53+00:00,,0,wenalan123/debounce,130631903,Verilog,debounce,1408,0,2018-04-23 03:01:28+00:00,[],None
279,https://github.com/Vladimir2506/ProjectEDA2.git,2018-04-22 10:31:17+00:00,"The project for Digital Electronic autumn 2017, a coin cell phone charger.",0,Vladimir2506/ProjectEDA2,130557341,Verilog,ProjectEDA2,359,0,2018-04-22 10:35:04+00:00,[],None
280,https://github.com/BillGatesNephew/mips_processor.git,2018-05-14 21:34:13+00:00,MIPS-like processor written in mostly structural Verilog,0,BillGatesNephew/mips_processor,133424135,Verilog,mips_processor,312,0,2018-05-15 17:17:14+00:00,[],None
281,https://github.com/mohalisad/ca3.git,2018-05-19 09:56:46+00:00,,0,mohalisad/ca3,134050109,Verilog,ca3,9,0,2021-10-31 04:56:54+00:00,[],None
282,https://github.com/deepaksrini01/UART-Protocol.git,2018-05-16 10:52:36+00:00,This is a UART Protocol ( not proven ),0,deepaksrini01/UART-Protocol,133651929,Verilog,UART-Protocol,21,0,2018-05-16 11:11:10+00:00,[],https://api.github.com/licenses/gpl-3.0
283,https://github.com/skytll/freqcnt.git,2018-05-16 10:33:31+00:00,,0,skytll/freqcnt,133650019,Verilog,freqcnt,1668,0,2018-05-17 11:42:12+00:00,[],None
284,https://github.com/kumarkar8/MazeRouter.git,2018-04-22 01:28:26+00:00,,0,kumarkar8/MazeRouter,130525240,Verilog,MazeRouter,2,0,2018-04-22 01:40:13+00:00,[],None
285,https://github.com/orfar1994/Logic-design.git,2018-04-23 13:52:25+00:00,,0,orfar1994/Logic-design,130704088,Verilog,Logic-design,358,0,2018-06-11 11:32:19+00:00,[],None
286,https://github.com/fjveas/elo212_lab5.git,2018-04-21 21:39:50+00:00,Experiencia 5 - Laboratorio de Sistemas Digitales (ELO212 / 2017-1),0,fjveas/elo212_lab5,130513936,Verilog,elo212_lab5,12,0,2018-04-21 21:46:11+00:00,[],https://api.github.com/licenses/mit
287,https://github.com/whattheheoxd/FIFO.git,2018-04-20 19:18:26+00:00,Using Registers,0,whattheheoxd/FIFO,130404520,Verilog,FIFO,3,0,2018-04-20 19:19:29+00:00,[],None
288,https://github.com/ghaemisr/VLSI2_FinalProject.git,2018-04-21 17:19:19+00:00,,0,ghaemisr/VLSI2_FinalProject,130495989,Verilog,VLSI2_FinalProject,36678,0,2018-05-21 06:43:00+00:00,[],None
289,https://github.com/AdityaAtulTewari/cs429h_s18_pd.git,2018-04-26 18:42:18+00:00,Compiler to New Machine Language,0,AdityaAtulTewari/cs429h_s18_pd,131196995,Verilog,cs429h_s18_pd,567,0,2018-05-12 09:47:26+00:00,[],https://api.github.com/licenses/gpl-3.0
290,https://github.com/ElPala/MIPS_Processor_vers2.git,2018-04-27 08:06:01+00:00,,0,ElPala/MIPS_Processor_vers2,131265997,Verilog,MIPS_Processor_vers2,30,0,2018-05-15 00:44:21+00:00,[],None
291,https://github.com/jbrzusto/usrp_marine_radar.git,2018-05-02 03:08:25+00:00,Firmware build for use of ettus.com's USRP-1 as a digitizer for pulsed marine radar,3,jbrzusto/usrp_marine_radar,131791374,Verilog,usrp_marine_radar,6616,0,2019-01-19 17:46:52+00:00,[],None
292,https://github.com/FlorianMuttenthaler/LDIS_DRAM.git,2018-05-02 06:16:24+00:00,,0,FlorianMuttenthaler/LDIS_DRAM,131806576,Verilog,LDIS_DRAM,5923,0,2018-07-31 09:22:01+00:00,[],None
293,https://github.com/vhall415/quartus_speaker.git,2018-05-03 02:05:05+00:00,,0,vhall415/quartus_speaker,131928535,Verilog,quartus_speaker,22242,0,2018-06-17 23:19:59+00:00,[],https://api.github.com/licenses/mit
294,https://github.com/zandent/IEEE_754_CONVERTER.git,2018-05-13 02:25:07+00:00,,0,zandent/IEEE_754_CONVERTER,133199097,Verilog,IEEE_754_CONVERTER,49,0,2023-01-28 11:11:29+00:00,[],None
295,https://github.com/hstktsh-2018-2020/twin_6_7_pow_ad_focus_2.5_4.git,2018-05-10 06:57:28+00:00,,0,hstktsh-2018-2020/twin_6_7_pow_ad_focus_2.5_4,132861277,Verilog,twin_6_7_pow_ad_focus_2.5_4,22,0,2018-05-10 06:58:03+00:00,[],None
296,https://github.com/hstktsh-2018-2020/focus_power_ad_7_7_2.git,2018-05-10 06:46:30+00:00,,0,hstktsh-2018-2020/focus_power_ad_7_7_2,132860143,Verilog,focus_power_ad_7_7_2,58,0,2018-05-10 06:47:39+00:00,[],None
297,https://github.com/tyz7000/FPGA-study.git,2018-05-10 09:59:02+00:00,fpga verilog,0,tyz7000/FPGA-study,132882168,Verilog,FPGA-study,2467,0,2018-05-10 09:59:40+00:00,[],None
298,https://github.com/jbesemer/Verilog.git,2018-05-24 17:59:11+00:00,,0,jbesemer/Verilog,134751286,Verilog,Verilog,7214,0,2018-07-24 18:43:22+00:00,[],None
299,https://github.com/jasonRsheetz/ECE3740-FInalDesignProject.git,2018-05-23 22:36:23+00:00,,0,jasonRsheetz/ECE3740-FInalDesignProject,134632553,Verilog,ECE3740-FInalDesignProject,3278,0,2018-05-23 22:42:07+00:00,[],None
300,https://github.com/ebubekirdgn/Verilog-VHDL.git,2018-05-21 17:41:59+00:00,Verilog,0,ebubekirdgn/Verilog-VHDL,134303812,Verilog,Verilog-VHDL,10,0,2018-11-18 15:24:03+00:00,[],None
301,https://github.com/RonnyZF/ScaryMazeGame_Nexys4.git,2018-04-23 07:13:39+00:00,,0,RonnyZF/ScaryMazeGame_Nexys4,130655127,Verilog,ScaryMazeGame_Nexys4,103,0,2018-04-23 07:37:16+00:00,[],None
302,https://github.com/esperanzazwj/KingOfFighters.git,2018-04-24 07:04:19+00:00,,0,esperanzazwj/KingOfFighters,130811037,Verilog,KingOfFighters,2286,0,2018-04-24 07:45:27+00:00,[],None
303,https://github.com/070411209/Matlab.git,2018-04-20 06:41:36+00:00,,0,070411209/Matlab,130320278,Verilog,Matlab,272,0,2018-04-26 10:34:22+00:00,[],None
304,https://github.com/1eonel/PCIE18.git,2018-05-08 22:35:27+00:00,"Bryan Cervantes, Leonel Sánchez, Ricardo Soro",2,1eonel/PCIE18,132672374,Verilog,PCIE18,4687,0,2018-06-02 05:24:49+00:00,[],None
305,https://github.com/andyalva/ProyectoDigitales.git,2018-05-15 02:52:21+00:00,,0,andyalva/ProyectoDigitales,133450412,Verilog,ProyectoDigitales,7183,0,2018-07-01 05:29:46+00:00,[],None
306,https://github.com/adamsatar/scooby_stacks.git,2018-05-18 21:40:55+00:00,stack based processor with a minuscule instruction set implemented for a computer architecture course,0,adamsatar/scooby_stacks,134006708,Verilog,scooby_stacks,88,0,2019-01-16 22:26:48+00:00,[],None
307,https://github.com/asd901066/SingleCPU.git,2018-05-23 07:45:50+00:00,,0,asd901066/SingleCPU,134532932,Verilog,SingleCPU,1860,0,2018-05-23 08:03:08+00:00,[],None
308,https://github.com/arnaudeveloper/Display_7seg.git,2018-04-27 18:31:43+00:00,Display 7 segment for DE0-CV,0,arnaudeveloper/Display_7seg,131332056,Verilog,Display_7seg,3,0,2018-04-27 18:36:48+00:00,[],None
309,https://github.com/avax94/GuitarEffectsProcessorFPGA.git,2018-04-28 12:35:58+00:00,,0,avax94/GuitarEffectsProcessorFPGA,131408178,Verilog,GuitarEffectsProcessorFPGA,279267,0,2018-07-01 18:09:52+00:00,[],None
310,https://github.com/jonathanlew/mips.git,2018-05-01 05:59:25+00:00,,0,jonathanlew/mips,131681551,Verilog,mips,60,0,2018-05-01 20:05:26+00:00,[],None
311,https://github.com/openflow2018/get_simulation_10g.git,2018-04-29 13:16:12+00:00,,1,openflow2018/get_simulation_10g,131495894,Verilog,get_simulation_10g,5,0,2018-04-29 14:20:42+00:00,[],None
312,https://github.com/Dave2468/VerilogProcessor.git,2018-04-30 03:25:46+00:00,,0,Dave2468/VerilogProcessor,131551825,Verilog,VerilogProcessor,10,0,2018-04-30 03:28:17+00:00,[],None
313,https://github.com/lequocthang/Floating-Point-Arithmetic-Unit.git,2018-05-02 16:17:57+00:00,,0,lequocthang/Floating-Point-Arithmetic-Unit,131876546,Verilog,Floating-Point-Arithmetic-Unit,7067,0,2018-05-07 13:08:16+00:00,[],None
314,https://github.com/hstktsh-2018-2020/change_trans_by_sw_Verilog_miya.git,2018-05-10 06:33:06+00:00,,0,hstktsh-2018-2020/change_trans_by_sw_Verilog_miya,132858818,Verilog,change_trans_by_sw_Verilog_miya,8,0,2018-05-10 06:34:13+00:00,[],None
315,https://github.com/hstktsh-2018-2020/twin_6_7_notad.git,2018-05-10 06:29:49+00:00,,0,hstktsh-2018-2020/twin_6_7_notad,132858517,Verilog,twin_6_7_notad,22,0,2018-05-10 06:30:46+00:00,[],None
316,https://github.com/msorce26/Scrumbody-Toucha-My-Spaget-LEGv8-Processor-Files.git,2018-05-05 00:55:21+00:00,,0,msorce26/Scrumbody-Toucha-My-Spaget-LEGv8-Processor-Files,132202447,Verilog,Scrumbody-Toucha-My-Spaget-LEGv8-Processor-Files,26,0,2018-05-05 01:28:47+00:00,[],None
317,https://github.com/dmitrybarsukov/fpga-schoolmips-vga-debug.git,2018-05-04 14:42:05+00:00,FPGA module for displaying SchoolMIPS core registers and other info,0,dmitrybarsukov/fpga-schoolmips-vga-debug,132152246,Verilog,fpga-schoolmips-vga-debug,11,0,2022-11-12 12:50:39+00:00,[],None
318,https://github.com/hstktsh-2018-2020/focus_3_4_100mm_powad.git,2018-05-10 06:58:12+00:00,,0,hstktsh-2018-2020/focus_3_4_100mm_powad,132861351,Verilog,focus_3_4_100mm_powad,23,0,2018-05-10 06:58:57+00:00,[],None
319,https://github.com/halferty/worksp.git,2018-05-13 04:00:58+00:00,My GitHub Workspace,0,halferty/worksp,133204028,Verilog,worksp,124957,0,2020-04-19 13:02:34+00:00,[],None
320,https://github.com/Osal222/EE480-Assigment4.git,2018-04-24 23:37:06+00:00,,0,Osal222/EE480-Assigment4,130925345,Verilog,EE480-Assigment4,35,0,2018-05-01 18:35:44+00:00,[],None
321,https://github.com/wyue0824/Traffic-Light.git,2018-04-26 07:35:56+00:00,TrafficLight,0,wyue0824/Traffic-Light,131118061,Verilog,Traffic-Light,358,0,2018-05-16 07:34:22+00:00,[],None
322,https://github.com/prateekmohan1/oooexecution.git,2018-04-30 14:54:37+00:00,,0,prateekmohan1/oooexecution,131609042,Verilog,oooexecution,19,0,2018-04-30 14:57:57+00:00,[],None
323,https://github.com/tanay07021993/5-stage-pipelined-MIPS-processor-using-Verilog-.git,2018-04-30 16:09:05+00:00,,0,tanay07021993/5-stage-pipelined-MIPS-processor-using-Verilog-,131617565,Verilog,5-stage-pipelined-MIPS-processor-using-Verilog-,31,0,2021-02-09 05:37:28+00:00,[],None
324,https://github.com/marwagaser/MIPS-pipeline.git,2018-05-06 07:59:45+00:00,Implementation of MIPS pipeline in Computer Architecture  ,0,marwagaser/MIPS-pipeline,132318337,Verilog,MIPS-pipeline,10,0,2018-05-14 10:13:32+00:00,[],None
325,https://github.com/dchammond/simon.git,2018-05-06 03:48:14+00:00,"An implementation of a simple, random Simon game for FPGA with or without Pmod AMP",0,dchammond/simon,132304455,Verilog,simon,1515,0,2018-05-06 03:50:24+00:00,[],https://api.github.com/licenses/mit
326,https://github.com/wcchang1019/NCTU_CO_Lab.git,2018-05-18 20:54:28+00:00,,0,wcchang1019/NCTU_CO_Lab,134003245,Verilog,NCTU_CO_Lab,2288,0,2018-06-29 17:51:41+00:00,[],None
327,https://github.com/NeilVeira/Suspect2vec-ASPDAC19.git,2018-05-20 21:05:34+00:00,,1,NeilVeira/Suspect2vec-ASPDAC19,134186649,Verilog,Suspect2vec-ASPDAC19,145629,0,2018-09-22 20:42:37+00:00,[],None
328,https://github.com/ChristianDosSantos/Arqui2.git,2018-05-10 01:49:30+00:00,Personal github for 32-bit pipelined RISCV processor,0,ChristianDosSantos/Arqui2,132833815,Verilog,Arqui2,3,0,2018-06-28 03:59:08+00:00,[],None
329,https://github.com/hstktsh-2018-2020/vortex_50mm_6_7.git,2018-05-10 06:49:51+00:00,,0,hstktsh-2018-2020/vortex_50mm_6_7,132860483,Verilog,vortex_50mm_6_7,23,0,2018-05-10 06:50:45+00:00,[],None
330,https://github.com/hstktsh-2018-2020/twin_trap_fixed_Verilog.git,2018-05-10 07:00:26+00:00,,0,hstktsh-2018-2020/twin_trap_fixed_Verilog,132861548,Verilog,twin_trap_fixed_Verilog,14,0,2018-05-10 07:01:03+00:00,[],None
331,https://github.com/hstktsh-2018-2020/Check_all_transducers_H_Verilog.git,2018-05-10 06:39:42+00:00,,0,hstktsh-2018-2020/Check_all_transducers_H_Verilog,132859446,Verilog,Check_all_transducers_H_Verilog,9,0,2018-05-10 06:40:17+00:00,[],None
332,https://github.com/SwallowLee/About_verilog.git,2018-05-11 05:43:04+00:00,,0,SwallowLee/About_verilog,132994599,Verilog,About_verilog,28659,0,2018-05-11 05:55:39+00:00,[],None
333,https://github.com/NDR0216/CS-Logic-Design.git,2018-05-10 21:43:17+00:00,,0,NDR0216/CS-Logic-Design,132957419,Verilog,CS-Logic-Design,28,0,2020-10-22 06:18:46+00:00,[],None
334,https://github.com/luuis9am/State-Machine-The-Laundry-Washing-Machine.git,2018-05-22 08:00:30+00:00,Design follows a digital control system for a Laundry Washing machine display,0,luuis9am/State-Machine-The-Laundry-Washing-Machine,134380903,Verilog,State-Machine-The-Laundry-Washing-Machine,3,0,2018-05-22 08:05:04+00:00,[],None
335,https://github.com/hansenp2/hardware_graphics_engine.git,2018-05-25 14:59:33+00:00,Senior Project for Fall 2018 / Spring 2019 Semesters,0,hansenp2/hardware_graphics_engine,134870509,Verilog,hardware_graphics_engine,4614,0,2019-06-26 20:49:14+00:00,[],None
336,https://github.com/suyiyi/ex1_beep.git,2018-04-23 06:51:59+00:00,蜂鸣器发声的vivado版本,0,suyiyi/ex1_beep,130652635,Verilog,ex1_beep,0,0,2018-04-23 07:04:34+00:00,[],None
337,https://github.com/joeretter/EE460M_lab7.git,2018-04-26 00:37:23+00:00,,0,joeretter/EE460M_lab7,131079105,Verilog,EE460M_lab7,73,0,2018-04-28 17:04:11+00:00,[],None
338,https://github.com/jh01010011/STEPPER_MOTOR_CONTROLLER.git,2018-05-16 15:25:27+00:00,,0,jh01010011/STEPPER_MOTOR_CONTROLLER,133686481,Verilog,STEPPER_MOTOR_CONTROLLER,700,0,2018-05-16 15:26:27+00:00,[],None
339,https://github.com/vlasikov/rit.git,2018-05-15 18:15:24+00:00,,0,vlasikov/rit,133555627,Verilog,rit,2744,0,2018-05-15 18:21:41+00:00,[],None
340,https://github.com/samuelluiz/ex12.git,2018-05-15 19:06:44+00:00,,0,samuelluiz/ex12,133561302,Verilog,ex12,2,0,2018-05-15 19:08:44+00:00,[],None
341,https://github.com/tomtomesteves/I2O2.git,2018-05-16 13:17:21+00:00,"Programação em Verilog de um processador I2O2 , para ser aplicado na placa DE2-115 Altera, usando Quartus.",0,tomtomesteves/I2O2,133668379,Verilog,I2O2,7288,0,2018-05-17 01:22:23+00:00,[],None
342,https://github.com/li1867/ASIC-Design.git,2018-05-07 23:56:41+00:00,,0,li1867/ASIC-Design,132529226,Verilog,ASIC-Design,5950,0,2018-05-08 00:07:53+00:00,[],None
343,https://github.com/SYSUcarey/Computer_Organization_Exercise.git,2018-05-08 02:09:08+00:00,大二下计算机组成原理理论及实验课代码作业,0,SYSUcarey/Computer_Organization_Exercise,132540525,Verilog,Computer_Organization_Exercise,4325,0,2018-07-18 16:59:57+00:00,[],None
344,https://github.com/gehhilfe/vpcie.git,2018-04-25 06:11:05+00:00,,0,gehhilfe/vpcie,130958913,Verilog,vpcie,5221,0,2019-01-21 15:09:23+00:00,[],None
345,https://github.com/engstad/sap.git,2018-05-09 00:58:19+00:00,Verilog implementation of the SAP (Simple As Possible) computer architecture.,0,engstad/sap,132682172,Verilog,sap,42,0,2021-06-11 04:55:23+00:00,[],None
346,https://github.com/wenalan123/sdram.git,2018-05-04 07:59:43+00:00,,0,wenalan123/sdram,132108418,Verilog,sdram,19289,0,2018-05-04 08:03:52+00:00,[],None
347,https://github.com/f2015232/Computer-Architecture-Assignment.git,2018-04-22 11:47:56+00:00,,1,f2015232/Computer-Architecture-Assignment,130562300,Verilog,Computer-Architecture-Assignment,1187,0,2018-04-22 12:20:30+00:00,[],None
348,https://github.com/Sampath1290/Computer-Architecture.git,2018-05-03 05:55:59+00:00,,0,Sampath1290/Computer-Architecture,131948199,Verilog,Computer-Architecture,6,0,2018-05-03 06:02:06+00:00,[],None
349,https://github.com/ashmanskas/verilog_examples.git,2018-05-16 19:27:10+00:00,A few examples of Verilog that is coded in a way that I intend to be easy to follow,0,ashmanskas/verilog_examples,133713731,Verilog,verilog_examples,21,0,2019-09-12 19:42:46+00:00,[],None
350,https://github.com/jmine83/ece2700.git,2018-05-23 05:53:49+00:00,USU - Digital Circuits,0,jmine83/ece2700,134520108,Verilog,ece2700,23496,0,2018-05-23 09:35:08+00:00,[],None
351,https://github.com/fatih-iver/Digital-Systems-and-Verilog.git,2018-05-17 20:15:41+00:00,Learn a hardware description language (HDL)  to model electronic systems,0,fatih-iver/Digital-Systems-and-Verilog,133863909,Verilog,Digital-Systems-and-Verilog,4971,0,2018-10-13 11:21:12+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/RickyTino/MIPS-Basys3.git,2018-05-23 08:56:34+00:00,Single-Cycle MIPS SoC on Basys3,0,RickyTino/MIPS-Basys3,134541523,Verilog,MIPS-Basys3,504,0,2018-05-23 08:56:49+00:00,[],None
353,https://github.com/cbodes/PSU.git,2018-05-23 17:18:10+00:00,,0,cbodes/PSU,134602820,Verilog,PSU,369176,0,2018-05-23 18:07:05+00:00,[],None
354,https://github.com/mattthesis/MIPS-Single-Cycle-Processor.git,2018-05-15 04:15:25+00:00,This is a Verilog simulation of a single cycle processor using the MIPS architechture.,0,mattthesis/MIPS-Single-Cycle-Processor,133458123,Verilog,MIPS-Single-Cycle-Processor,268,0,2018-05-16 07:49:33+00:00,[],https://api.github.com/licenses/mit
355,https://github.com/guygrubbs/apes_fpga_2.git,2018-04-30 17:12:36+00:00,,0,guygrubbs/apes_fpga_2,131624045,Verilog,apes_fpga_2,25,0,2018-04-30 18:24:18+00:00,[],None
356,https://github.com/XtraIce/Single-Cycle-Microprocessor.git,2018-04-29 18:48:45+00:00,MIPS based limited instruction set single-cycle Microprocessor.,0,XtraIce/Single-Cycle-Microprocessor,131520635,Verilog,Single-Cycle-Microprocessor,14,0,2018-04-29 19:59:52+00:00,[],None
357,https://github.com/ckrichardson/FPGA-Boolean-LEDs.git,2018-05-15 02:47:06+00:00,,0,ckrichardson/FPGA-Boolean-LEDs,133449892,Verilog,FPGA-Boolean-LEDs,1,0,2018-05-15 02:48:30+00:00,[],None
358,https://github.com/zhangkai0121/mytest.git,2018-05-16 14:20:52+00:00,,1,zhangkai0121/mytest,133677007,Verilog,mytest,2,0,2018-05-16 15:03:46+00:00,[],None
359,https://github.com/shengwen-tw/verilog_example.git,2018-04-28 12:00:08+00:00,,0,shengwen-tw/verilog_example,131405762,Verilog,verilog_example,5,0,2020-02-22 10:02:52+00:00,[],None
360,https://github.com/henrytran0711/Sloth_Chess_Verilog.git,2018-04-27 07:50:28+00:00,Hardware Implementation,0,henrytran0711/Sloth_Chess_Verilog,131264151,Verilog,Sloth_Chess_Verilog,415,0,2018-06-10 19:10:46+00:00,[],None
361,https://github.com/wkyoshida/computer_org_and_design_projects.git,2018-05-01 00:12:23+00:00,Computer Organization and Design Projects,2,wkyoshida/computer_org_and_design_projects,131659303,Verilog,computer_org_and_design_projects,3847,0,2023-10-01 23:58:48+00:00,[],None
362,https://github.com/hstktsh-2018-2020/twin_6_7_power_ad.git,2018-05-10 06:52:17+00:00,,0,hstktsh-2018-2020/twin_6_7_power_ad,132860737,Verilog,twin_6_7_power_ad,22,0,2018-05-10 06:53:01+00:00,[],None
363,https://github.com/HaRshA10D/VLSI_VERILOG.git,2018-05-05 21:50:06+00:00,VLSI course project,0,HaRshA10D/VLSI_VERILOG,132287051,Verilog,VLSI_VERILOG,16,0,2018-05-07 22:24:58+00:00,[],None
364,https://github.com/dotomato/MyCompliar.git,2018-04-25 08:00:51+00:00,基于自定义语言、自定义汇编、自定义CPU的编译器,0,dotomato/MyCompliar,130971376,Verilog,MyCompliar,6367,0,2018-04-25 09:29:38+00:00,[],None
365,https://github.com/ZRHonor/Verilog.git,2018-04-26 02:05:14+00:00,各种Verilog作业代码,0,ZRHonor/Verilog,131086615,Verilog,Verilog,13,0,2018-04-26 02:49:54+00:00,[],None
366,https://github.com/GkHabib/ComputerArchitecture_MultiCycle_CPU.git,2018-04-29 18:54:56+00:00,A Multi Cycle CPU,0,GkHabib/ComputerArchitecture_MultiCycle_CPU,131521042,Verilog,ComputerArchitecture_MultiCycle_CPU,31,0,2018-05-22 09:14:17+00:00,[],None
367,https://github.com/zaqc/stick.git,2018-04-30 13:28:59+00:00,,0,zaqc/stick,131599202,Verilog,stick,127,0,2019-11-13 13:01:18+00:00,[],None
368,https://github.com/austinmw/CPU-Verilog-Design.git,2018-04-28 22:42:50+00:00,Verilog MIPS CPU design and verification project,0,austinmw/CPU-Verilog-Design,131449275,Verilog,CPU-Verilog-Design,3687,0,2020-04-09 18:23:48+00:00,[],None
369,https://github.com/hansungk/tsc-cpu.git,2018-05-04 03:53:45+00:00,Simple in-order pipelined CPU implementation using TSC ISA for SNU ECE430.322 ComOrg,0,hansungk/tsc-cpu,132083815,Verilog,tsc-cpu,870,0,2023-06-09 07:13:21+00:00,[],None
370,https://github.com/ahmedius2/Simple-ALU-for-DE0-nano.git,2018-05-24 13:29:38+00:00,A simple ALU implemented in Verilog using FSM and can be programmed into DE0-nano board,0,ahmedius2/Simple-ALU-for-DE0-nano,134719388,Verilog,Simple-ALU-for-DE0-nano,3960,0,2018-05-24 13:34:29+00:00,[],https://api.github.com/licenses/mit
371,https://github.com/jhosoume/ula.git,2018-05-24 14:24:48+00:00,,0,jhosoume/ula,134726545,Verilog,ula,66369,0,2018-07-20 18:02:01+00:00,[],None
372,https://github.com/MuggleJinx/FPGA_and_32-bitCPU.git,2018-05-17 17:05:50+00:00,Verilog HDL,0,MuggleJinx/FPGA_and_32-bitCPU,133844695,Verilog,FPGA_and_32-bitCPU,68,0,2018-05-17 17:10:00+00:00,[],None
373,https://github.com/farbius/gray_world.git,2018-05-18 13:06:02+00:00,,0,farbius/gray_world,133955522,Verilog,gray_world,81,0,2018-05-18 13:45:46+00:00,[],None
374,https://github.com/EquipoVeri/Equ_P4.git,2018-05-12 00:23:13+00:00,,0,EquipoVeri/Equ_P4,133100481,Verilog,Equ_P4,1352,0,2018-05-13 21:30:11+00:00,[],None
375,https://github.com/asrdav/CS226_Verilog-and-Logisim.git,2018-05-17 20:11:06+00:00,Switching Theory's Lab(CS226) containing Logisim and Verilog assignments,0,asrdav/CS226_Verilog-and-Logisim,133863514,Verilog,CS226_Verilog-and-Logisim,241,0,2018-07-28 13:15:29+00:00,"['logisim', 'hdl', 'verilog', 'switching', 'circuits']",None
376,https://github.com/lyysky/openmips.git,2018-05-18 03:36:36+00:00,,0,lyysky/openmips,133898917,Verilog,openmips,26,0,2018-05-18 03:56:34+00:00,[],None
377,https://github.com/wyue0824/CPU.git,2018-05-15 09:17:59+00:00,A cpu for some instructions,0,wyue0824/CPU,133491565,Verilog,CPU,95,0,2018-05-16 07:20:30+00:00,[],None
378,https://github.com/rhthomas/fpga.git,2018-05-15 20:46:07+00:00,Experimenting with FPGA open-source toolchains.,0,rhthomas/fpga,133571498,Verilog,fpga,308,0,2019-03-28 16:18:17+00:00,"['fpga', 'lattice', 'icestick', 'apio', 'icestorm']",https://api.github.com/licenses/gpl-3.0
379,https://github.com/mingming97/MIPS-CPU.git,2018-05-21 04:22:39+00:00,MIPS-CPU for Assignment,0,mingming97/MIPS-CPU,134217505,Verilog,MIPS-CPU,29,0,2019-09-27 03:02:47+00:00,[],None
380,https://github.com/RohanVDvivedi/Processor1.git,2018-05-22 11:51:24+00:00,This is a repo with processor design verilog files and its description.,0,RohanVDvivedi/Processor1,134407780,Verilog,Processor1,4951,0,2018-05-22 11:59:17+00:00,[],None
381,https://github.com/batuhanmetu/oscilloscope.git,2018-05-19 14:11:21+00:00,,0,batuhanmetu/oscilloscope,134067656,Verilog,oscilloscope,10,0,2018-05-21 05:19:05+00:00,[],None
382,https://github.com/liizzee18/EE.git,2018-05-23 16:26:00+00:00,,0,liizzee18/EE,134597139,Verilog,EE,93,0,2018-05-23 18:09:10+00:00,[],None
383,https://github.com/SparKKKKK/Cplus.git,2018-05-25 04:47:46+00:00,,0,SparKKKKK/Cplus,134804783,Verilog,Cplus,0,0,2019-03-30 12:50:11+00:00,[],None
384,https://github.com/BruceUit/FloatingPointMultiply.git,2018-04-23 12:37:58+00:00,Verilog HDL,0,BruceUit/FloatingPointMultiply,130694360,Verilog,FloatingPointMultiply,12,0,2018-04-27 09:03:26+00:00,[],None
385,https://github.com/elmcgee/CAOPart4.git,2018-04-24 15:52:36+00:00,,0,elmcgee/CAOPart4,130878994,Verilog,CAOPart4,1243,0,2018-04-29 22:16:39+00:00,[],None
386,https://github.com/guygrubbs/apes_fpga.git,2018-04-26 16:22:00+00:00,,0,guygrubbs/apes_fpga,131182119,Verilog,apes_fpga,3385,0,2018-04-26 16:53:34+00:00,[],None
387,https://github.com/prateeksahu/uarch.git,2018-05-10 05:52:42+00:00,MicroArch course project,0,prateeksahu/uarch,132854843,Verilog,uarch,243,0,2018-05-14 21:58:40+00:00,[],None
388,https://github.com/hstktsh-2018-2020/focus_power_ad_7_7.git,2018-05-10 06:43:08+00:00,,0,hstktsh-2018-2020/focus_power_ad_7_7,132859779,Verilog,focus_power_ad_7_7,26,0,2018-05-10 06:43:58+00:00,[],None
389,https://github.com/qiang-stepfpga/STEP_Modules.git,2018-05-11 08:10:20+00:00,STEP_ModuleS,2,qiang-stepfpga/STEP_Modules,133010044,Verilog,STEP_Modules,144807,0,2018-05-17 02:38:29+00:00,[],None
390,https://github.com/hstktsh-2018-2020/sw_led_change.git,2018-05-10 06:28:14+00:00,,0,hstktsh-2018-2020/sw_led_change,132858350,Verilog,sw_led_change,4,0,2018-05-10 06:29:10+00:00,[],None
391,https://github.com/skytll/CPU_hw.git,2018-05-16 10:23:45+00:00,,0,skytll/CPU_hw,133649086,Verilog,CPU_hw,1381,0,2018-05-17 12:14:59+00:00,[],None
392,https://github.com/snehashis1997/fifo-model-in-verilog-with-test-bench.git,2018-05-12 22:41:22+00:00,,0,snehashis1997/fifo-model-in-verilog-with-test-bench,133188457,Verilog,fifo-model-in-verilog-with-test-bench,1,0,2018-05-16 21:26:10+00:00,[],None
393,https://github.com/cnwakama/Simple-Instruction-Set-Computer.git,2018-04-30 00:48:35+00:00,,1,cnwakama/Simple-Instruction-Set-Computer,131542217,Verilog,Simple-Instruction-Set-Computer,2272,0,2020-04-27 02:42:39+00:00,[],None
394,https://github.com/JorgeMunozTaylor/Proyect1.git,2018-05-04 23:39:09+00:00,Digital circuits II first proyect,0,JorgeMunozTaylor/Proyect1,132198697,Verilog,Proyect1,43383,0,2018-06-04 18:15:49+00:00,[],None
395,https://github.com/gamadjg/MIPS-Pipelined-Datapath.git,2018-05-04 15:51:43+00:00,"CSU Sacramento CSC 142, Term Project",0,gamadjg/MIPS-Pipelined-Datapath,132160239,Verilog,MIPS-Pipelined-Datapath,190,0,2018-05-04 17:25:16+00:00,[],None
396,https://github.com/diep-michael/UART.git,2018-05-07 07:48:16+00:00," This repository contains all of the modules needed for our RS-232 protocol UART IP, included will be the chip specification. This UART was designed on a Nexys 4 FPGA board by Digilent, programmed in XILINX ISE.",0,diep-michael/UART,132425664,Verilog,UART,212,0,2023-05-18 08:17:55+00:00,[],None
397,https://github.com/yuriborborema/ufg-sistemasEmbarcados.git,2018-05-07 12:38:54+00:00,,0,yuriborborema/ufg-sistemasEmbarcados,132458606,Verilog,ufg-sistemasEmbarcados,4936,0,2018-06-16 17:42:01+00:00,[],None
398,https://github.com/karim-elngr/MIPSPipelined.git,2018-05-23 20:10:10+00:00,A mini MIPS processor simulator written in Verilog,0,karim-elngr/MIPSPipelined,134620416,Verilog,MIPSPipelined,13,0,2019-11-30 16:41:40+00:00,[],None
399,https://github.com/matheusmstos/LAOC2.git,2018-05-23 12:20:50+00:00,Laboratório de Arquitetura e Organização de Computadores 2,0,matheusmstos/LAOC2,134565416,Verilog,LAOC2,45,0,2018-05-23 12:47:14+00:00,[],None
400,https://github.com/shubham9898/Cache-Simulator.git,2018-05-22 21:27:18+00:00,,0,shubham9898/Cache-Simulator,134477850,Verilog,Cache-Simulator,10,0,2018-05-22 21:28:43+00:00,[],None
401,https://github.com/vikusiq/project2940.git,2018-04-21 21:40:50+00:00,,0,vikusiq/project2940,130514005,Verilog,project2940,412,0,2018-04-21 21:45:52+00:00,[],None
402,https://github.com/amitavamiddya/Booth-Multiplication.git,2018-04-23 10:04:16+00:00,,0,amitavamiddya/Booth-Multiplication,130677245,Verilog,Booth-Multiplication,2,0,2018-04-27 09:00:39+00:00,[],None
403,https://github.com/awmiller/sdr_hdl.git,2018-04-22 16:27:18+00:00,,0,awmiller/sdr_hdl,130585725,Verilog,sdr_hdl,75,0,2018-04-22 16:36:27+00:00,[],None
404,https://github.com/gulakim/cory.git,2018-04-23 04:59:21+00:00,,0,gulakim/cory,130642274,Verilog,cory,112,0,2018-12-14 09:01:34+00:00,[],None
405,https://github.com/alexeykotelevskiy/partial_reconfig.git,2018-04-20 15:56:46+00:00,,0,alexeykotelevskiy/partial_reconfig,130384043,Verilog,partial_reconfig,24439,0,2018-04-20 16:00:14+00:00,[],None
406,https://github.com/JoaoHL/tcc.git,2018-04-20 00:42:08+00:00,Repositório do TCC 2018,0,JoaoHL/tcc,130288070,Verilog,tcc,15969,0,2019-03-23 20:58:06+00:00,[],None
407,https://github.com/nasm716/Computer-orgnization.git,2018-04-26 07:19:44+00:00,,0,nasm716/Computer-orgnization,131116003,Verilog,Computer-orgnization,12,0,2018-04-26 07:31:48+00:00,[],None
408,https://github.com/jiruotong1024/EE577b.git,2018-05-12 06:31:58+00:00,,0,jiruotong1024/EE577b,133120526,Verilog,EE577b,4,0,2018-05-12 06:41:07+00:00,[],None
409,https://github.com/ckrichardson/FPGA-7-Segment-LED.git,2018-05-15 03:03:55+00:00,,0,ckrichardson/FPGA-7-Segment-LED,133451616,Verilog,FPGA-7-Segment-LED,1,0,2018-05-15 03:04:20+00:00,[],None
410,https://github.com/timmy139710/CVSD-HW4.git,2018-04-29 02:39:48+00:00,,0,timmy139710/CVSD-HW4,131460424,Verilog,CVSD-HW4,6,0,2018-04-29 07:52:57+00:00,[],None
411,https://github.com/SebSoc/Obsluga-portu-RS-232.git,2018-05-06 11:45:06+00:00,"Projekt FPGA. Moduły nadajnika i odbiornika danych w standardzie RS-232 dla następujących parametrów transmisji: 8 bitów danych, bez bitu parzystości, jeden bit stopu, szybkość transmisji 9600bps bez sprzętowej kontroli przepływu.  Moduły połączone tak aby odbiornik RS232 po otrzymaniu danych podawał je do sumatora i po dodaniu do nich wartości 20h, moduł nadajnika wysyłał je. ",0,SebSoc/Obsluga-portu-RS-232,132333202,Verilog,Obsluga-portu-RS-232,6,0,2018-05-06 12:00:18+00:00,[],None
412,https://github.com/mingmingrr/mips-pipelined.git,2018-05-03 00:48:31+00:00,MIPS I processor for EEL4713,0,mingmingrr/mips-pipelined,131921633,Verilog,mips-pipelined,925,0,2018-10-10 14:56:18+00:00,[],https://api.github.com/licenses/mit
413,https://github.com/enhoshen/LPIRC_FPGA.git,2018-04-30 10:44:46+00:00,Low Power image recognition contest on FPGA,0,enhoshen/LPIRC_FPGA,131584118,Verilog,LPIRC_FPGA,12111,0,2018-05-03 15:54:01+00:00,[],None
414,https://github.com/hstktsh-2018-2020/twin_6_7_power_ad_5cm.git,2018-05-10 06:35:34+00:00,,0,hstktsh-2018-2020/twin_6_7_power_ad_5cm,132859043,Verilog,twin_6_7_power_ad_5cm,22,0,2018-05-10 06:37:44+00:00,[],None
415,https://github.com/old-nios2-linux/boards.git,2018-05-25 14:29:00+00:00,,0,old-nios2-linux/boards,134866927,Verilog,boards,15389,0,2018-05-25 14:56:02+00:00,[],None
416,https://github.com/supun-kanda/UART.git,2018-05-10 06:31:52+00:00,"This Bunch can Send a picture, save it and Send back",0,supun-kanda/UART,132858699,Verilog,UART,3,0,2018-05-10 06:32:04+00:00,[],None
417,https://github.com/RohanVDvivedi/Processor2.git,2018-05-22 12:00:33+00:00,This is a repo with processor design verilog files and its description.,0,RohanVDvivedi/Processor2,134408762,Verilog,Processor2,895,0,2018-05-22 12:03:16+00:00,[],None
418,https://github.com/TudorAndrei/UART_files.git,2018-05-24 11:39:50+00:00,,0,TudorAndrei/UART_files,134706933,Verilog,UART_files,2,0,2023-01-28 12:16:20+00:00,[],None
419,https://github.com/adibshalekeen/MIPSCPU.git,2018-05-15 21:59:27+00:00,ECE429 MIPS CPU Project,0,adibshalekeen/MIPSCPU,133577866,Verilog,MIPSCPU,272,0,2022-01-24 18:19:39+00:00,[],None
420,https://github.com/ImeshEkanayake/4-bit-Computer-.git,2018-05-23 08:25:45+00:00,,0,ImeshEkanayake/4-bit-Computer-,134537694,Verilog,4-bit-Computer-,53452,0,2019-08-02 22:19:28+00:00,[],None
421,https://github.com/HanNight/single-cycle-CPU.git,2018-05-23 15:22:30+00:00,31 mips instructions single cycle CPU,0,HanNight/single-cycle-CPU,134589060,Verilog,single-cycle-CPU,14,0,2018-05-23 15:32:33+00:00,[],None
422,https://github.com/chandr33/ECE-337.git,2018-05-21 13:09:46+00:00,"ASIC Design Laboratory , All Labs and project Files added",1,chandr33/ECE-337,134270726,Verilog,ECE-337,5899,0,2018-06-28 03:17:51+00:00,[],None
423,https://github.com/MaAbbasi96/PipelinedMIPS.git,2018-05-01 17:38:56+00:00,,0,MaAbbasi96/PipelinedMIPS,131743309,Verilog,PipelinedMIPS,310,0,2019-05-14 05:52:24+00:00,[],None
424,https://github.com/cocomoff/Verilog.git,2018-05-05 01:25:17+00:00,Study: Verilog HDL,0,cocomoff/Verilog,132203973,Verilog,Verilog,16,0,2018-05-05 02:30:28+00:00,[],None
425,https://github.com/AlexanderKosianchuk/firbu_mlp23.git,2018-04-25 05:46:41+00:00,,0,AlexanderKosianchuk/firbu_mlp23,130956594,Verilog,firbu_mlp23,75566,0,2018-04-25 05:55:12+00:00,[],None
426,https://github.com/liyufan/FPGA.git,2018-04-28 16:31:13+00:00,,0,liyufan/FPGA,131426092,Verilog,FPGA,2,0,2018-04-28 16:32:45+00:00,[],None
427,https://github.com/mgit7/Spartan6-FPGA-TXRX.git,2018-04-28 05:55:22+00:00,,0,mgit7/Spartan6-FPGA-TXRX,131377664,Verilog,Spartan6-FPGA-TXRX,345,0,2018-04-28 06:43:47+00:00,[],None
428,https://github.com/Vladimir2506/ProjectEDA1.git,2018-04-22 10:21:22+00:00,"The project for Digital Electronic autumn 2017, a binary numerical operator.",0,Vladimir2506/ProjectEDA1,130556709,Verilog,ProjectEDA1,506,0,2018-04-22 10:30:56+00:00,[],None
429,https://github.com/wdlctc/my_ddr.git,2018-04-22 12:54:16+00:00,ddr_test,0,wdlctc/my_ddr,130567165,Verilog,my_ddr,21,0,2018-04-23 06:18:29+00:00,[],None
430,https://github.com/palca2093/Proyecto_Digitales.git,2018-05-23 15:14:08+00:00,,0,palca2093/Proyecto_Digitales,134587865,Verilog,Proyecto_Digitales,16,0,2018-05-30 12:21:17+00:00,[],None
431,https://github.com/ckj119940887/cpu_mips_design.git,2018-05-24 03:11:39+00:00,,0,ckj119940887/cpu_mips_design,134654574,Verilog,cpu_mips_design,1286,0,2018-06-04 13:50:16+00:00,[],None
432,https://github.com/RaulMunizJr/VerilogDesigns.git,2018-05-04 22:31:01+00:00,,0,RaulMunizJr/VerilogDesigns,132194980,Verilog,VerilogDesigns,4593,0,2018-05-04 23:48:19+00:00,[],None
433,https://github.com/atangzwj/PiEstimator.git,2018-05-05 19:56:17+00:00,,0,atangzwj/PiEstimator,132280038,Verilog,PiEstimator,25,0,2018-06-19 16:52:13+00:00,[],None
434,https://github.com/linnnruoo/EE2026-FPGA-Project.git,2018-05-07 09:44:04+00:00,This module is all about clock,1,linnnruoo/EE2026-FPGA-Project,132439949,Verilog,EE2026-FPGA-Project,1797,0,2018-05-07 12:30:25+00:00,[],https://api.github.com/licenses/gpl-3.0
435,https://github.com/Yuki03759/2017-CPU-project.git,2018-05-10 17:06:07+00:00,,0,Yuki03759/2017-CPU-project,132930864,Verilog,2017-CPU-project,1009,0,2018-05-10 18:55:55+00:00,[],None
436,https://github.com/supercalvinchan/VERI_LAB_EE2.git,2018-05-10 16:37:56+00:00,Verilog Lab in Second year,0,supercalvinchan/VERI_LAB_EE2,132927933,Verilog,VERI_LAB_EE2,51143,0,2018-05-10 16:40:04+00:00,[],None
437,https://github.com/angelinakowalik/gra-kulki.git,2018-05-10 17:27:28+00:00,,0,angelinakowalik/gra-kulki,132933102,Verilog,gra-kulki,25254,0,2018-09-07 11:50:16+00:00,[],None
438,https://github.com/AhmedAkram96/MIPS-Data-path.git,2018-05-09 18:57:06+00:00,This is a complete data path system written in Verilog,0,AhmedAkram96/MIPS-Data-path,132800603,Verilog,MIPS-Data-path,7,0,2018-05-09 18:58:15+00:00,[],None
439,https://github.com/hstktsh-2018-2020/twin_6_7_powad_75mm.git,2018-05-10 06:53:24+00:00,,0,hstktsh-2018-2020/twin_6_7_powad_75mm,132860847,Verilog,twin_6_7_powad_75mm,23,0,2018-05-10 06:54:05+00:00,[],None
440,https://github.com/snehashis1997/4-bit-carry-skip-adder.git,2018-05-15 13:18:55+00:00,,0,snehashis1997/4-bit-carry-skip-adder,133518995,Verilog,4-bit-carry-skip-adder,1,0,2018-05-16 21:27:09+00:00,[],None
441,https://github.com/jchen428/CS-3220.git,2018-05-09 09:58:52+00:00,Processor Design - Spring 2017,0,jchen428/CS-3220,132737503,Verilog,CS-3220,44637,0,2018-05-09 10:20:16+00:00,[],None
442,https://github.com/nliu96/verilog_projects.git,2018-05-18 07:28:48+00:00,,0,nliu96/verilog_projects,133919320,Verilog,verilog_projects,2,0,2018-05-18 08:24:24+00:00,[],None
443,https://github.com/puidenz/CO_Lab3.git,2018-05-21 16:49:08+00:00,,1,puidenz/CO_Lab3,134297925,Verilog,CO_Lab3,34,0,2018-06-12 07:25:27+00:00,[],None
444,https://github.com/snehashis1997/4-bit-ripple-carry-adder-with-test-bench.git,2018-05-11 18:06:11+00:00,4bit adder,0,snehashis1997/4-bit-ripple-carry-adder-with-test-bench,133072783,Verilog,4-bit-ripple-carry-adder-with-test-bench,1,0,2018-05-16 21:25:19+00:00,[],None
445,https://github.com/archieLa/Cube-Welcomer.git,2018-05-12 01:16:33+00:00,"Fun little project using, ultrasonic sensor for detecting someone at your cube/desk, then using a smiley face PCB and voice recording to greet the person. Implemented in Verilog, Python and C++",0,archieLa/Cube-Welcomer,133103149,Verilog,Cube-Welcomer,54,0,2019-10-11 17:59:15+00:00,[],None
446,https://github.com/mephi007/JPEGCOMP.git,2018-04-29 07:36:37+00:00,,0,mephi007/JPEGCOMP,131475193,Verilog,JPEGCOMP,5,0,2018-04-29 07:46:28+00:00,[],None
447,https://github.com/cr1901/tinyfpga-soc.git,2018-04-25 16:58:59+00:00,TinyFPGA SoC using lm32 CPU,2,cr1901/tinyfpga-soc,131038127,Verilog,tinyfpga-soc,8,0,2018-04-25 16:59:54+00:00,[],None
448,https://github.com/lliang9838/CS-M152A-Lab2.git,2018-04-24 22:42:54+00:00,,0,lliang9838/CS-M152A-Lab2,130921603,Verilog,CS-M152A-Lab2,22,0,2018-04-30 19:54:02+00:00,[],None
449,https://github.com/hstktsh-2018-2020/check_trans_duty.git,2018-05-10 06:41:58+00:00,,0,hstktsh-2018-2020/check_trans_duty,132859675,Verilog,check_trans_duty,7,0,2018-05-10 06:42:45+00:00,[],None
450,https://github.com/hstktsh-2018-2020/twin_77_ad_sign_43.git,2018-05-10 06:27:15+00:00,,0,hstktsh-2018-2020/twin_77_ad_sign_43,132858253,Verilog,twin_77_ad_sign_43,76,0,2018-05-10 06:27:58+00:00,[],None
451,https://github.com/jh01010011/PULSE_COUNTER.git,2018-05-16 15:19:17+00:00,,0,jh01010011/PULSE_COUNTER,133685667,Verilog,PULSE_COUNTER,877,0,2018-05-16 15:22:28+00:00,[],None
452,https://github.com/PranshuVyas/Verilog.git,2018-05-13 17:13:37+00:00,Hardware Language,0,PranshuVyas/Verilog,133258294,Verilog,Verilog,10,0,2018-09-30 15:46:30+00:00,[],None
453,https://github.com/whqamm/CPU_interface.git,2018-04-21 10:24:20+00:00,A CPU interface made by PicoBlaze,0,whqamm/CPU_interface,130463093,Verilog,CPU_interface,54,0,2018-04-21 13:58:09+00:00,[],None
454,https://github.com/HelloWorldSungin/Pipeline_Processor.git,2018-04-20 14:55:17+00:00,This is implementation of pipeline processor for Verilog,0,HelloWorldSungin/Pipeline_Processor,130376545,Verilog,Pipeline_Processor,1104,0,2019-04-25 04:17:31+00:00,[],None
455,https://github.com/wenalan123/smg_alarm.git,2018-04-25 08:53:49+00:00,,0,wenalan123/smg_alarm,130978217,Verilog,smg_alarm,6667,0,2018-04-25 10:40:37+00:00,[],None
456,https://github.com/PhilipChalkiopoulos/DE1_SOC_Linux_FrameBuffer.git,2018-04-23 13:45:29+00:00,,0,PhilipChalkiopoulos/DE1_SOC_Linux_FrameBuffer,130703031,Verilog,DE1_SOC_Linux_FrameBuffer,97779,0,2018-04-23 14:16:32+00:00,[],None
457,https://github.com/diep-michael/MIPS.git,2018-05-03 20:41:08+00:00,"This repository contains all of the modules needed for our 32-bit MIPS ISA Processor, included will be top-level design blocks along with instruction and data modules test our design. This processor was designed on a Nexys 4 FPGA board by Digilent, programmed in XILINX ISE. ",0,diep-michael/MIPS,132047160,Verilog,MIPS,839,0,2018-05-03 22:06:17+00:00,[],None
458,https://github.com/zenos876/spi_master.git,2018-05-04 11:30:07+00:00,spi_master  ctrl,0,zenos876/spi_master,132131724,Verilog,spi_master,3,0,2018-05-04 11:31:29+00:00,[],None
459,https://github.com/osmansuzer/Single-Cycle-Processor.git,2018-05-04 11:35:08+00:00,,0,osmansuzer/Single-Cycle-Processor,132132181,Verilog,Single-Cycle-Processor,14,0,2018-05-04 11:51:06+00:00,[],None
460,https://github.com/armonova/LAOC2-tomasulo.git,2018-05-04 17:57:26+00:00,tomasulu disgraça,0,armonova/LAOC2-tomasulo,132172589,Verilog,LAOC2-tomasulo,9033,0,2018-05-25 05:43:00+00:00,[],None
461,https://github.com/tgreer812/MIPS-CPU-implementation.git,2018-05-05 18:03:07+00:00,,0,tgreer812/MIPS-CPU-implementation,132272389,Verilog,MIPS-CPU-implementation,15798,0,2018-05-05 18:28:26+00:00,[],None
462,https://github.com/mads3009/shark.git,2018-05-01 02:46:52+00:00,,0,mads3009/shark,131669797,Verilog,shark,4418,0,2018-05-01 02:57:16+00:00,[],None
463,https://github.com/TheRollingPig/fpgaEx2_new.git,2018-05-04 02:17:23+00:00,,0,TheRollingPig/fpgaEx2_new,132073960,Verilog,fpgaEx2_new,2042,0,2019-09-23 07:24:58+00:00,[],None
464,https://github.com/Roboy/roboy_de0_nano.git,2018-05-03 14:31:25+00:00,golden reference design for the de0 nano,0,Roboy/roboy_de0_nano,132007518,Verilog,roboy_de0_nano,464,0,2018-05-14 22:05:53+00:00,[],https://api.github.com/licenses/bsd-3-clause
465,https://github.com/huynhphucnghi/ktmt_ass1.git,2018-05-08 06:33:59+00:00,,0,huynhphucnghi/ktmt_ass1,132564840,Verilog,ktmt_ass1,86,0,2018-05-30 04:30:03+00:00,[],None
466,https://github.com/bobbyesh/data-selector.git,2018-05-09 03:29:48+00:00,A simple data selector in Verilog,0,bobbyesh/data-selector,132696985,Verilog,data-selector,7,0,2018-05-09 03:45:16+00:00,[],None
467,https://github.com/HelloSakura/CPU-MIPS.git,2018-05-03 01:29:40+00:00,a pipeline cpu design based on mips,0,HelloSakura/CPU-MIPS,131925087,Verilog,CPU-MIPS,38,0,2018-05-03 01:31:05+00:00,[],None
468,https://github.com/amusant/presentations.git,2018-05-02 13:47:09+00:00,my presentations,0,amusant/presentations,131857151,Verilog,presentations,311,0,2018-06-26 13:19:32+00:00,[],None
469,https://github.com/tiqwab/TD4.git,2018-04-22 03:20:22+00:00,4 bit cpu,1,tiqwab/TD4,130531441,Verilog,TD4,12,0,2018-04-22 03:24:54+00:00,[],None
470,https://github.com/AmazeJ7/eele475_embedded_systems.git,2018-04-27 01:47:48+00:00,,0,AmazeJ7/eele475_embedded_systems,131230932,Verilog,eele475_embedded_systems,112012,0,2018-04-27 01:59:18+00:00,[],None
471,https://github.com/brandonlewien/Digital-Logic.git,2018-04-28 14:15:15+00:00,"Intel Altera's DE10 Lite with Quartus Prime Lite - Miniature CPU, Reaction Timer",0,brandonlewien/Digital-Logic,131415459,Verilog,Digital-Logic,17,0,2022-08-28 15:31:05+00:00,[],None
472,https://github.com/aliaydin96/proje.git,2018-04-26 19:24:56+00:00,,0,aliaydin96/proje,131201084,Verilog,proje,83478,0,2020-02-08 20:40:21+00:00,[],None
473,https://github.com/zqazi114/4823_project.git,2018-04-24 20:26:49+00:00,Radix-2 256pt RFFT using DIF,0,zqazi114/4823_project,130909922,Verilog,4823_project,3800,0,2018-04-24 20:32:57+00:00,[],None
474,https://github.com/ballpor98/New_miner.git,2018-04-23 09:09:31+00:00,Init,0,ballpor98/New_miner,130670342,Verilog,New_miner,21514,0,2018-04-27 04:11:45+00:00,[],None
475,https://github.com/allencho1222/riscv_verilog.git,2018-05-14 17:01:15+00:00,verilog implementation of riscv,0,allencho1222/riscv_verilog,133394828,Verilog,riscv_verilog,153,0,2018-06-15 01:57:48+00:00,[],None
476,https://github.com/JeonJiyoun/logic.git,2018-05-13 14:19:00+00:00,2017-1 논설 선교사와 식인종,0,JeonJiyoun/logic,133243688,Verilog,logic,614,0,2018-05-13 14:27:38+00:00,[],None
477,https://github.com/dakotale-zz/ALU.git,2018-05-13 13:57:17+00:00,Provided in Verlog,0,dakotale-zz/ALU,133241844,Verilog,ALU,3464,0,2018-05-13 13:57:26+00:00,[],https://api.github.com/licenses/gpl-3.0
478,https://github.com/atangzwj/PiSimulator_VGA.git,2018-05-13 00:52:59+00:00,,0,atangzwj/PiSimulator_VGA,133194604,Verilog,PiSimulator_VGA,41,0,2018-06-18 17:54:56+00:00,[],None
479,https://github.com/ihchoi12/Computer-Architecture-2018-01-Yonsei-.git,2018-05-15 02:36:34+00:00,Project for Computer Architecture(2018-01 Yonsei),0,ihchoi12/Computer-Architecture-2018-01-Yonsei-,133448849,Verilog,Computer-Architecture-2018-01-Yonsei-,5322,0,2018-05-15 02:39:50+00:00,[],None
480,https://github.com/jh01010011/VOLTAGE_CONTROLLER_FOR_AC_LOAD.git,2018-05-16 15:26:53+00:00,,0,jh01010011/VOLTAGE_CONTROLLER_FOR_AC_LOAD,133686640,Verilog,VOLTAGE_CONTROLLER_FOR_AC_LOAD,754,0,2018-05-16 15:27:56+00:00,[],None
481,https://github.com/ChenHaoHSU/Digital-Photo-Album.git,2018-05-15 18:25:30+00:00,"Computer-Aided VLSI System Design Final Project (Spring, 2018) - Digital Photo Album",0,ChenHaoHSU/Digital-Photo-Album,133556688,Verilog,Digital-Photo-Album,17799,0,2019-07-04 15:32:37+00:00,[],None
482,https://github.com/jmine83/ece5480.git,2018-05-23 09:09:57+00:00,USU - VLSI Testing and Verification,0,jmine83/ece5480,134543318,Verilog,ece5480,3066,0,2018-05-23 09:41:03+00:00,[],None
483,https://github.com/Digilent/Cora-Z7-10-Basic-IO.git,2018-05-24 18:51:08+00:00,,1,Digilent/Cora-Z7-10-Basic-IO,134756340,Verilog,Cora-Z7-10-Basic-IO,13,0,2021-10-27 23:43:00+00:00,[],None
484,https://github.com/felipecuetor/multiplier_excercise.git,2018-04-25 18:40:10+00:00,,0,felipecuetor/multiplier_excercise,131049085,Verilog,multiplier_excercise,4794,0,2018-05-03 16:45:20+00:00,[],None
485,https://github.com/goodseog/Computer_Organization.git,2018-05-06 01:26:27+00:00,,0,goodseog/Computer_Organization,132297127,Verilog,Computer_Organization,8833,0,2018-05-06 01:30:25+00:00,[],None
486,https://github.com/qwezrtyzuioz/ICLab.git,2018-05-10 08:39:45+00:00,,0,qwezrtyzuioz/ICLab,132872672,Verilog,ICLab,3,0,2018-05-10 15:33:37+00:00,[],None
487,https://github.com/hstktsh-2018-2020/focus_power_ad.git,2018-05-10 06:59:10+00:00,,0,hstktsh-2018-2020/focus_power_ad,132861436,Verilog,focus_power_ad,23,0,2018-05-10 07:00:18+00:00,[],None
488,https://github.com/hstktsh-2018-2020/twin_50mm_right_10mm.git,2018-05-10 06:31:14+00:00,,0,hstktsh-2018-2020/twin_50mm_right_10mm,132858639,Verilog,twin_50mm_right_10mm,23,0,2018-05-10 06:32:07+00:00,[],None
489,https://github.com/hyzopen/bean-counters.git,2018-05-10 17:37:36+00:00,,0,hyzopen/bean-counters,132934208,Verilog,bean-counters,153,0,2019-04-07 10:05:14+00:00,[],None
490,https://github.com/hstktsh-2018-2020/ex_SWLED_VERILOG.git,2018-05-10 06:40:53+00:00,,0,hstktsh-2018-2020/ex_SWLED_VERILOG,132859562,Verilog,ex_SWLED_VERILOG,3,0,2018-05-10 06:41:36+00:00,[],None
491,https://github.com/jpyao78/basic_blocks.git,2018-05-12 13:35:29+00:00,basic blocks,0,jpyao78/basic_blocks,133149315,Verilog,basic_blocks,13,0,2023-05-28 23:22:36+00:00,[],https://api.github.com/licenses/gpl-2.0
492,https://github.com/SSSSSjZ/Tx_16FSK.git,2018-04-23 08:22:55+00:00,,0,SSSSSjZ/Tx_16FSK,130664149,Verilog,Tx_16FSK,16,0,2018-04-23 09:21:28+00:00,[],None
493,https://github.com/hanyu-hu/Machine-Architecture.git,2018-05-04 20:49:33+00:00,Some Machine architecture design problems,0,hanyu-hu/Machine-Architecture,132187780,Verilog,Machine-Architecture,863,0,2018-08-16 12:03:34+00:00,[],None
494,https://github.com/rr999888tw/lab3_project-team08.git,2018-05-06 11:17:25+00:00,,0,rr999888tw/lab3_project-team08,132331360,Verilog,lab3_project-team08,18639,0,2018-05-06 11:28:15+00:00,[],None
495,https://github.com/alexnorell/lab_8_sources.git,2018-04-26 21:19:24+00:00,CMPE 140 Lab 8 Implementation,0,alexnorell/lab_8_sources,131211796,Verilog,lab_8_sources,56,0,2020-08-20 23:49:17+00:00,[],None
496,https://github.com/baughg/VerilogTemplates.git,2018-05-01 11:48:00+00:00,,0,baughg/VerilogTemplates,131707075,Verilog,VerilogTemplates,1,0,2018-05-02 15:48:11+00:00,[],None
497,https://github.com/BOSUKE/logiana.git,2018-04-30 08:47:24+00:00, 趣味のFPGA入門 - 簡易ロジアナ,0,BOSUKE/logiana,131573849,Verilog,logiana,16,0,2018-04-30 12:11:58+00:00,[],https://api.github.com/licenses/mit
498,https://github.com/beenfhb/ece5745-tut5-asic-tool.git,2018-04-30 05:20:31+00:00,,0,beenfhb/ece5745-tut5-asic-tool,131558739,Verilog,ece5745-tut5-asic-tool,7227,0,2018-04-30 05:20:43+00:00,[],None
499,https://github.com/gabrieldutra/laoc2-pratica2.git,2018-04-20 16:50:27+00:00,Prática 2 - Laboratório de Arquitetura e Organização de Computadores II,0,gabrieldutra/laoc2-pratica2,130390123,Verilog,laoc2-pratica2,21,0,2018-04-27 17:47:40+00:00,[],https://api.github.com/licenses/mit
500,https://github.com/vava24680/NCTU_2018_Spring_CODesign.git,2018-04-22 11:02:57+00:00,,0,vava24680/NCTU_2018_Spring_CODesign,130559433,Verilog,NCTU_2018_Spring_CODesign,646,0,2018-06-28 18:27:16+00:00,[],None
501,https://github.com/jlreis/praticahlsreedsolomon.git,2018-04-27 19:04:02+00:00,,0,jlreis/praticahlsreedsolomon,131334895,Verilog,praticahlsreedsolomon,6799,0,2018-04-27 19:07:49+00:00,[],None
502,https://github.com/NinaMaller/M152A.git,2018-05-02 20:38:55+00:00,Introductory Digital Design Laboratory,0,NinaMaller/M152A,131903491,Verilog,M152A,7093,0,2018-05-02 20:58:30+00:00,[],None
503,https://github.com/sanjpanj/MIDI_Synthesizer.git,2018-04-25 02:56:27+00:00,,0,sanjpanj/MIDI_Synthesizer,130942520,Verilog,MIDI_Synthesizer,995,0,2018-04-25 02:58:25+00:00,[],None
504,https://github.com/SamPoff/CECS_440_STACK.git,2018-04-24 22:21:56+00:00,Stack based CPU.,0,SamPoff/CECS_440_STACK,130920105,Verilog,CECS_440_STACK,4474,0,2018-05-01 05:55:14+00:00,[],None
505,https://github.com/mohGhazala96/MipsProccesor.git,2018-04-21 22:05:41+00:00,Project for the Computer Architecture course (CSEN 601) in the German University in Cairo (GUC) - 2018,0,mohGhazala96/MipsProccesor,130515381,Verilog,MipsProccesor,80,0,2020-01-28 15:13:00+00:00,[],None
506,https://github.com/chinkwo/vending_machine.git,2018-05-18 05:26:37+00:00,vending machine modelsim,0,chinkwo/vending_machine,133906957,Verilog,vending_machine,13,0,2018-05-18 05:28:18+00:00,[],None
507,https://github.com/cromagnonninja/VerilogCode.git,2018-05-19 16:26:20+00:00,Verilog Codes. ,0,cromagnonninja/VerilogCode,134078829,Verilog,VerilogCode,4,0,2018-05-21 07:06:07+00:00,[],None
508,https://github.com/MarzhanBekbolat/Blast.git,2018-05-23 15:00:27+00:00,,0,MarzhanBekbolat/Blast,134586007,Verilog,Blast,3959,0,2018-09-18 16:10:26+00:00,[],None
509,https://github.com/artvvb/Cora-Z7-07S-Basic-IO.git,2018-05-22 21:41:04+00:00,,0,artvvb/Cora-Z7-07S-Basic-IO,134479002,Verilog,Cora-Z7-07S-Basic-IO,5,0,2018-05-22 22:10:12+00:00,[],None
510,https://github.com/sadra-barikbin/computer-architecture-MIPS-assignment.git,2018-05-01 17:43:24+00:00,,0,sadra-barikbin/computer-architecture-MIPS-assignment,131743785,Verilog,computer-architecture-MIPS-assignment,241,0,2022-05-21 21:31:35+00:00,[],None
