LIBRARY IEEE;
USE IEEE.STD_Logic_1164.ALL;
package EE214 is
component NOT_1 is
port ( I1: in std_logic;
		 O1: out std_logic);
end component;
component AND_2 is
port(I1,I2: in std_logic;
      O1: out std_logic);
end component;
component OR_2 is
port(I1,I2: in std_logic;
      O1: out std_logic);
end component;

component BCD2SSD is
port(X:in std_logic_vector(3 downto 0);
     Y:out std_logic_vector(6 downto 0)
	  );
end comPONENT;
end EE214;
