# seven-segment-counter
Verilog implementation of a four-digit seven-segment display counter on the Nexys A7 FPGA. Demonstrates modular FSM design, clock division, and input debouncing
