// Seed: 4289130853
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    output tri module_0,
    input tri id_4
);
  wire id_6;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  assign id_1 = id_0 == 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd53
) (
    output wor id_0,
    input wire _id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wor id_6
);
  wire [id_1 : -1] id_8 = id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_0,
      id_4
  );
endmodule
