# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK1(R)->ALU_CLK(R)	9.559    */-0.200        */0.241         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.550    */1.987         */0.250         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.386    */2.035         */0.414         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.391    */2.257         */0.409         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.392    */2.712         */0.408         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.392    */3.056         */0.408         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.538    */3.116         */0.262         U0_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.392    */3.407         */0.408         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.390    */3.592         */0.410         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.384    */3.893         */0.416         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.491    4.016/*         0.309/*         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.369    */4.188         */0.431         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.364    */4.192         */0.436         U0_ALU/\ALU_OUT_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.473    4.348/*         0.327/*         U1_clock_divider/o_div_clk_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.403    */4.408         */0.397         U1_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.404    */4.409         */0.396         U1_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.404    */4.413         */0.396         U1_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */4.415         */0.396         U1_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */4.416         */0.395         U1_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */4.418         */0.395         U1_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */4.418         */0.395         U1_clock_divider/\counter_reg[3] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.362    */4.647         */0.438         U0_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.403    */4.691         */0.398         U1_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.394    */5.170         */0.406         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.364    */5.214         */0.436         U0_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.389    */5.266         */0.411         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.359    */5.277         */0.441         U0_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.392    */5.281         */0.408         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.393    */5.286         */0.407         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.393    */5.292         */0.407         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.394    */5.292         */0.406         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.394    */5.293         */0.406         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.490    5.361/*         0.310/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.393    */5.361         */0.407         U0_RX_TOP/FSM_RX1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.492    5.366/*         0.308/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.369         */0.413         U0_RX_TOP/parity_check_RX1/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.493    5.373/*         0.307/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.497    5.388/*         0.303/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.498    5.393/*         0.302/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.498    5.394/*         0.302/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.473    5.443/*         0.327/*         U0_clock_divider/o_div_clk_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.475    5.469/*         0.325/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.404    */5.508         */0.396         U0_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.404    */5.509         */0.396         U0_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */5.510         */0.395         U0_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */5.510         */0.395         U0_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */5.512         */0.395         U0_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */5.513         */0.395         U0_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.405    */5.513         */0.395         U0_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.392    */5.536         */0.408         U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.547         */0.413         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.629/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.630/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN    1
DFTCLK(R)->DFTCLK(R)	9.365    */5.630         */0.435         U0_TOP_TX/SER/\data_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.631/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.632/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.632/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.632/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.632/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.632/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.426    5.632/*         0.374/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.633/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.633/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.635/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.636/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.636/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.638/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.639/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.640/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.643/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN    1
DFTCLK(R)->DFTCLK(R)	9.398    */5.645         */0.402         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.646/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.647/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.649/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.651/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN    1
DFTCLK(R)->DFTCLK(R)	9.401    */5.652         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.654/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.654/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.427    5.654/*         0.373/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN    1
DFTCLK(R)->DFTCLK(R)	9.401    */5.655         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.428    5.656/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    5.658/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN    1
DFTCLK(R)->DFTCLK(R)	9.401    */5.659         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.401    */5.659         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.501    5.661/*         0.299/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.428    5.662/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    5.664/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    5.669/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    5.670/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    5.675/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    5.678/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    5.680/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.684/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.686/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.688/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.695/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.699/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.701/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.703/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.706/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.708/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.708/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.709/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /RN    1
DFTCLK(R)->DFTCLK(R)	9.403    */5.710         */0.397         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.533    5.714/*         0.267/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/D    1
REF_CLK1(R)->REF_CLK1(R)	9.430    5.716/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /RN    1
DFTCLK(R)->DFTCLK(R)	9.395    */5.741         */0.405         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.371    */5.779         */0.429         U0_TOP_TX/SER/\data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.378    */5.782         */0.422         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.784         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.784         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.373    */5.786         */0.427         U0_TOP_TX/SER/\data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.373    */5.786         */0.427         U0_TOP_TX/SER/\data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.377    */5.786         */0.423         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.374    */5.788         */0.426         U0_TOP_TX/SER/\data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.788         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.374    */5.789         */0.426         U0_TOP_TX/SER/\data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.516    5.791/*         0.284/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.792         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.792         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.793         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.794         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.794         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.795         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.795         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.795         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.378    */5.797         */0.422         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.797         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.797         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.372    */5.799         */0.428         U0_TOP_TX/SER/\data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.801         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.802         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.379    */5.802         */0.421         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.802         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.803         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.373    */5.803         */0.427         U0_TOP_TX/SER/\data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.804         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.804         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.804         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.805         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.805         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.806         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.806         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.806         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.807         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.808         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.809         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.809         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.810         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.810         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.810         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.811         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.811         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.403    */5.812         */0.398         U0_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.814         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.814         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.814         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.814         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.815         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.815         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.816         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.816         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.817         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.817         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.819         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */5.821         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.822         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.823         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.823         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.824         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.826         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */5.827         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.828         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */5.831         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.832         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.833         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.834         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.834         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.835         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.835         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.838         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */5.838         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.839         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.842         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.851         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.851         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.854         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.855         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.857         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.859         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.860         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.860         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.861         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.861         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.377    */5.861         */0.423         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.861         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.862         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.863         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.863         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.864         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.378    */5.865         */0.422         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.866         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.377    */5.866         */0.423         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.868         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.869         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.869         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.870         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.871         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.871         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.378    */5.871         */0.422         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.871         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.872         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.873         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.876         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.876         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.877         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.877         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */5.877         */0.420         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.878         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.879         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.880         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.880         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.880         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.881         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.881         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.882         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.882         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */5.882         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.883         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.883         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.884         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.884         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.886         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */5.887         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.887         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.893         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.917         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */5.918         */0.419         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */5.925         */0.418         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */5.930         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.931         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */5.935         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.935         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */5.936         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.115         */0.418         U0_TOP_TX/mux/TX_OUT_mux_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.374    */6.131         */0.426         U0_Register_File/\regfile_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.356    */6.134         */0.444         U0_Register_File/\regfile_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.356    */6.136         */0.444         U0_Register_File/\regfile_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.161         */0.419         U0_Register_File/\regfile_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.169         */0.417         U0_Register_File/\regfile_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.170         */0.416         U0_Register_File/\regfile_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.171         */0.416         U0_Register_File/\regfile_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.179         */0.416         U0_Register_File/\regfile_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.378    */6.195         */0.422         U0_Register_File/\regfile_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.201         */0.419         U0_Register_File/\regfile_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.203         */0.420         U0_Register_File/\regfile_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.206         */0.420         U0_Register_File/\regfile_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.214         */0.420         U0_Register_File/\regfile_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.215         */0.418         U0_Register_File/\regfile_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.216         */0.419         U0_Register_File/\regfile_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.218         */0.418         U0_Register_File/\regfile_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.219         */0.417         U0_Register_File/\regfile_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.222         */0.418         U0_Register_File/\regfile_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.225         */0.417         U0_Register_File/\regfile_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.225         */0.419         U0_Register_File/\regfile_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.226         */0.418         U0_Register_File/\regfile_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.227         */0.418         U0_Register_File/\regfile_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.227         */0.418         U0_Register_File/\regfile_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.229         */0.414         U0_Register_File/\regfile_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.230         */0.417         U0_Register_File/\regfile_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.231         */0.416         U0_Register_File/\regfile_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */6.231         */0.412         U0_Register_File/\regfile_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.232         */0.415         U0_Register_File/\regfile_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.233         */0.416         U0_Register_File/\regfile_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.233         */0.416         U0_Register_File/\regfile_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */6.234         */0.413         U0_Register_File/\regfile_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.234         */0.416         U0_Register_File/\regfile_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.235         */0.419         U0_Register_File/\regfile_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */6.236         */0.413         U0_Register_File/\regfile_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.237         */0.415         U0_Register_File/\regfile_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */6.238         */0.413         U0_Register_File/\regfile_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.379    */6.238         */0.421         U0_Register_File/\regfile_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.241         */0.420         U0_Register_File/\regfile_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.397    */6.244         */0.403         U0_TOP_TX/PAR/\par_data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.247         */0.418         U0_Register_File/\regfile_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.397    */6.247         */0.403         U0_TOP_TX/PAR/\par_data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.358    */6.249         */0.442         U0_Register_File/\regfile_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */6.253         */0.402         U0_TOP_TX/PAR/\par_data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.253         */0.419         U0_Register_File/\regfile_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.254         */0.416         U0_Register_File/\regfile_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.254         */0.416         U0_Register_File/\regfile_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.255         */0.417         U0_Register_File/\regfile_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.255         */0.417         U0_Register_File/\regfile_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.256         */0.417         U0_Register_File/\regfile_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.257         */0.417         U0_Register_File/\regfile_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.257         */0.420         U0_Register_File/\regfile_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.257         */0.401         U0_TOP_TX/PAR/\par_data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.258         */0.401         U0_TOP_TX/PAR/\par_data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.258         */0.401         U0_TOP_TX/PAR/\par_data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.258         */0.417         U0_Register_File/\regfile_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.258         */0.419         U0_Register_File/\regfile_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.259         */0.414         U0_Register_File/\regfile_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.259         */0.420         U0_Register_File/\regfile_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.260         */0.420         U0_Register_File/\regfile_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.261         */0.401         U0_TOP_TX/PAR/\par_data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.261         */0.419         U0_Register_File/\regfile_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.262         */0.401         U0_TOP_TX/PAR/\par_data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.263         */0.414         U0_Register_File/\regfile_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.264         */0.419         U0_Register_File/\regfile_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.264         */0.415         U0_Register_File/\regfile_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.444    */6.266         */0.356         U0_Register_File/\regfile_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.266         */0.420         U0_Register_File/\regfile_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.267         */0.418         U0_Register_File/\regfile_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.267         */0.417         U0_Register_File/\regfile_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.267         */0.418         U0_Register_File/\regfile_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.446    */6.268         */0.354         U0_Register_File/\regfile_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.270         */0.415         U0_Register_File/\regfile_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.270         */0.416         U0_Register_File/\regfile_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.448    */6.272         */0.352         U0_Register_File/\regfile_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.273         */0.417         U0_Register_File/\regfile_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.274         */0.417         U0_Register_File/\regfile_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.274         */0.416         U0_Register_File/\regfile_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.275         */0.416         U0_Register_File/\regfile_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */6.275         */0.412         U0_Register_File/\regfile_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.276         */0.417         U0_Register_File/\regfile_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.276         */0.415         U0_Register_File/\regfile_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.277         */0.415         U0_Register_File/\regfile_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.277         */0.416         U0_Register_File/\regfile_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.277         */0.415         U0_Register_File/\regfile_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.387    */6.278         */0.413         U0_Register_File/\regfile_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.278         */0.416         U0_Register_File/\regfile_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.278         */0.420         U0_Register_File/\regfile_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.278         */0.415         U0_Register_File/\regfile_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.279         */0.420         U0_Register_File/\regfile_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.379    */6.279         */0.421         U0_Register_File/\regfile_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.282         */0.418         U0_Register_File/\regfile_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.285         */0.416         U0_Register_File/\regfile_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.285         */0.415         U0_Register_File/\regfile_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.451    */6.286         */0.349         U0_Register_File/\regfile_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.286         */0.416         U0_Register_File/\regfile_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.287         */0.416         U0_Register_File/\regfile_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.287         */0.414         U0_Register_File/\regfile_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.287         */0.415         U0_Register_File/\regfile_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.451    */6.288         */0.349         U0_Register_File/\regfile_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */6.288         */0.412         U0_Register_File/\regfile_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.289         */0.420         U0_Register_File/\regfile_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.290         */0.417         U0_Register_File/\regfile_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */6.291         */0.412         U0_Register_File/\regfile_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.293         */0.417         U0_Register_File/\regfile_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.293         */0.417         U0_Register_File/\regfile_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.294         */0.417         U0_Register_File/\regfile_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.380    */6.296         */0.420         U0_Register_File/\regfile_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.296         */0.419         U0_Register_File/\regfile_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.448    */6.296         */0.352         U0_Register_File/\regfile_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.297         */0.416         U0_Register_File/\regfile_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.382    */6.301         */0.418         U0_Register_File/\regfile_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.301         */0.414         U0_Register_File/\regfile_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.301         */0.414         U0_Register_File/\regfile_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */6.301         */0.412         U0_Register_File/\regfile_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.301         */0.414         U0_Register_File/\regfile_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.301         */0.414         U0_Register_File/\regfile_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */6.302         */0.419         U0_Register_File/\regfile_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.302         */0.416         U0_Register_File/\regfile_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.306         */0.417         U0_Register_File/\regfile_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.388    */6.306         */0.412         U0_Register_File/\regfile_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.383    */6.307         */0.417         U0_Register_File/\regfile_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */6.307         */0.402         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.309         */0.416         U0_Register_File/\regfile_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.311         */0.415         U0_Register_File/\regfile_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.312         */0.415         U0_Register_File/\regfile_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.313         */0.415         U0_Register_File/\regfile_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.313         */0.415         U0_Register_File/\regfile_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.315         */0.401         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.453    */6.315         */0.347         U0_Register_File/\regfile_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.316         */0.415         U0_Register_File/\regfile_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.318         */0.414         U0_Register_File/\regfile_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	9.389    */6.321         */0.411         U0_Register_File/\regfile_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.519    */6.364         */0.281         U0_Register_File/\regfile_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	9.521    */6.368         */0.280         U0_Register_File/\regfile_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	9.526    */6.378         */0.274         U0_Register_File/\regfile_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	9.523    */6.379         */0.277         U0_Register_File/\regfile_reg[1][2] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.383/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.383/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.383/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.383/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.383/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /RN    1
DFTCLK(R)->DFTCLK(R)	9.523    */6.384         */0.277         U0_Register_File/\regfile_reg[1][4] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.384/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.384/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.385/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.386/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.386/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.386/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.387/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.387/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.387/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.388/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.389/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.390/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.391/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /RN    1
DFTCLK(R)->DFTCLK(R)	9.528    */6.391         */0.272         U0_Register_File/\regfile_reg[1][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.391/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.392/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.394/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.396/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.396/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.396/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.397/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.397/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.397/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.398/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.398/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.401/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.401/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.401/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.401/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.401/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.401/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.402/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.402/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.402/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.403/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.406/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.407/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.410/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.410/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.412/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.412/*         0.378/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.412/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.412/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.412/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.413/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.413/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.413/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.413/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.418/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.421/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.422/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.423/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.423/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.425/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.427/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.431/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.438/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.443/*         0.378/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.412    6.446/*         0.388/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	9.509    6.448/*         0.291/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.449/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.452/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.452/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.457/*         0.378/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    6.457/*         0.378/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /RN    1
DFTCLK(R)->DFTCLK(R)	9.394    */6.470         */0.406         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.395    */6.474         */0.405         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.396    */6.483         */0.404         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.484         */0.401         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */6.486         */0.401         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.385    */6.490         */0.415         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.360    */6.506         */0.440         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */6.511         */0.416         U0_TOP_TX/FSM1/BUSY_FSM_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.389    */6.545         */0.411         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.390    */6.552         */0.410         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.393    */6.556         */0.407         U0_Register_File/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.391    */6.570         */0.410         U0_Register_File/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	9.393    */6.570         */0.407         U0_Register_File/\RdData_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.392    */6.584         */0.408         U0_Register_File/\RdData_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.370    */6.587         */0.431         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.391    */6.590         */0.409         U0_Register_File/\RdData_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.390    */6.595         */0.410         U0_Register_File/\RdData_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.393    */6.622         */0.407         U0_Register_File/\RdData_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	9.391    */6.649         */0.409         U0_Register_File/\RdData_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.386    */6.673         */0.414         U0_TOP_TX/FSM1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    6.865/*         2.000/*         SO[4]    1
DFTCLK(R)->DFTCLK(R)	7.800    6.890/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	9.393    */6.926         */0.407         U0_Register_File/RdData_valid_reg/D    1
DFTCLK(R)->DFTCLK(R)	7.800    7.076/*         2.000/*         SO[0]    1
DFTCLK(R)->DFTCLK(R)	7.800    7.083/*         2.000/*         SO[2]    1
DFTCLK(R)->DFTCLK(R)	7.800    7.089/*         2.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	9.279    */7.195         */0.521         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.384    */7.227         */0.416         U0_SYS_CTRL/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.289    */7.232         */0.511         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */7.245         */0.511         U0_Register_File/\regfile_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.292    */7.263         */0.508         U0_Register_File/\regfile_reg[2][3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.282/*         0.378/*         U0_Register_File/\regfile_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.282/*         0.378/*         U0_Register_File/\regfile_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.282/*         0.378/*         U0_Register_File/\regfile_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.282/*         0.378/*         U0_Register_File/\regfile_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.282/*         0.378/*         U0_Register_File/\regfile_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.283/*         0.378/*         U0_Register_File/\regfile_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.283/*         0.378/*         U0_Register_File/\regfile_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.283/*         0.378/*         U0_Register_File/\regfile_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.284/*         0.378/*         U0_Register_File/\regfile_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.284/*         0.378/*         U0_Register_File/\regfile_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.285/*         0.378/*         U0_Register_File/\regfile_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.285/*         0.378/*         U0_Register_File/\regfile_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.286/*         0.378/*         U0_Register_File/\regfile_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.286/*         0.378/*         U0_Register_File/\regfile_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.287/*         0.378/*         U0_Register_File/\regfile_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.287/*         0.378/*         U0_Register_File/\regfile_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.289/*         0.378/*         U0_Register_File/\regfile_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.290/*         0.378/*         U0_Register_File/\regfile_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.292/*         0.378/*         U0_Register_File/\regfile_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.293/*         0.378/*         U0_Register_File/\regfile_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.294/*         0.378/*         U0_Register_File/\regfile_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.294/*         0.378/*         U0_Register_File/\regfile_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.294/*         0.378/*         U0_Register_File/\regfile_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.294/*         0.378/*         U0_Register_File/\regfile_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.294/*         0.378/*         U0_Register_File/\regfile_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.294/*         0.378/*         U0_Register_File/\regfile_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.295/*         0.378/*         U0_Register_File/\regfile_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.297/*         0.378/*         U0_Register_File/\regfile_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.298/*         0.378/*         U0_Register_File/\regfile_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.298/*         0.378/*         U0_Register_File/\regfile_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.300/*         0.378/*         U0_Register_File/\regfile_reg[10][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.303/*         0.378/*         U0_Register_File/\regfile_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.306/*         0.378/*         U0_Register_File/\regfile_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.308/*         0.378/*         U0_Register_File/\regfile_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.308/*         0.378/*         U0_Register_File/\regfile_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.309/*         0.378/*         U0_Register_File/\regfile_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.311/*         0.378/*         U0_Register_File/\regfile_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.312/*         0.378/*         U0_Register_File/\regfile_reg[10][6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.404    7.315/*         0.396/*         U0_ALU/valid_data_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.316/*         0.378/*         U0_Register_File/\regfile_reg[10][5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.318/*         0.388/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.318/*         0.388/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.318/*         0.378/*         U0_Register_File/\regfile_reg[9][5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.318/*         0.388/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.318/*         0.388/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.319/*         0.388/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.319/*         0.388/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.319/*         0.388/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.319/*         0.388/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.320/*         0.388/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.320/*         0.388/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.320/*         0.378/*         U0_Register_File/\regfile_reg[8][4] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.324/*         0.388/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.412    7.324/*         0.388/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.324/*         0.378/*         U0_Register_File/\regfile_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.326/*         0.378/*         U0_Register_File/\regfile_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.326/*         0.378/*         U0_Register_File/\regfile_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.326/*         0.378/*         U0_Register_File/\regfile_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.326/*         0.378/*         U0_Register_File/\regfile_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.327/*         0.378/*         U0_Register_File/\regfile_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.327/*         0.378/*         U0_Register_File/\regfile_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.329/*         0.378/*         U0_Register_File/\regfile_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.330/*         0.378/*         U0_Register_File/\regfile_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.330/*         0.378/*         U0_Register_File/\regfile_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.330/*         0.378/*         U0_Register_File/\regfile_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.330/*         0.378/*         U0_Register_File/\regfile_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.330/*         0.378/*         U0_Register_File/\regfile_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.330/*         0.379/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.331/*         0.379/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.331/*         0.379/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.333/*         0.379/*         U0_SYS_CTRL/second_frame_reg_inst/RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.334/*         0.378/*         U0_Register_File/\regfile_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.334/*         0.379/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.336/*         0.379/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.336/*         0.378/*         U0_Register_File/\regfile_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.337/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.338/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.338/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.339/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.340/*         0.379/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.340/*         0.378/*         U0_Register_File/\regfile_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.341/*         0.378/*         U0_Register_File/\regfile_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.341/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.341/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.341/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.341/*         0.378/*         U0_Register_File/\regfile_reg[10][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.341/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.342/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.344/*         0.379/*         U0_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.344/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.344/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.344/*         0.379/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.345/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.346/*         0.378/*         U0_Register_File/\regfile_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.346/*         0.378/*         U0_Register_File/\regfile_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.348/*         0.379/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.348/*         0.378/*         U0_Register_File/\regfile_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.348/*         0.379/*         U0_DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.348/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.349/*         0.378/*         U0_Register_File/\regfile_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.349/*         0.378/*         U0_Register_File/\regfile_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.349/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.349/*         0.378/*         U0_Register_File/\regfile_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.350/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.350/*         0.379/*         U0_DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.350/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.351/*         0.379/*         U0_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.351/*         0.378/*         U0_Register_File/\regfile_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.352/*         0.378/*         U0_Register_File/\regfile_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.352/*         0.379/*         U0_Register_File/\regfile_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.353/*         0.379/*         U0_Register_File/\regfile_reg[2][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.422    7.353/*         0.378/*         U0_Register_File/\regfile_reg[0][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.356/*         0.379/*         U0_Register_File/\regfile_reg[12][4] /RN    1
DFTCLK(R)->DFTCLK(R)	9.388    */7.356         */0.412         U0_TOP_TX/SER/\counter_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.358/*         0.379/*         U0_SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.359/*         0.379/*         U0_Register_File/\regfile_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.421    7.364/*         0.379/*         U0_Register_File/\regfile_reg[15][3] /RN    1
DFTCLK(R)->DFTCLK(R)	9.387    */7.371         */0.413         U0_SYS_CTRL/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.394    */7.461         */0.406         U0_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.424    7.487/*         0.376/*         U0_SYS_CTRL/second_frame_reg_inst/D    1
DFTCLK(R)->DFTCLK(R)	9.390    */7.488         */0.410         U0_SYS_CTRL/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.394    */7.504         */0.406         U0_SYS_CTRL/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.391    */7.505         */0.409         U0_SYS_CTRL/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.392    */7.527         */0.408         U0_TOP_TX/SER/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */7.574         */0.401         U0_SYS_CTRL/\Address_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.729    7.634/*         0.071/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.729    7.635/*         0.071/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.704    7.635/*         0.096/*         U0_Register_File/\regfile_reg[1][1] /RN    1
REF_CLK1(R)->ALU_CLK(R)	9.729    7.635/*         0.071/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.721    7.650/*         0.079/*         U0_Register_File/\regfile_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.721    7.652/*         0.079/*         U0_Register_File/\regfile_reg[1][6] /RN    1
DFTCLK(R)->DFTCLK(R)	9.514    7.835/*         0.286/*         U0_TOP_TX/PAR/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.400    */7.838         */0.400         U0_TOP_TX/SER/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.402    */7.844         */0.398         U0_TOP_TX/SER/\counter_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.423    7.845/*         0.377/*         U0_ALU/valid_data_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.515    7.898/*         0.285/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
@(R)->DFTCLK(R)	9.433    7.898/*         0.367/*         U1_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	9.433    7.898/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	9.433    7.898/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	9.433    7.898/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	9.433    7.899/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	9.433    7.899/*         0.367/*         U1_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	9.433    7.899/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	9.433    7.899/*         0.367/*         U1_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	9.433    7.899/*         0.367/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U1_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U1_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U1_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U1_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	9.433    7.900/*         0.367/*         U1_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	9.433    7.901/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	9.433    7.901/*         0.367/*         U1_clock_divider/o_div_clk_reg_reg/RN    1
@(R)->DFTCLK(R)	9.433    7.901/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	9.433    7.903/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	9.433    7.905/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	9.433    7.907/*         0.367/*         U0_TOP_TX/SER/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	9.433    7.908/*         0.367/*         U0_TOP_TX/FSM1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	9.433    7.908/*         0.367/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	9.433    7.908/*         0.367/*         U0_TOP_TX/SER/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	9.433    7.911/*         0.367/*         U0_TOP_TX/SER/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	9.433    7.912/*         0.367/*         U0_TOP_TX/SER/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	9.433    7.912/*         0.367/*         U0_TOP_TX/FSM1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	9.433    7.916/*         0.367/*         U0_TOP_TX/PAR/\par_data_reg[7] /RN    1
@(R)->DFTCLK(R)	9.433    7.918/*         0.367/*         U0_TOP_TX/PAR/\par_data_reg[6] /RN    1
@(R)->DFTCLK(R)	9.433    7.920/*         0.367/*         U0_TOP_TX/FSM1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	9.433    7.921/*         0.367/*         U0_TOP_TX/PAR/\par_data_reg[0] /RN    1
@(R)->DFTCLK(R)	9.433    7.921/*         0.367/*         U0_TOP_TX/PAR/par_bit_reg/RN    1
DFTCLK(R)->DFTCLK(R)	9.382    */8.003         */0.418         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.474    8.180/*         0.326/*         U0_TOP_TX/FSM1/\cs_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.682    8.185/*         0.118/*         U0_CLK_gating/U_LATNCAX2M/E    1
DFTCLK(R)->DFTCLK(R)	9.388    */8.195         */0.412         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /D    1
@(R)->DFTCLK(R)	9.750    8.216/*         0.050/*         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SN    1
DFTCLK(R)->DFTCLK(R)	9.387    */8.221         */0.413         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	9.419    8.225/*         0.381/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.231/*         0.372/*         U0_Register_File/\regfile_reg[0][2] /RN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[4] /SN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[3] /SN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[5] /SN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[7] /SN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[1] /SN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[0] /SN    1
@(R)->DFTCLK(R)	9.754    8.232/*         0.046/*         U0_TOP_TX/SER/\data_reg[2] /SN    1
DFTCLK(R)->DFTCLK(R)	9.182    */8.233         */0.618         U0_Register_File/\regfile_reg[0][3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.234/*         0.372/*         U0_Register_File/\RdData_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.235/*         0.372/*         U0_Register_File/RdData_valid_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.235/*         0.372/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.235/*         0.372/*         U0_Register_File/\RdData_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.235/*         0.372/*         U0_Register_File/\RdData_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.235/*         0.372/*         U0_Register_File/\RdData_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.428    8.236/*         0.372/*         U0_Register_File/\regfile_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.237/*         0.372/*         U0_Register_File/\RdData_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.238/*         0.372/*         U0_Register_File/\RdData_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.238/*         0.372/*         U0_Register_File/\RdData_reg[6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.389    */8.240         */0.411         U0_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.240/*         0.371/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.240/*         0.371/*         U0_SYS_CTRL/\Address_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.240/*         0.371/*         U0_SYS_CTRL/\Address_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.240/*         0.371/*         U0_SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.241/*         0.371/*         U0_Register_File/\RdData_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.243/*         0.371/*         U0_Register_File/\regfile_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.244/*         0.371/*         U0_Register_File/\regfile_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.244/*         0.371/*         U0_Register_File/\regfile_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.245/*         0.371/*         U0_Register_File/\regfile_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.245/*         0.371/*         U0_Register_File/\regfile_reg[14][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.248/*         0.371/*         U0_Register_File/\regfile_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.249/*         0.371/*         U0_Register_File/\regfile_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.429    8.249/*         0.371/*         U0_Register_File/\regfile_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.253/*         0.370/*         U0_Register_File/\regfile_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.255/*         0.370/*         U0_Register_File/\regfile_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.256/*         0.370/*         U0_Register_File/\regfile_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.392    */8.259         */0.408         U0_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.392    */8.259         */0.408         U0_DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.260/*         0.370/*         U0_Register_File/\regfile_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.262/*         0.370/*         U0_Register_File/\regfile_reg[13][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.262/*         0.370/*         U0_Register_File/\regfile_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.262/*         0.370/*         U0_Register_File/\regfile_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.263/*         0.370/*         U0_Register_File/\regfile_reg[15][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.263/*         0.370/*         U0_Register_File/\regfile_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.263/*         0.370/*         U0_Register_File/\regfile_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.264/*         0.370/*         U0_Register_File/\regfile_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.265/*         0.370/*         U0_Register_File/\regfile_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.266/*         0.370/*         U0_Register_File/\regfile_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.266/*         0.370/*         U0_Register_File/\regfile_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.393    */8.267         */0.407         U0_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.269/*         0.370/*         U0_Register_File/\regfile_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.393    */8.270         */0.407         U0_DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.393    */8.271         */0.407         U0_DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.272/*         0.370/*         U0_Register_File/\regfile_reg[12][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.394    */8.273         */0.406         U0_DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.394    */8.273         */0.406         U0_DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.274/*         0.370/*         U0_Register_File/\regfile_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.274/*         0.370/*         U0_Register_File/\regfile_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.275/*         0.370/*         U0_Register_File/\regfile_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.280/*         0.370/*         U0_Register_File/\regfile_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.281/*         0.370/*         U0_Register_File/\regfile_reg[2][6] /RN    1
DFTCLK(R)->DFTCLK(R)	9.389    */8.285         */0.411         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.287/*         0.370/*         U0_Register_File/\regfile_reg[12][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.430    8.293/*         0.370/*         U0_Register_File/\regfile_reg[2][3] /RN    1
DFTCLK(R)->DFTCLK(R)	9.196    */8.432         */0.604         U0_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.385    */8.439         */0.415         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.384    */8.474         */0.416         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.716    8.518/*         0.084/*         U0_Register_File/\regfile_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.716    8.518/*         0.084/*         U0_Register_File/\regfile_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.716    8.520/*         0.084/*         U0_Register_File/\regfile_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.716    8.520/*         0.084/*         U0_Register_File/\regfile_reg[1][5] /RN    1
DFTCLK(R)->DFTCLK(R)	9.230    */8.522         */0.570         U0_SYS_CTRL/\Address_reg[2] /SI    1
REF_CLK1(R)->REF_CLK1(R)	9.717    8.523/*         0.083/*         U0_Register_File/\regfile_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	9.391    */8.530         */0.409         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	9.732    8.533/*         0.068/*         U0_Register_File/\regfile_reg[0][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.732    8.533/*         0.068/*         U0_Register_File/\regfile_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.732    8.534/*         0.068/*         U0_Register_File/\regfile_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.732    8.537/*         0.068/*         U0_Register_File/\regfile_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.732    8.537/*         0.068/*         U0_Register_File/\regfile_reg[0][7] /RN    1
DFTCLK(R)->DFTCLK(R)	9.234    */8.540         */0.566         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.385    */8.543         */0.415         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.233    */8.544         */0.567         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/SI    1
REF_CLK1(R)->REF_CLK1(R)	9.748    8.559/*         0.052/*         U0_Register_File/\regfile_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	9.231    */8.562         */0.569         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.240    */8.567         */0.560         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.232    */8.568         */0.568         U0_Register_File/\regfile_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.234    */8.572         */0.566         U0_SYS_CTRL/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.235    */8.581         */0.565         U0_SYS_CTRL/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.583         */0.520         U0_SYS_CTRL/\current_state_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	9.750    8.583/*         0.050/*         U0_Register_File/\regfile_reg[3][5] /SN    1
REF_CLK1(R)->REF_CLK1(R)	9.750    8.595/*         0.050/*         U0_Register_File/\regfile_reg[2][7] /SN    1
DFTCLK(R)->DFTCLK(R)	9.239    */8.598         */0.561         U0_Register_File/\regfile_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.616         */0.520         U0_SYS_CTRL/second_frame_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	9.511    8.620/*         0.289/*         U0_TOP_TX/FSM1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.390    */8.623         */0.410         U0_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.245    */8.624         */0.555         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.249    */8.626         */0.551         U0_Register_File/\regfile_reg[3][0] /SI    1
@(R)->DFTCLK(R)	9.427    8.628/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	9.427    8.628/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	9.427    8.629/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[3] /RN    1
@(R)->DFTCLK(R)	9.427    8.629/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[4] /RN    1
@(R)->DFTCLK(R)	9.427    8.629/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[5] /RN    1
@(R)->DFTCLK(R)	9.427    8.629/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[2] /RN    1
@(R)->DFTCLK(R)	9.427    8.629/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /RN    1
@(R)->DFTCLK(R)	9.427    8.630/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /RN    1
@(R)->DFTCLK(R)	9.427    8.631/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /RN    1
@(R)->DFTCLK(R)	9.427    8.631/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /RN    1
@(R)->DFTCLK(R)	9.427    8.632/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /RN    1
@(R)->DFTCLK(R)	9.427    8.632/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /RN    1
@(R)->DFTCLK(R)	9.427    8.632/*         0.373/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /RN    1
@(R)->DFTCLK(R)	9.427    8.633/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.633/*         0.373/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.634/*         0.373/*         U0_PULSE_GEN/LVL_SIG_reg_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.636/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.637/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /RN    1
@(R)->DFTCLK(R)	9.427    8.637/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	9.248    */8.637         */0.552         U0_Register_File/\regfile_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.249    */8.639         */0.551         U0_Register_File/\regfile_reg[2][4] /SI    1
@(R)->DFTCLK(R)	9.427    8.642/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /RN    1
@(R)->DFTCLK(R)	9.427    8.642/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /RN    1
@(R)->DFTCLK(R)	9.427    8.644/*         0.373/*         U0_TOP_TX/mux/TX_OUT_mux_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.644/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /RN    1
@(R)->DFTCLK(R)	9.427    8.645/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /RN    1
DFTCLK(R)->DFTCLK(R)	9.234    */8.647         */0.566         U0_Register_File/\regfile_reg[2][7] /SI    1
@(R)->DFTCLK(R)	9.427    8.647/*         0.373/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /RN    1
@(R)->DFTCLK(R)	9.427    8.651/*         0.373/*         U0_RX_TOP/parity_check_RX1/par_err_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.654/*         0.373/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	9.427    8.654/*         0.373/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	9.427    8.657/*         0.373/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.659/*         0.373/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.664/*         0.373/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/RN    1
@(R)->DFTCLK(R)	9.427    8.667/*         0.373/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/RN    1
DFTCLK(R)->DFTCLK(R)	9.256    */8.671         */0.544         U0_Register_File/\regfile_reg[2][6] /SI    1
@(R)->DFTCLK(R)	9.427    8.671/*         0.373/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	9.427    8.671/*         0.373/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.675/*         0.373/*         U0_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	9.427    8.675/*         0.373/*         U0_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/o_div_clk_reg_reg/RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	9.427    8.676/*         0.373/*         U0_clock_divider/\counter_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	9.258    */8.678         */0.542         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.263    */8.687         */0.537         U0_Register_File/\regfile_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.689         */0.513         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.262    */8.698         */0.538         U0_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.260    */8.699         */0.540         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.232    */8.703         */0.568         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.248    */8.710         */0.552         U0_Register_File/\regfile_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.269    */8.716         */0.531         U0_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.290    */8.717         */0.510         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.721         */0.513         U0_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.267    */8.722         */0.533         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.267    */8.724         */0.533         U0_Register_File/\regfile_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.731         */0.515         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.269    */8.732         */0.531         U0_Register_File/\regfile_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.740         */0.512         U0_TOP_TX/PAR/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.271    */8.741         */0.530         U0_Register_File/\regfile_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.742         */0.513         U0_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.744         */0.511         U0_RX_TOP/FSM_RX1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.271    */8.744         */0.529         U0_Register_File/\regfile_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.271    */8.744         */0.529         U0_Register_File/\regfile_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.272    */8.746         */0.528         U0_Register_File/\regfile_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.272    */8.746         */0.528         U0_Register_File/\regfile_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.272    */8.750         */0.528         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.273    */8.753         */0.527         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.273    */8.754         */0.527         U0_DATA_SYNC/enable_pulse_gen_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.276    */8.754         */0.524         U0_Register_File/\regfile_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.274    */8.758         */0.526         U0_TOP_TX/FSM1/BUSY_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.274    */8.758         */0.526         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.274    */8.758         */0.526         U1_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.274    */8.759         */0.526         U0_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.290    */8.761         */0.510         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.275    */8.761         */0.525         U0_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.275    */8.763         */0.525         U0_Register_File/\regfile_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.275    */8.765         */0.525         U0_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.277    */8.766         */0.523         U0_RX_TOP/parity_check_RX1/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.275    */8.766         */0.525         U0_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.276    */8.767         */0.524         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.291    */8.768         */0.509         U0_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.276    */8.769         */0.524         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.276    */8.769         */0.524         U0_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.291    */8.769         */0.509         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.276    */8.770         */0.524         U0_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.264    */8.777         */0.536         U0_TOP_TX/SER/\data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.277    */8.777         */0.523         U0_DATA_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.291    */8.778         */0.509         U1_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.278    */8.779         */0.522         U0_TOP_TX/SER/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.275    */8.782         */0.525         U1_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.291    */8.783         */0.509         U0_TOP_TX/SER/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.265    */8.783         */0.535         U0_TOP_TX/SER/\data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.784         */0.521         U0_RX_TOP/FSM_RX1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.785         */0.521         U0_Register_File/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.786         */0.521         U0_Register_File/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.292    */8.786         */0.508         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.291    */8.786         */0.509         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.786         */0.521         U0_TOP_TX/FSM1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.787         */0.521         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.788         */0.521         U0_Register_File/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.293    */8.788         */0.507         U0_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.788         */0.521         U0_TOP_TX/SER/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.788         */0.521         U0_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.266    */8.789         */0.534         U0_TOP_TX/SER/\data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.279    */8.789         */0.521         U1_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.266    */8.789         */0.534         U0_TOP_TX/SER/\data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.790         */0.520         U0_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.790         */0.520         U0_TOP_TX/FSM1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.267    */8.791         */0.533         U0_TOP_TX/SER/\data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.792         */0.520         U0_SYS_CTRL/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.792         */0.520         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.792         */0.520         U1_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.267    */8.794         */0.533         U0_TOP_TX/SER/\data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.292    */8.794         */0.508         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.267    */8.794         */0.533         U0_TOP_TX/SER/\data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.280    */8.794         */0.520         U0_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.281    */8.797         */0.519         U0_Register_File/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.293    */8.797         */0.507         U1_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.265    */8.798         */0.535         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.281    */8.798         */0.519         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.281    */8.798         */0.519         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.292    */8.799         */0.509         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.281    */8.800         */0.519         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.265    */8.800         */0.535         U0_TOP_TX/SER/\data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.281    */8.801         */0.519         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.801         */0.518         U0_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.802         */0.518         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.802         */0.518         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.803         */0.518         U0_Register_File/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.803         */0.518         U0_Register_File/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.803         */0.512         U0_TOP_TX/FSM1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.804         */0.518         U0_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.804         */0.515         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.804         */0.518         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.805         */0.518         U0_Register_File/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.805         */0.518         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.805         */0.518         U0_Register_File/\regfile_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.805         */0.518         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.806         */0.518         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.282    */8.806         */0.518         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.806         */0.517         U0_Register_File/\regfile_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.806         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.806         */0.517         U0_Register_File/\regfile_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.806         */0.517         U0_Register_File/\regfile_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.806         */0.517         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.807         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.807         */0.517         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.807         */0.517         U0_Register_File/RdData_valid_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.293    */8.808         */0.507         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.808         */0.517         U0_Register_File/\regfile_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.808         */0.517         U0_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.809         */0.517         U0_Register_File/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.810         */0.517         U1_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.810         */0.517         U0_TOP_TX/SER/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.294    */8.810         */0.506         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_Register_File/\regfile_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_Register_File/\regfile_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.811         */0.517         U0_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.283    */8.812         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.812         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.812         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.812         */0.516         U0_Register_File/\regfile_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.812         */0.516         U0_TOP_TX/PAR/\par_data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.812         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.812         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_Register_File/\regfile_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_Register_File/\regfile_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_Register_File/\regfile_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.813         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_Register_File/\regfile_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_Register_File/\regfile_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.814         */0.516         U0_Register_File/\regfile_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_Register_File/\regfile_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_Register_File/\regfile_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_Register_File/\regfile_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_Register_File/\regfile_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.815         */0.516         U0_Register_File/\regfile_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.816         */0.516         U0_Register_File/\regfile_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.816         */0.516         U0_Register_File/\regfile_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.816         */0.516         U0_Register_File/\regfile_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.816         */0.516         U0_Register_File/\regfile_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.816         */0.516         U0_Register_File/\regfile_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.816         */0.516         U0_Register_File/\regfile_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_Register_File/\regfile_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_Register_File/\regfile_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U1_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.817         */0.516         U0_Register_File/\regfile_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.817         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.818         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.818         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.818         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.818         */0.515         U0_Register_File/\regfile_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.818         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_Register_File/\regfile_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.819         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.820         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.820         */0.515         U0_Register_File/\regfile_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.820         */0.515         U0_Register_File/\regfile_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.820         */0.515         U0_Register_File/\regfile_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.820         */0.512         U0_Register_File/\regfile_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.820         */0.515         U0_Register_File/\regfile_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.820         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_Register_File/\regfile_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_Register_File/\regfile_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_TOP_TX/PAR/\par_data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_Register_File/\regfile_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U1_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.821         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.822         */0.515         U0_Register_File/\regfile_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_Register_File/\regfile_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_Register_File/\regfile_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_Register_File/\regfile_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_Register_File/\regfile_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_Register_File/\regfile_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.823         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_Register_File/\regfile_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_Register_File/\regfile_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_Register_File/\regfile_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.285    */8.824         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_Register_File/\regfile_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_TOP_TX/PAR/\par_data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_Register_File/\regfile_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_Register_File/\regfile_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_Register_File/\regfile_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_Register_File/\regfile_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.824         */0.514         U0_Register_File/\regfile_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_Register_File/\regfile_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_Register_File/\regfile_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_Register_File/\regfile_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_Register_File/\regfile_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.825         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_Register_File/\regfile_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_Register_File/\regfile_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_Register_File/\regfile_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_PULSE_GEN/LVL_SIG_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_Register_File/\regfile_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.826         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.827         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.827         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.827         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.284    */8.827         */0.516         U0_RX_TOP/FSM_RX1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.827         */0.514         U0_Register_File/\regfile_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.827         */0.514         U0_Register_File/\regfile_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_Register_File/\regfile_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_TOP_TX/PAR/\par_data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.828         */0.514         U0_Register_File/\regfile_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_Register_File/\regfile_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_Register_File/\regfile_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_TOP_TX/PAR/\par_data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.829         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.830         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.830         */0.514         U0_TOP_TX/PAR/\par_data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.830         */0.514         U0_Register_File/\regfile_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.830         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.830         */0.514         U0_Register_File/\regfile_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.830         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_Register_File/\regfile_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.286    */8.831         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.831         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.831         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.831         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.832         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.832         */0.513         U0_TOP_TX/PAR/\par_data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.832         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.832         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.832         */0.513         U0_Register_File/\regfile_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.832         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_TOP_TX/PAR/\par_data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.833         */0.513         U0_Register_File/\regfile_reg[8][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.278    */8.834         */0.522         U0_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_Register_File/\regfile_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_Register_File/\regfile_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_Register_File/\regfile_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.834         */0.513         U0_Register_File/\regfile_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.836         */0.513         U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.278    */8.836         */0.522         U0_ALU/\ALU_OUT_reg[8] /SI    1
DFTCLK(R)->DFTCLK(R)	9.287    */8.837         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.837         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.838         */0.521         U0_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.838         */0.512         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.839         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.840         */0.512         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.840         */0.521         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.279    */8.841         */0.521         U0_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.841         */0.512         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.288    */8.843         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.843         */0.521         U0_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.844         */0.511         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.846         */0.520         U0_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.847         */0.511         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.847         */0.520         U0_ALU/\ALU_OUT_reg[10] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.847         */0.511         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.847         */0.520         U0_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.847         */0.511         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.847         */0.511         U0_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.289    */8.847         */0.511         U0_DATA_SYNC/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.848         */0.520         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.280    */8.849         */0.520         U0_ALU/\ALU_OUT_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.293    */8.850         */0.507         U1_RST_SYN/\rst_shift_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.281    */8.851         */0.519         U0_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.290    */8.854         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.285    */8.855         */0.515         U0_ALU/valid_data_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.290    */8.855         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	9.291    */8.860         */0.509         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.381    */8.861         */0.419         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.381    */8.862         */0.419         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.295    */8.865         */0.505         U0_RST_SYN/\rst_shift_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.272    */8.875         */0.528         U0_Register_File/\regfile_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.308    */8.877         */0.492         U0_Register_File/\regfile_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.402    */8.893         */0.398         U0_PULSE_GEN/LVL_SIG_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.312    */8.898         */0.488         U0_Register_File/\regfile_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.311    */8.898         */0.489         U0_Register_File/\regfile_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.328    */8.903         */0.472         U0_Register_File/\regfile_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	9.313    */8.903         */0.487         U0_Register_File/\regfile_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	9.313    */8.906         */0.487         U0_Register_File/\regfile_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	9.315    */8.910         */0.485         U0_Register_File/\regfile_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	9.299    */8.910         */0.501         U0_TOP_TX/mux/TX_OUT_mux_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.329    */8.913         */0.471         U0_Register_File/\regfile_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	9.297    */8.914         */0.503         U1_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.332    */8.919         */0.468         U0_Register_File/\regfile_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	9.394    */8.935         */0.406         U0_DATA_SYNC/enable_pulse_gen_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.396    */8.944         */0.404         U0_DATA_SYNC/\sync_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.312    */8.945         */0.488         U0_Register_File/\regfile_reg[1][3] /SI    1
@(R)->DFTCLK(R)	9.746    8.947/*         0.054/*         U0_TOP_TX/SER/\data_reg[6] /SN    1
DFTCLK(R)->DFTCLK(R)	9.397    */8.948         */0.403         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.397    */8.950         */0.403         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.313    */8.951         */0.487         U0_Register_File/\regfile_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	9.397    */8.952         */0.403         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.397    */8.953         */0.403         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */8.955         */0.402         U1_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */8.956         */0.402         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */8.956         */0.402         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */8.956         */0.402         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	9.398    */8.956         */0.402         U0_DATA_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */8.963         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.399    */8.964         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.400    */8.969         */0.400         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	9.400    */8.970         */0.400         U0_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	9.320    */8.982         */0.480         U0_Register_File/\regfile_reg[1][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.278    */8.989         */0.522         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.378    */9.064         */0.422         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.382    */9.086         */0.418         U0_ALU/\ALU_OUT_reg[2] /SI    1
@(R)->DFTCLK(R)	9.472    9.189/*         0.328/*         U0_RST_SYN/\rst_shift_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.472    9.189/*         0.328/*         U1_RST_SYN/\rst_shift_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	9.480    9.197/*         0.320/*         U0_RST_SYN/\rst_shift_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	9.480    9.197/*         0.320/*         U1_RST_SYN/\rst_shift_reg_reg[0] /RN    1
RX_CLOCK(R)->RX_CLOCK(R)	216.813  215.364/*       54.254/*        framing_error    1
RX_CLOCK(R)->RX_CLOCK(R)	216.813  216.079/*       54.254/*        parity_error    1
TX_CLOCK(R)->TX_CLOCK(R)	6944.234 6942.779/*      1736.110/*      UART_TX_O    1
