adel -all
# Library contents cleared.
vcom spi_mod.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: spi_mod.vhd
# Compile Entity "SPI_MOD"
# Compile Architecture "SPI_CPLD" of Entity "SPI_MOD"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom pps_count.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: pps_count.vhd
# Compile Entity "PPS_COUNT"
# Compile Architecture "UP_COUNT" of Entity "PPS_COUNT"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom adc_buf.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: adc_buf.vhd
# Compile Entity "ADC_BUF"
# Compile Architecture "BUFF" of Entity "ADC_BUF"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom kepler_tl.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: kepler_tl.vhd
# Compile Entity "KEPLER_TL"
# Compile Architecture "TOP_LEVEL" of Entity "KEPLER_TL"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom kepler_tl_tb.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: kepler_tl_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vsim +access +r testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6978 kB (elbread=1023 elab2=5805 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\alanlow\Documents\GitHub\CPLD_FPGA\LATTICE\work\src\wave.asdb
#  22:10, 11 April 2020
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
do -tcl kepler_tl_tb_vhdaf.udo
add wave *
# 18 signal(s) traced.
run 1000 ns
# Waveform file 'untitled.awc' connected to 'C:/Users/alanlow/Documents/GitHub/CPLD_FPGA/LATTICE/work/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# 1 signal(s) traced.
# 1 signal(s) traced.
run 100ns
# KERNEL: stopped at time: 1100 ns
run 500ms
# KERNEL: stopped at time: 500001100 ns
run 500ms
# KERNEL: stopped at time: 1000001100 ns
run 500ms
# KERNEL: stopped at time: 1500001100 ns
run 500ms
# KERNEL: stopped at time: 2000001100 ns
run 500ms
# KERNEL: stopped at time: 2500001100 ns
run 500ms
# KERNEL: stopped at time: 3000001100 ns
run 500ms
# KERNEL: stopped at time: 3500001100 ns
run 500ms
# KERNEL: stopped at time: 4000001100 ns
run 500ms
# KERNEL: stopped at time: 4500001100 ns
run 500ms
# KERNEL: stopped at time: 5000001100 ns
run 500ms
# KERNEL: stopped at time: 5500001100 ns
run 500ms
# KERNEL: stopped at time: 6000001100 ns
run 500ms
# KERNEL: stopped at time: 6500001100 ns
run 500ms
# KERNEL: stopped at time: 7000001100 ns
run 500ms
# KERNEL: stopped at time: 7500001100 ns
#  Simulation has been stopped
# Adding file C:\Users\alanlow\Documents\GitHub\CPLD_FPGA\LATTICE\work\src\CPLD-TopLevel.asdb ... Done
# Adding file C:\Users\alanlow\Documents\GitHub\CPLD_FPGA\LATTICE\work\src\CPLD-TopLevel.awc ... Done
