// Seed: 3289460966
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_11 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output logic id_2
    , id_8,
    output tri   id_3,
    output uwire id_4,
    output uwire id_5,
    output tri1  id_6
);
  initial id_2 <= -1'b0;
  always id_2 = -1'b0;
  wire id_9, id_10;
  assign id_4 = id_9;
  assign id_10#(
      .id_1 (-1),
      .id_10(1),
      .id_9 ({1{1}}),
      .id_8 (1)
  ) = id_10;
  parameter id_11 = 1;
  wire  id_12;
  logic id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_12,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10,
      id_8
  );
  assign id_3 = -1;
endmodule
