#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 05 22:08:43 2016
# Process ID: 7316
# Current directory: C:/xup/embedded/2015_2_zynq_labs/lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3984 C:\xup\embedded\2015_2_zynq_labs\lab4\lab4\lab4.xpr
# Log file: C:/xup/embedded/2015_2_zynq_labs/lab4/lab4/vivado.log
# Journal file: C:/xup/embedded/2015_2_zynq_labs/lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/embedded/2015_2_zynq_labs/lab4/lab4/lab4.xpr
file copy -force C:/xup/embedded/2015_2_zynq_labs/lab4/lab4/lab4.runs/impl_1/system_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/lab4/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/lab4/lab4/lab4.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/lab4/lab4/lab4.sdk/system_wrapper.hdf
save_project_as lab5 C:/xup/embedded/2015_2_zynq_labs/lab5 -force
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk/system_wrapper.hdf
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk/system_wrapper.hdf
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk/system_wrapper.hdf
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/lab5/lab5.sdk/system_wrapper.hdf
close_project
create_project first_zynq_design C:/xup/embedded/2015_2_zynq_labs/first_zynq_design -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "first_zynq_system"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_8bits ( LED ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/first_zynq_system.bd] -top
add_files -norecurse C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hdl/first_zynq_system_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file mkdir C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.sdk
file copy -force C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper.sysdef C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper.hdf
launch_sdk -workspace C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.sdk -hwspec C:/xup/embedded/2015_2_zynq_labs/first_zynq_design/first_zynq_design.sdk/first_zynq_system_wrapper.hdf
