

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2'
================================================================
* Date:           Wed Jul 27 15:45:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  6.771 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      684|      684|  7.120 us|  7.120 us|  684|  684|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_1_VITIS_LOOP_236_2  |      682|      682|        12|          1|          1|   672|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    199|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     130|    120|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     271|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     401|    446|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |mul_6ns_8ns_13_1_1_U306   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  41|    0|
    |urem_6ns_3ns_2_10_1_U305  |urem_6ns_3ns_2_10_1  |        0|   0|  130|  79|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+
    |Total                     |                     |        0|   0|  130| 120|    0|
    +--------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln235_1_fu_128_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln235_fu_176_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln236_fu_157_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln241_fu_207_p2       |         +|   0|  0|  13|          10|          10|
    |add_ln243_fu_255_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln1548_fu_271_p2     |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln235_fu_122_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln236_fu_137_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln237_fu_222_p2      |      icmp|   0|  0|   8|           2|           1|
    |select_ln235_1_fu_182_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln235_fu_143_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln237_fu_264_p3    |    select|   0|  0|  35|           1|           1|
    |tmp1_fu_277_p3            |    select|   0|  0|  35|           1|          35|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 199|          97|         117|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   10|         20|
    |d_1_fu_70                              |   9|          2|    5|         10|
    |i_1_fu_66                              |   9|          2|    6|         12|
    |indvar_flatten9_fu_74                  |   9|          2|   10|         20|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   39|         78|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln243_reg_353                  |   8|   0|    8|          0|
    |add_ln243_reg_353_pp0_iter10_reg   |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_1_fu_70                          |   5|   0|    5|          0|
    |i_1_fu_66                          |   6|   0|    6|          0|
    |icmp_ln236_reg_325                 |   1|   0|    1|          0|
    |icmp_ln237_reg_348                 |   1|   0|    1|          0|
    |indvar_flatten9_fu_74              |  10|   0|   10|          0|
    |select_ln235_1_reg_337             |   5|   0|    5|          0|
    |select_ln235_reg_330               |   6|   0|    6|          0|
    |tmp1_1_fu_62                       |  35|   0|   35|          0|
    |tmp1_reg_358                       |  35|   0|   35|          0|
    |icmp_ln236_reg_325                 |  64|  32|    1|          0|
    |select_ln235_reg_330               |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 271|  64|  150|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2|  return value|
|conv2_0_address0   |  out|   10|   ap_memory|                                                conv2_0|         array|
|conv2_0_ce0        |  out|    1|   ap_memory|                                                conv2_0|         array|
|conv2_0_q0         |   in|   35|   ap_memory|                                                conv2_0|         array|
|max2_V_0_address0  |  out|    8|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_ce0       |  out|    1|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_we0       |  out|    1|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_d0        |  out|   35|   ap_memory|                                               max2_V_0|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+

