
*** Running vivado
    with args -log lenet5_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenet5_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source lenet5_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.836 ; gain = 2.023 ; free physical = 8409 ; free virtual = 17363
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/hls/tcl.float/proj_lenet5/zed/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/iplib/bfm_axi_if.z7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top lenet5_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22057
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2705.984 ; gain = 0.000 ; free physical = 6721 ; free virtual = 15683
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lenet5_wrapper' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/hdl/lenet5_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'lenet5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:13]
INFO: [Synth 8-6157] synthesizing module 'lenet5_axi_bram_ctrl_0_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_axi_bram_ctrl_0_0' (1#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lenet5_axi_bram_ctrl_0_bram_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_axi_bram_ctrl_0_bram_0' (2#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'lenet5_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:260]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'lenet5_axi_bram_ctrl_0_bram_0' has 8 connections declared, but only 7 given [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:260]
INFO: [Synth 8-6157] synthesizing module 'lenet5_axi_interconnect_0_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:528]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14OJC1F' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1554]
INFO: [Synth 8-6157] synthesizing module 'lenet5_auto_pc_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_auto_pc_0' (3#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'lenet5_auto_pc_0' is unconnected for instance 'auto_pc' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1793]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'lenet5_auto_pc_0' is unconnected for instance 'auto_pc' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1793]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'lenet5_auto_pc_0' has 60 connections declared, but only 58 given [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1793]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14OJC1F' (4#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1554]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_GWYGWY' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1854]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_GWYGWY' (5#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1854]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19SRRQA' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:2112]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19SRRQA' (6#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:2112]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_36KZW3' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:2384]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_36KZW3' (7#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:2384]
INFO: [Synth 8-6157] synthesizing module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_xbar_0' (8#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arqos' does not match port width (8) of module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1483]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arregion' does not match port width (8) of module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1485]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awqos' does not match port width (8) of module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1495]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awregion' does not match port width (8) of module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1497]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_bid' does not match port width (10) of module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1537]
WARNING: [Synth 8-689] width (5) of port connection 's_axi_rid' does not match port width (10) of module 'lenet5_xbar_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:1542]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_axi_interconnect_0_0' (9#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:528]
INFO: [Synth 8-6157] synthesizing module 'lenet5_bfm_axi_if_0_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_bfm_axi_if_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_bfm_axi_if_0_0' (10#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_bfm_axi_if_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'lenet5_bfm_axi_if_0_0' is unconnected for instance 'bfm_axi_if_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:401]
WARNING: [Synth 8-7071] port 'm_axi_wid' of module 'lenet5_bfm_axi_if_0_0' is unconnected for instance 'bfm_axi_if_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:401]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'lenet5_bfm_axi_if_0_0' is unconnected for instance 'bfm_axi_if_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:401]
WARNING: [Synth 8-7023] instance 'bfm_axi_if_0' of module 'lenet5_bfm_axi_if_0_0' has 61 connections declared, but only 58 given [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:401]
INFO: [Synth 8-6157] synthesizing module 'lenet5_clk_wiz_0_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_clk_wiz_0_0' (11#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lenet5_lenet5_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_lenet5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_lenet5_0' (12#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_lenet5_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'lenet5_lenet5_0' is unconnected for instance 'lenet5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:465]
WARNING: [Synth 8-7071] port 'interrupt' of module 'lenet5_lenet5_0' is unconnected for instance 'lenet5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:465]
WARNING: [Synth 8-7071] port 'm_axi_data_AWREGION' of module 'lenet5_lenet5_0' is unconnected for instance 'lenet5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:465]
WARNING: [Synth 8-7071] port 'm_axi_data_ARREGION' of module 'lenet5_lenet5_0' is unconnected for instance 'lenet5' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:465]
WARNING: [Synth 8-7023] instance 'lenet5' of module 'lenet5_lenet5_0' has 56 connections declared, but only 52 given [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:465]
INFO: [Synth 8-6157] synthesizing module 'lenet5_proc_sys_reset_0_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_proc_sys_reset_0_0' (13#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/.Xil/Vivado-22007-train18/realtime/lenet5_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'lenet5_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:518]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'lenet5_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:518]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'lenet5_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:518]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'lenet5_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:518]
INFO: [Synth 8-6155] done synthesizing module 'lenet5' (14#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/synth/lenet5.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lenet5_wrapper' (15#1) [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/hdl/lenet5_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_36KZW3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_36KZW3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s01_couplers_imp_36KZW3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s01_couplers_imp_36KZW3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_19SRRQA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_19SRRQA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_19SRRQA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_19SRRQA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_GWYGWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_GWYGWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_GWYGWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_GWYGWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_14OJC1F is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_14OJC1F is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.984 ; gain = 0.000 ; free physical = 7709 ; free virtual = 16672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.984 ; gain = 0.000 ; free physical = 7705 ; free virtual = 16667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.984 ; gain = 0.000 ; free physical = 7705 ; free virtual = 16667
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.984 ; gain = 0.000 ; free physical = 7699 ; free virtual = 16661
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_axi_bram_ctrl_0_0/lenet5_axi_bram_ctrl_0_0/lenet5_axi_bram_ctrl_0_0_in_context.xdc] for cell 'lenet5_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_axi_bram_ctrl_0_0/lenet5_axi_bram_ctrl_0_0/lenet5_axi_bram_ctrl_0_0_in_context.xdc] for cell 'lenet5_i/axi_bram_ctrl_0'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_axi_bram_ctrl_0_bram_0/lenet5_axi_bram_ctrl_0_bram_0/lenet5_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'lenet5_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_axi_bram_ctrl_0_bram_0/lenet5_axi_bram_ctrl_0_bram_0/lenet5_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'lenet5_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_xbar_0/lenet5_xbar_0/lenet5_xbar_0_in_context.xdc] for cell 'lenet5_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_xbar_0/lenet5_xbar_0/lenet5_xbar_0_in_context.xdc] for cell 'lenet5_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_auto_pc_0/lenet5_auto_pc_0/lenet5_auto_pc_0_in_context.xdc] for cell 'lenet5_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_auto_pc_0/lenet5_auto_pc_0/lenet5_auto_pc_0_in_context.xdc] for cell 'lenet5_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc] for cell 'lenet5_i/bfm_axi_if_0'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc] for cell 'lenet5_i/bfm_axi_if_0'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0_in_context.xdc] for cell 'lenet5_i/clk_wiz_0'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0_in_context.xdc] for cell 'lenet5_i/clk_wiz_0'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_lenet5_0/lenet5_lenet5_0/lenet5_lenet5_0_in_context.xdc] for cell 'lenet5_i/lenet5'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_lenet5_0/lenet5_lenet5_0/lenet5_lenet5_0_in_context.xdc] for cell 'lenet5_i/lenet5'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_proc_sys_reset_0_0/lenet5_proc_sys_reset_0_0/lenet5_proc_sys_reset_0_0_in_context.xdc] for cell 'lenet5_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_proc_sys_reset_0_0/lenet5_proc_sys_reset_0_0/lenet5_proc_sys_reset_0_0_in_context.xdc] for cell 'lenet5_i/proc_sys_reset_0'
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc:58]
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/con-fmc_lpc_zed.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet5_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet5_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/fpga_zed.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/fpga_zed.xdc:12]
WARNING: [Constraints 18-619] A clock with name 'BOARD_CLK_IN' already exists, overwriting the previous clock with the same name. [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/fpga_zed.xdc:13]
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/fpga_zed.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/xdc/fpga_zed.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet5_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet5_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.852 ; gain = 0.000 ; free physical = 7604 ; free virtual = 16566
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.852 ; gain = 0.000 ; free physical = 7604 ; free virtual = 16566
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lenet5_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7680 ; free virtual = 16642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7680 ; free virtual = 16643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[0]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[0]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[10]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[10]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[11]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[11]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[12]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[12]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[13]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[13]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[14]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[14]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[15]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[15]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[16]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[16]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[17]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[17]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[18]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[18]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[19]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[19]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[1]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[1]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[20]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[20]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[21]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[21]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[22]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[22]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[23]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[23]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[24]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[24]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[25]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[25]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[26]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[26]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[27]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[27]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[28]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[28]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[29]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[29]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[2]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[2]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[30]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[30]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[31]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[31]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[3]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[3]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[4]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[4]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[5]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[5]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[6]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[6]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[7]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[7]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[8]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[8]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for SL_DT[9]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SL_DT[9]. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0/lenet5_bfm_axi_if_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for BOARD_CLK_IN. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BOARD_CLK_IN. (constraint file  /home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.gen/sources_1/bd/lenet5/ip/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0/lenet5_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/bfm_axi_if_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/lenet5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet5_i/proc_sys_reset_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7679 ; free virtual = 16642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7677 ; free virtual = 16641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_AXI_arlock[1] in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_AXI_awlock[1] in module lenet5_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7665 ; free virtual = 16632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'BOARD_CLK_IN'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7531 ; free virtual = 16499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7531 ; free virtual = 16499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7531 ; free virtual = 16498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7554 ; free virtual = 16522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7554 ; free virtual = 16522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7554 ; free virtual = 16522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7554 ; free virtual = 16521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7553 ; free virtual = 16520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7549 ; free virtual = 16517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |lenet5_xbar_0                 |         1|
|2     |lenet5_auto_pc_0              |         1|
|3     |lenet5_axi_bram_ctrl_0_0      |         1|
|4     |lenet5_axi_bram_ctrl_0_bram_0 |         1|
|5     |lenet5_bfm_axi_if_0_0         |         1|
|6     |lenet5_clk_wiz_0_0            |         1|
|7     |lenet5_lenet5_0               |         1|
|8     |lenet5_proc_sys_reset_0_0     |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |lenet5_auto_pc              |     1|
|2     |lenet5_axi_bram_ctrl_0      |     1|
|3     |lenet5_axi_bram_ctrl_0_bram |     1|
|4     |lenet5_bfm_axi_if_0         |     1|
|5     |lenet5_clk_wiz_0            |     1|
|6     |lenet5_lenet5               |     1|
|7     |lenet5_proc_sys_reset_0     |     1|
|8     |lenet5_xbar                 |     1|
|9     |IBUF                        |     8|
|10    |OBUF                        |     8|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7549 ; free virtual = 16517
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2737.852 ; gain = 0.000 ; free physical = 7600 ; free virtual = 16567
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2737.852 ; gain = 31.867 ; free physical = 7600 ; free virtual = 16568
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.852 ; gain = 0.000 ; free physical = 7693 ; free virtual = 16660
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.852 ; gain = 0.000 ; free physical = 7626 ; free virtual = 16594
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6b2b045a
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2737.852 ; gain = 32.016 ; free physical = 7820 ; free virtual = 16787
INFO: [Common 17-1381] The checkpoint '/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr.fpga/hw/impl/vivado.zed.confmc.float/lenet5_confmc_zed/lenet5_confmc_zed.runs/synth_1/lenet5_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lenet5_wrapper_utilization_synth.rpt -pb lenet5_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 16:45:37 2024...
