;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	ADD 3, 320
	MOV -1, <-26
	SUB 30, 0
	SUB <0, @2
	SUB #72, @200
	MOV <-30, 9
	SUB @121, 103
	SUB 0, 2
	ADD <-30, 9
	JMZ <121, 106
	SUB @0, @2
	ADD 210, 30
	ADD 30, 9
	CMP -0, 4
	SLT <300, 90
	MOV @121, 106
	DJN -1, @-20
	JMZ 0, 901
	CMP -1, <-26
	DAT #0, <402
	SUB @121, 106
	DAT #30, #9
	SUB @121, 106
	SUB @121, 106
	JMN 0, <332
	SUB -1, <-26
	SPL 0, <2
	JMP 0, #10
	SPL <121, 106
	SUB @121, 103
	JMZ 0, 300
	SLT @-1, <-20
	JMP @10
	SLT @-1, <-20
	ADD 210, 30
	ADD 210, 30
	SPL 0, <2
	SPL 0, <2
	SPL 0, <2
	MOV 30, 9
	ADD <0, @2
	SUB @121, 163
	SPL @300, 90
	SPL 0, <402
