{"vcs1":{"timestamp_begin":1675705683.753996931, "rt":0.30, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1675705684.090556773, "rt":0.27, "ut":0.15, "st":0.03}}
{"link":{"timestamp_begin":1675705684.381438261, "rt":0.23, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675705683.556904729}
{"VCS_COMP_START_TIME": 1675705683.556904729}
{"VCS_COMP_END_TIME": 1675705684.669579438}
{"VCS_USER_OPTIONS": "-sverilog -nc hw2prob2.sv"}
{"vcs1": {"peak_mem": 336152}}
{"stitch_vcselab": {"peak_mem": 222560}}
