{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 16:36:14 2022 " "Info: Processing started: Wed Oct 05 16:36:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6_2 -c lab6_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6_2 -c lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM570ZM256C7 " "Warning: Timing characteristics of device EPM570ZM256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 104 32 200 120 "c" "" } { 184 8 32 200 "c" "" } { 184 112 136 200 "c" "" } { 184 216 240 200 "c" "" } { 184 320 344 200 "c" "" } { 184 432 456 200 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c register register inst inst4 304.04 MHz Internal " "Info: Clock \"c\" Internal fmax is restricted to 304.04 MHz between source register \"inst\" and destination register \"inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.321 ns + Longest register register " "Info: + Longest register to register delay is 2.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X2_Y7_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.384 ns) 2.321 ns inst4 2 REG LC_X2_Y7_N0 2 " "Info: 2: + IC(1.937 ns) + CELL(0.384 ns) = 2.321 ns; Loc. = LC_X2_Y7_N0; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { inst inst4 } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 136 200 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 16.54 % ) " "Info: Total cell delay = 0.384 ns ( 16.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.937 ns ( 83.46 % ) " "Info: Total interconnect delay = 1.937 ns ( 83.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { inst inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { inst {} inst4 {} } { 0.000ns 1.937ns } { 0.000ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 104 32 200 120 "c" "" } { 184 8 32 200 "c" "" } { 184 112 136 200 "c" "" } { 184 216 240 200 "c" "" } { 184 320 344 200 "c" "" } { 184 432 456 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns inst4 2 REG LC_X2_Y7_N0 2 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N0; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c inst4 } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 136 200 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst4 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 4.184 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 104 32 200 120 "c" "" } { 184 8 32 200 "c" "" } { 184 112 136 200 "c" "" } { 184 216 240 200 "c" "" } { 184 320 344 200 "c" "" } { 184 432 456 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns inst 2 REG LC_X2_Y7_N7 2 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c inst } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst4 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 136 200 240 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { inst inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.321 ns" { inst {} inst4 {} } { 0.000ns 1.937ns } { 0.000ns 0.384ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst4 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst4 {} } {  } {  } "" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 136 200 240 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst si c 2.301 ns register " "Info: tsu for register \"inst\" (data pin = \"si\", clock pin = \"c\") is 2.301 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.166 ns + Longest pin register " "Info: + Longest pin to register delay is 6.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns si 1 PIN PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'si'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { si } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 80 32 200 96 "si" "" } { 168 -8 32 184 "si" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.384 ns) 6.166 ns inst 2 REG LC_X2_Y7_N7 2 " "Info: 2: + IC(4.812 ns) + CELL(0.384 ns) = 6.166 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { si inst } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 21.96 % ) " "Info: Total cell delay = 1.354 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.812 ns ( 78.04 % ) " "Info: Total interconnect delay = 4.812 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { si inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { si {} si~combout {} inst {} } { 0.000ns 0.000ns 4.812ns } { 0.000ns 0.970ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 104 32 200 120 "c" "" } { 184 8 32 200 "c" "" } { 184 112 136 200 "c" "" } { 184 216 240 200 "c" "" } { 184 320 344 200 "c" "" } { 184 432 456 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns inst 2 REG LC_X2_Y7_N7 2 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c inst } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { si inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { si {} si~combout {} inst {} } { 0.000ns 0.000ns 4.812ns } { 0.000ns 0.970ns 0.384ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c q\[1\] inst5 15.665 ns register " "Info: tco from clock \"c\" to destination pin \"q\[1\]\" through register \"inst5\" is 15.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 4.184 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 104 32 200 120 "c" "" } { 184 8 32 200 "c" "" } { 184 112 136 200 "c" "" } { 184 216 240 200 "c" "" } { 184 320 344 200 "c" "" } { 184 432 456 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns inst5 2 REG LC_X2_Y7_N5 2 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c inst5 } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 240 304 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst5 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 240 304 240 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.992 ns + Longest register pin " "Info: + Longest register to pin delay is 10.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LC_X2_Y7_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; REG Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 240 304 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.018 ns) + CELL(1.974 ns) 10.992 ns q\[1\] 2 PIN PIN_U20 0 " "Info: 2: + IC(9.018 ns) + CELL(1.974 ns) = 10.992 ns; Loc. = PIN_U20; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.992 ns" { inst5 q[1] } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 80 320 496 96 "q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 17.96 % ) " "Info: Total cell delay = 1.974 ns ( 17.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.018 ns ( 82.04 % ) " "Info: Total interconnect delay = 9.018 ns ( 82.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.992 ns" { inst5 q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.992 ns" { inst5 {} q[1] {} } { 0.000ns 9.018ns } { 0.000ns 1.974ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst5 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.992 ns" { inst5 q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.992 ns" { inst5 {} q[1] {} } { 0.000ns 9.018ns } { 0.000ns 1.974ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst si c -1.943 ns register " "Info: th for register \"inst\" (data pin = \"si\", clock pin = \"c\") is -1.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 5; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 104 32 200 120 "c" "" } { 184 8 32 200 "c" "" } { 184 112 136 200 "c" "" } { 184 216 240 200 "c" "" } { 184 320 344 200 "c" "" } { 184 432 456 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns inst 2 REG LC_X2_Y7_N7 2 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c inst } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.166 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns si 1 PIN PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'si'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { si } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 80 32 200 96 "si" "" } { 168 -8 32 184 "si" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.384 ns) 6.166 ns inst 2 REG LC_X2_Y7_N7 2 " "Info: 2: + IC(4.812 ns) + CELL(0.384 ns) = 6.166 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { si inst } "NODE_NAME" } } { "s62_shift_reg.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab6/s62_shift_reg.bdf" { { 160 32 96 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 21.96 % ) " "Info: Total cell delay = 1.354 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.812 ns ( 78.04 % ) " "Info: Total interconnect delay = 4.812 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { si inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { si {} si~combout {} inst {} } { 0.000ns 0.000ns 4.812ns } { 0.000ns 0.970ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} inst {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { si inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { si {} si~combout {} inst {} } { 0.000ns 0.000ns 4.812ns } { 0.000ns 0.970ns 0.384ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 16:36:14 2022 " "Info: Processing ended: Wed Oct 05 16:36:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
