{
  "module_name": "smu_internal.h",
  "hash_id": "b7fceab6edb23f07d0fe7a21b03d7a8fa974cf68f7c1cb47b993dbcc12eeb56a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/smu_internal.h",
  "human_readable_source": " \n\n#ifndef __SMU_INTERNAL_H__\n#define __SMU_INTERNAL_H__\n\n#include \"amdgpu_smu.h\"\n\n#if defined(SWSMU_CODE_LAYER_L1)\n\n#define smu_ppt_funcs(intf, ret, smu, args...) \\\n\t((smu)->ppt_funcs ? ((smu)->ppt_funcs->intf ? (smu)->ppt_funcs->intf(smu, ##args) : ret) : -EINVAL)\n\n#define smu_init_microcode(smu)\t\t\t\t\t\tsmu_ppt_funcs(init_microcode, 0, smu)\n#define smu_fini_microcode(smu)\t\t\t\t\t\tsmu_ppt_funcs(fini_microcode, 0, smu)\n#define smu_init_smc_tables(smu)\t\t\t\t\tsmu_ppt_funcs(init_smc_tables, 0, smu)\n#define smu_fini_smc_tables(smu)\t\t\t\t\tsmu_ppt_funcs(fini_smc_tables, 0, smu)\n#define smu_init_power(smu)\t\t\t\t\t\tsmu_ppt_funcs(init_power,\t0, smu)\n#define smu_fini_power(smu)\t\t\t\t\t\tsmu_ppt_funcs(fini_power, 0, smu)\n#define smu_setup_pptable(smu)\t\t\t\t\t\tsmu_ppt_funcs(setup_pptable, 0, smu)\n#define smu_powergate_sdma(smu, gate)\t\t\t\t\tsmu_ppt_funcs(powergate_sdma, 0, smu, gate)\n#define smu_get_vbios_bootup_values(smu)\t\t\t\tsmu_ppt_funcs(get_vbios_bootup_values, 0, smu)\n#define smu_check_fw_version(smu)\t\t\t\t\tsmu_ppt_funcs(check_fw_version, 0, smu)\n#define smu_write_pptable(smu)\t\t\t\t\t\tsmu_ppt_funcs(write_pptable, 0, smu)\n#define smu_set_min_dcef_deep_sleep(smu, clk)\t\t\t\tsmu_ppt_funcs(set_min_dcef_deep_sleep, 0, smu, clk)\n#define smu_set_driver_table_location(smu)\t\t\t\tsmu_ppt_funcs(set_driver_table_location, 0, smu)\n#define smu_set_tool_table_location(smu)\t\t\t\tsmu_ppt_funcs(set_tool_table_location, 0, smu)\n#define smu_notify_memory_pool_location(smu)\t\t\t\tsmu_ppt_funcs(notify_memory_pool_location, 0, smu)\n#define smu_gfx_off_control(smu, enable)\t\t\t\tsmu_ppt_funcs(gfx_off_control, 0, smu, enable)\n#define smu_get_gfx_off_status(smu)\t\t\t\t\t\tsmu_ppt_funcs(get_gfx_off_status, 0, smu)\n#define smu_get_gfx_off_entrycount(smu, value)\t\t\t\t\t\tsmu_ppt_funcs(get_gfx_off_entrycount, 0, smu, value)\n#define smu_get_gfx_off_residency(smu, value)\t\t\t\t\t\tsmu_ppt_funcs(get_gfx_off_residency, 0, smu, value)\n#define smu_set_gfx_off_residency(smu, value)\t\t\t\t\t\tsmu_ppt_funcs(set_gfx_off_residency, 0, smu, value)\n#define smu_set_last_dcef_min_deep_sleep_clk(smu)\t\t\tsmu_ppt_funcs(set_last_dcef_min_deep_sleep_clk, 0, smu)\n#define smu_system_features_control(smu, en)\t\t\t\tsmu_ppt_funcs(system_features_control, 0, smu, en)\n#define smu_init_max_sustainable_clocks(smu)\t\t\t\tsmu_ppt_funcs(init_max_sustainable_clocks, 0, smu)\n#define smu_set_default_od_settings(smu)\t\t\t\tsmu_ppt_funcs(set_default_od_settings, 0, smu)\n#define smu_send_smc_msg_with_param(smu, msg, param, read_arg)\t\tsmu_ppt_funcs(send_smc_msg_with_param, 0, smu, msg, param, read_arg)\n#define smu_send_smc_msg(smu, msg, read_arg)\t\t\t\tsmu_ppt_funcs(send_smc_msg, 0, smu, msg, read_arg)\n#define smu_init_display_count(smu, count)\t\t\t\tsmu_ppt_funcs(init_display_count, 0, smu, count)\n#define smu_feature_set_allowed_mask(smu)\t\t\t\tsmu_ppt_funcs(set_allowed_mask, 0, smu)\n#define smu_feature_get_enabled_mask(smu, mask)\t\t\t\tsmu_ppt_funcs(get_enabled_mask, -EOPNOTSUPP, smu, mask)\n#define smu_feature_is_enabled(smu, mask)\t\t\t\tsmu_ppt_funcs(feature_is_enabled, 0, smu, mask)\n#define smu_disable_all_features_with_exception(smu, mask)\t\tsmu_ppt_funcs(disable_all_features_with_exception, 0, smu, mask)\n#define smu_is_dpm_running(smu)\t\t\t\t\t\tsmu_ppt_funcs(is_dpm_running, 0, smu)\n#define smu_notify_display_change(smu)\t\t\t\t\tsmu_ppt_funcs(notify_display_change, 0, smu)\n#define smu_populate_umd_state_clk(smu)\t\t\t\t\tsmu_ppt_funcs(populate_umd_state_clk, 0, smu)\n#define smu_enable_thermal_alert(smu)\t\t\t\t\tsmu_ppt_funcs(enable_thermal_alert, 0, smu)\n#define smu_disable_thermal_alert(smu)\t\t\t\t\tsmu_ppt_funcs(disable_thermal_alert, 0, smu)\n#define smu_smc_read_sensor(smu, sensor, data, size)\t\t\tsmu_ppt_funcs(read_sensor, -EINVAL, smu, sensor, data, size)\n#define smu_pre_display_config_changed(smu)\t\t\t\tsmu_ppt_funcs(pre_display_config_changed, 0, smu)\n#define smu_display_config_changed(smu)\t\t\t\t\tsmu_ppt_funcs(display_config_changed, 0, smu)\n#define smu_apply_clocks_adjust_rules(smu)\t\t\t\tsmu_ppt_funcs(apply_clocks_adjust_rules, 0, smu)\n#define smu_notify_smc_display_config(smu)\t\t\t\tsmu_ppt_funcs(notify_smc_display_config, 0, smu)\n#define smu_run_btc(smu)\t\t\t\t\t\tsmu_ppt_funcs(run_btc, 0, smu)\n#define smu_get_allowed_feature_mask(smu, feature_mask, num)\t\tsmu_ppt_funcs(get_allowed_feature_mask, 0, smu, feature_mask, num)\n#define smu_set_watermarks_table(smu, clock_ranges)\t\t\tsmu_ppt_funcs(set_watermarks_table, 0, smu, clock_ranges)\n#define smu_thermal_temperature_range_update(smu, range, rw)\t\tsmu_ppt_funcs(thermal_temperature_range_update, 0, smu, range, rw)\n#define smu_register_irq_handler(smu)\t\t\t\t\tsmu_ppt_funcs(register_irq_handler, 0, smu)\n#define smu_get_dpm_ultimate_freq(smu, param, min, max)\t\t\tsmu_ppt_funcs(get_dpm_ultimate_freq, 0, smu, param, min, max)\n#define smu_asic_set_performance_level(smu, level)\t\t\tsmu_ppt_funcs(set_performance_level, -EINVAL, smu, level)\n#define smu_dump_pptable(smu)\t\t\t\t\t\tsmu_ppt_funcs(dump_pptable, 0, smu)\n#define smu_update_pcie_parameters(smu, pcie_gen_cap, pcie_width_cap)\tsmu_ppt_funcs(update_pcie_parameters, 0, smu, pcie_gen_cap, pcie_width_cap)\n#define smu_set_power_source(smu, power_src)\t\t\t\tsmu_ppt_funcs(set_power_source, 0, smu, power_src)\n#define smu_i2c_init(smu)                                               smu_ppt_funcs(i2c_init, 0, smu)\n#define smu_i2c_fini(smu)                                               smu_ppt_funcs(i2c_fini, 0, smu)\n#define smu_get_unique_id(smu)\t\t\t\t\t\tsmu_ppt_funcs(get_unique_id, 0, smu)\n#define smu_log_thermal_throttling(smu)\t\t\t\t\tsmu_ppt_funcs(log_thermal_throttling_event, 0, smu)\n#define smu_get_asic_power_limits(smu, current, default, max)\t\tsmu_ppt_funcs(get_power_limit, 0, smu, current, default, max)\n#define smu_get_pp_feature_mask(smu, buf)\t\t\t\tsmu_ppt_funcs(get_pp_feature_mask, 0, smu, buf)\n#define smu_set_pp_feature_mask(smu, new_mask)\t\t\t\tsmu_ppt_funcs(set_pp_feature_mask, 0, smu, new_mask)\n#define smu_gfx_ulv_control(smu, enablement)\t\t\t\tsmu_ppt_funcs(gfx_ulv_control, 0, smu, enablement)\n#define smu_deep_sleep_control(smu, enablement)\t\t\t\tsmu_ppt_funcs(deep_sleep_control, 0, smu, enablement)\n#define smu_get_fan_parameters(smu)\t\t\t\t\tsmu_ppt_funcs(get_fan_parameters, 0, smu)\n#define smu_post_init(smu)\t\t\t\t\t\tsmu_ppt_funcs(post_init, 0, smu)\n#define smu_gpo_control(smu, enablement)\t\t\t\tsmu_ppt_funcs(gpo_control, 0, smu, enablement)\n#define smu_set_fine_grain_gfx_freq_parameters(smu)\t\t\t\t\tsmu_ppt_funcs(set_fine_grain_gfx_freq_parameters, 0, smu)\n#define smu_get_default_config_table_settings(smu, config_table)\tsmu_ppt_funcs(get_default_config_table_settings, -EOPNOTSUPP, smu, config_table)\n#define smu_set_config_table(smu, config_table)\t\t\t\tsmu_ppt_funcs(set_config_table, -EOPNOTSUPP, smu, config_table)\n#define smu_init_pptable_microcode(smu)\t\t\t\t\tsmu_ppt_funcs(init_pptable_microcode, 0, smu)\n\n#endif\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}