
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 823.715 ; gain = 178.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:2]
	Parameter MUSIC_SIZE bound to: 15178 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v:2]
	Parameter div bound to: 2 - type: integer 
	Parameter T bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v:2]
	Parameter div bound to: 100 - type: integer 
	Parameter T bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (1#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized1' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v:2]
	Parameter div bound to: 4 - type: integer 
	Parameter T bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized1' (1#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'key_board' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/key_board.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_board' (2#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/key_board.v:1]
INFO: [Synth 8-6157] synthesizing module 'start_module' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/start_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_driver_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:2]
	Parameter IMAGE_WIDTH bound to: 320 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 240 - type: integer 
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_ACTIVE_TIME bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_LINE_PERIOD bound to: 800 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 33 - type: integer 
	Parameter V_ACTIVE_TIME bound to: 480 - type: integer 
	Parameter V_FRONT_PORCH bound to: 10 - type: integer 
	Parameter V_FRAME_PERIOD bound to: 525 - type: integer 
	Parameter IMAGE_PIX_NUM bound to: 76800 - type: integer 
WARNING: [Synth 8-5788] Register R_reg in module vga_driver_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:90]
WARNING: [Synth 8-5788] Register G_reg in module vga_driver_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:91]
WARNING: [Synth 8-5788] Register B_reg in module vga_driver_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:92]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver_image' (3#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:2]
WARNING: [Synth 8-7023] instance 'game_cover' of module 'vga_driver_image' has 12 connections declared, but only 11 given [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/start_module.v:18]
INFO: [Synth 8-6157] synthesizing module 'rom_start_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_start_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_start_image' (4#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_start_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'start_module' (5#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/start_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'game_module' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:24]
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_ACTIVE_TIME bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_LINE_PERIOD bound to: 800 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 33 - type: integer 
	Parameter V_ACTIVE_TIME bound to: 480 - type: integer 
	Parameter V_FRONT_PORCH bound to: 10 - type: integer 
	Parameter V_FRAME_PERIOD bound to: 525 - type: integer 
	Parameter background_green bound to: 16'b0000011111100000 
	Parameter err_wid bound to: 16'b0000001101110000 
	Parameter MY_WID bound to: 51 - type: integer 
	Parameter MY_HEI bound to: 64 - type: integer 
	Parameter MYPLANE_MOVE_SIZE bound to: 5 - type: integer 
	Parameter MY_SIZE bound to: 3264 - type: integer 
	Parameter BULLET_WID bound to: 20 - type: integer 
	Parameter BULLET_HEI bound to: 20 - type: integer 
	Parameter BULLET_MOVE_SIZE bound to: 3 - type: integer 
	Parameter BULLET_SIZE bound to: 400 - type: integer 
	Parameter ENEMY_WID bound to: 51 - type: integer 
	Parameter ENEMY_HEI bound to: 39 - type: integer 
	Parameter ENEMY_MOVE_SIZE bound to: 1 - type: integer 
	Parameter ENEMY_SEP bound to: 15 - type: integer 
	Parameter ENEMY_SIZE bound to: 1989 - type: integer 
	Parameter START_SCORE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver.v:1]
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_ACTIVE_TIME bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_LINE_PERIOD bound to: 800 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 33 - type: integer 
	Parameter V_ACTIVE_TIME bound to: 480 - type: integer 
	Parameter V_FRONT_PORCH bound to: 10 - type: integer 
	Parameter V_FRAME_PERIOD bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (6#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'bg_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:1]
	Parameter H_SYNC_PULSE bound to: 96 - type: integer 
	Parameter H_BACK_PORCH bound to: 48 - type: integer 
	Parameter H_ACTIVE_TIME bound to: 640 - type: integer 
	Parameter H_FRONT_PORCH bound to: 16 - type: integer 
	Parameter H_LINE_PERIOD bound to: 800 - type: integer 
	Parameter V_SYNC_PULSE bound to: 2 - type: integer 
	Parameter V_BACK_PORCH bound to: 33 - type: integer 
	Parameter V_ACTIVE_TIME bound to: 480 - type: integer 
	Parameter V_FRONT_PORCH bound to: 10 - type: integer 
	Parameter V_FRAME_PERIOD bound to: 525 - type: integer 
	Parameter IMAGE_WIDTH bound to: 320 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 240 - type: integer 
	Parameter IMAGE_SIZE bound to: 76800 - type: integer 
	Parameter WIDTH_TIMES bound to: 2 - type: integer 
	Parameter HEIGHT_TIMES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_bg_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_bg_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_bg_image' (7#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_bg_image_stub.v:6]
WARNING: [Synth 8-5788] Register bg_active_reg in module bg_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:45]
WARNING: [Synth 8-5788] Register bg_red_reg in module bg_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:47]
WARNING: [Synth 8-5788] Register bg_green_reg in module bg_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:48]
WARNING: [Synth 8-5788] Register bg_blue_reg in module bg_image is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:49]
INFO: [Synth 8-6155] done synthesizing module 'bg_image' (8#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom_myplane_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_myplane_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_myplane_image' (9#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_myplane_image_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_atk_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_atk_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_atk_image' (10#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_atk_image_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_enemy_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_enemy_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_enemy_image' (11#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_enemy_image_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'digital' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:2]
WARNING: [Synth 8-567] referenced signal 'i_num_0' should be on the sensitivity list [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:23]
WARNING: [Synth 8-567] referenced signal 'i_num_1' should be on the sensitivity list [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:23]
WARNING: [Synth 8-567] referenced signal 'i_num_2' should be on the sensitivity list [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:23]
WARNING: [Synth 8-567] referenced signal 'i_num_3' should be on the sensitivity list [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digital' (12#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/digital.v:2]
WARNING: [Synth 8-689] width (17) of port connection 'num' does not match port width (16) of module 'digital' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:844]
WARNING: [Synth 8-689] width (4) of port connection 'an' does not match port width (8) of module 'digital' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:845]
WARNING: [Synth 8-689] width (8) of port connection 'o_led_num' does not match port width (7) of module 'digital' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:846]
WARNING: [Synth 8-5788] Register myplane_active_reg in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:178]
WARNING: [Synth 8-5788] Register my_red_reg in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:179]
WARNING: [Synth 8-5788] Register my_green_reg in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:180]
WARNING: [Synth 8-5788] Register my_blue_reg in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:181]
WARNING: [Synth 8-5788] Register is_attack_reg in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:654]
WARNING: [Synth 8-5788] Register bullet_coord_y_reg[0] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:659]
WARNING: [Synth 8-5788] Register bullet_coord_y_reg[1] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:659]
WARNING: [Synth 8-5788] Register bullet_coord_y_reg[2] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:659]
WARNING: [Synth 8-5788] Register bullet_coord_y_reg[3] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:659]
WARNING: [Synth 8-5788] Register bullet_coord_y_reg[4] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:659]
WARNING: [Synth 8-5788] Register bullet_coord_y_reg[5] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:659]
WARNING: [Synth 8-5788] Register bullet_coord_x_reg[0] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:673]
WARNING: [Synth 8-5788] Register bullet_coord_x_reg[1] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:673]
WARNING: [Synth 8-5788] Register bullet_coord_x_reg[2] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:673]
WARNING: [Synth 8-5788] Register bullet_coord_x_reg[3] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:673]
WARNING: [Synth 8-5788] Register bullet_coord_x_reg[4] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:673]
WARNING: [Synth 8-5788] Register bullet_coord_x_reg[5] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:673]
WARNING: [Synth 8-5788] Register is_enemy_reg in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:714]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[0] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[1] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[2] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[3] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[4] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[5] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[6] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_y_reg[7] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:719]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[0] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[1] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[2] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[3] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[4] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[5] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[6] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
WARNING: [Synth 8-5788] Register enemy_coord_x_reg[7] in module game_module is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:734]
INFO: [Synth 8-6155] done synthesizing module 'game_module' (13#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'end_module' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/end_module.v:2]
WARNING: [Synth 8-7023] instance 'game_cover' of module 'vga_driver_image' has 12 connections declared, but only 11 given [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/end_module.v:18]
INFO: [Synth 8-6157] synthesizing module 'rom_end_image' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_end_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_end_image' (14#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_end_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'end_module' (15#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/end_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'mp3_driver' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:1]
	Parameter MUSIC_SIZE bound to: 15178 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter CMD_CONTROL bound to: 1 - type: integer 
	Parameter CMD_SEND bound to: 2 - type: integer 
	Parameter DATA_CONTROL bound to: 3 - type: integer 
	Parameter DATA_SEND bound to: 4 - type: integer 
	Parameter cmd_mode bound to: 33556484 - type: integer 
	Parameter cmd_vol bound to: 34279440 - type: integer 
	Parameter cmd_bass bound to: 33685589 - type: integer 
	Parameter cmd_clock bound to: 33789952 - type: integer 
	Parameter CMD_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register cmd_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:54]
WARNING: [Synth 8-5788] Register mp3_addr_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:55]
WARNING: [Synth 8-5788] Register cmd_id_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:56]
WARNING: [Synth 8-5788] Register cnt_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:57]
WARNING: [Synth 8-5788] Register CS_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:58]
WARNING: [Synth 8-5788] Register DCS_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:59]
WARNING: [Synth 8-5788] Register RSET_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:60]
WARNING: [Synth 8-5788] Register SCLK_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:61]
WARNING: [Synth 8-5788] Register MOSI_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:75]
WARNING: [Synth 8-5788] Register music_over_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:115]
WARNING: [Synth 8-5788] Register mp3_data_reg in module mp3_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:124]
INFO: [Synth 8-6155] done synthesizing module 'mp3_driver' (16#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/mp3_driver.v:1]
WARNING: [Synth 8-7023] instance 'display_music' of module 'mp3_driver' has 11 connections declared, but only 10 given [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:145]
INFO: [Synth 8-6157] synthesizing module 'rom_start_music' [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_start_music_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_start_music' (17#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/.Xil/Vivado-49784-wo_axuexi/realtime/rom_start_music_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (18#1) [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:2]
WARNING: [Synth 8-3331] design vga_driver_image has unconnected port rom_data[11]
WARNING: [Synth 8-3331] design vga_driver_image has unconnected port rom_data[6]
WARNING: [Synth 8-3331] design vga_driver_image has unconnected port rom_data[5]
WARNING: [Synth 8-3331] design vga_driver_image has unconnected port rom_data[0]
WARNING: [Synth 8-3331] design game_module has unconnected port which_show[7]
WARNING: [Synth 8-3331] design game_module has unconnected port which_show[6]
WARNING: [Synth 8-3331] design game_module has unconnected port which_show[5]
WARNING: [Synth 8-3331] design game_module has unconnected port which_show[4]
WARNING: [Synth 8-3331] design game_module has unconnected port sys_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 923.047 ; gain = 277.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 923.047 ; gain = 277.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 923.047 ; gain = 277.992
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_start_music/rom_start_music/rom_music_in_context.xdc] for cell 'start_music'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_start_music/rom_start_music/rom_music_in_context.xdc] for cell 'start_music'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_bg_image/rom_bg_image/rom_bg_image_in_context.xdc] for cell 'during_game/show_bg_image/get_bg_image'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_bg_image/rom_bg_image/rom_bg_image_in_context.xdc] for cell 'during_game/show_bg_image/get_bg_image'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_myplane_image/rom_myplane_image/rom_myplane_image_in_context.xdc] for cell 'during_game/myplane'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_myplane_image/rom_myplane_image/rom_myplane_image_in_context.xdc] for cell 'during_game/myplane'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet0'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet0'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet1'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet1'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet2'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet2'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet3'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet3'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet4'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet4'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet5'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_atk_image/rom_atk_image/rom_atk_image_in_context.xdc] for cell 'during_game/bullet5'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy0'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy0'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy1'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy1'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy2'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy2'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy3'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy3'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy4'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy4'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy5'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy5'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy6'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy6'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy7'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_enemy_image/rom_enemy_image/rom_enemy_image_in_context.xdc] for cell 'during_game/enemy7'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_start_image/rom_start_image/rom_start_image_in_context.xdc] for cell 'start_game/get_start_image'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_start_image/rom_start_image/rom_start_image_in_context.xdc] for cell 'start_game/get_start_image'
Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_end_image/rom_end_image/rom_end_image_in_context.xdc] for cell 'end_game/get_end_image'
Finished Parsing XDC File [d:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/ip/rom_end_image/rom_end_image/rom_end_image_in_context.xdc] for cell 'end_game/get_end_image'
Parsing XDC File [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/constrs_1/new/game.xdc]
WARNING: [Vivado 12-507] No nets matched 'begin_game_IBUF'. [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/constrs_1/new/game.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/constrs_1/new/game.xdc:108]
Finished Parsing XDC File [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/constrs_1/new/game.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/constrs_1/new/game.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/constrs_1/new/game.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1051.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1051.230 ; gain = 406.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1051.230 ; gain = 406.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for start_music. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/show_bg_image/get_bg_image. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/myplane. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/bullet0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/bullet1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/bullet2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/bullet3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/bullet4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/bullet5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for during_game/enemy7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for start_game/get_start_image. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for end_game/get_end_image. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1051.230 ; gain = 406.176
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "asci" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'G_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'hs_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'vs_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'QB_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'QC_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'QA_reg' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/top_module.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1051.230 ; gain = 406.176
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'set_dig_clk' (divider) to 'set_keyboard_clk'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |game_module__GB0 |           1|     23289|
|2     |game_module__GB1 |           1|     21925|
|3     |game_module__GB2 |           1|     13537|
|4     |top_module__GC0  |           1|      7272|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     21 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 98    
	   2 Input     12 Bit       Adders := 28    
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               12 Bit    Registers := 27    
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 27    
	   6 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   7 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 248   
	   9 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module digital 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module bg_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module game_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 98    
	   2 Input     12 Bit       Adders := 22    
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 21    
	   6 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   7 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 216   
	   9 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module key_board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vga_driver_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module vga_driver_image__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module mp3_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP bg_rom_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator bg_rom_addr0 is absorbed into DSP bg_rom_addr0.
DSP Report: operator bg_rom_addr1 is absorbed into DSP bg_rom_addr0.
DSP Report: Generating DSP rom_my_addr1, operation Mode is: A*(B:0x32).
DSP Report: operator rom_my_addr1 is absorbed into DSP rom_my_addr1.
DSP Report: Generating DSP rom_my_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff7d).
DSP Report: operator rom_my_addr0 is absorbed into DSP rom_my_addr0.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x32).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff64).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5587] ROM size for "ps2_control_inst/asci" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP start_game/game_cover/rom_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator start_game/game_cover/rom_addr0 is absorbed into DSP start_game/game_cover/rom_addr0.
DSP Report: operator start_game/game_cover/rom_addr1 is absorbed into DSP start_game/game_cover/rom_addr0.
DSP Report: Generating DSP end_game/game_cover/rom_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator end_game/game_cover/rom_addr0 is absorbed into DSP end_game/game_cover/rom_addr0.
DSP Report: operator end_game/game_cover/rom_addr1 is absorbed into DSP end_game/game_cover/rom_addr0.
WARNING: [Synth 8-3917] design top_module has port di_led[7] driven by constant 0
WARNING: [Synth 8-3331] design top_module has unconnected port di_which_show[7]
WARNING: [Synth 8-3331] design top_module has unconnected port di_which_show[6]
WARNING: [Synth 8-3331] design top_module has unconnected port di_which_show[5]
WARNING: [Synth 8-3331] design top_module has unconnected port di_which_show[4]
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][7]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][8]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[0][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[1][6] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][7]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][8]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[1][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[1][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[1][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[2][7] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][8]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[2][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[2][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[2][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][7]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[4][8] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[4][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[4][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[4][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][7]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[5][8] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[5][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[5][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[5][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][7]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[6][8] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[6][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[6][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[6][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][7]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[7][8] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[7][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[7][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[7][11] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][0]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][1]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][2]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][3]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][4]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][5]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][6]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (during_gamei_2/\enemy_coord_x_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][8]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][9]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'during_gamei_2/enemy_coord_x_reg[3][10]' (FDE) to 'during_gamei_2/enemy_coord_x_reg[3][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (during_gamei_2/\enemy_coord_x_reg[3][11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1105.078 ; gain = 460.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_image         | C+A*(B:0x140)                     | 17     | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff7d) | 30     | 12     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|game_module      | A*(B:0x32)                        | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_module       | PCIN+(A:0x0):B+(C:0xffffffffff64) | 30     | 11     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|vga_driver_image | C+A*(B:0x140)                     | 17     | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|vga_driver_image | C+A*(B:0x140)                     | 17     | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:49]

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |game_module__GB0 |           1|     13010|
|2     |game_module__GB1 |           1|      2745|
|3     |game_module__GB2 |           1|      5074|
|4     |top_module__GC0  |           1|      1716|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1105.078 ; gain = 460.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1105.078 ; gain = 460.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |game_module__GB0 |           1|     13010|
|2     |game_module__GB1 |           1|      2745|
|3     |game_module__GB2 |           1|      5074|
|4     |top_module__GC0  |           1|      1716|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/bg_image.v:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:82]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:82]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver.v:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:49]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/vga_driver_image.v:49]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1215.586 ; gain = 570.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_module  | display_music/cmd_reg[127] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_module  | display_music/cmd_reg[120] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_module  | display_music/cmd_reg[106] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_module  | display_music/cmd_reg[88]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_module  | display_music/cmd_reg[75]  | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top_module  | display_music/cmd_reg[67]  | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_module  | display_music/cmd_reg[10]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |rom_start_music   |         1|
|2     |rom_atk_image     |         6|
|3     |rom_enemy_image   |         8|
|4     |rom_myplane_image |         1|
|5     |rom_bg_image      |         1|
|6     |rom_end_image     |         1|
|7     |rom_start_image   |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |rom_atk_image       |     1|
|2     |rom_atk_image__10   |     1|
|3     |rom_atk_image__6    |     1|
|4     |rom_atk_image__7    |     1|
|5     |rom_atk_image__8    |     1|
|6     |rom_atk_image__9    |     1|
|7     |rom_bg_image        |     1|
|8     |rom_end_image       |     1|
|9     |rom_enemy_image     |     1|
|10    |rom_enemy_image__10 |     1|
|11    |rom_enemy_image__11 |     1|
|12    |rom_enemy_image__12 |     1|
|13    |rom_enemy_image__13 |     1|
|14    |rom_enemy_image__14 |     1|
|15    |rom_enemy_image__8  |     1|
|16    |rom_enemy_image__9  |     1|
|17    |rom_myplane_image   |     1|
|18    |rom_start_image     |     1|
|19    |rom_start_music     |     1|
|20    |BUFG                |     5|
|21    |CARRY4              |  1839|
|22    |DSP48E1             |     3|
|23    |DSP48E1_1           |     9|
|24    |DSP48E1_2           |     9|
|25    |LUT1                |   816|
|26    |LUT2                |  4183|
|27    |LUT3                |   173|
|28    |LUT4                |  3746|
|29    |LUT5                |   354|
|30    |LUT6                |   563|
|31    |MUXF7               |     1|
|32    |SRL16E              |    12|
|33    |FDCE                |   152|
|34    |FDPE                |     8|
|35    |FDRE                |   717|
|36    |FDSE                |    21|
|37    |LDC                 |    14|
|38    |LDCP                |     2|
|39    |LDP                 |     1|
|40    |IBUF                |    11|
|41    |OBUF                |    31|
|42    |OBUFT               |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        | 12994|
|2     |  display_music    |mp3_driver              |   244|
|3     |  during_game      |game_module             | 11346|
|4     |    digital_inst   |digital                 |   292|
|5     |    show_bg_image  |bg_image                |    71|
|6     |    total_vga      |vga_driver              |  1509|
|7     |  end_game         |end_module              |   187|
|8     |    game_cover     |vga_driver_image_0      |   171|
|9     |  ps2_control_inst |key_board               |    85|
|10    |  set_dig_clk      |divider                 |    82|
|11    |  set_mp3_clk      |divider__parameterized0 |    82|
|12    |  set_vga_clk      |divider__parameterized1 |    82|
|13    |  start_game       |start_module            |   187|
|14    |    game_cover     |vga_driver_image        |   171|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1219.211 ; gain = 445.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1219.211 ; gain = 574.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1219.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LDC => LDCE: 14 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDCP => LDCP (inverted pins: G) (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1219.211 ; gain = 832.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1219.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/verilog_projects/test090_plane_war/test090_plane_war.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 21:34:30 2023...
