Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Tue Sep 24 10:05:11 2024
| Host              : ug3 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file seeg_zynq_wrapper_timing_summary_routed.rpt -pb seeg_zynq_wrapper_timing_summary_routed.pb -rpx seeg_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : seeg_zynq_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3725)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9391)
5. checking no_input_delay (48)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3725)
---------------------------
 There are 3725 register/latch pins with no clock driven by root clock pin: seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByFour/clock_out_pre_buff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9391)
---------------------------------------------------
 There are 9391 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.012        0.000                      0                47737        0.010        0.000                      0                47737        2.000        0.000                       0                 15276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_pl_0                            {0.000 5.000}      10.000          100.000         
seeg_zynq_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_78M_seeg_zynq_clk_wiz_0_0     {0.000 6.410}      12.820          78.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
seeg_zynq_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_78M_seeg_zynq_clk_wiz_0_0           1.012        0.000                      0                47737        0.010        0.000                      0                47737        4.910        0.000                       0                 15275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_78M_seeg_zynq_clk_wiz_0_0  
(none)                         clk_78M_seeg_zynq_clk_wiz_0_0  clk_78M_seeg_zynq_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_78M_seeg_zynq_clk_wiz_0_0                                 
(none)                                                        clk_78M_seeg_zynq_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  seeg_zynq_i/clk_wiz_0/inst/clk_in1
  To Clock:  seeg_zynq_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         seeg_zynq_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { seeg_zynq_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_78M_seeg_zynq_clk_wiz_0_0
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 0.956ns (7.152%)  route 12.411ns (92.848%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns = ( 20.085 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.231ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.995    12.345    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.083    12.428 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8/O
                         net (fo=1, routed)           1.224    13.652    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8_n_0
    SLICE_X30Y197        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150    13.802 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3/O
                         net (fo=28, routed)          1.358    15.160    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3_n_0
    SLICE_X30Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.151    15.311 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_3/O
                         net (fo=1, routed)           1.529    16.840    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_3_n_0
    SLICE_X30Y198        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135    16.975 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_1/O
                         net (fo=1, routed)           1.629    18.604    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_1_n_0
    SLICE_X30Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.320    20.085    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X30Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/C
                         clock pessimism             -0.432    19.653    
                         clock uncertainty           -0.081    19.572    
    SLICE_X30Y198        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    19.616    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -18.604    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.034ns  (logic 0.942ns (7.227%)  route 12.092ns (92.773%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.255ns = ( 20.075 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.231ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.995    12.345    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.083    12.428 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8/O
                         net (fo=1, routed)           1.224    13.652    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8_n_0
    SLICE_X30Y197        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150    13.802 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3/O
                         net (fo=28, routed)          1.389    15.191    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3_n_0
    SLICE_X28Y198        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080    15.271 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_3/O
                         net (fo=1, routed)           1.186    16.457    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_3_n_0
    SLICE_X28Y198        LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.192    16.649 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_1/O
                         net (fo=1, routed)           1.622    18.271    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_1_n_0
    SLICE_X28Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.311    20.075    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X28Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/C
                         clock pessimism             -0.432    19.643    
                         clock uncertainty           -0.081    19.562    
    SLICE_X28Y198        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    19.606    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                         19.606    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.915ns  (logic 0.865ns (6.698%)  route 12.050ns (93.302%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.267ns = ( 20.087 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.231ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.418    13.897    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X31Y200        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154    14.051 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5/O
                         net (fo=16, routed)          1.977    16.028    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5_n_0
    SLICE_X33Y202        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058    16.086 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_4/O
                         net (fo=1, routed)           1.891    17.977    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_4_n_0
    SLICE_X35Y200        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080    18.057 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_1/O
                         net (fo=1, routed)           0.095    18.152    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_1_n_0
    SLICE_X35Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.323    20.087    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X35Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[11]/C
                         clock pessimism             -0.432    19.655    
                         clock uncertainty           -0.081    19.574    
    SLICE_X35Y200        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    19.617    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[11]
  -------------------------------------------------------------------
                         required time                         19.617    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.885ns  (logic 0.892ns (6.923%)  route 11.993ns (93.077%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 20.079 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.231ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.418    13.897    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X31Y200        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154    14.051 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5/O
                         net (fo=16, routed)          1.696    15.747    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5_n_0
    SLICE_X33Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    15.829 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_4/O
                         net (fo=1, routed)           2.137    17.966    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_4_n_0
    SLICE_X35Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.083    18.049 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_1/O
                         net (fo=1, routed)           0.073    18.122    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_1_n_0
    SLICE_X35Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.315    20.079    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X35Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]/C
                         clock pessimism             -0.432    19.647    
                         clock uncertainty           -0.081    19.566    
    SLICE_X35Y202        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    19.610    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]
  -------------------------------------------------------------------
                         required time                         19.610    
                         arrival time                         -18.122    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.838ns  (logic 0.994ns (7.743%)  route 11.844ns (92.257%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 20.079 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.231ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.898    14.376    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X33Y202        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.150    14.526 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_6/O
                         net (fo=1, routed)           1.270    15.796    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_6_n_0
    SLICE_X34Y202        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.189    15.985 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_4/O
                         net (fo=1, routed)           1.927    17.912    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_4_n_0
    SLICE_X35Y202        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082    17.994 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_1/O
                         net (fo=1, routed)           0.081    18.075    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_1_n_0
    SLICE_X35Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.315    20.079    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X35Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]/C
                         clock pessimism             -0.432    19.647    
                         clock uncertainty           -0.081    19.566    
    SLICE_X35Y202        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.609    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]
  -------------------------------------------------------------------
                         required time                         19.609    
                         arrival time                         -18.075    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.837ns  (logic 1.018ns (7.930%)  route 11.819ns (92.070%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 20.084 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.231ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.337    13.816    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X30Y202        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226    14.042 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_7/O
                         net (fo=1, routed)           1.478    15.520    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_7_n_0
    SLICE_X32Y201        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137    15.657 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_3/O
                         net (fo=1, routed)           2.254    17.911    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_3_n_0
    SLICE_X32Y201        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082    17.993 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_1/O
                         net (fo=1, routed)           0.081    18.074    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_1_n_0
    SLICE_X32Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.320    20.084    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X32Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/C
                         clock pessimism             -0.432    19.652    
                         clock uncertainty           -0.081    19.571    
    SLICE_X32Y201        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.614    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]
  -------------------------------------------------------------------
                         required time                         19.614    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.806ns  (logic 0.993ns (7.754%)  route 11.813ns (92.246%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.269ns = ( 20.089 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.231ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.898    14.376    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X33Y202        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152    14.528 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_7/O
                         net (fo=1, routed)           1.238    15.766    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_7_n_0
    SLICE_X34Y200        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186    15.952 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_5/O
                         net (fo=1, routed)           1.929    17.881    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_5_n_0
    SLICE_X35Y198        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.082    17.963 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_1/O
                         net (fo=1, routed)           0.080    18.043    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[9]_i_1_n_0
    SLICE_X35Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.325    20.089    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X35Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]/C
                         clock pessimism             -0.432    19.657    
                         clock uncertainty           -0.081    19.576    
    SLICE_X35Y198        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    19.619    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[9]
  -------------------------------------------------------------------
                         required time                         19.619    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.794ns  (logic 0.953ns (7.449%)  route 11.841ns (92.551%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        1.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns = ( 20.085 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.231ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.995    12.345    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.083    12.428 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8/O
                         net (fo=1, routed)           1.224    13.652    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8_n_0
    SLICE_X30Y197        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150    13.802 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3/O
                         net (fo=28, routed)          1.275    15.077    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3_n_0
    SLICE_X31Y198        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186    15.263 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_3/O
                         net (fo=1, routed)           1.224    16.487    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_3_n_0
    SLICE_X31Y198        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.097    16.584 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_1/O
                         net (fo=1, routed)           1.447    18.031    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_1_n_0
    SLICE_X31Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.321    20.085    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X31Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/C
                         clock pessimism             -0.432    19.653    
                         clock uncertainty           -0.081    19.572    
    SLICE_X31Y198        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    19.616    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -18.031    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.635ns  (logic 1.053ns (8.334%)  route 11.582ns (91.666%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.266ns = ( 20.086 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.231ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.418    13.897    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X31Y200        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154    14.051 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5/O
                         net (fo=16, routed)          1.531    15.582    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5_n_0
    SLICE_X32Y199        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    15.771 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[3]_i_5/O
                         net (fo=1, routed)           1.883    17.654    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[3]_i_5_n_0
    SLICE_X32Y199        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.137    17.791 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[3]_i_1/O
                         net (fo=1, routed)           0.081    17.872    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[3]_i_1_n_0
    SLICE_X32Y199        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.322    20.086    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X32Y199        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[3]/C
                         clock pessimism             -0.432    19.654    
                         clock uncertainty           -0.081    19.573    
    SLICE_X32Y199        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.616    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[3]
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -17.872    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@12.820ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.613ns  (logic 0.888ns (7.041%)  route 11.725ns (92.959%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.260ns = ( 20.080 - 12.820 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.231ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         4.437     9.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y195        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.924 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.238    11.162    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X30Y197        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187    11.349 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           0.993    12.343    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X30Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    12.479 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.418    13.897    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X31Y200        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154    14.051 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5/O
                         net (fo=16, routed)          1.317    15.368    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5_n_0
    SLICE_X32Y200        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.080    15.448 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_5/O
                         net (fo=1, routed)           2.252    17.700    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_5_n_0
    SLICE_X36Y198        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081    17.781 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1/O
                         net (fo=1, routed)           0.069    17.850    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1_n_0
    SLICE_X36Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    12.820 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434    15.254    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.993 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    16.300    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    16.339 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913    18.252    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.304 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.725    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.764 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.316    20.080    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X36Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/C
                         clock pessimism             -0.432    19.648    
                         clock uncertainty           -0.081    19.567    
    SLICE_X36Y198        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    19.611    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         19.611    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.731%)  route 0.123ns (52.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.896ns (routing 0.674ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.287ns (routing 0.733ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.896     5.415    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y135        FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.527 r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[40]/Q
                         net (fo=2, routed)           0.123     5.650    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[40]
    RAMB36_X0Y27         RAMB36E2                                     r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.287     5.254    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y27         RAMB36E2                                     r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.435     5.688    
    RAMB36_X0Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.048     5.640    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -5.640    
                         arrival time                           5.650    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.115ns (41.516%)  route 0.162ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      2.071ns (routing 0.674ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.298ns (routing 0.733ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.071     5.590    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X2Y59          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.705 r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[62]/Q
                         net (fo=1, routed)           0.162     5.867    seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[52]
    SLICE_X3Y61          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.298     5.265    seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y61          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]/C
                         clock pessimism              0.490     5.755    
    SLICE_X3Y61          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.858    seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]
  -------------------------------------------------------------------
                         required time                         -5.858    
                         arrival time                           5.867    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.809%)  route 0.138ns (55.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      1.989ns (routing 0.674ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.733ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.989     5.508    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y97         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y97         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.620 r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[45]/Q
                         net (fo=2, routed)           0.138     5.758    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[45]
    SLICE_X18Y98         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.243     5.210    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y98         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[45]/C
                         clock pessimism              0.437     5.646    
    SLICE_X18Y98         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.748    seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           5.758    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][129]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.113ns (45.200%)  route 0.137ns (54.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.061ns (routing 0.674ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.334ns (routing 0.733ns, distribution 1.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.061     5.580    seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y65          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     5.693 r  seeg_zynq_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][129]/Q
                         net (fo=1, routed)           0.137     5.830    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB1
    SLICE_X4Y65          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.334     5.301    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X4Y65          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
                         clock pessimism              0.437     5.739    
    SLICE_X4Y65          RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.081     5.820    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.820    
                         arrival time                           5.830    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.115ns (36.278%)  route 0.202ns (63.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.334ns
    Source Clock Delay      (SCD):    5.567ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.048ns (routing 0.674ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.733ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.048     5.567    seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y64          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.682 r  seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1117]/Q
                         net (fo=1, routed)           0.202     5.884    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF0
    SLICE_X2Y62          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.367     5.334    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X2Y62          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                         clock pessimism              0.437     5.771    
    SLICE_X2Y62          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.103     5.874    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF
  -------------------------------------------------------------------
                         required time                         -5.874    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1062]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1062]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.601%)  route 0.134ns (54.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.028ns (routing 0.674ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.733ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.028     5.547    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X10Y96         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1062]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.659 r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1062]/Q
                         net (fo=2, routed)           0.134     5.793    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[4]
    SLICE_X8Y96          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1062]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.278     5.245    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X8Y96          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1062]/C
                         clock pessimism              0.437     5.682    
    SLICE_X8Y96          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.783    seeg_zynq_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1062]
  -------------------------------------------------------------------
                         required time                         -5.783    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1062]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.141%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.271ns
    Source Clock Delay      (SCD):    5.586ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Net Delay (Source):      2.067ns (routing 0.674ns, distribution 1.393ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.733ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.067     5.586    seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X3Y57          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1062]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.698 r  seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1062]/Q
                         net (fo=1, routed)           0.107     5.805    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIF1
    SLICE_X4Y57          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.304     5.271    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X4Y57          RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMF_D1/CLK
                         clock pessimism              0.444     5.715    
    SLICE_X4Y57          RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.080     5.795    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -5.795    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_out_O_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.111ns (36.451%)  route 0.194ns (63.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.405ns
    Source Clock Delay      (SCD):    7.280ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Net Delay (Source):      1.336ns (routing 0.231ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.246ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.336     7.280    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/clk
    SLICE_X38Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y232        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     7.391 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/O/data_out_reg[20]/Q
                         net (fo=3, routed)           0.194     7.585    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_out_O[20]
    SLICE_X42Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_out_O_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       2.145     5.112    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.195 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.762    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.806 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.600     7.405    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X42Y232        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_out_O_reg_reg[4]/C
                         clock pessimism              0.067     7.473    
    SLICE_X42Y232        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     7.575    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/data_out_O_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.575    
                         arrival time                           7.585    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1100]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.111ns (53.365%)  route 0.097ns (46.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.059ns (routing 0.674ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.733ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.059     5.578    seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y74          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.689 r  seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/Q
                         net (fo=2, routed)           0.097     5.786    seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[39]
    SLICE_X0Y74          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.269     5.236    seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X0Y74          FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1100]/C
                         clock pessimism              0.437     5.673    
    SLICE_X0Y74          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.776    seeg_zynq_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1100]
  -------------------------------------------------------------------
                         required time                         -5.776    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_seeg_zynq_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns - clk_78M_seeg_zynq_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.115ns (51.570%)  route 0.108ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.242ns
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      2.026ns (routing 0.674ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.733ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.026     5.545    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X11Y75         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.660 r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][6]/Q
                         net (fo=1, routed)           0.108     5.768    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DID1
    SLICE_X12Y75         RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.275     5.242    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X12Y75         RAMD32                                       r  seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD_D1/CLK
                         clock pessimism              0.437     5.679    
    SLICE_X12Y75         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.079     5.758    seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.758    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_78M_seeg_zynq_clk_wiz_0_0
Waveform(ns):       { 0.000 6.410 }
Period(ns):         12.820
Sources:            { seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         12.820      9.820      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         12.820      9.820      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         12.820      9.820      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y8   seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y9   seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y18  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y19  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y20  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y21  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y22  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         6.410       4.910      PS8_X0Y0      seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         6.410       5.648      SLICE_X7Y114  seeg_zynq_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.138ns  (logic 0.060ns (2.806%)  route 2.078ns (97.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.057ns (routing 0.674ns, distribution 1.383ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.703     1.703    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y134        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     1.763 r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     2.138    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y134        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.057     5.576    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y134        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.021ns (2.433%)  route 0.842ns (97.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.350ns (routing 0.434ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  seeg_zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.725     0.725    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y134        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.021     0.746 r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.863    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y134        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.350     3.113    seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y134        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_seeg_zynq_clk_wiz_0_0
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 0.196ns (5.850%)  route 3.155ns (94.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.674ns, distribution 1.217ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         2.320     7.670    seeg_zynq_i/seeg_top_0/inst/seeg/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X42Y200        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     7.753 r  seeg_zynq_i/seeg_top_0/inst/seeg/axis_data_fifo_seeg_0_i_1/O
                         net (fo=1, routed)           0.835     8.588    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y166        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.891     5.410    seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y166        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 0.265ns (8.078%)  route 3.016ns (91.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.674ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         2.799     8.149    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y188         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.301 r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.217     8.518    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X3Y188         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.098     5.617    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X3Y188         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.059ns  (logic 0.113ns (3.694%)  route 2.946ns (96.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.674ns, distribution 1.439ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         2.946     8.296    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y193         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.113     5.632    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X8Y193         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.519ns  (logic 0.113ns (4.485%)  route 2.406ns (95.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.733ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.674ns, distribution 1.397ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.346     5.313    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X9Y194         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.426 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/Q
                         net (fo=32, routed)          2.406     7.832    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[16]
    SLICE_X7Y148         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.071     5.590    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X7Y148         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.822ns  (logic 0.170ns (9.329%)  route 1.652ns (90.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.674ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 f  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         1.410     6.760    seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y59         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     6.817 r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.242     7.059    seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X10Y59         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.052     5.571    seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X10Y59         FDRE                                         r  seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 0.114ns (7.196%)  route 1.470ns (92.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.733ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.674ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.346     5.313    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y193         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y193         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.427 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/Q
                         net (fo=32, routed)          1.470     6.897    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[8]
    SLICE_X3Y148         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.073     5.592    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X3Y148         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.116ns (7.760%)  route 1.379ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.733ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.674ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.330     5.297    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y188         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.413 r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          1.379     6.792    seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y203         FDCE                                         f  seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.095     5.614    seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y203         FDCE                                         r  seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.116ns (7.760%)  route 1.379ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.733ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.674ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.330     5.297    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y188         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.413 r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          1.379     6.792    seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y203         FDCE                                         f  seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.095     5.614    seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y203         FDCE                                         r  seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.116ns (7.760%)  route 1.379ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.733ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.674ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.330     5.297    seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y188         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.413 r  seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=75, routed)          1.379     6.792    seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y203         FDCE                                         f  seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.095     5.614    seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y203         FDCE                                         r  seeg_zynq_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.473ns  (logic 0.114ns (7.742%)  route 1.359ns (92.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 0.733ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.674ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.346     5.313    seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y193         FDRE                                         r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y193         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.427 r  seeg_zynq_i/smartconnect_1/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/Q
                         net (fo=32, routed)          1.359     6.785    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[10]
    SLICE_X3Y145         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.083     5.602    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X3Y145         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.401ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.434ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.268     3.504    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y121         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.588 r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.058     3.646    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X6Y121         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.379     3.142    seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_s2mm_aclk
    SLICE_X6Y121         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.401ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.434ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.252     3.488    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y163         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y163         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.573 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.082     3.655    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[2]
    SLICE_X6Y164         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.367     3.130    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y164         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.434ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.250     3.486    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y158         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.571 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.084     3.655    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X3Y159         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.365     3.128    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y159         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.253ns (routing 0.401ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.434ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.253     3.489    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y163         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.574 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]/Q
                         net (fo=1, routed)           0.084     3.658    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[23]
    SLICE_X3Y164         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.363     3.126    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y164         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.401ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.434ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.256     3.492    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y161         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.577 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.084     3.661    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[3]
    SLICE_X6Y162         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.366     3.129    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y162         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.401ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.434ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.256     3.492    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y171         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.577 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/Q
                         net (fo=1, routed)           0.084     3.661    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[26]
    SLICE_X3Y172         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.366     3.129    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y172         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.401ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.434ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.257     3.493    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y173         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.578 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.084     3.662    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[24]
    SLICE_X3Y174         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.372     3.135    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y174         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.401ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.434ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.259     3.495    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y166         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.580 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.084     3.664    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[1]
    SLICE_X6Y167         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.368     3.131    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y167         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.401ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.434ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.260     3.496    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y171         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.581 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]/Q
                         net (fo=1, routed)           0.084     3.665    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[0]
    SLICE_X6Y172         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.370     3.133    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y172         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.401ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.434ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.260     3.496    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X3Y167         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.581 r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.084     3.665    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X3Y168         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.365     3.128    seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X3Y168         FDRE                                         r  seeg_zynq_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6265 Endpoints
Min Delay          6265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 3.312ns (43.900%)  route 4.233ns (56.100%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y198        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg/C
    SLICE_X43Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg/Q
                         net (fo=164, routed)         4.233     4.346    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     7.545 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     7.545    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 1.625ns (23.032%)  route 5.429ns (76.968%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.204     6.798    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X48Y171        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     6.985 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[4]_i_1__21/O
                         net (fo=1, routed)           0.069     7.054    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[4]_i_1__21_n_0
    SLICE_X48Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_E
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 1.694ns (24.065%)  route 5.345ns (75.935%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  RHD_MISO1_E (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_E_IBUF_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  RHD_MISO1_E_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    RHD_MISO1_E_IBUF_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  RHD_MISO1_E_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.317     4.564    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/RHD_MISO1_E
    SLICE_X43Y178        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.790 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/a_data_out[15]_i_2__7/O
                         net (fo=32, routed)          1.959     6.749    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/a_data_out[15]_i_2__7_n_0
    SLICE_X52Y173        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     6.970 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out[11]_i_1__23/O
                         net (fo=1, routed)           0.069     7.039    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out[11]_i_1__23_n_0
    SLICE_X52Y173        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 1.575ns (22.510%)  route 5.421ns (77.490%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.195     6.788    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     6.925 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[5]_i_1__21/O
                         net (fo=1, routed)           0.070     6.995    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[5]_i_1__21_n_0
    SLICE_X48Y172        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 1.575ns (22.526%)  route 5.416ns (77.474%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.194     6.787    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X48Y172        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     6.924 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[5]_i_1__21/O
                         net (fo=1, routed)           0.066     6.990    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[5]_i_1__21_n_0
    SLICE_X48Y172        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 1.590ns (22.863%)  route 5.363ns (77.137%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.140     6.734    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X46Y171        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     6.886 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[3]_i_1__21/O
                         net (fo=1, routed)           0.067     6.953    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[3]_i_1__21_n_0
    SLICE_X46Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 1.588ns (22.845%)  route 5.362ns (77.155%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.137     6.731    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X46Y171        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     6.881 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[6]_i_1__21/O
                         net (fo=1, routed)           0.069     6.950    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[6]_i_1__21_n_0
    SLICE_X46Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 1.626ns (23.414%)  route 5.317ns (76.586%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.091     6.685    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X48Y171        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.873 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[3]_i_1__21/O
                         net (fo=1, routed)           0.070     6.943    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[3]_i_1__21_n_0
    SLICE_X48Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 1.590ns (23.048%)  route 5.307ns (76.952%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.084     6.678    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X48Y172        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     6.830 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[7]_i_1__21/O
                         net (fo=1, routed)           0.067     6.897    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out[7]_i_1__21_n_0
    SLICE_X48Y172        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/b_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RHD_MISO1_F
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 1.623ns (23.606%)  route 5.251ns (76.394%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  RHD_MISO1_F (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_F_IBUF_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  RHD_MISO1_F_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHD_MISO1_F_IBUF_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  RHD_MISO1_F_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.156     4.407    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/RHD_MISO1_F
    SLICE_X28Y177        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.594 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9/O
                         net (fo=32, routed)          2.028     6.622    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[15]_i_2__9_n_0
    SLICE_X48Y171        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.807 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[4]_i_1__21/O
                         net (fo=1, routed)           0.067     6.874    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out[4]_i_1__21_n_0
    SLICE_X48Y171        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/F1/a_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/b_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_P2_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y186        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/b_data_out_reg[4]/C
    SLICE_X54Y186        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/P2/b_data_out_reg[4]/Q
                         net (fo=3, routed)           0.039     0.122    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_P2[4]
    SLICE_X54Y185        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_P2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.084ns (60.969%)  route 0.054ns (39.031%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out_reg[5]/C
    SLICE_X50Y172        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/E1/b_data_out_reg[5]/Q
                         net (fo=3, routed)           0.054     0.138    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1[5]
    SLICE_X50Y172        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_E1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y205        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter_reg[0]/C
    SLICE_X39Y205        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.025     0.109    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X39Y205        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.131 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter[1]_i_1__27/O
                         net (fo=1, routed)           0.007     0.138    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter[1]_i_1__27_n_0
    SLICE_X39Y205        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B2/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y192        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[5]/C
    SLICE_X51Y192        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X51Y192        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter[6]_i_1__26/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter[6]_i_1__26_n_0
    SLICE_X51Y192        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[2]/C
    SLICE_X48Y201        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[2]/Q
                         net (fo=7, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg_n_0_[2]
    SLICE_X48Y201        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled[3]_i_1__30/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled[3]
    SLICE_X48Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/A1/index_sampled_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y193        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[0]/C
    SLICE_X27Y193        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X27Y193        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter[1]_i_1__28/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter[1]_i_1__28_n_0
    SLICE_X27Y193        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y182        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter_reg[0]/C
    SLICE_X26Y182        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X26Y182        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter[1]_i_1__0_n_0
    SLICE_X26Y182        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y178        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter_reg[0]/C
    SLICE_X42Y178        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X42Y178        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter[1]_i_1__17/O
                         net (fo=1, routed)           0.007     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter[1]_i_1__17_n_0
    SLICE_X42Y178        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.107ns (76.433%)  route 0.033ns (23.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y174        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter_reg[6]/C
    SLICE_X44Y174        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter_reg[6]/Q
                         net (fo=5, routed)           0.025     0.109    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter_reg_n_0_[6]
    SLICE_X44Y174        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.023     0.132 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter[7]_i_2__17/O
                         net (fo=1, routed)           0.008     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter[7]_i_2__17_n_0
    SLICE_X44Y174        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/I1/padding_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.107ns (76.433%)  route 0.033ns (23.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter_reg[5]/C
    SLICE_X42Y169        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.025     0.109    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X42Y169        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.023     0.132 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter[6]_i_1__13/O
                         net (fo=1, routed)           0.008     0.140    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter[6]_i_1__13_n_0
    SLICE_X42Y169        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/K1/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_seeg_zynq_clk_wiz_0_0
  To Clock:  

Max Delay          6099 Endpoints
Min Delay          6099 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 3.319ns (46.859%)  route 3.764ns (53.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.591ns (routing 0.246ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       2.145     5.112    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.195 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.762    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.806 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.591     7.396    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/clk
    SLICE_X45Y210        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     7.511 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/Q
                         net (fo=152, routed)         3.764    11.276    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204    14.480 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000    14.480    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_F
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 3.284ns (48.469%)  route 3.491ns (51.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.594ns (routing 0.246ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       2.145     5.112    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.195 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.762    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.806 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.594     7.399    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/clk
    SLICE_X41Y220        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.515 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/Q
                         net (fo=2, routed)           3.491    11.007    RHS_MOSI_F_OBUF
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.168    14.175 r  RHS_MOSI_F_OBUF_inst/O
                         net (fo=0)                   0.000    14.175    RHS_MOSI_F
    AA11                                                              r  RHS_MOSI_F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 3.309ns (48.951%)  route 3.450ns (51.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.559ns (routing 0.246ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       2.145     5.112    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.195 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.762    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.806 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.559     7.365    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/clk
    SLICE_X44Y218        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     7.479 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/Q
                         net (fo=2, routed)           3.450    10.929    RHS_MOSI_E_OBUF
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195    14.124 r  RHS_MOSI_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.124    RHS_MOSI_E
    AF12                                                              r  RHS_MOSI_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_B2_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 0.549ns (6.311%)  route 8.151ns (93.689%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         5.025    10.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X43Y192        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.564 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_3/O
                         net (fo=1, routed)           0.110    10.674    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]_2
    SLICE_X43Y191        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.863 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.834    11.697    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X52Y181        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058    11.755 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.182    13.937    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X46Y203        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_B2_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_C1_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 0.549ns (6.311%)  route 8.151ns (93.689%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         5.025    10.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X43Y192        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.564 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_3/O
                         net (fo=1, routed)           0.110    10.674    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]_2
    SLICE_X43Y191        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.863 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.834    11.697    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X52Y181        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058    11.755 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.182    13.937    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X46Y203        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_C1_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_C2_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 0.549ns (6.311%)  route 8.151ns (93.689%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         5.025    10.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X43Y192        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.564 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_3/O
                         net (fo=1, routed)           0.110    10.674    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]_2
    SLICE_X43Y191        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.863 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.834    11.697    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X52Y181        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058    11.755 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.182    13.937    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X46Y203        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_C2_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_B2_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 0.549ns (6.311%)  route 8.151ns (93.689%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         5.025    10.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X43Y192        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.564 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_3/O
                         net (fo=1, routed)           0.110    10.674    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]_2
    SLICE_X43Y191        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.863 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.834    11.697    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X52Y181        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058    11.755 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.182    13.937    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X46Y203        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_B2_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.309ns (49.765%)  route 3.340ns (50.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.481ns (routing 0.246ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       2.145     5.112    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.195 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.762    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.806 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.481     7.286    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X34Y223        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y223        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     7.400 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/Q
                         net (fo=2, routed)           3.340    10.740    RHS_MOSI_G_OBUF
    AH11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195    13.935 r  RHS_MOSI_G_OBUF_inst/O
                         net (fo=0)                   0.000    13.935    RHS_MOSI_G
    AH11                                                              r  RHS_MOSI_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F2_reg_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 0.535ns (6.187%)  route 8.112ns (93.813%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         5.025    10.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X43Y192        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.564 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_3/O
                         net (fo=1, routed)           0.110    10.674    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]_2
    SLICE_X43Y191        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.863 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           1.236    12.099    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.143 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2_bufg_place/O
                         net (fo=1024, routed)        1.741    13.884    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_2
    SLICE_X51Y179        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F2_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F2_reg_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 0.535ns (6.187%)  route 8.112ns (93.813%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.270ns (routing 0.733ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.678     2.678    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.575 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.923    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.967 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       2.270     5.237    seeg_zynq_i/proc_sys_reset_78M/U0/slowest_sync_clk
    SLICE_X17Y135        FDRE                                         r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.350 r  seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=358, routed)         5.025    10.375    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X43Y192        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.564 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_A2_reg[15]_i_3/O
                         net (fo=1, routed)           0.110    10.674    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]_2
    SLICE_X43Y191        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    10.863 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           1.236    12.099    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    12.143 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2_bufg_place/O
                         net (fo=1024, routed)        1.741    13.884    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_2
    SLICE_X51Y179        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_F2_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/slv_reg20_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.178ns  (logic 0.106ns (59.437%)  route 0.072ns (40.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.220ns (routing 0.401ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.220     3.456    seeg_zynq_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X44Y198        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/slv_reg20_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.541 r  seeg_zynq_i/seeg_top_0/inst/slv_reg20_reg[2]/Q
                         net (fo=4, routed)           0.054     3.595    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]_0[1]
    SLICE_X44Y196        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.021     3.616 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1/O
                         net (fo=1, routed)           0.018     3.634    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1_n_0
    SLICE_X44Y196        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.105ns (40.870%)  route 0.152ns (59.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.237ns (routing 0.401ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.237     3.473    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X48Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y195        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.557 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/Q
                         net (fo=13, routed)          0.133     3.689    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[3]
    SLICE_X46Y194        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.021     3.710 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[11]_i_1/O
                         net (fo=1, routed)           0.019     3.729    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[11]_i_1_n_0
    SLICE_X46Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/sampling_rate_20k_zcheck_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.105ns (37.731%)  route 0.173ns (62.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.221ns (routing 0.401ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.221     3.457    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y197        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y197        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.541 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/Q
                         net (fo=5, routed)           0.150     3.691    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/sampling_rate_20k_zcheck_reg_1
    SLICE_X43Y194        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     3.712 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2/sampling_rate_20k_zcheck_i_1/O
                         net (fo=1, routed)           0.023     3.735    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_54
    SLICE_X43Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/sampling_rate_20k_zcheck_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.161ns (56.473%)  route 0.124ns (43.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.237ns (routing 0.401ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.237     3.473    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X47Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.557 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=18, routed)          0.095     3.652    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[1]
    SLICE_X45Y196        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.077     3.729 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[1]_i_1/O
                         net (fo=1, routed)           0.029     3.758    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[1]_i_1_n_0
    SLICE_X45Y196        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.188ns (57.011%)  route 0.142ns (42.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.239ns (routing 0.401ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.239     3.475    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X48Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y195        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.559 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=14, routed)          0.118     3.676    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[0]
    SLICE_X45Y196        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.104     3.780 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1/O
                         net (fo=1, routed)           0.024     3.804    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1_n_0
    SLICE_X45Y196        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.187ns (54.561%)  route 0.156ns (45.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.239ns (routing 0.401ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.239     3.475    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X48Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y195        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.559 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/Q
                         net (fo=17, routed)          0.129     3.687    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[2]
    SLICE_X45Y196        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.103     3.790 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[2]_i_1/O
                         net (fo=1, routed)           0.027     3.817    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[2]_i_1_n_0
    SLICE_X45Y196        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.223ns (59.792%)  route 0.150ns (40.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.212ns (routing 0.401ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.212     3.448    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y201        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.531 r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/Q
                         net (fo=4, routed)           0.094     3.624    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_9
    SLICE_X43Y194        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.661 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[13]_i_2/O
                         net (fo=1, routed)           0.029     3.690    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state_reg[13]
    SLICE_X43Y194        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.103     3.793 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[13]_i_1/O
                         net (fo=1, routed)           0.027     3.820    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_3
    SLICE_X43Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.150ns (40.005%)  route 0.225ns (59.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.212ns (routing 0.401ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.212     3.448    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y201        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.531 f  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/Q
                         net (fo=4, routed)           0.095     3.625    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_9
    SLICE_X43Y194        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.067     3.692 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.130     3.822    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[1]_i_1_n_0
    SLICE_X43Y194        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.158ns (45.306%)  route 0.191ns (54.694%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.239ns (routing 0.401ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.239     3.475    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X48Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y195        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.559 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/Q
                         net (fo=17, routed)          0.126     3.684    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[2]
    SLICE_X44Y195        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.037     3.721 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[10]_i_2/O
                         net (fo=1, routed)           0.047     3.768    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[10]_i_2_n_0
    SLICE_X44Y195        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     3.805 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[10]_i_1/O
                         net (fo=1, routed)           0.018     3.823    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in[10]_i_1_n_0
    SLICE_X44Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_0_31_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.105ns (29.449%)  route 0.252ns (70.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.237ns (routing 0.401ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.468     1.468    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.034 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.213    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.236 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.237     3.473    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X48Y195        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y195        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.557 r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[5]_rep/Q
                         net (fo=104, routed)         0.234     3.790    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_data_in_reg[15]_i_37
    SLICE_X42Y190        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.021     3.811 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/counter_0_31[5]_i_1__0/O
                         net (fo=1, routed)           0.018     3.829    seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_0_310[0]
    SLICE_X42Y190        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/A1_slave/counter_0_31_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_seeg_zynq_clk_wiz_0_0

Max Delay           372 Endpoints
Min Delay           372 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.605ns  (logic 1.573ns (18.284%)  route 7.032ns (81.716%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.505     8.324    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y230        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     8.509 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[16]_i_1__12/O
                         net (fo=1, routed)           0.096     8.605    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[16]_i_1__12_n_0
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[16]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 1.616ns (18.908%)  route 6.932ns (81.092%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.421     8.241    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y230        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     8.469 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[26]_i_1__12/O
                         net (fo=1, routed)           0.080     8.549    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[26]_i_1__12_n_0
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[26]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.454ns  (logic 1.537ns (18.186%)  route 6.916ns (81.814%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.390     8.210    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y230        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     8.359 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[17]_i_1__12/O
                         net (fo=1, routed)           0.095     8.454    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[17]_i_1__12_n_0
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[17]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.540ns (18.248%)  route 6.901ns (81.752%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.389     8.208    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y230        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     8.360 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[25]_i_1__12/O
                         net (fo=1, routed)           0.081     8.441    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[25]_i_1__12_n_0
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[25]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.419ns  (logic 1.608ns (19.105%)  route 6.810ns (80.895%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.283     8.103    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y229        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     8.323 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[18]_i_1__12/O
                         net (fo=1, routed)           0.096     8.419    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[18]_i_1__12_n_0
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[18]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.352ns  (logic 1.614ns (19.330%)  route 6.737ns (80.670%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.226     8.046    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y229        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.272 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[19]_i_1__12/O
                         net (fo=1, routed)           0.080     8.352    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[19]_i_1__12_n_0
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[19]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.315ns  (logic 1.540ns (18.526%)  route 6.775ns (81.475%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.263     8.082    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y229        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     8.234 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[28]_i_1__12/O
                         net (fo=1, routed)           0.081     8.315    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[28]_i_1__12_n_0
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[28]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.311ns  (logic 1.612ns (19.402%)  route 6.698ns (80.598%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.323ns (routing 0.231ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.200     8.020    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X36Y230        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.244 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[22]_i_1__12/O
                         net (fo=1, routed)           0.067     8.311    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[22]_i_1__12_n_0
    SLICE_X36Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.323     7.267    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X36Y230        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[22]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.292ns  (logic 1.444ns (17.419%)  route 6.848ns (82.581%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.322     8.141    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y229        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.197 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[29]_i_1__12/O
                         net (fo=1, routed)           0.095     8.292    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[29]_i_1__12_n_0
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[29]/C

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.269ns  (logic 1.537ns (18.593%)  route 6.731ns (81.407%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=2)
  Clock Path Skew:        7.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.329ns (routing 0.231ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.431     4.681    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/RHS_MISO_G
    SLICE_X34Y227        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.819 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[31]_i_2__2/O
                         net (fo=16, routed)          3.205     8.025    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out1_in[31]
    SLICE_X38Y229        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     8.174 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[27]_i_1__12/O
                         net (fo=1, routed)           0.095     8.269    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out[27]_i_1__12_n_0
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.434     2.434    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.173 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.480    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.519 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13566, routed)       1.913     5.432    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.484 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.905    seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.944 r  seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1707, routed)        1.329     7.273    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X38Y229        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/G/data_out_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.070%)  route 0.129ns (40.930%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.313ns (routing 0.434ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.105     0.187    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X43Y200        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.104     0.291 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[4]_i_1__1/O
                         net (fo=1, routed)           0.024     0.315    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_151
    SLICE_X43Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.313     3.076    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y200        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.159ns (49.733%)  route 0.161ns (50.267%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.310ns (routing 0.434ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.138     0.220    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X43Y202        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     0.297 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[6]_i_1__1/O
                         net (fo=1, routed)           0.023     0.320    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_149
    SLICE_X43Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.310     3.073    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.140ns (42.240%)  route 0.191ns (57.760%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.313ns (routing 0.434ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.140     0.222    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X43Y201        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     0.259 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.022     0.281    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[3]_i_3_n_0
    SLICE_X43Y201        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.021     0.302 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[3]_i_1__1/O
                         net (fo=1, routed)           0.029     0.331    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_19
    SLICE_X43Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.313     3.076    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.172ns (51.235%)  route 0.164ns (48.765%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.312ns (routing 0.434ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.140     0.222    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X43Y202        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.090     0.312 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/config_start_flag_i_1/O
                         net (fo=1, routed)           0.024     0.336    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_139
    SLICE_X43Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.312     3.075    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/config_start_flag_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.108ns (30.215%)  route 0.249ns (69.785%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.311ns (routing 0.434ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.140     0.222    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X43Y201        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.026     0.248 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_i_2/O
                         net (fo=1, routed)           0.109     0.357    seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd0
    SLICE_X43Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.311     3.074    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X43Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.150ns (36.350%)  route 0.263ns (63.650%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.319ns (routing 0.434ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.244     0.326    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X44Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     0.394 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_rhd_start_flag_i_1/O
                         net (fo=1, routed)           0.019     0.413    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_146
    SLICE_X44Y197        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.319     3.082    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y197        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.159ns (37.450%)  route 0.266ns (62.550%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.319ns (routing 0.434ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.247     0.329    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X44Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.077     0.406 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[0]_i_1/O
                         net (fo=1, routed)           0.019     0.425    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_156
    SLICE_X44Y204        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.319     3.082    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y204        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.172ns (40.394%)  route 0.254ns (59.606%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.317ns (routing 0.434ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.235     0.317    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X44Y202        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.090     0.407 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.019     0.426    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_20
    SLICE_X44Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.317     3.080    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y202        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.228ns (53.052%)  route 0.202ns (46.948%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.327ns (routing 0.434ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[16]/C
    SLICE_X44Y193        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[16]/Q
                         net (fo=2, routed)           0.050     0.134    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg_n_0_[16]
    SLICE_X44Y192        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.068     0.202 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[17]_i_2/O
                         net (fo=4, routed)           0.125     0.327    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/done_rhd
    SLICE_X45Y201        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.076     0.403 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/done_rhd_flag_i_1/O
                         net (fo=1, routed)           0.027     0.430    seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048_n_93
    SLICE_X45Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.327     3.090    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/C

Slack:                    inf
  Source:                 seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_seeg_zynq_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.172ns (38.769%)  route 0.272ns (61.231%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.322ns (routing 0.434ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDRE                         0.000     0.000 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X43Y194        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=39, routed)          0.254     0.336    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X44Y201        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.090     0.426 r  seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[8]_i_1__1/O
                         net (fo=1, routed)           0.018     0.444    seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256_n_17
    SLICE_X44Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_seeg_zynq_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  seeg_zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    seeg_zynq_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.533 r  seeg_zynq_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.737    seeg_zynq_i/clk_wiz_0/inst/clk_78M_seeg_zynq_clk_wiz_0_0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.763 r  seeg_zynq_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13566, routed)       1.322     3.085    seeg_zynq_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X44Y201        FDRE                                         r  seeg_zynq_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[8]/C





