# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 0.000128 1024 0.9 480 155648 16.5435 8.4415 109.138 261.204 395.491 395.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 0.000128 1024 0.9 480 155520 16.643 8.47802 123.883 261.572 410.743 410.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 0.000128 1024 0.9 480 154880 16.6148 8.45613 128.678 261.409 415.322 415.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 0.000128 1024 0.9 480 155136 16.655 8.46477 120.05 262.138 407.472 407.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 0.000128 1024 0.9 480 155200 16.7652 8.49565 121.789 262.08 409.292 409.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 0.000128 1024 0.9 480 154112 16.5429 8.41904 124.445 260.076 409.651 409.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 0.000128 1024 0.9 480 153600 16.6775 8.43965 125.086 260.535 410.9 411.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 0.000128 1024 0.9 480 155648 16.5378 8.45005 122.644 261.193 408.991 409.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 0.000128 1024 0.9 480 153600 16.5846 8.40714 121.85 259.966 406.972 407.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 0.000128 1024 0.9 480 150400 16.6625 8.37165 127.327 257.91 410.435 410.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 0.000128 1024 0.9 480 151552 16.5723 8.36829 150.666 258.898 434.665 434.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 950 0.000128 1024 0.9 480 156672 16.5709 8.45811 178.179 262.064 465.431 465.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 0.000128 1024 0.9 480 156800 16.6426 8.47779 186.705 261.976 473.964 474.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 0.000128 1024 0.9 480 156672 16.5562 8.46621 106.031 261.839 393.061 393.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 0.000128 1024 0.9 480 155904 16.5704 8.45232 108.799 260.922 394.911 395.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 0.000128 1024 0.9 480 155648 16.5635 8.44186 112.258 261.379 398.81 398.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 0.000128 1024 0.9 480 155520 16.6319 8.46918 125.906 261.38 412.553 412.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 0.000128 1024 0.9 480 156160 16.5102 8.45664 125.153 261.41 411.697 411.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 0.000128 1024 0.9 480 156672 16.5252 8.46643 133.244 261.895 420.302 420.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 0.000128 1024 0.9 480 156800 16.624 8.50272 133.854 262.263 421.411 421.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 0.000128 1024 0.9 480 154112 16.5525 8.41242 130.805 259.863 415.795 415.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 0.000128 1024 0.9 480 155520 16.5407 8.43443 130.171 260.32 415.628 415.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 0.000128 1024 0.9 480 155648 16.5533 8.44192 124.058 261.5 410.715 410.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 0.000128 1024 0.9 480 153600 16.5962 8.41117 143.886 259.959 429.022 429.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 0.000128 1024 0.9 480 153600 16.4079 8.36954 144.128 258.141 427.211 427.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 0.000128 1024 0.9 480 151552 16.5829 8.37142 130.68 258.674 414.473 414.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 950 0.000128 1024 0.9 480 155648 16.6468 8.46214 168.626 261.799 455.709 455.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 0.000128 1024 0.9 480 156160 16.6763 8.4817 125.679 261.929 412.931 413.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 0.000128 1024 0.9 480 155904 16.6099 8.47258 105.047 262.023 392.318 392.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 0.000128 1024 0.9 480 155008 16.6587 8.45382 107.37 261.221 393.87 393.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 0.000128 1024 0.9 480 154624 16.6299 8.43981 107.634 261.206 394.073 394.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 0.000128 1024 0.9 480 155520 16.6294 8.48077 133.587 261.544 420.405 420.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 0.000128 1024 0.9 480 154368 16.5315 8.52326 94.0613 260.086 379.364 379.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 0.000128 1024 0.9 480 154880 16.6032 8.45654 128.584 261.224 415.032 415.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 0.000128 1024 0.9 480 153600 16.6906 8.45005 89.7511 261.329 376.386 376.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 0.000128 1024 0.9 480 155136 16.6487 8.46637 119.942 261.938 407.157 407.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 0.000128 1024 0.9 480 153600 16.5897 8.40259 86.1357 260.001 371.296 371.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 0.000128 1024 0.9 480 155200 16.7572 8.49658 126.219 262.261 413.901 414.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 0.000128 1024 0.9 480 150400 16.6729 8.36608 86.499 258.099 369.803 369.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 0.000128 1024 0.9 480 154112 16.5409 8.41318 158.847 260.079 444.042 444.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 0.000128 1024 0.9 480 154112 16.536 8.41318 105.49 260.01 390.616 390.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 0.000128 1024 0.9 480 153600 16.6796 8.43776 151.597 260.634 437.511 437.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 0.000128 1024 0.9 480 149760 16.675 8.35485 100.695 258.21 384.096 384.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 0.000128 1024 0.9 480 153600 16.7101 8.44634 148.461 261.48 435.261 435.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 0.000128 1024 0.9 480 151552 16.5852 8.36397 99.958 258.897 383.968 384.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 0.000128 1024 0.9 480 153600 16.589 8.4151 129.798 260.185 415.155 415.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 0.000128 1024 0.9 480 147456 16.6516 8.26864 87.87 256.103 369.061 369.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 0.000128 1024 0.9 480 150400 16.6739 8.38298 134.143 257.925 417.292 417.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 0.000128 1024 0.9 480 147200 16.8842 8.35994 93.5148 258.225 377.148 377.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 0.000128 1024 0.9 480 155648 16.6419 8.46029 167.736 261.855 454.863 454.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 0.000128 1024 0.9 480 155520 16.7182 8.49101 118.312 261.984 405.668 405.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 0.000128 1024 0.9 480 155904 16.6132 8.46848 104.851 261.833 391.932 392.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 0.000128 1024 0.9 480 155136 16.6823 8.46544 165.478 261.898 452.69 452.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 0.000128 1024 0.9 480 155008 16.6204 8.46224 122.366 261.204 408.816 408.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 0.000128 1024 0.9 480 154112 16.5431 8.41466 78.1429 260.107 363.374 363.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 0.000128 1024 0.9 480 154624 16.6078 8.47933 119.345 261.367 405.961 406.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 0.000128 1024 0.9 480 153600 16.7097 8.44595 79.1385 261.291 365.751 365.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 0.000128 1024 0.9 480 155520 16.6191 8.47462 129.468 261.301 416.029 416.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 0.000128 1024 0.9 480 154368 16.5268 8.41802 91.2351 260.116 376.462 376.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 0.000128 1024 0.9 480 154880 16.605 8.45491 122.643 261.439 409.308 409.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 0.000128 1024 0.9 480 153600 16.6998 8.45155 88.5847 261.297 375.198 375.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 0.000128 1024 0.9 480 155136 16.6545 8.47053 157.534 262.118 444.938 445.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 0.000128 1024 0.9 480 153600 16.5873 8.4032 101.641 259.966 386.756 386.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 0.000128 1024 0.9 480 155200 16.7577 8.50499 154.471 262.074 441.976 442.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 0.000128 1024 0.9 480 150400 16.6697 8.37459 102.717 258.159 386.085 386.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 0.000128 1024 0.9 480 154112 16.5479 8.41811 151.025 260.042 436.197 436.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 0.000128 1024 0.9 480 154112 16.5291 8.41037 100.21 260.176 385.489 385.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 0.000128 1024 0.9 480 153600 16.6857 8.44048 146.169 260.386 431.846 431.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 0.000128 1024 0.9 480 149760 16.6874 8.35379 92.8904 257.98 376.075 376.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 0.000128 1024 0.9 480 153600 16.7016 8.44595 139.03 261.218 425.562 425.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 0.000128 1024 0.9 480 151552 16.5827 8.36608 93.4551 258.868 377.437 377.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 0.000128 1024 0.9 500 155136 16.6649 8.45398 195.208 262.056 482.55 482.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 0.000128 1024 0.9 500 155520 16.724 8.48374 115.983 262.031 403.389 403.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 0.000128 1024 0.9 500 154880 16.6693 8.45126 161.954 261.408 448.652 448.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 0.000128 1024 0.9 500 155136 16.6724 8.47258 111.877 261.84 399.031 399.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 0.000128 1024 0.9 500 155136 16.6655 8.46502 91.5762 262.118 378.986 379.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 0.000128 1024 0.9 500 154112 16.6964 8.45414 119.517 260.951 405.785 405.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 0.000128 1024 0.9 500 152320 16.6868 8.42016 77.883 259.899 363.057 363.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 0.000128 1024 0.9 500 154624 16.6144 8.4383 125.215 261.388 411.822 411.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 0.000128 1024 0.9 500 153600 16.7145 8.45005 85.0832 261.296 371.711 371.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 0.000128 1024 0.9 500 154368 16.711 8.47667 132.912 261.566 419.842 419.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 0.000128 1024 0.9 500 152064 16.7217 8.4175 94.6117 259.902 379.82 379.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 0.000128 1024 0.9 500 154880 16.6132 8.45414 128.878 261.435 415.545 415.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 0.000128 1024 0.9 500 153600 16.694 8.4521 90.9389 261.507 377.758 377.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 0.000128 1024 0.9 500 155136 16.6556 8.46637 157.089 262.09 444.463 444.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 0.000128 1024 0.9 500 153600 16.5862 8.41075 105.029 259.963 390.157 390.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 0.000128 1024 0.9 500 155200 16.7707 8.50029 158.242 262.274 445.956 446.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 0.000128 1024 0.9 500 150400 16.6663 8.4009 104.272 257.908 387.41 387.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 0.000128 1024 0.9 500 152320 16.669 8.41318 150.259 260.103 435.609 435.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 0.000128 1024 0.9 500 150528 16.8416 8.41274 97.6397 260.01 383.069 383.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 0.000128 1024 0.9 500 153600 16.6816 8.44186 145.844 260.419 431.552 431.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 0.000128 1024 0.9 500 149760 16.6975 8.46675 100.144 257.992 383.467 383.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 0.000128 1024 0.9 500 153600 16.7123 8.44938 140.079 261.47 426.874 427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 0.000128 1024 0.9 500 151552 16.5837 8.368 97.8423 258.919 381.877 382.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 0.000128 1024 0.9 480 155648 16.6579 8.45578 159.648 262.027 446.956 447.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 950 0.000128 1024 0.9 480 154624 16.6817 8.44557 149.215 261.415 435.924 436.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 0.000128 1024 0.9 480 156160 16.6559 8.48864 102.679 262.215 390.205 390.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 0.000128 1024 0.9 480 154880 16.6514 8.45299 156.241 261.42 442.93 443.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 0.000128 1024 0.9 480 155904 16.6065 8.47053 110.55 261.873 397.664 397.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 0.000128 1024 0.9 480 155136 16.655 8.46528 72.3379 262.161 359.787 359.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 0.000128 1024 0.9 480 155008 16.6266 8.46026 109.163 261.19 395.611 395.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 0.000128 1024 0.9 480 154112 16.5491 8.41792 71.6929 260.054 356.875 357.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 0.000128 1024 0.9 480 153216 16.6934 8.42342 59.1025 259.972 344.352 344.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 0.000128 1024 0.9 480 154624 16.6088 8.4416 111.34 261.165 397.723 397.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 0.000128 1024 0.9 480 153600 16.7087 8.44966 76.2191 261.25 362.794 362.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 0.000128 1024 0.9 480 153600 16.6035 8.40723 63.0974 259.968 348.239 348.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 0.000128 1024 0.9 480 155520 16.6238 8.48077 157.21 261.383 443.863 443.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 0.000128 1024 0.9 480 154368 16.5232 8.41952 101.265 259.949 386.321 386.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 0.000128 1024 0.9 480 152064 16.7695 8.42835 84.0807 260.213 369.656 369.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 0.000128 1024 0.9 480 154880 16.6043 8.49501 147.964 261.395 434.622 434.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 0.000128 1024 0.9 480 153600 16.694 8.4495 97.6903 261.545 384.538 384.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 0.000128 1024 0.9 480 149760 16.6977 8.36202 82.6153 258.154 365.998 366.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 0.000128 1024 0.9 480 155136 16.6489 8.4624 139.225 262.085 426.587 426.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 0.000128 1024 0.9 480 153600 16.5906 8.40688 91.1254 260.218 376.509 376.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 0.000128 1024 0.9 480 152064 16.721 8.41318 77.8694 260.272 363.441 363.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 0.000128 1024 0.9 480 155200 16.7608 8.50237 137.731 262.111 425.269 425.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 0.000128 1024 0.9 480 150400 16.6688 8.37066 93.2808 258.111 376.602 376.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 0.000128 1024 0.9 480 148800 16.8499 8.38634 78.9808 258.049 362.432 362.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 0.000128 1024 0.9 480 154112 16.5346 8.41731 132.089 259.859 417.07 417.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 0.000128 1024 0.9 480 154112 16.5378 8.41488 94.3353 260.258 379.708 379.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 0.000128 1024 0.9 480 150528 16.9016 8.43341 77.2907 260.159 362.955 363.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 0.000128 1024 0.9 480 153600 16.6663 8.44186 130.473 260.364 416.107 416.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 0.000128 1024 0.9 480 149760 16.6874 8.35962 91.2292 258.164 374.613 374.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 0.000128 1024 0.9 480 149760 16.4637 8.25795 78.7322 255.567 359.19 359.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 0.000128 1024 0.9 480 153600 16.7123 8.45328 129.796 261.255 416.384 416.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 0.000128 1024 0.9 480 151552 16.5952 8.36662 87.2461 258.68 371.051 371.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 0.000128 1024 0.9 480 147456 16.6687 8.26771 79.8835 256.348 361.335 361.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 0.000128 1024 0.9 480 155136 16.677 8.45795 161.858 261.814 448.969 449.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 950 0.000128 1024 0.9 480 154624 16.6683 8.44794 152.775 261.351 439.406 439.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 0.000128 1024 0.9 480 154880 16.7381 8.49008 116.895 262 404.284 404.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 0.000128 1024 0.9 480 153600 16.7383 8.45379 172.823 261.41 459.588 459.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 0.000128 1024 0.9 480 153600 16.7148 8.44614 170.968 260.388 456.681 456.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 0.000128 1024 0.9 480 155136 16.6706 8.47053 106.859 261.86 394.027 394.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 0.000128 1024 0.9 480 155136 16.7122 8.46246 70.9811 261.897 358.218 358.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 0.000128 1024 0.9 480 152064 16.7449 8.42157 73.8699 259.939 359.138 359.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 0.000128 1024 0.9 480 154112 16.6865 8.46179 154.878 261.2 441.387 441.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 0.000128 1024 0.9 480 152320 16.6861 8.41523 95.1024 260.079 380.451 380.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 0.000128 1024 0.9 480 153216 16.6878 8.42339 78.6399 259.932 363.847 363.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 0.000128 1024 0.9 480 154624 16.6171 8.44592 143.505 261.178 429.907 430.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 0.000128 1024 0.9 480 153600 16.7157 8.44595 92.4612 261.505 379.296 379.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 0.000128 1024 0.9 480 153600 16.5952 8.41661 76.5523 259.97 361.699 361.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 0.000128 1024 0.9 480 154368 16.704 8.47907 145.968 261.547 432.858 432.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 0.000128 1024 0.9 480 152064 16.7053 8.41933 94.9947 259.893 380.174 380.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 950 0.000128 1024 0.9 480 152064 16.7754 8.42685 82.8308 260.219 368.414 368.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 0.000128 1024 0.9 480 152064 16.7232 8.42189 76.1559 260.293 361.755 361.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 0.000128 1024 0.9 480 153600 16.7148 8.45619 135.787 261.442 422.564 422.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 0.000128 1024 0.9 480 153600 16.7042 8.4711 93.659 261.301 380.297 380.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 0.000128 1024 0.9 480 149760 16.6822 8.37053 78.8709 258.166 362.258 362.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 0.000128 1024 0.9 480 153600 16.737 8.45504 77.9797 261.482 364.811 364.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 0.000128 1024 0.9 480 155136 16.6494 8.46883 130.004 262.153 417.434 417.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 0.000128 1024 0.9 480 153600 16.5922 8.41149 92.3763 259.935 377.482 377.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 0.000128 1024 0.9 480 152064 16.7324 8.41709 75.9517 260.132 361.396 361.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 0.000128 1024 0.9 480 147456 16.68 8.27034 69.9777 256.318 351.405 351.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 0.000128 1024 0.9 480 155200 16.7587 8.49866 134.283 262.111 421.822 421.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 0.000128 1024 0.9 480 150400 16.6782 8.35994 89.8117 258.094 373.102 373.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 0.000128 1024 0.9 480 148800 16.8488 8.37734 78.2725 258.021 361.68 361.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 0.000128 1024 0.9 480 147200 16.9007 8.36118 72.4908 258.43 356.345 356.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 0.000128 1024 0.9 480 155136 16.6576 8.45702 174.821 262.03 462.132 462.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 950 0.000128 1024 0.9 480 154624 16.6516 8.43571 162.92 261.168 449.342 449.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 950 0.000128 1024 0.9 480 155136 16.6828 8.46582 161.738 261.832 448.88 449.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 0.000128 1024 0.9 480 155520 16.6793 8.48077 106.773 262.212 394.308 394.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 0.000128 1024 0.9 480 154880 16.6231 8.45133 84.511 261.228 370.978 371.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 0.000128 1024 0.9 480 153600 16.7424 8.44304 153.256 260.598 439.206 439.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 0.000128 1024 0.9 480 155136 16.665 8.47424 151.509 262.052 438.866 438.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 0.000128 1024 0.9 480 155136 16.6573 8.46682 94.8299 261.897 382.016 382.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 0.000128 1024 0.9 480 152064 16.7163 8.4279 76.7637 260.094 362.167 362.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 0.000128 1024 0.9 480 153600 16.5943 8.40915 197.444 260.185 482.801 482.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 0.000128 1024 0.9 480 154112 16.6912 8.46304 141.955 261.237 428.514 428.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 0.000128 1024 0.9 480 152320 16.6885 8.41629 88.7657 260.035 374.072 374.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 0.000128 1024 0.9 480 153216 16.6732 8.42966 73.9971 260.127 359.394 359.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 0.000128 1024 0.9 480 150528 16.8563 8.4135 65.5094 260.007 350.949 351.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 0.000128 1024 0.9 480 154624 16.6152 8.44406 135.862 261.419 422.505 422.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 0.000128 1024 0.9 480 153600 16.7065 8.44784 88.4762 261.291 375.09 375.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 0.000128 1024 0.9 480 153600 16.6027 8.4103 74.6647 259.971 359.81 359.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 0.000128 1024 0.9 480 151552 16.6056 8.36698 65.2428 258.893 349.276 349.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 0.000128 1024 0.9 480 154368 16.7155 8.47923 132.737 261.387 419.484 419.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 0.000128 1024 0.9 480 152064 16.7182 8.42403 93.4606 259.9 378.67 378.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 0.000128 1024 0.9 480 152064 16.7856 8.43981 78.9675 259.963 364.321 364.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 0.000128 1024 0.9 480 152064 16.7297 8.41754 77.4772 260.053 362.842 362.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 0.000128 1024 0.9 480 154880 16.6089 8.45507 131.223 261.375 417.838 417.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 0.000128 1024 0.9 480 153600 16.6907 8.44912 93.2908 261.298 379.897 380.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 0.000128 1024 0.9 480 149760 16.6869 8.35632 76.4355 257.967 359.617 359.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 0.000128 1024 0.9 480 153600 16.7479 8.45648 74.2097 261.774 361.354 361.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 0.000128 1024 0.9 500 154624 16.7015 8.45834 184.608 262.061 471.997 472.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 950 0.000128 1024 0.9 500 153600 16.7444 8.44666 172.488 261.383 459.234 459.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 950 0.000128 1024 0.9 500 153600 16.8207 8.47453 170.956 261.903 458.322 458.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 0.000128 1024 0.9 500 154880 16.7388 8.49306 111.27 262.251 398.921 399.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 0.000128 1024 0.9 500 153600 16.7244 8.46198 86.3266 261.124 372.805 372.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 0.000128 1024 0.9 500 153600 16.7418 8.44032 156.697 260.562 442.607 442.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 950 0.000128 1024 0.9 500 153600 16.7588 8.45005 151.35 261.477 438.207 438.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 0.000128 1024 0.9 500 154368 16.7284 8.47248 151.591 262.025 438.98 439.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 0.000128 1024 0.9 500 153600 16.7806 8.46442 93.8325 262.151 381.388 381.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 0.000128 1024 0.9 500 152064 16.7216 8.4257 76.5424 260.164 362.024 362.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 0.000128 1024 0.9 500 150528 16.8655 8.41373 196 260.007 481.459 481.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 0.000128 1024 0.9 500 154112 16.7052 8.45725 140.677 261.168 427.169 427.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 0.000128 1024 0.9 500 152320 16.6888 8.41661 89.7624 260.048 375.079 375.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 0.000128 1024 0.9 500 153216 16.6678 8.43325 74.3398 259.925 359.529 359.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 0.000128 1024 0.9 500 150528 16.855 8.40749 65.3906 260.012 350.834 350.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 0.000128 1024 0.9 500 153600 16.6897 8.44186 136.588 261.158 423.044 423.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 950 0.000128 1024 0.9 500 153600 16.7067 8.4497 91.1395 261.287 377.745 377.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 0.000128 1024 0.9 500 150528 16.8647 8.4097 76.689 260.194 362.321 362.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 0.000128 1024 0.9 500 151552 16.5895 8.37488 69.8294 258.714 353.672 353.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 0.000128 1024 0.9 500 154368 16.7068 8.47667 140.795 261.385 427.532 427.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 0.000128 1024 0.9 500 152064 16.7153 8.42102 99.211 260.117 384.623 384.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 0.000128 1024 0.9 500 152064 16.7873 8.4295 82.6954 260.187 368.266 368.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 0.000128 1024 0.9 500 152064 16.7274 8.4288 79.2522 260.102 364.68 364.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 0.000128 1024 0.9 500 149760 16.4658 8.25648 73.0671 255.799 353.748 353.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 0.000128 1024 0.9 500 153600 16.7019 8.45821 135.326 261.373 422.028 422.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 0.000128 1024 0.9 500 153600 16.7089 8.45469 94.0587 261.533 380.923 381.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 0.000128 1024 0.9 500 149760 16.6954 8.36032 80.1847 258.013 363.417 363.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 0.000128 1024 0.9 500 153600 16.7457 8.45338 76.4292 261.514 363.312 363.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 0.000128 1024 0.9 500 147200 16.9117 8.36403 69.59 258.372 353.405 353.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 0.000128 1024 0.9 480 155136 16.6709 8.45606 160.832 261.997 448.119 448.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 0.000128 1024 0.9 480 154624 16.6771 8.44486 150.534 261.173 436.994 437.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 950 0.000128 1024 0.9 480 155136 16.6969 8.46029 148.386 261.899 435.607 435.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 950 0.000128 1024 0.9 480 153600 16.775 8.44778 143.567 261.471 430.432 430.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 0.000128 1024 0.9 480 155520 16.6892 8.48029 148.16 262.181 435.675 435.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 0.000128 1024 0.9 480 154880 16.611 8.45222 91.5674 261.431 378.226 378.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 0.000128 1024 0.9 480 153600 16.6849 8.44067 204.73 260.316 490.337 490.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 0.000128 1024 0.9 480 153600 16.7046 8.4456 191.366 261.521 478.203 478.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 0.000128 1024 0.9 480 155136 16.6685 8.46848 136.604 261.834 423.741 423.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 0.000128 1024 0.9 480 155136 16.6624 8.46243 86.4689 261.872 373.625 373.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 0.000128 1024 0.9 480 152064 16.7132 8.41872 70.5018 260.118 355.914 356.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 0.000128 1024 0.9 480 153600 16.6067 8.40582 62.84 259.965 347.98 348.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 0.000128 1024 0.9 480 149760 16.7006 8.36192 174.216 258.152 457.595 457.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 0.000128 1024 0.9 480 154112 16.6925 8.4521 127.938 261.196 414.444 414.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 0.000128 1024 0.9 480 152320 16.6831 8.41933 81.4702 259.861 366.595 366.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 0.000128 1024 0.9 480 153216 16.669 8.42774 70.9397 260.155 356.358 356.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 0.000128 1024 0.9 480 150528 16.8606 8.40989 60.64 260.238 346.313 346.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 0.000128 1024 0.9 480 152320 16.6308 8.3919 53.9604 258.919 338.067 338.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 0.000128 1024 0.9 480 154624 16.6111 8.43891 123.448 261.391 410.056 410.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 0.000128 1024 0.9 480 153600 16.716 8.44928 84.897 261.254 371.478 371.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 0.000128 1024 0.9 480 153600 16.6118 8.41318 70.0692 260.213 355.471 355.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 0.000128 1024 0.9 480 151552 16.5991 8.39805 65.7873 258.682 349.629 349.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 0.000128 1024 0.9 480 153600 16.7557 8.4527 60.7995 261.757 347.925 348.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 0.000128 1024 0.9 512 153600 16.8238 8.46029 163.229 262.031 450.707 450.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 0.000128 1024 0.9 512 152576 16.8487 8.44186 152.472 261.399 439.325 439.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 950 0.000128 1024 0.9 512 153600 16.834 8.46906 150.429 261.904 437.797 437.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 950 0.000128 1024 0.9 512 151552 16.9507 8.44992 146.106 261.45 433.132 433.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 0.000128 1024 0.9 512 153600 16.8467 8.49274 147.379 264.557 437.445 437.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 0.000128 1024 0.9 512 152320 16.8325 8.45181 89.6068 261.229 376.282 376.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 0.000128 1024 0.9 512 151680 16.8694 8.44394 203.077 260.423 488.982 489.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 0.000128 1024 0.9 512 151040 16.91 8.45005 192.015 261.48 479.024 479.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 0.000128 1024 0.9 512 150400 16.6632 8.37389 204.723 258.1 488.022 488.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 0.000128 1024 0.9 512 153600 16.8009 8.47347 137.373 262.068 424.88 425.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 0.000128 1024 0.9 512 153600 16.7791 8.46048 86.7229 261.929 374.063 374.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 0.000128 1024 0.9 512 152064 16.73 8.424 70.2572 259.895 355.47 355.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 0.000128 1024 0.9 512 150528 16.8891 8.41114 62.1415 260.189 347.797 347.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 0.000128 1024 0.9 512 149760 16.7154 8.3575 177.274 258.149 460.659 460.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 0.000128 1024 0.9 512 153216 16.7888 8.45814 127.575 261.026 414.012 414.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 0.000128 1024 0.9 512 152320 16.6862 8.4151 81.2644 259.861 366.39 366.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 0.000128 1024 0.9 512 150528 16.9235 8.4248 68.8119 259.88 354.204 354.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 0.000128 1024 0.9 512 150528 16.8683 8.42547 61.2952 260.225 346.979 347.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 0.000128 1024 0.9 512 147840 17.0132 8.39875 54.5568 258.879 339.017 339.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 0.000128 1024 0.9 512 152576 16.7877 8.44189 126.572 261.207 413.171 413.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 0.000128 1024 0.9 512 151552 16.8877 8.4495 85.5221 261.252 372.271 372.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 0.000128 1024 0.9 512 150528 16.8732 8.41315 70.7506 260.185 356.387 356.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 0.000128 1024 0.9 512 147456 16.94 8.3687 64.7431 258.864 349.075 349.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 0.000128 1024 0.9 512 148480 17.2004 8.45414 59.3674 261.551 346.734 346.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 0.000128 1024 0.9 512 147456 16.6815 8.28122 57.3285 256.356 338.808 338.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 950 0.000128 1024 0.9 512 149760 17.1739 8.4728 185.261 261.787 472.861 472.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 0.000128 1024 0.9 512 149504 17.1415 8.45581 176.387 261.991 464.145 464.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 0.000128 1024 0.9 512 148480 17.1886 8.47462 167.255 261.181 454.263 454.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 0.000128 1024 0.9 512 148992 17.2036 8.46691 161.641 262.142 449.62 449.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 950 0.000128 1024 0.9 512 147456 17.2681 8.44611 156.807 261.463 444.149 444.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 950 0.000128 1024 0.9 512 148480 17.18 8.44861 157.866 261.545 445.207 445.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 950 0.000128 1024 0.9 512 147456 17.1461 8.40806 155.836 259.997 441.548 441.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 950 0.000128 1024 0.9 512 146944 17.1558 8.4513 154.606 260.219 440.599 440.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 950 0.000128 1024 0.9 512 143360 17.2996 8.37018 150.288 259.04 435.163 435.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 950 0.000128 1024 0.9 480 150528 16.9204 8.41318 160.484 260.045 446.031 446.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 950 0.000128 1024 0.9 512 150528 16.9119 8.44266 146.064 260.014 431.599 431.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 950 0.000128 1024 0.9 500 152320 16.6609 8.39107 170.511 259.097 454.824 454.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 950 0.000128 1024 0.9 480 152320 16.6582 8.3968 167.232 258.884 451.337 451.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 950 0.000128 1024 0.9 480 153600 16.7726 8.55251 164.243 261.234 450.966 451.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 950 0.000128 1024 0.9 480 145920 17.0117 8.35645 188.671 258.537 472.742 472.866
