#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 13:09:03 2020
# Process ID: 13898
# Current directory: /home/gsaied/Desktop/old_rtl/conv1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/conv1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/conv1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top conv1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13906 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.457 ; gain = 70.000 ; free physical = 2888 ; free virtual = 7935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv1' [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
	Parameter WOUT bound to: 128 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter W_IN bound to: 258 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 3 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:47]
INFO: [Synth 8-6157] synthesizing module 'conv_mac' [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_mac' (1#1) [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:210]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:204]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:206]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_image' [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:12]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:18]
INFO: [Synth 8-3876] $readmem data file 'first_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:21]
INFO: [Synth 8-3876] $readmem data file 'second_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:22]
INFO: [Synth 8-3876] $readmem data file 'third_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_image' (4#1) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (5#1) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1596.277 ; gain = 240.820 ; free physical = 2782 ; free virtual = 7848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.277 ; gain = 240.820 ; free physical = 2787 ; free virtual = 7854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.277 ; gain = 240.820 ; free physical = 2787 ; free virtual = 7854
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.832 ; gain = 0.000 ; free physical = 2313 ; free virtual = 7379
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.832 ; gain = 0.000 ; free physical = 2312 ; free virtual = 7378
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2094.832 ; gain = 0.000 ; free physical = 2312 ; free virtual = 7378
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2094.832 ; gain = 739.375 ; free physical = 2439 ; free virtual = 7490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2094.832 ; gain = 739.375 ; free physical = 2439 ; free virtual = 7490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2094.832 ; gain = 739.375 ; free physical = 2433 ; free virtual = 7493
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "first_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "second_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "third_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:129]
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2110.848 ; gain = 755.391 ; free physical = 2385 ; free virtual = 7441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 264   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 258   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wrapper_image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out1 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out1 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out1 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out1 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out1 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out1 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out1 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out1 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out1 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out1 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out1 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out1 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out1 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out1 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out1 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out1 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out1 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out1 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out1 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out1 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out1 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out1 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out1 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out1 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out1 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out1 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out1 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out1 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out1 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out1 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out1 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out1 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out1 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out1 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out1 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out1 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out1 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out1 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out1 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out1 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out1 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out1 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out1 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out1 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out1 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out1 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out1 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out1 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out1 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out1 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out1 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out1 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out1 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out1 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out1 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out1 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out1 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out1 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out1 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out1 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out1 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out1 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out1 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out1 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\ref_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__0' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__1' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__2' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__3' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__4' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__5' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__6' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__7' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__8' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__9' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__10' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__11' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__12' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'u_1i_3/u_1/o1_reg_mux_sel__13' (FD) to 'u_1i_3/u_1/o1_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][12]' (FD) to 'kernel_regs_reg[63][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][13]' (FD) to 'kernel_regs_reg[63][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][14]' (FD) to 'kernel_regs_reg[63][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][12]' (FD) to 'kernel_regs_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][13]' (FD) to 'kernel_regs_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][14]' (FD) to 'kernel_regs_reg[62][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][13]' (FD) to 'kernel_regs_reg[61][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][14]' (FD) to 'kernel_regs_reg[61][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][12]' (FD) to 'kernel_regs_reg[60][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][13]' (FD) to 'kernel_regs_reg[60][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][14]' (FD) to 'kernel_regs_reg[60][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][11]' (FD) to 'kernel_regs_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][12]' (FD) to 'kernel_regs_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][13]' (FD) to 'kernel_regs_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][14]' (FD) to 'kernel_regs_reg[59][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[58][14]' (FD) to 'kernel_regs_reg[58][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][12]' (FD) to 'kernel_regs_reg[57][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][13]' (FD) to 'kernel_regs_reg[57][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][14]' (FD) to 'kernel_regs_reg[57][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][12]' (FD) to 'kernel_regs_reg[56][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][13]' (FD) to 'kernel_regs_reg[56][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][14]' (FD) to 'kernel_regs_reg[56][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][11]' (FD) to 'kernel_regs_reg[55][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][12]' (FD) to 'kernel_regs_reg[55][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][13]' (FD) to 'kernel_regs_reg[55][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][14]' (FD) to 'kernel_regs_reg[55][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][11]' (FD) to 'kernel_regs_reg[54][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][12]' (FD) to 'kernel_regs_reg[54][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][13]' (FD) to 'kernel_regs_reg[54][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][14]' (FD) to 'kernel_regs_reg[54][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[53][14]' (FD) to 'kernel_regs_reg[53][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][13]' (FD) to 'kernel_regs_reg[52][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][14]' (FD) to 'kernel_regs_reg[52][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][10]' (FD) to 'kernel_regs_reg[51][11]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][11]' (FD) to 'kernel_regs_reg[51][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][12]' (FD) to 'kernel_regs_reg[51][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][13]' (FD) to 'kernel_regs_reg[51][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][14]' (FD) to 'kernel_regs_reg[51][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][12]' (FD) to 'kernel_regs_reg[50][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][13]' (FD) to 'kernel_regs_reg[50][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][14]' (FD) to 'kernel_regs_reg[50][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[49][14]' (FD) to 'kernel_regs_reg[49][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][11]' (FD) to 'kernel_regs_reg[48][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][12]' (FD) to 'kernel_regs_reg[48][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][13]' (FD) to 'kernel_regs_reg[48][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][14]' (FD) to 'kernel_regs_reg[48][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[47][14]' (FD) to 'kernel_regs_reg[47][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][13]' (FD) to 'kernel_regs_reg[46][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][14]' (FD) to 'kernel_regs_reg[46][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][13]' (FD) to 'kernel_regs_reg[45][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][14]' (FD) to 'kernel_regs_reg[45][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][12]' (FD) to 'kernel_regs_reg[44][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][13]' (FD) to 'kernel_regs_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][14]' (FD) to 'kernel_regs_reg[44][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][13]' (FD) to 'kernel_regs_reg[43][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][14]' (FD) to 'kernel_regs_reg[43][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][13]' (FD) to 'kernel_regs_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][14]' (FD) to 'kernel_regs_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[41][14]' (FD) to 'kernel_regs_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[40][14]' (FD) to 'kernel_regs_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][12]' (FD) to 'kernel_regs_reg[39][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][13]' (FD) to 'kernel_regs_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][14]' (FD) to 'kernel_regs_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][13]' (FD) to 'kernel_regs_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][14]' (FD) to 'kernel_regs_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][12]' (FD) to 'kernel_regs_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][13]' (FD) to 'kernel_regs_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][14]' (FD) to 'kernel_regs_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][12]' (FD) to 'kernel_regs_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][13]' (FD) to 'kernel_regs_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][14]' (FD) to 'kernel_regs_reg[36][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][11]' (FD) to 'kernel_regs_reg[35][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][12]' (FD) to 'kernel_regs_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][13]' (FD) to 'kernel_regs_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][14]' (FD) to 'kernel_regs_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][13]' (FD) to 'kernel_regs_reg[34][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][14]' (FD) to 'kernel_regs_reg[34][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][12]' (FD) to 'kernel_regs_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][13]' (FD) to 'kernel_regs_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][14]' (FD) to 'kernel_regs_reg[33][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][12]' (FD) to 'kernel_regs_reg[32][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][13]' (FD) to 'kernel_regs_reg[32][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][14]' (FD) to 'kernel_regs_reg[32][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][11]' (FD) to 'kernel_regs_reg[31][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][12]' (FD) to 'kernel_regs_reg[31][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2142.871 ; gain = 787.414 ; free physical = 2333 ; free virtual = 7411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|wrapper_image     | o1_reg     | 131072x16     | Block RAM      | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 2177.871 ; gain = 822.414 ; free physical = 2113 ; free virtual = 7200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2097 ; free virtual = 7175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2147 ; free virtual = 7241
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net img_rom_wire[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv1       | clr_pulse_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   538|
|2     |DSP48E1_1   |    64|
|3     |LUT1        |   491|
|4     |LUT2        |    80|
|5     |LUT3        |   105|
|6     |LUT4        |    16|
|7     |LUT5        |  1007|
|8     |LUT6        |    11|
|9     |RAMB36E1_10 |     1|
|10    |RAMB36E1_12 |     1|
|11    |RAMB36E1_14 |     1|
|12    |RAMB36E1_16 |     1|
|13    |RAMB36E1_18 |     1|
|14    |RAMB36E1_2  |     1|
|15    |RAMB36E1_20 |     7|
|16    |RAMB36E1_22 |     1|
|17    |RAMB36E1_23 |     1|
|18    |RAMB36E1_24 |     1|
|19    |RAMB36E1_25 |     1|
|20    |RAMB36E1_26 |     1|
|21    |RAMB36E1_27 |     1|
|22    |RAMB36E1_28 |     1|
|23    |RAMB36E1_29 |     1|
|24    |RAMB36E1_30 |     1|
|25    |RAMB36E1_31 |     1|
|26    |RAMB36E1_32 |     1|
|27    |RAMB36E1_33 |     1|
|28    |RAMB36E1_34 |     1|
|29    |RAMB36E1_35 |     1|
|30    |RAMB36E1_36 |     1|
|31    |RAMB36E1_37 |     1|
|32    |RAMB36E1_38 |     1|
|33    |RAMB36E1_39 |     1|
|34    |RAMB36E1_4  |     1|
|35    |RAMB36E1_40 |     7|
|36    |RAMB36E1_41 |     7|
|37    |RAMB36E1_42 |     1|
|38    |RAMB36E1_43 |     1|
|39    |RAMB36E1_44 |     1|
|40    |RAMB36E1_45 |     1|
|41    |RAMB36E1_46 |     1|
|42    |RAMB36E1_47 |     1|
|43    |RAMB36E1_48 |     1|
|44    |RAMB36E1_49 |     1|
|45    |RAMB36E1_50 |     1|
|46    |RAMB36E1_51 |     1|
|47    |RAMB36E1_52 |     1|
|48    |RAMB36E1_53 |     1|
|49    |RAMB36E1_54 |     1|
|50    |RAMB36E1_55 |     1|
|51    |RAMB36E1_56 |     1|
|52    |RAMB36E1_57 |     1|
|53    |RAMB36E1_58 |     1|
|54    |RAMB36E1_59 |     1|
|55    |RAMB36E1_6  |     1|
|56    |RAMB36E1_60 |     7|
|57    |RAMB36E1_61 |     7|
|58    |RAMB36E1_62 |     1|
|59    |RAMB36E1_63 |     1|
|60    |RAMB36E1_64 |     1|
|61    |RAMB36E1_65 |     1|
|62    |RAMB36E1_66 |     1|
|63    |RAMB36E1_67 |     1|
|64    |RAMB36E1_68 |     1|
|65    |RAMB36E1_69 |     1|
|66    |RAMB36E1_70 |     1|
|67    |RAMB36E1_71 |     1|
|68    |RAMB36E1_72 |     1|
|69    |RAMB36E1_73 |     7|
|70    |RAMB36E1_8  |     1|
|71    |SRL16E      |     1|
|72    |FDRE        |  1211|
|73    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |  3623|
|2     |  \genblk1[0].mac_i   |conv_mac      |    28|
|3     |  \genblk1[10].mac_i  |conv_mac_0    |    28|
|4     |  \genblk1[11].mac_i  |conv_mac_1    |    27|
|5     |  \genblk1[12].mac_i  |conv_mac_2    |    29|
|6     |  \genblk1[13].mac_i  |conv_mac_3    |    26|
|7     |  \genblk1[14].mac_i  |conv_mac_4    |    50|
|8     |  \genblk1[15].mac_i  |conv_mac_5    |    29|
|9     |  \genblk1[16].mac_i  |conv_mac_6    |    30|
|10    |  \genblk1[17].mac_i  |conv_mac_7    |    25|
|11    |  \genblk1[18].mac_i  |conv_mac_8    |    30|
|12    |  \genblk1[19].mac_i  |conv_mac_9    |    29|
|13    |  \genblk1[1].mac_i   |conv_mac_10   |    27|
|14    |  \genblk1[20].mac_i  |conv_mac_11   |    31|
|15    |  \genblk1[21].mac_i  |conv_mac_12   |    29|
|16    |  \genblk1[22].mac_i  |conv_mac_13   |    30|
|17    |  \genblk1[23].mac_i  |conv_mac_14   |    32|
|18    |  \genblk1[24].mac_i  |conv_mac_15   |    25|
|19    |  \genblk1[25].mac_i  |conv_mac_16   |    26|
|20    |  \genblk1[26].mac_i  |conv_mac_17   |    28|
|21    |  \genblk1[27].mac_i  |conv_mac_18   |    29|
|22    |  \genblk1[28].mac_i  |conv_mac_19   |    29|
|23    |  \genblk1[29].mac_i  |conv_mac_20   |    27|
|24    |  \genblk1[2].mac_i   |conv_mac_21   |    31|
|25    |  \genblk1[30].mac_i  |conv_mac_22   |    32|
|26    |  \genblk1[31].mac_i  |conv_mac_23   |    27|
|27    |  \genblk1[32].mac_i  |conv_mac_24   |    29|
|28    |  \genblk1[33].mac_i  |conv_mac_25   |    25|
|29    |  \genblk1[34].mac_i  |conv_mac_26   |    52|
|30    |  \genblk1[35].mac_i  |conv_mac_27   |    28|
|31    |  \genblk1[36].mac_i  |conv_mac_28   |    29|
|32    |  \genblk1[37].mac_i  |conv_mac_29   |    26|
|33    |  \genblk1[38].mac_i  |conv_mac_30   |    30|
|34    |  \genblk1[39].mac_i  |conv_mac_31   |    52|
|35    |  \genblk1[3].mac_i   |conv_mac_32   |    25|
|36    |  \genblk1[40].mac_i  |conv_mac_33   |    30|
|37    |  \genblk1[41].mac_i  |conv_mac_34   |    30|
|38    |  \genblk1[42].mac_i  |conv_mac_35   |    31|
|39    |  \genblk1[43].mac_i  |conv_mac_36   |    28|
|40    |  \genblk1[44].mac_i  |conv_mac_37   |    28|
|41    |  \genblk1[45].mac_i  |conv_mac_38   |    30|
|42    |  \genblk1[46].mac_i  |conv_mac_39   |    29|
|43    |  \genblk1[47].mac_i  |conv_mac_40   |    30|
|44    |  \genblk1[48].mac_i  |conv_mac_41   |    22|
|45    |  \genblk1[49].mac_i  |conv_mac_42   |    50|
|46    |  \genblk1[4].mac_i   |conv_mac_43   |    24|
|47    |  \genblk1[50].mac_i  |conv_mac_44   |    28|
|48    |  \genblk1[51].mac_i  |conv_mac_45   |    21|
|49    |  \genblk1[52].mac_i  |conv_mac_46   |    30|
|50    |  \genblk1[53].mac_i  |conv_mac_47   |    31|
|51    |  \genblk1[54].mac_i  |conv_mac_48   |    50|
|52    |  \genblk1[55].mac_i  |conv_mac_49   |    27|
|53    |  \genblk1[56].mac_i  |conv_mac_50   |    29|
|54    |  \genblk1[57].mac_i  |conv_mac_51   |    28|
|55    |  \genblk1[58].mac_i  |conv_mac_52   |    32|
|56    |  \genblk1[59].mac_i  |conv_mac_53   |    24|
|57    |  \genblk1[5].mac_i   |conv_mac_54   |    30|
|58    |  \genblk1[60].mac_i  |conv_mac_55   |    52|
|59    |  \genblk1[61].mac_i  |conv_mac_56   |    28|
|60    |  \genblk1[62].mac_i  |conv_mac_57   |    26|
|61    |  \genblk1[63].mac_i  |conv_mac_58   |    27|
|62    |  \genblk1[6].mac_i   |conv_mac_59   |    29|
|63    |  \genblk1[7].mac_i   |conv_mac_60   |    48|
|64    |  \genblk1[8].mac_i   |conv_mac_61   |    30|
|65    |  \genblk1[9].mac_i   |conv_mac_62   |    24|
|66    |  u_1                 |wrapper_image |   245|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2244.668 ; gain = 889.211 ; free physical = 2146 ; free virtual = 7240
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2244.668 ; gain = 390.656 ; free physical = 2212 ; free virtual = 7306
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2244.676 ; gain = 889.211 ; free physical = 2214 ; free virtual = 7308
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.676 ; gain = 0.000 ; free physical = 2131 ; free virtual = 7225
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
348 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 2244.676 ; gain = 897.215 ; free physical = 2283 ; free virtual = 7377
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2627.484 ; gain = 382.809 ; free physical = 1785 ; free virtual = 6879
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.047 ; gain = 0.000 ; free physical = 1775 ; free virtual = 6869
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 524120c3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2681.047 ; gain = 0.000 ; free physical = 1775 ; free virtual = 6869
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.047 ; gain = 0.000 ; free physical = 1785 ; free virtual = 6879

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2474cb8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2692.047 ; gain = 11.000 ; free physical = 1762 ; free virtual = 6856

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10c77049c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.117 ; gain = 21.070 ; free physical = 1749 ; free virtual = 6843

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10c77049c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.117 ; gain = 21.070 ; free physical = 1749 ; free virtual = 6843
Phase 1 Placer Initialization | Checksum: 10c77049c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.117 ; gain = 21.070 ; free physical = 1749 ; free virtual = 6843

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9446d95b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.117 ; gain = 21.070 ; free physical = 1737 ; free virtual = 6830
Phase 2 Global Placement | Checksum: 19cb80d50

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2710.121 ; gain = 29.074 ; free physical = 1708 ; free virtual = 6787

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19cb80d50

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2710.121 ; gain = 29.074 ; free physical = 1694 ; free virtual = 6788

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15d61345f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.121 ; gain = 29.074 ; free physical = 1686 ; free virtual = 6780

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 112163393

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.121 ; gain = 29.074 ; free physical = 1684 ; free virtual = 6778

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 181a7ec39

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.121 ; gain = 29.074 ; free physical = 1684 ; free virtual = 6778

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19bd892e4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2710.121 ; gain = 29.074 ; free physical = 1700 ; free virtual = 6779

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17843d4a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.227 ; gain = 41.180 ; free physical = 1683 ; free virtual = 6762

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 9f7bfe49

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.227 ; gain = 41.180 ; free physical = 1668 ; free virtual = 6762

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1200dbcfa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2722.227 ; gain = 41.180 ; free physical = 1668 ; free virtual = 6762

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f5b27555

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2722.227 ; gain = 41.180 ; free physical = 1682 ; free virtual = 6760
Phase 3 Detail Placement | Checksum: f5b27555

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2722.227 ; gain = 41.180 ; free physical = 1667 ; free virtual = 6761

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1caec7a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1caec7a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 2758.230 ; gain = 77.184 ; free physical = 1661 ; free virtual = 6754
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.318. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e2558a76

Time (s): cpu = 00:07:40 ; elapsed = 00:07:26 . Memory (MB): peak = 2758.230 ; gain = 77.184 ; free physical = 1320 ; free virtual = 6513
Phase 4.1 Post Commit Optimization | Checksum: 1e2558a76

Time (s): cpu = 00:07:41 ; elapsed = 00:07:26 . Memory (MB): peak = 2758.230 ; gain = 77.184 ; free physical = 1313 ; free virtual = 6506
Post Placement Optimization Initialization | Checksum: f76bdebb
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.318. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 140412cfd

Time (s): cpu = 00:14:01 ; elapsed = 00:13:49 . Memory (MB): peak = 2778.340 ; gain = 97.293 ; free physical = 1407 ; free virtual = 6539

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 140412cfd

Time (s): cpu = 00:14:01 ; elapsed = 00:13:49 . Memory (MB): peak = 2778.340 ; gain = 97.293 ; free physical = 1407 ; free virtual = 6539

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.340 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6539
Phase 4.4 Final Placement Cleanup | Checksum: 1f4a2586a

Time (s): cpu = 00:14:01 ; elapsed = 00:13:49 . Memory (MB): peak = 2778.340 ; gain = 97.293 ; free physical = 1408 ; free virtual = 6539
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f4a2586a

Time (s): cpu = 00:14:01 ; elapsed = 00:13:49 . Memory (MB): peak = 2778.340 ; gain = 97.293 ; free physical = 1408 ; free virtual = 6539
Ending Placer Task | Checksum: 14c0fb070

Time (s): cpu = 00:14:01 ; elapsed = 00:13:49 . Memory (MB): peak = 2778.340 ; gain = 97.293 ; free physical = 1479 ; free virtual = 6610
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:04 ; elapsed = 00:13:51 . Memory (MB): peak = 2778.340 ; gain = 150.855 ; free physical = 1479 ; free virtual = 6610
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1449 ; free virtual = 6581

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-39.852 |
Phase 1 Physical Synthesis Initialization | Checksum: 16182ac89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1441 ; free virtual = 6558
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-39.852 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 27 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_1/A[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/A[14]. Replicated 5 times.
INFO: [Physopt 32-572] Net u_1/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_1/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[10]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net u_1/A[5]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net u_1/A[3]. Replicated 4 times.
INFO: [Physopt 32-572] Net u_1/o11[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[9]. Replicated 5 times.
INFO: [Physopt 32-572] Net u_1/A[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net img_rom_address[0]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net img_rom_address[0]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg[3]_rep__3_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg[3]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/address_reg_reg_n_0_[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg[4]_rep__3_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg[1]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg[0]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 18 nets. Created 49 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 49 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-31.984 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1417 ; free virtual = 6549
Phase 2 Fanout Optimization | Checksum: 1f2060364

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1417 ; free virtual = 6549

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 57 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/A[12].  Did not re-place instance u_1/mul_out_reg_i_5
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_32[1].  Re-placed instance u_1/mul_out_reg_i_2__15
INFO: [Physopt 32-663] Processed net u_1/A[12]_repN.  Re-placed instance u_1/mul_out_reg_i_5_replica
INFO: [Physopt 32-662] Processed net u_1/A[2].  Did not re-place instance u_1/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_1/A[1].  Did not re-place instance u_1/mul_out_reg_i_16
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_24[1].  Re-placed instance u_1/mul_out_reg_i_2__11
INFO: [Physopt 32-662] Processed net u_1/A[7]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_10_replica_1
INFO: [Physopt 32-663] Processed net u_1/A[7].  Re-placed instance u_1/mul_out_reg_i_10
INFO: [Physopt 32-662] Processed net u_1/A[7]_repN.  Did not re-place instance u_1/mul_out_reg_i_10_replica
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_12[1].  Re-placed instance u_1/mul_out_reg_i_2__5
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_48[1].  Re-placed instance u_1/mul_out_reg_i_2__23
INFO: [Physopt 32-662] Processed net u_1/A[0].  Did not re-place instance u_1/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net u_1/A[11].  Did not re-place instance u_1/mul_out_reg_i_6
INFO: [Physopt 32-662] Processed net u_1/A[13].  Did not re-place instance u_1/mul_out_reg_i_4
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_52[1].  Re-placed instance u_1/mul_out_reg_i_2__25
INFO: [Physopt 32-663] Processed net u_1/A[15].  Re-placed instance u_1/mul_out_reg_i_1__53
INFO: [Physopt 32-662] Processed net genblk1[23].mac_i/SR[0].  Did not re-place instance genblk1[23].mac_i/ofm[23][15]_i_1
INFO: [Physopt 32-663] Processed net ofm[23][15].  Re-placed instance ofm_reg[23][15]
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_34[0].  Did not re-place instance u_1/mul_out_reg_i_1__33
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_18[1].  Re-placed instance u_1/mul_out_reg_i_2__8
INFO: [Physopt 32-663] Processed net ofm[23][10].  Re-placed instance ofm_reg[23][10]
INFO: [Physopt 32-663] Processed net ofm[23][7].  Re-placed instance ofm_reg[23][7]
INFO: [Physopt 32-663] Processed net ofm[23][8].  Re-placed instance ofm_reg[23][8]
INFO: [Physopt 32-663] Processed net ofm[23][9].  Re-placed instance ofm_reg[23][9]
INFO: [Physopt 32-663] Processed net ofm[23][0].  Re-placed instance ofm_reg[23][0]
INFO: [Physopt 32-663] Processed net ofm[23][1].  Re-placed instance ofm_reg[23][1]
INFO: [Physopt 32-663] Processed net ofm[23][2].  Re-placed instance ofm_reg[23][2]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[3].  Did not re-place instance u_1/o11_reg[3]
INFO: [Physopt 32-662] Processed net u_1/o11[0].  Did not re-place instance u_1/o11_reg[0]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_34[1].  Did not re-place instance u_1/mul_out_reg_i_2__16
INFO: [Physopt 32-662] Processed net u_1/o11[15].  Did not re-place instance u_1/o11_reg[15]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1
INFO: [Physopt 32-662] Processed net u_1/A[10]_repN.  Did not re-place instance u_1/mul_out_reg_i_7_replica
INFO: [Physopt 32-662] Processed net u_1/o11[2].  Did not re-place instance u_1/o11_reg[2]
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1
INFO: [Physopt 32-663] Processed net ofm[22][0].  Re-placed instance ofm_reg[22][0]
INFO: [Physopt 32-663] Processed net ofm[22][1].  Re-placed instance ofm_reg[22][1]
INFO: [Physopt 32-663] Processed net ofm[22][2].  Re-placed instance ofm_reg[22][2]
INFO: [Physopt 32-663] Processed net ofm[23][11].  Re-placed instance ofm_reg[23][11]
INFO: [Physopt 32-663] Processed net ofm[23][12].  Re-placed instance ofm_reg[23][12]
INFO: [Physopt 32-663] Processed net ofm[23][13].  Re-placed instance ofm_reg[23][13]
INFO: [Physopt 32-663] Processed net ofm[23][14].  Re-placed instance ofm_reg[23][14]
INFO: [Physopt 32-662] Processed net genblk1[23].mac_i/ofm[23][2]_i_10_n_0.  Did not re-place instance genblk1[23].mac_i/ofm[23][2]_i_10
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_12[0].  Did not re-place instance u_1/mul_out_reg_i_1__11
INFO: [Physopt 32-662] Processed net u_1/A[14]_repN.  Did not re-place instance u_1/mul_out_reg_i_3_replica
INFO: [Physopt 32-663] Processed net ofm[23][3].  Re-placed instance ofm_reg[23][3]
INFO: [Physopt 32-663] Processed net ofm[23][4].  Re-placed instance ofm_reg[23][4]
INFO: [Physopt 32-663] Processed net ofm[23][5].  Re-placed instance ofm_reg[23][5]
INFO: [Physopt 32-662] Processed net ofm[23][6].  Did not re-place instance ofm_reg[23][6]
INFO: [Physopt 32-662] Processed net u_1/A[14]_repN_2.  Did not re-place instance u_1/mul_out_reg_i_3_replica_2
INFO: [Physopt 32-663] Processed net genblk1[23].mac_i/ofm[23][2]_i_11_n_0.  Re-placed instance genblk1[23].mac_i/ofm[23][2]_i_11
INFO: [Physopt 32-662] Processed net u_1/o11[1].  Did not re-place instance u_1/o11_reg[1]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[14].  Did not re-place instance u_1/o11_reg[14]
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 28 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 28 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-24.475 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1417 ; free virtual = 6549
Phase 3 Placement Based Optimization | Checksum: 1ead58c5d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1417 ; free virtual = 6549

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 38 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o11[2].  Did not re-place instance u_1/o11_reg[2]/Q
INFO: [Physopt 32-662] Processed net u_1/o11[1].  Did not re-place instance u_1/o11_reg[1]/Q
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6549
Phase 4 MultiInst Placement Optimization | Checksum: 1a336a012

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6549

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6549
Phase 5 Rewire | Checksum: 1a336a012

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1416 ; free virtual = 6549

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_1/A[7]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_1/A[7]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/o3_reg_1_24[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_34[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_48[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_34[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[10]_repN. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-22.358 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1427 ; free virtual = 6559
Phase 6 Critical Cell Optimization | Checksum: 29cb10b0f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1427 ; free virtual = 6559

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net u_1/A[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/A[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net u_1/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_1/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_1/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/o11[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-21.048 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1425 ; free virtual = 6557
Phase 7 Fanout Optimization | Checksum: 184413d48

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1425 ; free virtual = 6557

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 103 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/A[12]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_5_replica_1
INFO: [Physopt 32-662] Processed net u_1/A[12].  Did not re-place instance u_1/mul_out_reg_i_5
INFO: [Physopt 32-662] Processed net u_1/A[1].  Did not re-place instance u_1/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net u_1/A[12]_repN.  Did not re-place instance u_1/mul_out_reg_i_5_replica
INFO: [Physopt 32-663] Processed net u_1/A[2]_repN.  Re-placed instance u_1/mul_out_reg_i_15_replica
INFO: [Physopt 32-662] Processed net u_1/A[0].  Did not re-place instance u_1/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net u_1/A[7]_repN_5.  Did not re-place instance u_1/mul_out_reg_i_10_replica_5
INFO: [Physopt 32-662] Processed net u_1/A[13].  Did not re-place instance u_1/mul_out_reg_i_4
INFO: [Physopt 32-662] Processed net u_1/A[2]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_15_replica_1
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_34[0].  Did not re-place instance u_1/mul_out_reg_i_1__33
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[3].  Did not re-place instance u_1/o11_reg[3]
INFO: [Physopt 32-662] Processed net u_1/o11[0].  Did not re-place instance u_1/o11_reg[0]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_48[1].  Did not re-place instance u_1/mul_out_reg_i_2__23
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_34[1].  Did not re-place instance u_1/mul_out_reg_i_2__16
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN.  Did not re-place instance u_1/mul_out_reg_i_6_replica
INFO: [Physopt 32-662] Processed net u_1/A[2].  Did not re-place instance u_1/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_1/o11[15].  Did not re-place instance u_1/o11_reg[15]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_12[0].  Did not re-place instance u_1/mul_out_reg_i_1__11
INFO: [Physopt 32-662] Processed net u_1/A[14]_repN.  Did not re-place instance u_1/mul_out_reg_i_3_replica
INFO: [Physopt 32-662] Processed net u_1/A[11].  Did not re-place instance u_1/mul_out_reg_i_6
INFO: [Physopt 32-662] Processed net u_1/A[14]_repN_2.  Did not re-place instance u_1/mul_out_reg_i_3_replica_2
INFO: [Physopt 32-662] Processed net u_1/o11[1].  Did not re-place instance u_1/o11_reg[1]
INFO: [Physopt 32-662] Processed net genblk1[23].mac_i/SR[0].  Did not re-place instance genblk1[23].mac_i/ofm[23][15]_i_1
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[14].  Did not re-place instance u_1/o11_reg[14]
INFO: [Physopt 32-662] Processed net ofm[23][6].  Did not re-place instance ofm_reg[23][6]
INFO: [Physopt 32-662] Processed net u_1/A[7]_repN_2.  Did not re-place instance u_1/mul_out_reg_i_10_replica_2
INFO: [Physopt 32-662] Processed net ofm[23][11].  Did not re-place instance ofm_reg[23][11]
INFO: [Physopt 32-662] Processed net ofm[23][12].  Did not re-place instance ofm_reg[23][12]
INFO: [Physopt 32-662] Processed net ofm[23][13].  Did not re-place instance ofm_reg[23][13]
INFO: [Physopt 32-662] Processed net ofm[23][14].  Did not re-place instance ofm_reg[23][14]
INFO: [Physopt 32-662] Processed net ofm[23][3].  Did not re-place instance ofm_reg[23][3]
INFO: [Physopt 32-662] Processed net ofm[23][4].  Did not re-place instance ofm_reg[23][4]
INFO: [Physopt 32-662] Processed net ofm[23][5].  Did not re-place instance ofm_reg[23][5]
INFO: [Physopt 32-663] Processed net u_1/A[14]_repN_1.  Re-placed instance u_1/mul_out_reg_i_3_replica_1
INFO: [Physopt 32-663] Processed net u_1/A[2]_repN_2.  Re-placed instance u_1/mul_out_reg_i_15_replica_2
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_61[1].  Re-placed instance u_1/mul_out_reg_i_2__30
INFO: [Physopt 32-662] Processed net u_1/A[15].  Did not re-place instance u_1/mul_out_reg_i_1__53
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_32[1].  Did not re-place instance u_1/mul_out_reg_i_2__15
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_13[0].  Did not re-place instance u_1/mul_out_reg_i_1__12
INFO: [Physopt 32-662] Processed net genblk1[43].mac_i/SR[0].  Did not re-place instance genblk1[43].mac_i/ofm[43][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[46].mac_i/SR[0].  Re-placed instance genblk1[46].mac_i/ofm[46][15]_i_1
INFO: [Physopt 32-663] Processed net ofm[43][3].  Re-placed instance ofm_reg[43][3]
INFO: [Physopt 32-663] Processed net ofm[43][4].  Re-placed instance ofm_reg[43][4]
INFO: [Physopt 32-663] Processed net ofm[43][5].  Re-placed instance ofm_reg[43][5]
INFO: [Physopt 32-663] Processed net ofm[43][6].  Re-placed instance ofm_reg[43][6]
INFO: [Physopt 32-663] Processed net ofm[46][11].  Re-placed instance ofm_reg[46][11]
INFO: [Physopt 32-663] Processed net ofm[46][12].  Re-placed instance ofm_reg[46][12]
INFO: [Physopt 32-663] Processed net ofm[46][13].  Re-placed instance ofm_reg[46][13]
INFO: [Physopt 32-663] Processed net ofm[46][14].  Re-placed instance ofm_reg[46][14]
INFO: [Physopt 32-662] Processed net u_1/o11[12].  Did not re-place instance u_1/o11_reg[12]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[12].  Did not re-place instance u_1/o11[12]_i_1
INFO: [Physopt 32-662] Processed net ofm[23][0].  Did not re-place instance ofm_reg[23][0]
INFO: [Physopt 32-662] Processed net ofm[23][10].  Did not re-place instance ofm_reg[23][10]
INFO: [Physopt 32-662] Processed net ofm[23][15].  Did not re-place instance ofm_reg[23][15]
INFO: [Physopt 32-662] Processed net ofm[23][1].  Did not re-place instance ofm_reg[23][1]
INFO: [Physopt 32-662] Processed net ofm[23][2].  Did not re-place instance ofm_reg[23][2]
INFO: [Physopt 32-662] Processed net ofm[23][7].  Did not re-place instance ofm_reg[23][7]
INFO: [Physopt 32-662] Processed net ofm[23][8].  Did not re-place instance ofm_reg[23][8]
INFO: [Physopt 32-662] Processed net ofm[23][9].  Did not re-place instance ofm_reg[23][9]
INFO: [Physopt 32-662] Processed net u_1/o11[13].  Did not re-place instance u_1/o11_reg[13]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[13].  Did not re-place instance u_1/o11[13]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[22][10].  Did not re-place instance ofm_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm[22][11].  Did not re-place instance ofm_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm[22][12].  Did not re-place instance ofm_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm[22][13].  Did not re-place instance ofm_reg[22][13]
INFO: [Physopt 32-662] Processed net ofm[22][14].  Did not re-place instance ofm_reg[22][14]
INFO: [Physopt 32-662] Processed net ofm[22][7].  Did not re-place instance ofm_reg[22][7]
INFO: [Physopt 32-662] Processed net ofm[22][8].  Did not re-place instance ofm_reg[22][8]
INFO: [Physopt 32-662] Processed net ofm[22][9].  Did not re-place instance ofm_reg[22][9]
INFO: [Physopt 32-662] Processed net genblk1[26].mac_i/SR[0].  Did not re-place instance genblk1[26].mac_i/ofm[26][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[26].mac_i/ofm[26][0]_i_8_n_0.  Re-placed instance genblk1[26].mac_i/ofm[26][0]_i_8
INFO: [Physopt 32-663] Processed net ofm[26][0].  Re-placed instance ofm_reg[26][0]
INFO: [Physopt 32-663] Processed net ofm[26][13].  Re-placed instance ofm_reg[26][13]
INFO: [Physopt 32-663] Processed net ofm[26][14].  Re-placed instance ofm_reg[26][14]
INFO: [Physopt 32-663] Processed net ofm[26][2].  Re-placed instance ofm_reg[26][2]
INFO: [Physopt 32-662] Processed net ofm[46][3].  Did not re-place instance ofm_reg[46][3]
INFO: [Physopt 32-662] Processed net ofm[46][4].  Did not re-place instance ofm_reg[46][4]
INFO: [Physopt 32-662] Processed net ofm[46][5].  Did not re-place instance ofm_reg[46][5]
INFO: [Physopt 32-662] Processed net ofm[46][6].  Did not re-place instance ofm_reg[46][6]
INFO: [Physopt 32-663] Processed net u_1/A[7]_repN_1.  Re-placed instance u_1/mul_out_reg_i_10_replica_1
INFO: [Physopt 32-662] Processed net u_1/A[4].  Did not re-place instance u_1/mul_out_reg_i_13
INFO: [Physopt 32-662] Processed net u_1/o11[10].  Did not re-place instance u_1/o11_reg[10]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[10].  Did not re-place instance u_1/o11[10]_i_1
INFO: [Physopt 32-663] Processed net ofm[43][10].  Re-placed instance ofm_reg[43][10]
INFO: [Physopt 32-663] Processed net ofm[43][7].  Re-placed instance ofm_reg[43][7]
INFO: [Physopt 32-663] Processed net ofm[43][8].  Re-placed instance ofm_reg[43][8]
INFO: [Physopt 32-663] Processed net ofm[43][9].  Re-placed instance ofm_reg[43][9]
INFO: [Physopt 32-663] Processed net u_1/o3_reg_1_53[0].  Re-placed instance u_1/mul_out_reg_i_1__52
INFO: [Physopt 32-663] Processed net ofm[46][15].  Re-placed instance ofm_reg[46][15]
INFO: [Physopt 32-662] Processed net u_1/A[16].  Did not re-place instance u_1/mul_out_reg_i_2__26
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_12[1].  Did not re-place instance u_1/mul_out_reg_i_2__5
INFO: [Physopt 32-663] Processed net u_1/A[10]_repN.  Re-placed instance u_1/mul_out_reg_i_7_replica
INFO: [Physopt 32-663] Processed net u_1/A[10]_repN_8.  Re-placed instance u_1/mul_out_reg_i_7_replica_8
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_24[0].  Did not re-place instance u_1/mul_out_reg_i_1__23
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_38[1].  Did not re-place instance u_1/mul_out_reg_i_2__18
INFO: [Physopt 32-663] Processed net u_1/A[7]_repN_3.  Re-placed instance u_1/mul_out_reg_i_10_replica_3
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_6_replica_1
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 28 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 28 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-20.313 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1414 ; free virtual = 6546
Phase 8 Placement Based Optimization | Checksum: 127b3357f

Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1414 ; free virtual = 6546

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 71 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o11[1].  Did not re-place instance u_1/o11_reg[1]/Q
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[12].  Did not re-place instance u_1/o11[12]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[13].  Did not re-place instance u_1/o11[13]_i_1/O
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[10].  Did not re-place instance u_1/o11[10]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1413 ; free virtual = 6545
Phase 9 MultiInst Placement Optimization | Checksum: 1ad55b30a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1413 ; free virtual = 6545

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1413 ; free virtual = 6545
Phase 10 Rewire | Checksum: 1ad55b30a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1413 ; free virtual = 6545

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 12 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_1/A[12]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[7]_repN_5. Replicated 5 times.
INFO: [Physopt 32-81] Processed net u_1/A[2]_repN_1. Replicated 7 times.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_34[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[2]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_48[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_34[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[11]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net u_1/o3_reg_1_12[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[14]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[23].mac_i/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[7]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-17.971 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6541
Phase 11 Critical Cell Optimization | Checksum: 21e28131f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6541

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 21e28131f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1409 ; free virtual = 6541

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_1/A[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_1/A[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-17.886 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1405 ; free virtual = 6537
Phase 13 Fanout Optimization | Checksum: de9a5f40

Time (s): cpu = 00:02:06 ; elapsed = 00:00:53 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1405 ; free virtual = 6537

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 77 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/A[12]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_5_replica_1
INFO: [Physopt 32-662] Processed net u_1/A[12].  Did not re-place instance u_1/mul_out_reg_i_5
INFO: [Physopt 32-662] Processed net u_1/A[1].  Did not re-place instance u_1/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net u_1/A[12]_repN.  Did not re-place instance u_1/mul_out_reg_i_5_replica
INFO: [Physopt 32-662] Processed net u_1/A[0].  Did not re-place instance u_1/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net u_1/A[13].  Did not re-place instance u_1/mul_out_reg_i_4
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_34[0].  Did not re-place instance u_1/mul_out_reg_i_1__33
INFO: [Physopt 32-662] Processed net u_1/A[2]_repN.  Did not re-place instance u_1/mul_out_reg_i_15_replica
INFO: [Physopt 32-662] Processed net u_1/A[2].  Did not re-place instance u_1/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[3].  Did not re-place instance u_1/o11_reg[3]
INFO: [Physopt 32-663] Processed net u_1/A[2]_repN_4.  Re-placed instance u_1/mul_out_reg_i_15_replica_4
INFO: [Physopt 32-662] Processed net u_1/o11[0].  Did not re-place instance u_1/o11_reg[0]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_48[1].  Did not re-place instance u_1/mul_out_reg_i_2__23
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_34[1].  Did not re-place instance u_1/mul_out_reg_i_2__16
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN.  Did not re-place instance u_1/mul_out_reg_i_6_replica
INFO: [Physopt 32-662] Processed net u_1/o11[15].  Did not re-place instance u_1/o11_reg[15]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-663] Processed net u_1/A[2]_repN_10.  Re-placed instance u_1/mul_out_reg_i_15_replica_10
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_12[0].  Did not re-place instance u_1/mul_out_reg_i_1__11
INFO: [Physopt 32-662] Processed net u_1/A[2]_repN_3.  Did not re-place instance u_1/mul_out_reg_i_15_replica_3
INFO: [Physopt 32-662] Processed net u_1/A[14]_repN.  Did not re-place instance u_1/mul_out_reg_i_3_replica
INFO: [Physopt 32-662] Processed net u_1/A[7]_repN_2.  Did not re-place instance u_1/mul_out_reg_i_10_replica_2
INFO: [Physopt 32-662] Processed net u_1/A[14]_repN_2.  Did not re-place instance u_1/mul_out_reg_i_3_replica_2
INFO: [Physopt 32-662] Processed net u_1/o11[1].  Did not re-place instance u_1/o11_reg[1]
INFO: [Physopt 32-662] Processed net genblk1[23].mac_i/SR[0].  Did not re-place instance genblk1[23].mac_i/ofm[23][15]_i_1
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[14].  Did not re-place instance u_1/o11_reg[14]
INFO: [Physopt 32-662] Processed net ofm[23][6].  Did not re-place instance ofm_reg[23][6]
INFO: [Physopt 32-662] Processed net ofm[23][11].  Did not re-place instance ofm_reg[23][11]
INFO: [Physopt 32-662] Processed net ofm[23][12].  Did not re-place instance ofm_reg[23][12]
INFO: [Physopt 32-662] Processed net ofm[23][13].  Did not re-place instance ofm_reg[23][13]
INFO: [Physopt 32-662] Processed net ofm[23][14].  Did not re-place instance ofm_reg[23][14]
INFO: [Physopt 32-662] Processed net ofm[23][3].  Did not re-place instance ofm_reg[23][3]
INFO: [Physopt 32-662] Processed net ofm[23][4].  Did not re-place instance ofm_reg[23][4]
INFO: [Physopt 32-662] Processed net ofm[23][5].  Did not re-place instance ofm_reg[23][5]
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN_2.  Did not re-place instance u_1/mul_out_reg_i_6_replica_2
INFO: [Physopt 32-662] Processed net u_1/A[15].  Did not re-place instance u_1/mul_out_reg_i_1__53
INFO: [Physopt 32-663] Processed net u_1/A[2]_repN_5.  Re-placed instance u_1/mul_out_reg_i_15_replica_5
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_32[1].  Did not re-place instance u_1/mul_out_reg_i_2__15
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_13[0].  Did not re-place instance u_1/mul_out_reg_i_1__12
INFO: [Physopt 32-662] Processed net u_1/o11[12].  Did not re-place instance u_1/o11_reg[12]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[12].  Did not re-place instance u_1/o11[12]_i_1
INFO: [Physopt 32-662] Processed net ofm[23][0].  Did not re-place instance ofm_reg[23][0]
INFO: [Physopt 32-662] Processed net ofm[23][10].  Did not re-place instance ofm_reg[23][10]
INFO: [Physopt 32-662] Processed net ofm[23][15].  Did not re-place instance ofm_reg[23][15]
INFO: [Physopt 32-662] Processed net ofm[23][1].  Did not re-place instance ofm_reg[23][1]
INFO: [Physopt 32-662] Processed net ofm[23][2].  Did not re-place instance ofm_reg[23][2]
INFO: [Physopt 32-662] Processed net ofm[23][7].  Did not re-place instance ofm_reg[23][7]
INFO: [Physopt 32-662] Processed net ofm[23][8].  Did not re-place instance ofm_reg[23][8]
INFO: [Physopt 32-662] Processed net ofm[23][9].  Did not re-place instance ofm_reg[23][9]
INFO: [Physopt 32-663] Processed net u_1/A[7]_repN_1.  Re-placed instance u_1/mul_out_reg_i_10_replica_1
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_6_replica_1
INFO: [Physopt 32-662] Processed net u_1/o11[13].  Did not re-place instance u_1/o11_reg[13]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[13].  Did not re-place instance u_1/o11[13]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[22][10].  Did not re-place instance ofm_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm[22][11].  Did not re-place instance ofm_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm[22][12].  Did not re-place instance ofm_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm[22][13].  Did not re-place instance ofm_reg[22][13]
INFO: [Physopt 32-662] Processed net ofm[22][14].  Did not re-place instance ofm_reg[22][14]
INFO: [Physopt 32-662] Processed net ofm[22][7].  Did not re-place instance ofm_reg[22][7]
INFO: [Physopt 32-662] Processed net ofm[22][8].  Did not re-place instance ofm_reg[22][8]
INFO: [Physopt 32-662] Processed net ofm[22][9].  Did not re-place instance ofm_reg[22][9]
INFO: [Physopt 32-663] Processed net u_1/A[7]_repN_8.  Re-placed instance u_1/mul_out_reg_i_10_replica_8
INFO: [Physopt 32-662] Processed net u_1/A[4].  Did not re-place instance u_1/mul_out_reg_i_13
INFO: [Physopt 32-662] Processed net u_1/o11[10].  Did not re-place instance u_1/o11_reg[10]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[10].  Did not re-place instance u_1/o11[10]_i_1
INFO: [Physopt 32-662] Processed net u_1/A[16].  Did not re-place instance u_1/mul_out_reg_i_2__26
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_12[1].  Did not re-place instance u_1/mul_out_reg_i_2__5
INFO: [Physopt 32-663] Processed net u_1/A[2]_repN_1.  Re-placed instance u_1/mul_out_reg_i_15_replica_1
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_24[0].  Did not re-place instance u_1/mul_out_reg_i_1__23
INFO: [Physopt 32-662] Processed net u_1/o3_reg_1_38[1].  Did not re-place instance u_1/mul_out_reg_i_2__18
INFO: [Physopt 32-662] Processed net u_1/A[2]_repN_6.  Did not re-place instance u_1/mul_out_reg_i_15_replica_6
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN_4.  Did not re-place instance u_1/mul_out_reg_i_6_replica_4
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-17.568 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1395 ; free virtual = 6528
Phase 14 Placement Based Optimization | Checksum: 16ed27d2e

Time (s): cpu = 00:02:30 ; elapsed = 00:01:02 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1395 ; free virtual = 6528

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 73 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o11[1].  Did not re-place instance u_1/o11_reg[1]/Q
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[12].  Did not re-place instance u_1/o11[12]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[13].  Did not re-place instance u_1/o11[13]_i_1/O
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[10].  Did not re-place instance u_1/o11[10]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1394 ; free virtual = 6526
Phase 15 MultiInst Placement Optimization | Checksum: 1b727da1b

Time (s): cpu = 00:02:40 ; elapsed = 00:01:06 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1394 ; free virtual = 6526

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1394 ; free virtual = 6526
Phase 16 Rewire | Checksum: 1b727da1b

Time (s): cpu = 00:02:40 ; elapsed = 00:01:06 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1394 ; free virtual = 6526

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_1/A[12]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[11]_repN. Replicated 2 times.
INFO: [Physopt 32-601] Processed net u_1/A[2]_repN_4. Net driver u_1/mul_out_reg_i_15_replica_4 was replaced.
INFO: [Physopt 32-572] Net u_1/A[11]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[2]_repN_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-17.219 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1389 ; free virtual = 6521
Phase 17 Critical Cell Optimization | Checksum: 24a302d34

Time (s): cpu = 00:02:46 ; elapsed = 00:01:08 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1389 ; free virtual = 6521

Phase 18 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 76 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[9].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[60].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[37].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[22].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[21].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[12].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[23].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[63].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[39].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[20].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[26].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[50].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[30].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[19].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[27].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[54].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[44].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[61].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[10].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[43].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[29].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[40].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[53].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[58].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[48].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[47].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[59].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[28].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[52].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[25].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[35].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[62].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[34].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[41].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[17].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[31].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[38].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[32].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[46].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[36].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[24].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[11].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[18].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[15].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[45].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[55].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[57].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[33].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[16].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[49].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[43].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[61].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[49].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[58].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[38].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[31].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[26].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[28].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 76 nets or cells. Created 1248 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-0.874 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540
Phase 18 DSP Register Optimization | Checksum: 266d7feb5

Time (s): cpu = 00:04:25 ; elapsed = 00:01:52 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o3_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o3_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-665] Processed cell u_1/o3_reg_1. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_1/o3_reg_0. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-0.874 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540
Phase 19 BRAM Register Optimization | Checksum: 19df52be2

Time (s): cpu = 00:04:27 ; elapsed = 00:01:53 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 19df52be2

Time (s): cpu = 00:04:27 ; elapsed = 00:01:53 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 19df52be2

Time (s): cpu = 00:04:27 ; elapsed = 00:01:53 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 22 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 1. Identified 7 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell genblk1[23].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[31].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[11].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[39].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[20].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[47].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 95 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-0.874 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540
Phase 22 DSP Register Optimization | Checksum: 220fae7f5

Time (s): cpu = 00:04:36 ; elapsed = 00:01:58 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 220fae7f5

Time (s): cpu = 00:04:36 ; elapsed = 00:01:58 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 220fae7f5

Time (s): cpu = 00:04:36 ; elapsed = 00:01:58 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 220fae7f5

Time (s): cpu = 00:04:36 ; elapsed = 00:01:58 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 7 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 24 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-0.711 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540
Phase 26 Critical Pin Optimization | Checksum: 220fae7f5

Time (s): cpu = 00:04:36 ; elapsed = 00:01:58 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6540

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-0.711 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1438 ; free virtual = 6571
Phase 27 Very High Fanout Optimization | Checksum: 1cc75715e

Time (s): cpu = 00:04:42 ; elapsed = 00:02:01 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1438 ; free virtual = 6571

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/o11[15].  Did not re-place instance u_1/o11_reg[15]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1
INFO: [Physopt 32-663] Processed net u_1/o1_reg[13].  Re-placed instance u_1/o11[13]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[13].  Did not re-place instance u_1/o11_reg[13]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[2].  Did not re-place instance u_1/o11[2]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[2].  Did not re-place instance u_1/o11_reg[2]
INFO: [Physopt 32-662] Processed net genblk1[23].mac_i/SR[0].  Did not re-place instance genblk1[23].mac_i/ofm[23][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[23][6].  Did not re-place instance ofm_reg[23][6]
INFO: [Physopt 32-662] Processed net ofm[23][11].  Did not re-place instance ofm_reg[23][11]
INFO: [Physopt 32-662] Processed net ofm[23][12].  Did not re-place instance ofm_reg[23][12]
INFO: [Physopt 32-662] Processed net ofm[23][13].  Did not re-place instance ofm_reg[23][13]
INFO: [Physopt 32-662] Processed net ofm[23][14].  Did not re-place instance ofm_reg[23][14]
INFO: [Physopt 32-662] Processed net ofm[23][3].  Did not re-place instance ofm_reg[23][3]
INFO: [Physopt 32-662] Processed net ofm[23][4].  Did not re-place instance ofm_reg[23][4]
INFO: [Physopt 32-662] Processed net ofm[23][5].  Did not re-place instance ofm_reg[23][5]
INFO: [Physopt 32-663] Processed net genblk1[41].mac_i/SR[0].  Re-placed instance genblk1[41].mac_i/ofm[41][15]_i_1
INFO: [Physopt 32-663] Processed net ofm[41][0].  Re-placed instance ofm_reg[41][0]
INFO: [Physopt 32-663] Processed net ofm[41][1].  Re-placed instance ofm_reg[41][1]
INFO: [Physopt 32-663] Processed net ofm[41][2].  Re-placed instance ofm_reg[41][2]
INFO: [Physopt 32-662] Processed net ofm[23][0].  Did not re-place instance ofm_reg[23][0]
INFO: [Physopt 32-662] Processed net ofm[23][10].  Did not re-place instance ofm_reg[23][10]
INFO: [Physopt 32-662] Processed net ofm[23][15].  Did not re-place instance ofm_reg[23][15]
INFO: [Physopt 32-662] Processed net ofm[23][1].  Did not re-place instance ofm_reg[23][1]
INFO: [Physopt 32-662] Processed net ofm[23][2].  Did not re-place instance ofm_reg[23][2]
INFO: [Physopt 32-662] Processed net ofm[23][7].  Did not re-place instance ofm_reg[23][7]
INFO: [Physopt 32-662] Processed net ofm[23][8].  Did not re-place instance ofm_reg[23][8]
INFO: [Physopt 32-662] Processed net ofm[23][9].  Did not re-place instance ofm_reg[23][9]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[0].  Did not re-place instance u_1/o11_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[22][10].  Did not re-place instance ofm_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm[22][11].  Did not re-place instance ofm_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm[22][12].  Did not re-place instance ofm_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm[22][13].  Did not re-place instance ofm_reg[22][13]
INFO: [Physopt 32-662] Processed net ofm[22][14].  Did not re-place instance ofm_reg[22][14]
INFO: [Physopt 32-662] Processed net ofm[22][7].  Did not re-place instance ofm_reg[22][7]
INFO: [Physopt 32-662] Processed net ofm[22][8].  Did not re-place instance ofm_reg[22][8]
INFO: [Physopt 32-662] Processed net ofm[22][9].  Did not re-place instance ofm_reg[22][9]
INFO: [Physopt 32-663] Processed net ofm[41][3].  Re-placed instance ofm_reg[41][3]
INFO: [Physopt 32-663] Processed net ofm[41][4].  Re-placed instance ofm_reg[41][4]
INFO: [Physopt 32-663] Processed net ofm[41][5].  Re-placed instance ofm_reg[41][5]
INFO: [Physopt 32-663] Processed net ofm[41][6].  Re-placed instance ofm_reg[41][6]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[10].  Did not re-place instance u_1/o11[10]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[10].  Did not re-place instance u_1/o11_reg[10]
INFO: [Physopt 32-663] Processed net genblk1[23].mac_i/ofm[23][2]_i_9_n_0.  Re-placed instance genblk1[23].mac_i/ofm[23][2]_i_9
INFO: [Physopt 32-662] Processed net u_1/o1_reg[14].  Did not re-place instance u_1/o11[14]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[14].  Did not re-place instance u_1/o11_reg[14]
INFO: [Physopt 32-663] Processed net genblk1[38].mac_i/SR[0].  Re-placed instance genblk1[38].mac_i/ofm[38][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/SR[0].  Did not re-place instance genblk1[62].mac_i/ofm[62][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[38].mac_i/ofm[38][1]_i_10_n_0.  Did not re-place instance genblk1[38].mac_i/ofm[38][1]_i_10
INFO: [Physopt 32-663] Processed net genblk1[62].mac_i/ofm[62][2]_i_7_n_0.  Re-placed instance genblk1[62].mac_i/ofm[62][2]_i_7
INFO: [Physopt 32-663] Processed net ofm[38][0].  Re-placed instance ofm_reg[38][0]
INFO: [Physopt 32-663] Processed net ofm[38][1].  Re-placed instance ofm_reg[38][1]
INFO: [Physopt 32-663] Processed net ofm[62][3].  Re-placed instance ofm_reg[62][3]
INFO: [Physopt 32-663] Processed net ofm[62][4].  Re-placed instance ofm_reg[62][4]
INFO: [Physopt 32-663] Processed net ofm[62][5].  Re-placed instance ofm_reg[62][5]
INFO: [Physopt 32-663] Processed net ofm[62][6].  Re-placed instance ofm_reg[62][6]
INFO: [Physopt 32-662] Processed net genblk1[26].mac_i/SR[0].  Did not re-place instance genblk1[26].mac_i/ofm[26][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[26][0].  Did not re-place instance ofm_reg[26][0]
INFO: [Physopt 32-662] Processed net ofm[26][13].  Did not re-place instance ofm_reg[26][13]
INFO: [Physopt 32-662] Processed net ofm[26][14].  Did not re-place instance ofm_reg[26][14]
INFO: [Physopt 32-662] Processed net ofm[26][2].  Did not re-place instance ofm_reg[26][2]
INFO: [Physopt 32-662] Processed net ofm[26][3].  Did not re-place instance ofm_reg[26][3]
INFO: [Physopt 32-662] Processed net ofm[26][6].  Did not re-place instance ofm_reg[26][6]
INFO: [Physopt 32-662] Processed net ofm[26][7].  Did not re-place instance ofm_reg[26][7]
INFO: [Physopt 32-662] Processed net ofm[26][8].  Did not re-place instance ofm_reg[26][8]
INFO: [Physopt 32-662] Processed net ofm[26][10].  Did not re-place instance ofm_reg[26][10]
INFO: [Physopt 32-662] Processed net ofm[26][11].  Did not re-place instance ofm_reg[26][11]
INFO: [Physopt 32-662] Processed net ofm[26][12].  Did not re-place instance ofm_reg[26][12]
INFO: [Physopt 32-662] Processed net ofm[26][15].  Did not re-place instance ofm_reg[26][15]
INFO: [Physopt 32-662] Processed net ofm[26][1].  Did not re-place instance ofm_reg[26][1]
INFO: [Physopt 32-662] Processed net ofm[26][4].  Did not re-place instance ofm_reg[26][4]
INFO: [Physopt 32-662] Processed net ofm[26][5].  Did not re-place instance ofm_reg[26][5]
INFO: [Physopt 32-662] Processed net ofm[26][9].  Did not re-place instance ofm_reg[26][9]
INFO: [Physopt 32-662] Processed net ofm[22][0].  Did not re-place instance ofm_reg[22][0]
INFO: [Physopt 32-662] Processed net ofm[22][15].  Did not re-place instance ofm_reg[22][15]
INFO: [Physopt 32-662] Processed net ofm[22][1].  Did not re-place instance ofm_reg[22][1]
INFO: [Physopt 32-662] Processed net ofm[22][2].  Did not re-place instance ofm_reg[22][2]
INFO: [Physopt 32-662] Processed net ofm[22][3].  Did not re-place instance ofm_reg[22][3]
INFO: [Physopt 32-662] Processed net ofm[22][4].  Did not re-place instance ofm_reg[22][4]
INFO: [Physopt 32-662] Processed net ofm[22][5].  Did not re-place instance ofm_reg[22][5]
INFO: [Physopt 32-662] Processed net ofm[22][6].  Did not re-place instance ofm_reg[22][6]
INFO: [Physopt 32-662] Processed net genblk1[57].mac_i/SR[0].  Did not re-place instance genblk1[57].mac_i/ofm[57][15]_i_1
INFO: [Physopt 32-663] Processed net ofm[57][11].  Re-placed instance ofm_reg[57][11]
INFO: [Physopt 32-663] Processed net ofm[57][12].  Re-placed instance ofm_reg[57][12]
INFO: [Physopt 32-663] Processed net ofm[57][13].  Re-placed instance ofm_reg[57][13]
INFO: [Physopt 32-663] Processed net ofm[57][14].  Re-placed instance ofm_reg[57][14]
INFO: [Physopt 32-662] Processed net genblk1[9].mac_i/SR[0].  Did not re-place instance genblk1[9].mac_i/ofm[9][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[9].mac_i/ofm[9][2]_i_5_n_0.  Re-placed instance genblk1[9].mac_i/ofm[9][2]_i_5
INFO: [Physopt 32-662] Processed net ofm[9][0].  Did not re-place instance ofm_reg[9][0]
INFO: [Physopt 32-662] Processed net ofm[9][15].  Did not re-place instance ofm_reg[9][15]
INFO: [Physopt 32-662] Processed net ofm[9][1].  Did not re-place instance ofm_reg[9][1]
INFO: [Physopt 32-662] Processed net ofm[9][2].  Did not re-place instance ofm_reg[9][2]
INFO: [Physopt 32-662] Processed net ofm[9][3].  Did not re-place instance ofm_reg[9][3]
INFO: [Physopt 32-662] Processed net ofm[9][5].  Did not re-place instance ofm_reg[9][5]
INFO: [Physopt 32-662] Processed net ofm[9][10].  Did not re-place instance ofm_reg[9][10]
INFO: [Physopt 32-662] Processed net ofm[9][11].  Did not re-place instance ofm_reg[9][11]
INFO: [Physopt 32-662] Processed net ofm[9][12].  Did not re-place instance ofm_reg[9][12]
INFO: [Physopt 32-662] Processed net ofm[9][13].  Did not re-place instance ofm_reg[9][13]
INFO: [Physopt 32-662] Processed net ofm[9][14].  Did not re-place instance ofm_reg[9][14]
INFO: [Physopt 32-662] Processed net ofm[9][7].  Did not re-place instance ofm_reg[9][7]
INFO: [Physopt 32-662] Processed net ofm[9][8].  Did not re-place instance ofm_reg[9][8]
INFO: [Physopt 32-662] Processed net ofm[9][9].  Did not re-place instance ofm_reg[9][9]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[5].  Did not re-place instance u_1/o11[5]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[5].  Did not re-place instance u_1/o11_reg[5]
INFO: [Physopt 32-662] Processed net u_1/o11[8].  Did not re-place instance u_1/o11_reg[8]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[7].  Did not re-place instance u_1/o11[7]_i_1
INFO: [Physopt 32-662] Processed net u_1/o1_reg[8].  Did not re-place instance u_1/o11[8]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[7].  Did not re-place instance u_1/o11_reg[7]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[9].  Did not re-place instance u_1/o11[9]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[9].  Did not re-place instance u_1/o11_reg[9]
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm[62][2]_i_6_n_0.  Did not re-place instance genblk1[62].mac_i/ofm[62][2]_i_6
INFO: [Physopt 32-662] Processed net genblk1[23].mac_i/ofm[23][2]_i_10_n_0.  Did not re-place instance genblk1[23].mac_i/ofm[23][2]_i_10
INFO: [Physopt 32-662] Processed net genblk1[43].mac_i/SR[0].  Did not re-place instance genblk1[43].mac_i/ofm[43][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[43][7].  Did not re-place instance ofm_reg[43][7]
INFO: [Physopt 32-662] Processed net ofm[43][8].  Did not re-place instance ofm_reg[43][8]
INFO: [Physopt 32-662] Processed net ofm[43][9].  Did not re-place instance ofm_reg[43][9]
INFO: [Physopt 32-663] Processed net ofm[62][0].  Re-placed instance ofm_reg[62][0]
INFO: [Physopt 32-663] Processed net ofm[62][1].  Re-placed instance ofm_reg[62][1]
INFO: [Physopt 32-663] Processed net ofm[62][2].  Re-placed instance ofm_reg[62][2]
INFO: [Physopt 32-663] Processed net genblk1[26].mac_i/ofm[26][0]_i_8_n_0.  Re-placed instance genblk1[26].mac_i/ofm[26][0]_i_8
INFO: [Physopt 32-662] Processed net ofm[43][0].  Did not re-place instance ofm_reg[43][0]
INFO: [Physopt 32-662] Processed net ofm[43][10].  Did not re-place instance ofm_reg[43][10]
INFO: [Physopt 32-662] Processed net ofm[43][1].  Did not re-place instance ofm_reg[43][1]
INFO: [Physopt 32-662] Processed net ofm[43][2].  Did not re-place instance ofm_reg[43][2]
INFO: [Physopt 32-662] Processed net ofm[43][3].  Did not re-place instance ofm_reg[43][3]
INFO: [Physopt 32-662] Processed net ofm[43][4].  Did not re-place instance ofm_reg[43][4]
INFO: [Physopt 32-662] Processed net ofm[43][5].  Did not re-place instance ofm_reg[43][5]
INFO: [Physopt 32-662] Processed net ofm[43][6].  Did not re-place instance ofm_reg[43][6]
INFO: [Physopt 32-663] Processed net genblk1[6].mac_i/SR[0].  Re-placed instance genblk1[6].mac_i/ofm[6][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[6].mac_i/ofm[6][1]_i_9_n_0.  Did not re-place instance genblk1[6].mac_i/ofm[6][1]_i_9
INFO: [Physopt 32-662] Processed net u_1/o11[4].  Did not re-place instance u_1/o11_reg[4]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[4].  Did not re-place instance u_1/o11[4]_i_1
INFO: [Physopt 32-663] Processed net ofm[38][2].  Re-placed instance ofm_reg[38][2]
INFO: [Physopt 32-663] Processed net ofm[38][3].  Re-placed instance ofm_reg[38][3]
INFO: [Physopt 32-663] Processed net ofm[38][4].  Re-placed instance ofm_reg[38][4]
INFO: [Physopt 32-663] Processed net ofm[38][5].  Re-placed instance ofm_reg[38][5]
INFO: [Physopt 32-663] Processed net ofm[6][0].  Re-placed instance ofm_reg[6][0]
INFO: [Physopt 32-663] Processed net ofm[6][1].  Re-placed instance ofm_reg[6][1]
INFO: [Physopt 32-663] Processed net genblk1[26].mac_i/ofm[26][0]_i_6_n_0.  Re-placed instance genblk1[26].mac_i/ofm[26][0]_i_6
INFO: [Physopt 32-662] Processed net ofm[43][15].  Did not re-place instance ofm_reg[43][15]
INFO: [Physopt 32-662] Processed net genblk1[38].mac_i/ofm[38][1]_i_7_n_0.  Did not re-place instance genblk1[38].mac_i/ofm[38][1]_i_7
INFO: [Physopt 32-662] Processed net ofm[9][4].  Did not re-place instance ofm_reg[9][4]
INFO: [Physopt 32-662] Processed net ofm[9][6].  Did not re-place instance ofm_reg[9][6]
INFO: [Physopt 32-662] Processed net genblk1[57].mac_i/ofm[57][2]_i_9_n_0.  Did not re-place instance genblk1[57].mac_i/ofm[57][2]_i_9
INFO: [Physopt 32-662] Processed net genblk1[13].mac_i/SR[0].  Did not re-place instance genblk1[13].mac_i/ofm[13][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[13].mac_i/ofm[13][2]_i_7_n_0.  Did not re-place instance genblk1[13].mac_i/ofm[13][2]_i_7
INFO: [Physopt 32-663] Processed net ofm[13][15].  Re-placed instance ofm_reg[13][15]
INFO: [Physopt 32-663] Processed net genblk1[7].mac_i/SR[0].  Re-placed instance genblk1[7].mac_i/ofm[7][15]_i_1
INFO: [Physopt 32-662] Processed net ofm[41][10].  Did not re-place instance ofm_reg[41][10]
INFO: [Physopt 32-662] Processed net ofm[41][7].  Did not re-place instance ofm_reg[41][7]
INFO: [Physopt 32-662] Processed net ofm[41][8].  Did not re-place instance ofm_reg[41][8]
INFO: [Physopt 32-662] Processed net ofm[41][9].  Did not re-place instance ofm_reg[41][9]
INFO: [Physopt 32-663] Processed net ofm[7][0].  Re-placed instance ofm_reg[7][0]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/SR[0].  Did not re-place instance genblk1[46].mac_i/ofm[46][15]_i_1
INFO: [Physopt 32-662] Processed net u_1/o1_reg[3].  Did not re-place instance u_1/o11[3]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[3].  Did not re-place instance u_1/o11_reg[3]
INFO: [Physopt 32-662] Processed net u_1/o1_reg[11].  Did not re-place instance u_1/o11[11]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[11].  Did not re-place instance u_1/o11_reg[11]
INFO: [Physopt 32-662] Processed net ofm[43][11].  Did not re-place instance ofm_reg[43][11]
INFO: [Physopt 32-662] Processed net ofm[43][12].  Did not re-place instance ofm_reg[43][12]
INFO: [Physopt 32-662] Processed net ofm[43][13].  Did not re-place instance ofm_reg[43][13]
INFO: [Physopt 32-662] Processed net ofm[43][14].  Did not re-place instance ofm_reg[43][14]
INFO: [Physopt 32-662] Processed net genblk1[36].mac_i/ofm[36][2]_i_10_n_0.  Did not re-place instance genblk1[36].mac_i/ofm[36][2]_i_10
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm[22][2]_i_5_n_0.  Did not re-place instance genblk1[22].mac_i/ofm[22][2]_i_5
INFO: [Physopt 32-662] Processed net ofm[41][11].  Did not re-place instance ofm_reg[41][11]
INFO: [Physopt 32-662] Processed net ofm[41][12].  Did not re-place instance ofm_reg[41][12]
INFO: [Physopt 32-662] Processed net ofm[41][13].  Did not re-place instance ofm_reg[41][13]
INFO: [Physopt 32-662] Processed net ofm[41][14].  Did not re-place instance ofm_reg[41][14]
INFO: [Physopt 32-662] Processed net genblk1[57].mac_i/ofm[57][2]_i_8_n_0.  Did not re-place instance genblk1[57].mac_i/ofm[57][2]_i_8
INFO: [Physopt 32-662] Processed net ofm[62][13].  Did not re-place instance ofm_reg[62][13]
INFO: [Physopt 32-662] Processed net ofm[62][14].  Did not re-place instance ofm_reg[62][14]
INFO: [Physopt 32-662] Processed net genblk1[26].mac_i/ofm[26][0]_i_5_n_0.  Did not re-place instance genblk1[26].mac_i/ofm[26][0]_i_5
INFO: [Physopt 32-662] Processed net u_1/o1_reg[6].  Did not re-place instance u_1/o11[6]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[6].  Did not re-place instance u_1/o11_reg[6]
INFO: [Physopt 32-662] Processed net genblk1[43].mac_i/ofm[43][2]_i_8_n_0.  Did not re-place instance genblk1[43].mac_i/ofm[43][2]_i_8
INFO: [Physopt 32-662] Processed net u_1/o1_reg[12].  Did not re-place instance u_1/o11[12]_i_1
INFO: [Physopt 32-662] Processed net u_1/o11[12].  Did not re-place instance u_1/o11_reg[12]
INFO: [Physopt 32-662] Processed net genblk1[26].mac_i/ofm[26][0]_i_7_n_0.  Did not re-place instance genblk1[26].mac_i/ofm[26][0]_i_7
INFO: [Physopt 32-662] Processed net ofm[38][12].  Did not re-place instance ofm_reg[38][12]
INFO: [Physopt 32-662] Processed net ofm[38][13].  Did not re-place instance ofm_reg[38][13]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/SR[0].  Did not re-place instance genblk1[39].mac_i/ofm[39][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm[39][2]_i_18_n_0.  Did not re-place instance genblk1[39].mac_i/ofm[39][2]_i_18
INFO: [Physopt 32-662] Processed net genblk1[57].mac_i/ofm[57][2]_i_7_n_0.  Did not re-place instance genblk1[57].mac_i/ofm[57][2]_i_7
INFO: [Physopt 32-662] Processed net genblk1[14].mac_i/ofm[14][2]_i_13_n_0.  Did not re-place instance genblk1[14].mac_i/ofm[14][2]_i_13
INFO: [Physopt 32-662] Processed net genblk1[41].mac_i/ofm[41][2]_i_9_n_0.  Did not re-place instance genblk1[41].mac_i/ofm[41][2]_i_9
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/ofm[55][2]_i_8_n_0.  Did not re-place instance genblk1[55].mac_i/ofm[55][2]_i_8
INFO: [Physopt 32-661] Optimized 101 nets.  Re-placed 101 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 101 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 101 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-1.363 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1476 ; free virtual = 6609
Phase 28 Placement Based Optimization | Checksum: 1d564d68e

Time (s): cpu = 00:05:19 ; elapsed = 00:02:14 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1476 ; free virtual = 6609

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[2].  Did not re-place instance u_1/o11[2]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[12].  Did not re-place instance u_1/o11[12]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[0].  Did not re-place instance u_1/o11[0]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[13].  Did not re-place instance u_1/o11[13]_i_1/O
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/SR[0].  Did not re-place instance genblk1[22].mac_i/ofm[22][15]_i_1/O
INFO: [Physopt 32-662] Processed net u_1/o1_reg[10].  Did not re-place instance u_1/o11[10]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6604
Phase 29 MultiInst Placement Optimization | Checksum: 279aefeb2

Time (s): cpu = 00:05:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6604

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-1.363 |
INFO: [Physopt 32-702] Processed net u_1/o11[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1/O
INFO: [Physopt 32-702] Processed net u_1/o1_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o1_reg_3_15_n_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o1_reg_2_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o11[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_1/o1_reg[15].  Did not re-place instance u_1/o11[15]_i_1/O
INFO: [Physopt 32-702] Processed net u_1/o1_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o1_reg_3_15_n_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-1.363 |
Phase 30 Critical Path Optimization | Checksum: 24a26093f

Time (s): cpu = 00:05:32 ; elapsed = 00:02:19 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1470 ; free virtual = 6603

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 24a26093f

Time (s): cpu = 00:05:32 ; elapsed = 00:02:20 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1470 ; free virtual = 6603
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6604
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.093 | TNS=-1.363 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.046  |          9.263  |           59  |              0  |                    23  |           0  |           3  |  00:00:19  |
|  Placement Based       |          0.000  |          7.911  |            0  |              0  |                   163  |           0  |           4  |  00:00:41  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:12  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.000  |          4.807  |           27  |              0  |                    10  |           0  |           3  |  00:00:08  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.155  |         16.346  |         1343  |              0  |                    83  |           0  |           2  |  00:00:49  |
|  BRAM Register         |          0.000  |          0.000  |           16  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.024  |          0.163  |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            3  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total                 |          0.225  |         38.490  |         1448  |              0  |                   286  |           0  |          30  |  00:02:13  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6604
Ending Physical Synthesis Task | Checksum: 242efaa32

Time (s): cpu = 00:05:32 ; elapsed = 00:02:20 . Memory (MB): peak = 2778.344 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6604
INFO: [Common 17-83] Releasing license: Implementation
827 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:33 ; elapsed = 00:02:20 . Memory (MB): peak = 2778.344 ; gain = 0.004 ; free physical = 1498 ; free virtual = 6631
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b7c5ad7a ConstDB: 0 ShapeSum: b0e86354 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 820bc934

Time (s): cpu = 00:01:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3246.164 ; gain = 467.820 ; free physical = 1058 ; free virtual = 6184
Post Restoration Checksum: NetGraph: 76f3c550 NumContArr: b1803e4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 820bc934

Time (s): cpu = 00:01:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3246.164 ; gain = 467.820 ; free physical = 1059 ; free virtual = 6185

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 820bc934

Time (s): cpu = 00:01:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3258.910 ; gain = 480.566 ; free physical = 1025 ; free virtual = 6151

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 820bc934

Time (s): cpu = 00:01:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3258.910 ; gain = 480.566 ; free physical = 1025 ; free virtual = 6151
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ecbe27c8

Time (s): cpu = 00:01:59 ; elapsed = 00:01:10 . Memory (MB): peak = 3306.488 ; gain = 528.145 ; free physical = 1014 ; free virtual = 6140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.093 | TNS=-0.183 | WHS=0.042  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1762910a1

Time (s): cpu = 00:02:00 ; elapsed = 00:01:11 . Memory (MB): peak = 3306.488 ; gain = 528.145 ; free physical = 1007 ; free virtual = 6133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f2b837eb

Time (s): cpu = 00:02:22 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 995 ; free virtual = 6114

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.057 | TNS=-0.089 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cf0007a3

Time (s): cpu = 00:02:37 ; elapsed = 00:01:27 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6107

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.066 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a382f3d8

Time (s): cpu = 00:02:39 ; elapsed = 00:01:29 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 961 ; free virtual = 6105

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.066 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13e6b5604

Time (s): cpu = 00:02:40 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6105
Phase 4 Rip-up And Reroute | Checksum: 13e6b5604

Time (s): cpu = 00:02:40 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6105

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 13e6b5604

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.066 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 10efa72e1

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.066 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: f50518c6

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
Phase 5.1 TNS Cleanup | Checksum: f50518c6

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f50518c6

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
Phase 5 Delay and Skew Optimization | Checksum: f50518c6

Time (s): cpu = 00:02:41 ; elapsed = 00:01:30 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 66f0993e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:31 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.066 | WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 66f0993e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:31 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
Phase 6 Post Hold Fix | Checksum: 66f0993e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:31 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 93ae9ae0

Time (s): cpu = 00:02:43 ; elapsed = 00:01:31 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.066 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 93ae9ae0

Time (s): cpu = 00:02:43 ; elapsed = 00:01:31 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 968 ; free virtual = 6104

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.455545 %
  Global Horizontal Routing Utilization  = 0.357365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 93ae9ae0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 962 ; free virtual = 6099

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 93ae9ae0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:32 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 962 ; free virtual = 6099

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1769a8ea7

Time (s): cpu = 00:02:45 ; elapsed = 00:01:32 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 963 ; free virtual = 6100

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3350.098 ; gain = 0.000 ; free physical = 1021 ; free virtual = 6158
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.053. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 7651cfc8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 3350.098 ; gain = 0.000 ; free physical = 1018 ; free virtual = 6161
Phase 11 Incr Placement Change | Checksum: 1769a8ea7

Time (s): cpu = 00:03:40 ; elapsed = 00:02:24 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 1018 ; free virtual = 6161

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 150b6a8e6

Time (s): cpu = 00:04:03 ; elapsed = 00:02:47 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 1021 ; free virtual = 6149
Post Restoration Checksum: NetGraph: e66d4bba NumContArr: a6982e6a Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 18d057a24

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 976 ; free virtual = 6119

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 18d057a24

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 942 ; free virtual = 6085

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 123e17d2f

Time (s): cpu = 00:04:04 ; elapsed = 00:02:48 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 942 ; free virtual = 6085
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 14baf443b

Time (s): cpu = 00:04:08 ; elapsed = 00:02:51 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 938 ; free virtual = 6081
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.051  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 153ec09a4

Time (s): cpu = 00:04:10 ; elapsed = 00:02:51 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 931 ; free virtual = 6074

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 21cd1926d

Time (s): cpu = 00:04:16 ; elapsed = 00:02:54 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 909 ; free virtual = 6051

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1b1f98eca

Time (s): cpu = 00:04:21 ; elapsed = 00:02:58 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054
Phase 15 Rip-up And Reroute | Checksum: 1b1f98eca

Time (s): cpu = 00:04:21 ; elapsed = 00:02:58 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp
Phase 16.1.1 Delay CleanUp | Checksum: 1b1f98eca

Time (s): cpu = 00:04:21 ; elapsed = 00:02:58 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054
Phase 16.1 TNS Cleanup | Checksum: 1b1f98eca

Time (s): cpu = 00:04:21 ; elapsed = 00:02:58 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 912 ; free virtual = 6055

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1b1f98eca

Time (s): cpu = 00:04:21 ; elapsed = 00:02:58 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 912 ; free virtual = 6055
Phase 16 Delay and Skew Optimization | Checksum: 1b1f98eca

Time (s): cpu = 00:04:21 ; elapsed = 00:02:58 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 912 ; free virtual = 6055

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 2297f201e

Time (s): cpu = 00:04:22 ; elapsed = 00:02:59 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.112  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2297f201e

Time (s): cpu = 00:04:22 ; elapsed = 00:02:59 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054
Phase 17 Post Hold Fix | Checksum: 2297f201e

Time (s): cpu = 00:04:22 ; elapsed = 00:02:59 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1eda70198

Time (s): cpu = 00:04:24 ; elapsed = 00:02:59 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1eda70198

Time (s): cpu = 00:04:24 ; elapsed = 00:02:59 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 911 ; free virtual = 6054

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.452733 %
  Global Horizontal Routing Utilization  = 0.346306 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 1eda70198

Time (s): cpu = 00:04:25 ; elapsed = 00:03:00 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 906 ; free virtual = 6049

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1eda70198

Time (s): cpu = 00:04:25 ; elapsed = 00:03:00 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 905 ; free virtual = 6048

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1e96b541f

Time (s): cpu = 00:04:25 ; elapsed = 00:03:00 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 908 ; free virtual = 6051

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.053  | TNS=0.000  | WHS=0.113  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 176617328

Time (s): cpu = 00:04:29 ; elapsed = 00:03:02 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 921 ; free virtual = 6064
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:29 ; elapsed = 00:03:02 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 1230 ; free virtual = 6372

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:33 ; elapsed = 00:03:04 . Memory (MB): peak = 3350.098 ; gain = 571.754 ; free physical = 1230 ; free virtual = 6372
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 13:29:52 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 img_rom_address_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_1/o1_reg_3_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.216ns (7.967%)  route 2.495ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2755, unset)         0.508     0.508    clk
    SLICE_X55Y139        FDRE                                         r  img_rom_address_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  img_rom_address_reg[13]_rep/Q
                         net (fo=24, routed)          2.495     3.219    u_1/o1_reg_2_6_0[13]
    RAMB36_X1Y19         RAMB36E1                                     r  u_1/o1_reg_3_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2755, unset)         0.483     3.683    u_1/clk
    RAMB36_X1Y19         RAMB36E1                                     r  u_1/o1_reg_3_6/CLKARDCLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.375     3.272    u_1/o1_reg_3_6
  -------------------------------------------------------------------
                         required time                          3.272    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  0.053    




exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 13:32:56 2020...
