0.7
2020.2
May 22 2024
19:03:11
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/spi_master_slave.sv,1741455328,systemVerilog,,C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/tb_spi_master_slave.sv,,spi_master_slave,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/tb_spi_master_slave.sv,1741455080,systemVerilog,,,,tb_spi_master_slave,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_rx.sv,1741415104,systemVerilog,,C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv,,uart_rx,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_rx_tx.sv,1741444897,systemVerilog,,C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_tx.sv,,uart_rx_tx,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv,1741456926,systemVerilog,,,,uart_rx_tx_tb,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_tx.sv,1741415104,systemVerilog,,C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/src/uart_rx_tx_tb.sv,,uart_tx,,uvm,,,,,,
C:/Users/ADMIN/Documents/GitHub/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1740907682,verilog,,,,glbl,,uvm,,,,,,
