

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_WRITE'
================================================================
* Date:           Fri Jun  7 02:24:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.621 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409602|   409602|  4.096 ms|  4.096 ms|  409602|  409602|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409600|   409600|         2|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvars_iv"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%idx_1 = load i19 %idx" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 13 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i19 %indvars_iv"   --->   Operation 14 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.92ns)   --->   "%icmp_ln38 = icmp_eq  i19 %idx_1, i19 409600" [../src/interleave_manual_rnd.cpp:38]   --->   Operation 15 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.12ns)   --->   "%indvars_iv_next = add i19 %indvars_iv_load, i19 1"   --->   Operation 17 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split9, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_rnd.cpp:38]   --->   Operation 18 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i19 %indvars_iv_load"   --->   Operation 19 'zext' 'zext_ln587' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:16]   --->   Operation 20 'getelementptr' 'x_x0_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.29ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 21 'load' 'tmp_V' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:19]   --->   Operation 22 'getelementptr' 'x_x1_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.29ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 23 'load' 'tmp_V_1' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:22]   --->   Operation 24 'getelementptr' 'x_x2_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 25 'load' 'tmp_V_2' <Predicate = (!icmp_ln38)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%add_ln40 = add i19 %idx_1, i19 1" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 26 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 %indvars_iv_next, i19 %indvars_iv"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln40 = store i19 %add_ln40, i19 %idx" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 28 'store' 'store_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.46>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i19 %idx_1" [../src/interleave_manual_rnd.cpp:38]   --->   Operation 29 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 30 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 31 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.29ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 32 'load' 'tmp_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 33 [1/2] (1.29ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 33 'load' 'tmp_V_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 34 [1/2] (1.29ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 34 'load' 'tmp_V_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V, i8 %tmp_V_2"   --->   Operation 35 'add' 'add_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_1"   --->   Operation 36 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i8 %temp_V, i64 0, i64 %zext_ln38" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 37 'getelementptr' 'temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln40 = store i8 %add_ln70_1, i19 %temp_V_addr" [../src/interleave_manual_rnd.cpp:40]   --->   Operation 38 'store' 'store_ln40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvars_iv' [10]  (0.46 ns)

 <State 2>: 1.58ns
The critical path consists of the following:
	'load' operation ('indvars_iv_load') on local variable 'indvars_iv' [15]  (0 ns)
	'add' operation ('indvars_iv_next') [18]  (1.12 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv_next' on local variable 'indvars_iv' [36]  (0.46 ns)

 <State 3>: 3.62ns
The critical path consists of the following:
	'load' operation ('tmp.V', ../src/./read_mem_rnd.hpp:16) on array 'x_x0_V' [26]  (1.3 ns)
	'add' operation ('add_ln70') [31]  (0 ns)
	'add' operation ('add_ln70_1') [32]  (1.03 ns)
	'store' operation ('store_ln40', ../src/interleave_manual_rnd.cpp:40) of variable 'add_ln70_1' on array 'temp_V' [35]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
