library verilog;
use verilog.vl_types.all;
entity free_runner is
    port(
        \in\            : in     vl_logic;
        reset           : in     vl_logic;
        clk             : in     vl_logic;
        op              : out    vl_logic
    );
end free_runner;
