<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/adlx/C2/Home_S25/LS_ioSimul_LS_ioSimul_sch_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="ls_iosimul_ls_iosimul_sch_tb" />
            <top_module name="numeric_std" />
            <top_module name="sram_data" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vpkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="18" />
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/pc_step_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pc_step_en</obj_property>
      <obj_property name="ObjectShortName">pc_step_en</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/ack_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ack_n</obj_property>
      <obj_property name="ObjectShortName">ack_n</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/as_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as_n</obj_property>
      <obj_property name="ObjectShortName">as_n</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busy</obj_property>
      <obj_property name="ObjectShortName">busy</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/d_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">d_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">d_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/in_init" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">in_init</obj_property>
      <obj_property name="ObjectShortName">in_init</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/mao" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mao[31:0]</obj_property>
      <obj_property name="ObjectShortName">mao[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/mdo" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mdo[31:0]</obj_property>
      <obj_property name="ObjectShortName">mdo[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/mr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mr</obj_property>
      <obj_property name="ObjectShortName">mr</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/mw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mw</obj_property>
      <obj_property name="ObjectShortName">mw</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/statemac" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">statemac[1:0]</obj_property>
      <obj_property name="ObjectShortName">statemac[1:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/statels" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">statels[2:0]</obj_property>
      <obj_property name="ObjectShortName">statels[2:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/step_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">step_en</obj_property>
      <obj_property name="ObjectShortName">step_en</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/stop_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">stop_n</obj_property>
      <obj_property name="ObjectShortName">stop_n</obj_property>
   </wvobject>
   <wvobject fp_name="/ls_iosimul_ls_iosimul_sch_tb/UUT/wr_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_n</obj_property>
      <obj_property name="ObjectShortName">wr_n</obj_property>
   </wvobject>
</wave_config>
