

================================================================
== Vitis HLS Report for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config19_s'
================================================================
* Date:           Thu May 16 18:07:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.903 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      399|  1.592 us|  1.596 us|  398|  399|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_485_1  |      256|      256|         4|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 45 
42 --> 43 
43 --> 44 
44 --> 41 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 80 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_1611 = alloca i32 1"   --->   Operation 81 'alloca' 'r_V_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_1612 = alloca i32 1"   --->   Operation 82 'alloca' 'r_V_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_1678 = alloca i32 1"   --->   Operation 83 'alloca' 'r_V_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_1679 = alloca i32 1"   --->   Operation 84 'alloca' 'r_V_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_1680 = alloca i32 1"   --->   Operation 85 'alloca' 'r_V_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_1681 = alloca i32 1"   --->   Operation 86 'alloca' 'r_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_1682 = alloca i32 1"   --->   Operation 87 'alloca' 'r_V_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_1683 = alloca i32 1"   --->   Operation 88 'alloca' 'r_V_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_1684 = alloca i32 1"   --->   Operation 89 'alloca' 'r_V_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_1685 = alloca i32 1"   --->   Operation 90 'alloca' 'r_V_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_1686 = alloca i32 1"   --->   Operation 91 'alloca' 'r_V_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_1687 = alloca i32 1"   --->   Operation 92 'alloca' 'r_V_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_1688 = alloca i32 1"   --->   Operation 93 'alloca' 'r_V_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_1689 = alloca i32 1"   --->   Operation 94 'alloca' 'r_V_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_1690 = alloca i32 1"   --->   Operation 95 'alloca' 'r_V_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_1691 = alloca i32 1"   --->   Operation 96 'alloca' 'r_V_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_1692 = alloca i32 1"   --->   Operation 97 'alloca' 'r_V_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_1693 = alloca i32 1"   --->   Operation 98 'alloca' 'r_V_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_1694 = alloca i32 1"   --->   Operation 99 'alloca' 'r_V_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_1695 = alloca i32 1"   --->   Operation 100 'alloca' 'r_V_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_1696 = alloca i32 1"   --->   Operation 101 'alloca' 'r_V_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_1697 = alloca i32 1"   --->   Operation 102 'alloca' 'r_V_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_1698 = alloca i32 1"   --->   Operation 103 'alloca' 'r_V_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_1699 = alloca i32 1"   --->   Operation 104 'alloca' 'r_V_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_1700 = alloca i32 1"   --->   Operation 105 'alloca' 'r_V_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_1701 = alloca i32 1"   --->   Operation 106 'alloca' 'r_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_1702 = alloca i32 1"   --->   Operation 107 'alloca' 'r_V_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%r_V_1703 = alloca i32 1"   --->   Operation 108 'alloca' 'r_V_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_1704 = alloca i32 1"   --->   Operation 109 'alloca' 'r_V_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_1705 = alloca i32 1"   --->   Operation 110 'alloca' 'r_V_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_1706 = alloca i32 1"   --->   Operation 111 'alloca' 'r_V_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_1707 = alloca i32 1"   --->   Operation 112 'alloca' 'r_V_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_1708 = alloca i32 1"   --->   Operation 113 'alloca' 'r_V_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_1709 = alloca i32 1"   --->   Operation 114 'alloca' 'r_V_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%r_V_1710 = alloca i32 1"   --->   Operation 115 'alloca' 'r_V_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_1711 = alloca i32 1"   --->   Operation 116 'alloca' 'r_V_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_1712 = alloca i32 1"   --->   Operation 117 'alloca' 'r_V_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_1713 = alloca i32 1"   --->   Operation 118 'alloca' 'r_V_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_1714 = alloca i32 1"   --->   Operation 119 'alloca' 'r_V_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_1715 = alloca i32 1"   --->   Operation 120 'alloca' 'r_V_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_1716 = alloca i32 1"   --->   Operation 121 'alloca' 'r_V_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_1717 = alloca i32 1"   --->   Operation 122 'alloca' 'r_V_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%r_V_1718 = alloca i32 1"   --->   Operation 123 'alloca' 'r_V_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_1719 = alloca i32 1"   --->   Operation 124 'alloca' 'r_V_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_1720 = alloca i32 1"   --->   Operation 125 'alloca' 'r_V_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%r_V_1721 = alloca i32 1"   --->   Operation 126 'alloca' 'r_V_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%r_V_1722 = alloca i32 1"   --->   Operation 127 'alloca' 'r_V_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_1723 = alloca i32 1"   --->   Operation 128 'alloca' 'r_V_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_1724 = alloca i32 1"   --->   Operation 129 'alloca' 'r_V_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_1725 = alloca i32 1"   --->   Operation 130 'alloca' 'r_V_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_1726 = alloca i32 1"   --->   Operation 131 'alloca' 'r_V_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_1727 = alloca i32 1"   --->   Operation 132 'alloca' 'r_V_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_1728 = alloca i32 1"   --->   Operation 133 'alloca' 'r_V_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_1729 = alloca i32 1"   --->   Operation 134 'alloca' 'r_V_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_1730 = alloca i32 1"   --->   Operation 135 'alloca' 'r_V_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_1731 = alloca i32 1"   --->   Operation 136 'alloca' 'r_V_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_1732 = alloca i32 1"   --->   Operation 137 'alloca' 'r_V_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%r_V_1733 = alloca i32 1"   --->   Operation 138 'alloca' 'r_V_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_1734 = alloca i32 1"   --->   Operation 139 'alloca' 'r_V_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_1735 = alloca i32 1"   --->   Operation 140 'alloca' 'r_V_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%r_V_1736 = alloca i32 1"   --->   Operation 141 'alloca' 'r_V_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_1737 = alloca i32 1"   --->   Operation 142 'alloca' 'r_V_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_1738 = alloca i32 1"   --->   Operation 143 'alloca' 'r_V_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%r_V_1739 = alloca i32 1"   --->   Operation 144 'alloca' 'r_V_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%h_newstate_1_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_1_read"   --->   Operation 145 'read' 'h_newstate_1_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%h_newstate_0_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_0_read"   --->   Operation 146 'read' 'h_newstate_0_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%reset_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_state"   --->   Operation 147 'read' 'reset_state_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%qh_state_V = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434]   --->   Operation 148 'alloca' 'qh_state_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_50 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_29"   --->   Operation 149 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_51 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_28"   --->   Operation 150 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.22ns)   --->   "%p_Val2_s = select i1 %reset_state_read, i33 %h_newstate_0_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 151 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.22ns)   --->   "%p_Val2_2501 = select i1 %reset_state_read, i33 %h_newstate_1_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 152 'select' 'p_Val2_2501' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_5500 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 32"   --->   Operation 153 'bitselect' 'p_Result_5500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2500)   --->   "%p_Val2_2499 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_s, i32 16, i32 31"   --->   Operation 154 'partselect' 'p_Val2_2499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2500)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 16"   --->   Operation 155 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2500)   --->   "%p_Result_5501 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 15"   --->   Operation 156 'bitselect' 'p_Result_5501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i33 %p_Val2_s"   --->   Operation 157 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.66ns)   --->   "%r = icmp_ne  i15 %trunc_ln828, i15 0"   --->   Operation 158 'icmp' 'r' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_5502 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 31"   --->   Operation 159 'bitselect' 'p_Result_5502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2500)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 160 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2500)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_5501"   --->   Operation 161 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2500)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 162 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2500 = add i16 %p_Val2_2499, i16 %zext_ln377"   --->   Operation 163 'add' 'p_Val2_2500' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_5503 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2500, i32 15"   --->   Operation 164 'bitselect' 'p_Result_5503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.12ns)   --->   "%xor_ln896 = xor i1 %p_Result_5503, i1 1"   --->   Operation 165 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.12ns)   --->   "%carry_893 = and i1 %p_Result_5502, i1 %xor_ln896"   --->   Operation 166 'and' 'carry_893' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.12ns)   --->   "%Range1_all_zeros = xor i1 %p_Result_5500, i1 1"   --->   Operation 167 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_893, i1 %p_Result_5500, i1 %Range1_all_zeros"   --->   Operation 168 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%deleted_ones = select i1 %carry_893, i1 %Range1_all_zeros, i1 %p_Result_5500"   --->   Operation 169 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln891 = xor i1 %p_Result_5502, i1 1"   --->   Operation 170 'xor' 'xor_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln891 = or i1 %p_Result_5503, i1 %xor_ln891"   --->   Operation 171 'or' 'or_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %deleted_zeros, i1 1"   --->   Operation 172 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_5503, i1 %xor_ln895"   --->   Operation 173 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %Range1_all_zeros"   --->   Operation 174 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln896_1087 = xor i1 %deleted_ones, i1 1"   --->   Operation 175 'xor' 'xor_ln896_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_1087"   --->   Operation 176 'or' 'or_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896 = and i1 %or_ln891, i1 %or_ln896"   --->   Operation 177 'and' 'and_ln896' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln346)   --->   "%underflow = and i1 %and_ln896, i1 %p_Result_5500"   --->   Operation 178 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln346)   --->   "%select_ln346_766 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 179 'select' 'select_ln346_766' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln346)   --->   "%or_ln346 = or i1 %overflow, i1 %underflow"   --->   Operation 180 'or' 'or_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346 = select i1 %or_ln346, i16 %select_ln346_766, i16 %p_Val2_2500"   --->   Operation 181 'select' 'select_ln346' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_5504 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2501, i32 32"   --->   Operation 182 'bitselect' 'p_Result_5504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2503)   --->   "%p_Val2_2502 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2501, i32 16, i32 31"   --->   Operation 183 'partselect' 'p_Val2_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2503)   --->   "%p_Result_5183 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2501, i32 16"   --->   Operation 184 'bitselect' 'p_Result_5183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2503)   --->   "%p_Result_5505 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2501, i32 15"   --->   Operation 185 'bitselect' 'p_Result_5505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln828_443 = trunc i33 %p_Val2_2501"   --->   Operation 186 'trunc' 'trunc_ln828_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.66ns)   --->   "%r_443 = icmp_ne  i15 %trunc_ln828_443, i15 0"   --->   Operation 187 'icmp' 'r_443' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_5506 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2501, i32 31"   --->   Operation 188 'bitselect' 'p_Result_5506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2503)   --->   "%or_ln374_443 = or i1 %p_Result_5183, i1 %r_443"   --->   Operation 189 'or' 'or_ln374_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2503)   --->   "%and_ln374_699 = and i1 %or_ln374_443, i1 %p_Result_5505"   --->   Operation 190 'and' 'and_ln374_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2503)   --->   "%zext_ln377_699 = zext i1 %and_ln374_699"   --->   Operation 191 'zext' 'zext_ln377_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2503 = add i16 %p_Val2_2502, i16 %zext_ln377_699"   --->   Operation 192 'add' 'p_Val2_2503' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_5507 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2503, i32 15"   --->   Operation 193 'bitselect' 'p_Result_5507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.12ns)   --->   "%xor_ln896_1088 = xor i1 %p_Result_5507, i1 1"   --->   Operation 194 'xor' 'xor_ln896_1088' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.12ns)   --->   "%carry_895 = and i1 %p_Result_5506, i1 %xor_ln896_1088"   --->   Operation 195 'and' 'carry_895' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.12ns)   --->   "%Range1_all_zeros_697 = xor i1 %p_Result_5504, i1 1"   --->   Operation 196 'xor' 'Range1_all_zeros_697' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node overflow_637)   --->   "%deleted_zeros_697 = select i1 %carry_895, i1 %p_Result_5504, i1 %Range1_all_zeros_697"   --->   Operation 197 'select' 'deleted_zeros_697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_640)   --->   "%deleted_ones_445 = select i1 %carry_895, i1 %Range1_all_zeros_697, i1 %p_Result_5504"   --->   Operation 198 'select' 'deleted_ones_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_640)   --->   "%xor_ln891_317 = xor i1 %p_Result_5506, i1 1"   --->   Operation 199 'xor' 'xor_ln891_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_640)   --->   "%or_ln891_317 = or i1 %p_Result_5507, i1 %xor_ln891_317"   --->   Operation 200 'or' 'or_ln891_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node overflow_637)   --->   "%xor_ln895_767 = xor i1 %deleted_zeros_697, i1 1"   --->   Operation 201 'xor' 'xor_ln895_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node overflow_637)   --->   "%or_ln895_637 = or i1 %p_Result_5507, i1 %xor_ln895_767"   --->   Operation 202 'or' 'or_ln895_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_637 = and i1 %or_ln895_637, i1 %Range1_all_zeros_697"   --->   Operation 203 'and' 'overflow_637' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_640)   --->   "%xor_ln896_1089 = xor i1 %deleted_ones_445, i1 1"   --->   Operation 204 'xor' 'xor_ln896_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_640)   --->   "%or_ln896_637 = or i1 %xor_ln896_1088, i1 %xor_ln896_1089"   --->   Operation 205 'or' 'or_ln896_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_640 = and i1 %or_ln891_317, i1 %or_ln896_637"   --->   Operation 206 'and' 'and_ln896_640' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_637)   --->   "%underflow_637 = and i1 %and_ln896_640, i1 %p_Result_5504"   --->   Operation 207 'and' 'underflow_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_637)   --->   "%select_ln346_767 = select i1 %overflow_637, i16 32767, i16 32768"   --->   Operation 208 'select' 'select_ln346_767' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_637)   --->   "%or_ln346_637 = or i1 %overflow_637, i1 %underflow_637"   --->   Operation 209 'or' 'or_ln346_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_637 = select i1 %or_ln346_637, i16 %select_ln346_767, i16 %p_Val2_2503"   --->   Operation 210 'select' 'select_ln346_637' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.38ns)   --->   "%store_ln485 = store i7 0, i7 %ii" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 211 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%h_newstate_3_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_3_read"   --->   Operation 212 'read' 'h_newstate_3_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%h_newstate_2_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_2_read"   --->   Operation 213 'read' 'h_newstate_2_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_52 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_27"   --->   Operation 214 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_52' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_53 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_26"   --->   Operation 215 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_53' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.22ns)   --->   "%p_Val2_2504 = select i1 %reset_state_read, i33 %h_newstate_2_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 216 'select' 'p_Val2_2504' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.22ns)   --->   "%p_Val2_2507 = select i1 %reset_state_read, i33 %h_newstate_3_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 217 'select' 'p_Val2_2507' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%qh_state_V_addr = getelementptr i16 %qh_state_V, i64 0, i64 0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 218 'getelementptr' 'qh_state_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346, i6 %qh_state_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 219 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%qh_state_V_addr_127 = getelementptr i16 %qh_state_V, i64 0, i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 220 'getelementptr' 'qh_state_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_637, i6 %qh_state_V_addr_127" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 221 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_5508 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2504, i32 32"   --->   Operation 222 'bitselect' 'p_Result_5508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2506)   --->   "%p_Val2_2505 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2504, i32 16, i32 31"   --->   Operation 223 'partselect' 'p_Val2_2505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2506)   --->   "%p_Result_5188 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2504, i32 16"   --->   Operation 224 'bitselect' 'p_Result_5188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2506)   --->   "%p_Result_5509 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2504, i32 15"   --->   Operation 225 'bitselect' 'p_Result_5509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln828_444 = trunc i33 %p_Val2_2504"   --->   Operation 226 'trunc' 'trunc_ln828_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.66ns)   --->   "%r_444 = icmp_ne  i15 %trunc_ln828_444, i15 0"   --->   Operation 227 'icmp' 'r_444' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_5510 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2504, i32 31"   --->   Operation 228 'bitselect' 'p_Result_5510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2506)   --->   "%or_ln374_444 = or i1 %p_Result_5188, i1 %r_444"   --->   Operation 229 'or' 'or_ln374_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2506)   --->   "%and_ln374_700 = and i1 %or_ln374_444, i1 %p_Result_5509"   --->   Operation 230 'and' 'and_ln374_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2506)   --->   "%zext_ln377_700 = zext i1 %and_ln374_700"   --->   Operation 231 'zext' 'zext_ln377_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2506 = add i16 %p_Val2_2505, i16 %zext_ln377_700"   --->   Operation 232 'add' 'p_Val2_2506' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_5511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2506, i32 15"   --->   Operation 233 'bitselect' 'p_Result_5511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.12ns)   --->   "%xor_ln896_1090 = xor i1 %p_Result_5511, i1 1"   --->   Operation 234 'xor' 'xor_ln896_1090' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.12ns)   --->   "%carry_897 = and i1 %p_Result_5510, i1 %xor_ln896_1090"   --->   Operation 235 'and' 'carry_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.12ns)   --->   "%Range1_all_zeros_698 = xor i1 %p_Result_5508, i1 1"   --->   Operation 236 'xor' 'Range1_all_zeros_698' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node overflow_638)   --->   "%deleted_zeros_698 = select i1 %carry_897, i1 %p_Result_5508, i1 %Range1_all_zeros_698"   --->   Operation 237 'select' 'deleted_zeros_698' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_642)   --->   "%deleted_ones_446 = select i1 %carry_897, i1 %Range1_all_zeros_698, i1 %p_Result_5508"   --->   Operation 238 'select' 'deleted_ones_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_642)   --->   "%xor_ln891_318 = xor i1 %p_Result_5510, i1 1"   --->   Operation 239 'xor' 'xor_ln891_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_642)   --->   "%or_ln891_318 = or i1 %p_Result_5511, i1 %xor_ln891_318"   --->   Operation 240 'or' 'or_ln891_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node overflow_638)   --->   "%xor_ln895_768 = xor i1 %deleted_zeros_698, i1 1"   --->   Operation 241 'xor' 'xor_ln895_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node overflow_638)   --->   "%or_ln895_638 = or i1 %p_Result_5511, i1 %xor_ln895_768"   --->   Operation 242 'or' 'or_ln895_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_638 = and i1 %or_ln895_638, i1 %Range1_all_zeros_698"   --->   Operation 243 'and' 'overflow_638' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_642)   --->   "%xor_ln896_1091 = xor i1 %deleted_ones_446, i1 1"   --->   Operation 244 'xor' 'xor_ln896_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_642)   --->   "%or_ln896_638 = or i1 %xor_ln896_1090, i1 %xor_ln896_1091"   --->   Operation 245 'or' 'or_ln896_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_642 = and i1 %or_ln891_318, i1 %or_ln896_638"   --->   Operation 246 'and' 'and_ln896_642' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_638)   --->   "%underflow_638 = and i1 %and_ln896_642, i1 %p_Result_5508"   --->   Operation 247 'and' 'underflow_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_638)   --->   "%select_ln346_768 = select i1 %overflow_638, i16 32767, i16 32768"   --->   Operation 248 'select' 'select_ln346_768' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_638)   --->   "%or_ln346_638 = or i1 %overflow_638, i1 %underflow_638"   --->   Operation 249 'or' 'or_ln346_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_638 = select i1 %or_ln346_638, i16 %select_ln346_768, i16 %p_Val2_2506"   --->   Operation 250 'select' 'select_ln346_638' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_5512 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2507, i32 32"   --->   Operation 251 'bitselect' 'p_Result_5512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2509)   --->   "%p_Val2_2508 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2507, i32 16, i32 31"   --->   Operation 252 'partselect' 'p_Val2_2508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2509)   --->   "%p_Result_5193 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2507, i32 16"   --->   Operation 253 'bitselect' 'p_Result_5193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2509)   --->   "%p_Result_5513 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2507, i32 15"   --->   Operation 254 'bitselect' 'p_Result_5513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln828_445 = trunc i33 %p_Val2_2507"   --->   Operation 255 'trunc' 'trunc_ln828_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.66ns)   --->   "%r_445 = icmp_ne  i15 %trunc_ln828_445, i15 0"   --->   Operation 256 'icmp' 'r_445' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_5514 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2507, i32 31"   --->   Operation 257 'bitselect' 'p_Result_5514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2509)   --->   "%or_ln374_445 = or i1 %p_Result_5193, i1 %r_445"   --->   Operation 258 'or' 'or_ln374_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2509)   --->   "%and_ln374_701 = and i1 %or_ln374_445, i1 %p_Result_5513"   --->   Operation 259 'and' 'and_ln374_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2509)   --->   "%zext_ln377_701 = zext i1 %and_ln374_701"   --->   Operation 260 'zext' 'zext_ln377_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2509 = add i16 %p_Val2_2508, i16 %zext_ln377_701"   --->   Operation 261 'add' 'p_Val2_2509' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_5515 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2509, i32 15"   --->   Operation 262 'bitselect' 'p_Result_5515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.12ns)   --->   "%xor_ln896_1092 = xor i1 %p_Result_5515, i1 1"   --->   Operation 263 'xor' 'xor_ln896_1092' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.12ns)   --->   "%carry_899 = and i1 %p_Result_5514, i1 %xor_ln896_1092"   --->   Operation 264 'and' 'carry_899' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.12ns)   --->   "%Range1_all_zeros_699 = xor i1 %p_Result_5512, i1 1"   --->   Operation 265 'xor' 'Range1_all_zeros_699' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node overflow_639)   --->   "%deleted_zeros_699 = select i1 %carry_899, i1 %p_Result_5512, i1 %Range1_all_zeros_699"   --->   Operation 266 'select' 'deleted_zeros_699' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_644)   --->   "%deleted_ones_447 = select i1 %carry_899, i1 %Range1_all_zeros_699, i1 %p_Result_5512"   --->   Operation 267 'select' 'deleted_ones_447' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_644)   --->   "%xor_ln891_319 = xor i1 %p_Result_5514, i1 1"   --->   Operation 268 'xor' 'xor_ln891_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_644)   --->   "%or_ln891_319 = or i1 %p_Result_5515, i1 %xor_ln891_319"   --->   Operation 269 'or' 'or_ln891_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node overflow_639)   --->   "%xor_ln895_769 = xor i1 %deleted_zeros_699, i1 1"   --->   Operation 270 'xor' 'xor_ln895_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node overflow_639)   --->   "%or_ln895_639 = or i1 %p_Result_5515, i1 %xor_ln895_769"   --->   Operation 271 'or' 'or_ln895_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_639 = and i1 %or_ln895_639, i1 %Range1_all_zeros_699"   --->   Operation 272 'and' 'overflow_639' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_644)   --->   "%xor_ln896_1093 = xor i1 %deleted_ones_447, i1 1"   --->   Operation 273 'xor' 'xor_ln896_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_644)   --->   "%or_ln896_639 = or i1 %xor_ln896_1092, i1 %xor_ln896_1093"   --->   Operation 274 'or' 'or_ln896_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_644 = and i1 %or_ln891_319, i1 %or_ln896_639"   --->   Operation 275 'and' 'and_ln896_644' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_639)   --->   "%underflow_639 = and i1 %and_ln896_644, i1 %p_Result_5512"   --->   Operation 276 'and' 'underflow_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_639)   --->   "%select_ln346_769 = select i1 %overflow_639, i16 32767, i16 32768"   --->   Operation 277 'select' 'select_ln346_769' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_639)   --->   "%or_ln346_639 = or i1 %overflow_639, i1 %underflow_639"   --->   Operation 278 'or' 'or_ln346_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_639 = select i1 %or_ln346_639, i16 %select_ln346_769, i16 %p_Val2_2509"   --->   Operation 279 'select' 'select_ln346_639' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%h_newstate_5_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_5_read"   --->   Operation 280 'read' 'h_newstate_5_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%h_newstate_4_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_4_read"   --->   Operation 281 'read' 'h_newstate_4_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_54 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_25"   --->   Operation 282 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_54' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_55 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_24"   --->   Operation 283 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_55' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.22ns)   --->   "%p_Val2_2510 = select i1 %reset_state_read, i33 %h_newstate_4_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 284 'select' 'p_Val2_2510' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.22ns)   --->   "%p_Val2_2513 = select i1 %reset_state_read, i33 %h_newstate_5_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 285 'select' 'p_Val2_2513' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%qh_state_V_addr_128 = getelementptr i16 %qh_state_V, i64 0, i64 2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 286 'getelementptr' 'qh_state_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_638, i6 %qh_state_V_addr_128" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 287 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%qh_state_V_addr_129 = getelementptr i16 %qh_state_V, i64 0, i64 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 288 'getelementptr' 'qh_state_V_addr_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_639, i6 %qh_state_V_addr_129" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 289 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_5516 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2510, i32 32"   --->   Operation 290 'bitselect' 'p_Result_5516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2512)   --->   "%p_Val2_2511 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2510, i32 16, i32 31"   --->   Operation 291 'partselect' 'p_Val2_2511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2512)   --->   "%p_Result_5198 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2510, i32 16"   --->   Operation 292 'bitselect' 'p_Result_5198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2512)   --->   "%p_Result_5517 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2510, i32 15"   --->   Operation 293 'bitselect' 'p_Result_5517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln828_446 = trunc i33 %p_Val2_2510"   --->   Operation 294 'trunc' 'trunc_ln828_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.66ns)   --->   "%r_446 = icmp_ne  i15 %trunc_ln828_446, i15 0"   --->   Operation 295 'icmp' 'r_446' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_5518 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2510, i32 31"   --->   Operation 296 'bitselect' 'p_Result_5518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2512)   --->   "%or_ln374_446 = or i1 %p_Result_5198, i1 %r_446"   --->   Operation 297 'or' 'or_ln374_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2512)   --->   "%and_ln374_702 = and i1 %or_ln374_446, i1 %p_Result_5517"   --->   Operation 298 'and' 'and_ln374_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2512)   --->   "%zext_ln377_702 = zext i1 %and_ln374_702"   --->   Operation 299 'zext' 'zext_ln377_702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2512 = add i16 %p_Val2_2511, i16 %zext_ln377_702"   --->   Operation 300 'add' 'p_Val2_2512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_5519 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2512, i32 15"   --->   Operation 301 'bitselect' 'p_Result_5519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.12ns)   --->   "%xor_ln896_1094 = xor i1 %p_Result_5519, i1 1"   --->   Operation 302 'xor' 'xor_ln896_1094' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.12ns)   --->   "%carry_901 = and i1 %p_Result_5518, i1 %xor_ln896_1094"   --->   Operation 303 'and' 'carry_901' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.12ns)   --->   "%Range1_all_zeros_700 = xor i1 %p_Result_5516, i1 1"   --->   Operation 304 'xor' 'Range1_all_zeros_700' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node overflow_640)   --->   "%deleted_zeros_700 = select i1 %carry_901, i1 %p_Result_5516, i1 %Range1_all_zeros_700"   --->   Operation 305 'select' 'deleted_zeros_700' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_646)   --->   "%deleted_ones_448 = select i1 %carry_901, i1 %Range1_all_zeros_700, i1 %p_Result_5516"   --->   Operation 306 'select' 'deleted_ones_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_646)   --->   "%xor_ln891_320 = xor i1 %p_Result_5518, i1 1"   --->   Operation 307 'xor' 'xor_ln891_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_646)   --->   "%or_ln891_320 = or i1 %p_Result_5519, i1 %xor_ln891_320"   --->   Operation 308 'or' 'or_ln891_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node overflow_640)   --->   "%xor_ln895_770 = xor i1 %deleted_zeros_700, i1 1"   --->   Operation 309 'xor' 'xor_ln895_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node overflow_640)   --->   "%or_ln895_640 = or i1 %p_Result_5519, i1 %xor_ln895_770"   --->   Operation 310 'or' 'or_ln895_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_640 = and i1 %or_ln895_640, i1 %Range1_all_zeros_700"   --->   Operation 311 'and' 'overflow_640' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_646)   --->   "%xor_ln896_1095 = xor i1 %deleted_ones_448, i1 1"   --->   Operation 312 'xor' 'xor_ln896_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_646)   --->   "%or_ln896_640 = or i1 %xor_ln896_1094, i1 %xor_ln896_1095"   --->   Operation 313 'or' 'or_ln896_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_646 = and i1 %or_ln891_320, i1 %or_ln896_640"   --->   Operation 314 'and' 'and_ln896_646' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_640)   --->   "%underflow_640 = and i1 %and_ln896_646, i1 %p_Result_5516"   --->   Operation 315 'and' 'underflow_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_640)   --->   "%select_ln346_770 = select i1 %overflow_640, i16 32767, i16 32768"   --->   Operation 316 'select' 'select_ln346_770' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_640)   --->   "%or_ln346_640 = or i1 %overflow_640, i1 %underflow_640"   --->   Operation 317 'or' 'or_ln346_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_640 = select i1 %or_ln346_640, i16 %select_ln346_770, i16 %p_Val2_2512"   --->   Operation 318 'select' 'select_ln346_640' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%p_Result_5520 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2513, i32 32"   --->   Operation 319 'bitselect' 'p_Result_5520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2515)   --->   "%p_Val2_2514 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2513, i32 16, i32 31"   --->   Operation 320 'partselect' 'p_Val2_2514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2515)   --->   "%p_Result_5203 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2513, i32 16"   --->   Operation 321 'bitselect' 'p_Result_5203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2515)   --->   "%p_Result_5521 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2513, i32 15"   --->   Operation 322 'bitselect' 'p_Result_5521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln828_447 = trunc i33 %p_Val2_2513"   --->   Operation 323 'trunc' 'trunc_ln828_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.66ns)   --->   "%r_447 = icmp_ne  i15 %trunc_ln828_447, i15 0"   --->   Operation 324 'icmp' 'r_447' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%p_Result_5522 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2513, i32 31"   --->   Operation 325 'bitselect' 'p_Result_5522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2515)   --->   "%or_ln374_447 = or i1 %p_Result_5203, i1 %r_447"   --->   Operation 326 'or' 'or_ln374_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2515)   --->   "%and_ln374_703 = and i1 %or_ln374_447, i1 %p_Result_5521"   --->   Operation 327 'and' 'and_ln374_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2515)   --->   "%zext_ln377_703 = zext i1 %and_ln374_703"   --->   Operation 328 'zext' 'zext_ln377_703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2515 = add i16 %p_Val2_2514, i16 %zext_ln377_703"   --->   Operation 329 'add' 'p_Val2_2515' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_5523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2515, i32 15"   --->   Operation 330 'bitselect' 'p_Result_5523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.12ns)   --->   "%xor_ln896_1096 = xor i1 %p_Result_5523, i1 1"   --->   Operation 331 'xor' 'xor_ln896_1096' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.12ns)   --->   "%carry_903 = and i1 %p_Result_5522, i1 %xor_ln896_1096"   --->   Operation 332 'and' 'carry_903' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.12ns)   --->   "%Range1_all_zeros_701 = xor i1 %p_Result_5520, i1 1"   --->   Operation 333 'xor' 'Range1_all_zeros_701' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node overflow_641)   --->   "%deleted_zeros_701 = select i1 %carry_903, i1 %p_Result_5520, i1 %Range1_all_zeros_701"   --->   Operation 334 'select' 'deleted_zeros_701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_648)   --->   "%deleted_ones_449 = select i1 %carry_903, i1 %Range1_all_zeros_701, i1 %p_Result_5520"   --->   Operation 335 'select' 'deleted_ones_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_648)   --->   "%xor_ln891_321 = xor i1 %p_Result_5522, i1 1"   --->   Operation 336 'xor' 'xor_ln891_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_648)   --->   "%or_ln891_321 = or i1 %p_Result_5523, i1 %xor_ln891_321"   --->   Operation 337 'or' 'or_ln891_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node overflow_641)   --->   "%xor_ln895_771 = xor i1 %deleted_zeros_701, i1 1"   --->   Operation 338 'xor' 'xor_ln895_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node overflow_641)   --->   "%or_ln895_641 = or i1 %p_Result_5523, i1 %xor_ln895_771"   --->   Operation 339 'or' 'or_ln895_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_641 = and i1 %or_ln895_641, i1 %Range1_all_zeros_701"   --->   Operation 340 'and' 'overflow_641' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_648)   --->   "%xor_ln896_1097 = xor i1 %deleted_ones_449, i1 1"   --->   Operation 341 'xor' 'xor_ln896_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_648)   --->   "%or_ln896_641 = or i1 %xor_ln896_1096, i1 %xor_ln896_1097"   --->   Operation 342 'or' 'or_ln896_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_648 = and i1 %or_ln891_321, i1 %or_ln896_641"   --->   Operation 343 'and' 'and_ln896_648' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_641)   --->   "%underflow_641 = and i1 %and_ln896_648, i1 %p_Result_5520"   --->   Operation 344 'and' 'underflow_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_641)   --->   "%select_ln346_771 = select i1 %overflow_641, i16 32767, i16 32768"   --->   Operation 345 'select' 'select_ln346_771' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_641)   --->   "%or_ln346_641 = or i1 %overflow_641, i1 %underflow_641"   --->   Operation 346 'or' 'or_ln346_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_641 = select i1 %or_ln346_641, i16 %select_ln346_771, i16 %p_Val2_2515"   --->   Operation 347 'select' 'select_ln346_641' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%h_newstate_7_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_7_read"   --->   Operation 348 'read' 'h_newstate_7_read_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%h_newstate_6_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_6_read"   --->   Operation 349 'read' 'h_newstate_6_read_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_56 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_23"   --->   Operation 350 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_56' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_57 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_22"   --->   Operation 351 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_57' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.22ns)   --->   "%p_Val2_2516 = select i1 %reset_state_read, i33 %h_newstate_6_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 352 'select' 'p_Val2_2516' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.22ns)   --->   "%p_Val2_2519 = select i1 %reset_state_read, i33 %h_newstate_7_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 353 'select' 'p_Val2_2519' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%qh_state_V_addr_130 = getelementptr i16 %qh_state_V, i64 0, i64 4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 354 'getelementptr' 'qh_state_V_addr_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_640, i6 %qh_state_V_addr_130" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 355 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%qh_state_V_addr_131 = getelementptr i16 %qh_state_V, i64 0, i64 5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 356 'getelementptr' 'qh_state_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_641, i6 %qh_state_V_addr_131" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 357 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%p_Result_5524 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2516, i32 32"   --->   Operation 358 'bitselect' 'p_Result_5524' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2518)   --->   "%p_Val2_2517 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2516, i32 16, i32 31"   --->   Operation 359 'partselect' 'p_Val2_2517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2518)   --->   "%p_Result_5208 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2516, i32 16"   --->   Operation 360 'bitselect' 'p_Result_5208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2518)   --->   "%p_Result_5525 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2516, i32 15"   --->   Operation 361 'bitselect' 'p_Result_5525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln828_448 = trunc i33 %p_Val2_2516"   --->   Operation 362 'trunc' 'trunc_ln828_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.66ns)   --->   "%r_448 = icmp_ne  i15 %trunc_ln828_448, i15 0"   --->   Operation 363 'icmp' 'r_448' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_5526 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2516, i32 31"   --->   Operation 364 'bitselect' 'p_Result_5526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2518)   --->   "%or_ln374_448 = or i1 %p_Result_5208, i1 %r_448"   --->   Operation 365 'or' 'or_ln374_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2518)   --->   "%and_ln374_704 = and i1 %or_ln374_448, i1 %p_Result_5525"   --->   Operation 366 'and' 'and_ln374_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2518)   --->   "%zext_ln377_704 = zext i1 %and_ln374_704"   --->   Operation 367 'zext' 'zext_ln377_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2518 = add i16 %p_Val2_2517, i16 %zext_ln377_704"   --->   Operation 368 'add' 'p_Val2_2518' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_5527 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2518, i32 15"   --->   Operation 369 'bitselect' 'p_Result_5527' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.12ns)   --->   "%xor_ln896_1098 = xor i1 %p_Result_5527, i1 1"   --->   Operation 370 'xor' 'xor_ln896_1098' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.12ns)   --->   "%carry_905 = and i1 %p_Result_5526, i1 %xor_ln896_1098"   --->   Operation 371 'and' 'carry_905' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.12ns)   --->   "%Range1_all_zeros_702 = xor i1 %p_Result_5524, i1 1"   --->   Operation 372 'xor' 'Range1_all_zeros_702' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node overflow_642)   --->   "%deleted_zeros_702 = select i1 %carry_905, i1 %p_Result_5524, i1 %Range1_all_zeros_702"   --->   Operation 373 'select' 'deleted_zeros_702' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_650)   --->   "%deleted_ones_450 = select i1 %carry_905, i1 %Range1_all_zeros_702, i1 %p_Result_5524"   --->   Operation 374 'select' 'deleted_ones_450' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_650)   --->   "%xor_ln891_322 = xor i1 %p_Result_5526, i1 1"   --->   Operation 375 'xor' 'xor_ln891_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_650)   --->   "%or_ln891_322 = or i1 %p_Result_5527, i1 %xor_ln891_322"   --->   Operation 376 'or' 'or_ln891_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node overflow_642)   --->   "%xor_ln895_772 = xor i1 %deleted_zeros_702, i1 1"   --->   Operation 377 'xor' 'xor_ln895_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node overflow_642)   --->   "%or_ln895_642 = or i1 %p_Result_5527, i1 %xor_ln895_772"   --->   Operation 378 'or' 'or_ln895_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_642 = and i1 %or_ln895_642, i1 %Range1_all_zeros_702"   --->   Operation 379 'and' 'overflow_642' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_650)   --->   "%xor_ln896_1099 = xor i1 %deleted_ones_450, i1 1"   --->   Operation 380 'xor' 'xor_ln896_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_650)   --->   "%or_ln896_642 = or i1 %xor_ln896_1098, i1 %xor_ln896_1099"   --->   Operation 381 'or' 'or_ln896_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_650 = and i1 %or_ln891_322, i1 %or_ln896_642"   --->   Operation 382 'and' 'and_ln896_650' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_642)   --->   "%underflow_642 = and i1 %and_ln896_650, i1 %p_Result_5524"   --->   Operation 383 'and' 'underflow_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_642)   --->   "%select_ln346_772 = select i1 %overflow_642, i16 32767, i16 32768"   --->   Operation 384 'select' 'select_ln346_772' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_642)   --->   "%or_ln346_642 = or i1 %overflow_642, i1 %underflow_642"   --->   Operation 385 'or' 'or_ln346_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_642 = select i1 %or_ln346_642, i16 %select_ln346_772, i16 %p_Val2_2518"   --->   Operation 386 'select' 'select_ln346_642' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%p_Result_5528 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2519, i32 32"   --->   Operation 387 'bitselect' 'p_Result_5528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2521)   --->   "%p_Val2_2520 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2519, i32 16, i32 31"   --->   Operation 388 'partselect' 'p_Val2_2520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2521)   --->   "%p_Result_5213 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2519, i32 16"   --->   Operation 389 'bitselect' 'p_Result_5213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2521)   --->   "%p_Result_5529 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2519, i32 15"   --->   Operation 390 'bitselect' 'p_Result_5529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln828_449 = trunc i33 %p_Val2_2519"   --->   Operation 391 'trunc' 'trunc_ln828_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.66ns)   --->   "%r_449 = icmp_ne  i15 %trunc_ln828_449, i15 0"   --->   Operation 392 'icmp' 'r_449' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%p_Result_5530 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2519, i32 31"   --->   Operation 393 'bitselect' 'p_Result_5530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2521)   --->   "%or_ln374_449 = or i1 %p_Result_5213, i1 %r_449"   --->   Operation 394 'or' 'or_ln374_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2521)   --->   "%and_ln374_705 = and i1 %or_ln374_449, i1 %p_Result_5529"   --->   Operation 395 'and' 'and_ln374_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2521)   --->   "%zext_ln377_705 = zext i1 %and_ln374_705"   --->   Operation 396 'zext' 'zext_ln377_705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2521 = add i16 %p_Val2_2520, i16 %zext_ln377_705"   --->   Operation 397 'add' 'p_Val2_2521' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%p_Result_5531 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2521, i32 15"   --->   Operation 398 'bitselect' 'p_Result_5531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.12ns)   --->   "%xor_ln896_1100 = xor i1 %p_Result_5531, i1 1"   --->   Operation 399 'xor' 'xor_ln896_1100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.12ns)   --->   "%carry_907 = and i1 %p_Result_5530, i1 %xor_ln896_1100"   --->   Operation 400 'and' 'carry_907' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.12ns)   --->   "%Range1_all_zeros_703 = xor i1 %p_Result_5528, i1 1"   --->   Operation 401 'xor' 'Range1_all_zeros_703' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node overflow_643)   --->   "%deleted_zeros_703 = select i1 %carry_907, i1 %p_Result_5528, i1 %Range1_all_zeros_703"   --->   Operation 402 'select' 'deleted_zeros_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_652)   --->   "%deleted_ones_451 = select i1 %carry_907, i1 %Range1_all_zeros_703, i1 %p_Result_5528"   --->   Operation 403 'select' 'deleted_ones_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_652)   --->   "%xor_ln891_323 = xor i1 %p_Result_5530, i1 1"   --->   Operation 404 'xor' 'xor_ln891_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_652)   --->   "%or_ln891_323 = or i1 %p_Result_5531, i1 %xor_ln891_323"   --->   Operation 405 'or' 'or_ln891_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node overflow_643)   --->   "%xor_ln895_773 = xor i1 %deleted_zeros_703, i1 1"   --->   Operation 406 'xor' 'xor_ln895_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node overflow_643)   --->   "%or_ln895_643 = or i1 %p_Result_5531, i1 %xor_ln895_773"   --->   Operation 407 'or' 'or_ln895_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_643 = and i1 %or_ln895_643, i1 %Range1_all_zeros_703"   --->   Operation 408 'and' 'overflow_643' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_652)   --->   "%xor_ln896_1101 = xor i1 %deleted_ones_451, i1 1"   --->   Operation 409 'xor' 'xor_ln896_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_652)   --->   "%or_ln896_643 = or i1 %xor_ln896_1100, i1 %xor_ln896_1101"   --->   Operation 410 'or' 'or_ln896_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_652 = and i1 %or_ln891_323, i1 %or_ln896_643"   --->   Operation 411 'and' 'and_ln896_652' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_643)   --->   "%underflow_643 = and i1 %and_ln896_652, i1 %p_Result_5528"   --->   Operation 412 'and' 'underflow_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_643)   --->   "%select_ln346_773 = select i1 %overflow_643, i16 32767, i16 32768"   --->   Operation 413 'select' 'select_ln346_773' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_643)   --->   "%or_ln346_643 = or i1 %overflow_643, i1 %underflow_643"   --->   Operation 414 'or' 'or_ln346_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_643 = select i1 %or_ln346_643, i16 %select_ln346_773, i16 %p_Val2_2521"   --->   Operation 415 'select' 'select_ln346_643' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.44>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%h_newstate_9_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_9_read"   --->   Operation 416 'read' 'h_newstate_9_read_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%h_newstate_8_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_8_read"   --->   Operation 417 'read' 'h_newstate_8_read_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_58 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_21"   --->   Operation 418 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_58' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_59 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_20"   --->   Operation 419 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_59' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.22ns)   --->   "%p_Val2_2522 = select i1 %reset_state_read, i33 %h_newstate_8_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 420 'select' 'p_Val2_2522' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.22ns)   --->   "%p_Val2_2525 = select i1 %reset_state_read, i33 %h_newstate_9_read_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 421 'select' 'p_Val2_2525' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%qh_state_V_addr_132 = getelementptr i16 %qh_state_V, i64 0, i64 6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 422 'getelementptr' 'qh_state_V_addr_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_642, i6 %qh_state_V_addr_132" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 423 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%qh_state_V_addr_133 = getelementptr i16 %qh_state_V, i64 0, i64 7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 424 'getelementptr' 'qh_state_V_addr_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_643, i6 %qh_state_V_addr_133" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 425 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%p_Result_5532 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2522, i32 32"   --->   Operation 426 'bitselect' 'p_Result_5532' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2524)   --->   "%p_Val2_2523 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2522, i32 16, i32 31"   --->   Operation 427 'partselect' 'p_Val2_2523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2524)   --->   "%p_Result_5218 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2522, i32 16"   --->   Operation 428 'bitselect' 'p_Result_5218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2524)   --->   "%p_Result_5533 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2522, i32 15"   --->   Operation 429 'bitselect' 'p_Result_5533' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln828_450 = trunc i33 %p_Val2_2522"   --->   Operation 430 'trunc' 'trunc_ln828_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.66ns)   --->   "%r_450 = icmp_ne  i15 %trunc_ln828_450, i15 0"   --->   Operation 431 'icmp' 'r_450' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%p_Result_5534 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2522, i32 31"   --->   Operation 432 'bitselect' 'p_Result_5534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2524)   --->   "%or_ln374_450 = or i1 %p_Result_5218, i1 %r_450"   --->   Operation 433 'or' 'or_ln374_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2524)   --->   "%and_ln374_706 = and i1 %or_ln374_450, i1 %p_Result_5533"   --->   Operation 434 'and' 'and_ln374_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2524)   --->   "%zext_ln377_706 = zext i1 %and_ln374_706"   --->   Operation 435 'zext' 'zext_ln377_706' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2524 = add i16 %p_Val2_2523, i16 %zext_ln377_706"   --->   Operation 436 'add' 'p_Val2_2524' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%p_Result_5535 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2524, i32 15"   --->   Operation 437 'bitselect' 'p_Result_5535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.12ns)   --->   "%xor_ln896_1102 = xor i1 %p_Result_5535, i1 1"   --->   Operation 438 'xor' 'xor_ln896_1102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.12ns)   --->   "%carry_909 = and i1 %p_Result_5534, i1 %xor_ln896_1102"   --->   Operation 439 'and' 'carry_909' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.12ns)   --->   "%Range1_all_zeros_704 = xor i1 %p_Result_5532, i1 1"   --->   Operation 440 'xor' 'Range1_all_zeros_704' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node overflow_644)   --->   "%deleted_zeros_704 = select i1 %carry_909, i1 %p_Result_5532, i1 %Range1_all_zeros_704"   --->   Operation 441 'select' 'deleted_zeros_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_654)   --->   "%deleted_ones_452 = select i1 %carry_909, i1 %Range1_all_zeros_704, i1 %p_Result_5532"   --->   Operation 442 'select' 'deleted_ones_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_654)   --->   "%xor_ln891_324 = xor i1 %p_Result_5534, i1 1"   --->   Operation 443 'xor' 'xor_ln891_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_654)   --->   "%or_ln891_324 = or i1 %p_Result_5535, i1 %xor_ln891_324"   --->   Operation 444 'or' 'or_ln891_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node overflow_644)   --->   "%xor_ln895_774 = xor i1 %deleted_zeros_704, i1 1"   --->   Operation 445 'xor' 'xor_ln895_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node overflow_644)   --->   "%or_ln895_644 = or i1 %p_Result_5535, i1 %xor_ln895_774"   --->   Operation 446 'or' 'or_ln895_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_644 = and i1 %or_ln895_644, i1 %Range1_all_zeros_704"   --->   Operation 447 'and' 'overflow_644' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_654)   --->   "%xor_ln896_1103 = xor i1 %deleted_ones_452, i1 1"   --->   Operation 448 'xor' 'xor_ln896_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_654)   --->   "%or_ln896_644 = or i1 %xor_ln896_1102, i1 %xor_ln896_1103"   --->   Operation 449 'or' 'or_ln896_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_654 = and i1 %or_ln891_324, i1 %or_ln896_644"   --->   Operation 450 'and' 'and_ln896_654' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_644)   --->   "%underflow_644 = and i1 %and_ln896_654, i1 %p_Result_5532"   --->   Operation 451 'and' 'underflow_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_644)   --->   "%select_ln346_774 = select i1 %overflow_644, i16 32767, i16 32768"   --->   Operation 452 'select' 'select_ln346_774' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_644)   --->   "%or_ln346_644 = or i1 %overflow_644, i1 %underflow_644"   --->   Operation 453 'or' 'or_ln346_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_644 = select i1 %or_ln346_644, i16 %select_ln346_774, i16 %p_Val2_2524"   --->   Operation 454 'select' 'select_ln346_644' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_5536 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2525, i32 32"   --->   Operation 455 'bitselect' 'p_Result_5536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2527)   --->   "%p_Val2_2526 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2525, i32 16, i32 31"   --->   Operation 456 'partselect' 'p_Val2_2526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2527)   --->   "%p_Result_5223 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2525, i32 16"   --->   Operation 457 'bitselect' 'p_Result_5223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2527)   --->   "%p_Result_5537 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2525, i32 15"   --->   Operation 458 'bitselect' 'p_Result_5537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln828_451 = trunc i33 %p_Val2_2525"   --->   Operation 459 'trunc' 'trunc_ln828_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.66ns)   --->   "%r_451 = icmp_ne  i15 %trunc_ln828_451, i15 0"   --->   Operation 460 'icmp' 'r_451' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_5538 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2525, i32 31"   --->   Operation 461 'bitselect' 'p_Result_5538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2527)   --->   "%or_ln374_451 = or i1 %p_Result_5223, i1 %r_451"   --->   Operation 462 'or' 'or_ln374_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2527)   --->   "%and_ln374_707 = and i1 %or_ln374_451, i1 %p_Result_5537"   --->   Operation 463 'and' 'and_ln374_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2527)   --->   "%zext_ln377_707 = zext i1 %and_ln374_707"   --->   Operation 464 'zext' 'zext_ln377_707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2527 = add i16 %p_Val2_2526, i16 %zext_ln377_707"   --->   Operation 465 'add' 'p_Val2_2527' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_5539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2527, i32 15"   --->   Operation 466 'bitselect' 'p_Result_5539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.12ns)   --->   "%xor_ln896_1104 = xor i1 %p_Result_5539, i1 1"   --->   Operation 467 'xor' 'xor_ln896_1104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.12ns)   --->   "%carry_911 = and i1 %p_Result_5538, i1 %xor_ln896_1104"   --->   Operation 468 'and' 'carry_911' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.12ns)   --->   "%Range1_all_zeros_705 = xor i1 %p_Result_5536, i1 1"   --->   Operation 469 'xor' 'Range1_all_zeros_705' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node overflow_645)   --->   "%deleted_zeros_705 = select i1 %carry_911, i1 %p_Result_5536, i1 %Range1_all_zeros_705"   --->   Operation 470 'select' 'deleted_zeros_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_656)   --->   "%deleted_ones_453 = select i1 %carry_911, i1 %Range1_all_zeros_705, i1 %p_Result_5536"   --->   Operation 471 'select' 'deleted_ones_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_656)   --->   "%xor_ln891_325 = xor i1 %p_Result_5538, i1 1"   --->   Operation 472 'xor' 'xor_ln891_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_656)   --->   "%or_ln891_325 = or i1 %p_Result_5539, i1 %xor_ln891_325"   --->   Operation 473 'or' 'or_ln891_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node overflow_645)   --->   "%xor_ln895_775 = xor i1 %deleted_zeros_705, i1 1"   --->   Operation 474 'xor' 'xor_ln895_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node overflow_645)   --->   "%or_ln895_645 = or i1 %p_Result_5539, i1 %xor_ln895_775"   --->   Operation 475 'or' 'or_ln895_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_645 = and i1 %or_ln895_645, i1 %Range1_all_zeros_705"   --->   Operation 476 'and' 'overflow_645' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_656)   --->   "%xor_ln896_1105 = xor i1 %deleted_ones_453, i1 1"   --->   Operation 477 'xor' 'xor_ln896_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_656)   --->   "%or_ln896_645 = or i1 %xor_ln896_1104, i1 %xor_ln896_1105"   --->   Operation 478 'or' 'or_ln896_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_656 = and i1 %or_ln891_325, i1 %or_ln896_645"   --->   Operation 479 'and' 'and_ln896_656' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_645)   --->   "%underflow_645 = and i1 %and_ln896_656, i1 %p_Result_5536"   --->   Operation 480 'and' 'underflow_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_645)   --->   "%select_ln346_775 = select i1 %overflow_645, i16 32767, i16 32768"   --->   Operation 481 'select' 'select_ln346_775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_645)   --->   "%or_ln346_645 = or i1 %overflow_645, i1 %underflow_645"   --->   Operation 482 'or' 'or_ln346_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_645 = select i1 %or_ln346_645, i16 %select_ln346_775, i16 %p_Val2_2527"   --->   Operation 483 'select' 'select_ln346_645' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.44>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%h_newstate_11_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_11_read"   --->   Operation 484 'read' 'h_newstate_11_read_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%h_newstate_10_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_10_read"   --->   Operation 485 'read' 'h_newstate_10_read_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_331 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_161"   --->   Operation 486 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_331' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_332 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_162"   --->   Operation 487 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_332' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.22ns)   --->   "%p_Val2_2528 = select i1 %reset_state_read, i33 %h_newstate_10_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_331" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 488 'select' 'p_Val2_2528' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.22ns)   --->   "%p_Val2_2531 = select i1 %reset_state_read, i33 %h_newstate_11_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_332" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 489 'select' 'p_Val2_2531' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%qh_state_V_addr_134 = getelementptr i16 %qh_state_V, i64 0, i64 8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 490 'getelementptr' 'qh_state_V_addr_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_644, i6 %qh_state_V_addr_134" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 491 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%qh_state_V_addr_135 = getelementptr i16 %qh_state_V, i64 0, i64 9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 492 'getelementptr' 'qh_state_V_addr_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_645, i6 %qh_state_V_addr_135" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 493 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%p_Result_5540 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2528, i32 32"   --->   Operation 494 'bitselect' 'p_Result_5540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2530)   --->   "%p_Val2_2529 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2528, i32 16, i32 31"   --->   Operation 495 'partselect' 'p_Val2_2529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2530)   --->   "%p_Result_5228 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2528, i32 16"   --->   Operation 496 'bitselect' 'p_Result_5228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2530)   --->   "%p_Result_5541 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2528, i32 15"   --->   Operation 497 'bitselect' 'p_Result_5541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln828_452 = trunc i33 %p_Val2_2528"   --->   Operation 498 'trunc' 'trunc_ln828_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.66ns)   --->   "%r_452 = icmp_ne  i15 %trunc_ln828_452, i15 0"   --->   Operation 499 'icmp' 'r_452' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%p_Result_5542 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2528, i32 31"   --->   Operation 500 'bitselect' 'p_Result_5542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2530)   --->   "%or_ln374_452 = or i1 %p_Result_5228, i1 %r_452"   --->   Operation 501 'or' 'or_ln374_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2530)   --->   "%and_ln374_708 = and i1 %or_ln374_452, i1 %p_Result_5541"   --->   Operation 502 'and' 'and_ln374_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2530)   --->   "%zext_ln377_708 = zext i1 %and_ln374_708"   --->   Operation 503 'zext' 'zext_ln377_708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 504 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2530 = add i16 %p_Val2_2529, i16 %zext_ln377_708"   --->   Operation 504 'add' 'p_Val2_2530' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%p_Result_5543 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2530, i32 15"   --->   Operation 505 'bitselect' 'p_Result_5543' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.12ns)   --->   "%xor_ln896_1106 = xor i1 %p_Result_5543, i1 1"   --->   Operation 506 'xor' 'xor_ln896_1106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.12ns)   --->   "%carry_913 = and i1 %p_Result_5542, i1 %xor_ln896_1106"   --->   Operation 507 'and' 'carry_913' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.12ns)   --->   "%Range1_all_zeros_706 = xor i1 %p_Result_5540, i1 1"   --->   Operation 508 'xor' 'Range1_all_zeros_706' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node overflow_646)   --->   "%deleted_zeros_706 = select i1 %carry_913, i1 %p_Result_5540, i1 %Range1_all_zeros_706"   --->   Operation 509 'select' 'deleted_zeros_706' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_658)   --->   "%deleted_ones_454 = select i1 %carry_913, i1 %Range1_all_zeros_706, i1 %p_Result_5540"   --->   Operation 510 'select' 'deleted_ones_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_658)   --->   "%xor_ln891_326 = xor i1 %p_Result_5542, i1 1"   --->   Operation 511 'xor' 'xor_ln891_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_658)   --->   "%or_ln891_326 = or i1 %p_Result_5543, i1 %xor_ln891_326"   --->   Operation 512 'or' 'or_ln891_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node overflow_646)   --->   "%xor_ln895_776 = xor i1 %deleted_zeros_706, i1 1"   --->   Operation 513 'xor' 'xor_ln895_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node overflow_646)   --->   "%or_ln895_646 = or i1 %p_Result_5543, i1 %xor_ln895_776"   --->   Operation 514 'or' 'or_ln895_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_646 = and i1 %or_ln895_646, i1 %Range1_all_zeros_706"   --->   Operation 515 'and' 'overflow_646' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_658)   --->   "%xor_ln896_1107 = xor i1 %deleted_ones_454, i1 1"   --->   Operation 516 'xor' 'xor_ln896_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_658)   --->   "%or_ln896_646 = or i1 %xor_ln896_1106, i1 %xor_ln896_1107"   --->   Operation 517 'or' 'or_ln896_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 518 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_658 = and i1 %or_ln891_326, i1 %or_ln896_646"   --->   Operation 518 'and' 'and_ln896_658' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_646)   --->   "%underflow_646 = and i1 %and_ln896_658, i1 %p_Result_5540"   --->   Operation 519 'and' 'underflow_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_646)   --->   "%select_ln346_776 = select i1 %overflow_646, i16 32767, i16 32768"   --->   Operation 520 'select' 'select_ln346_776' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_646)   --->   "%or_ln346_646 = or i1 %overflow_646, i1 %underflow_646"   --->   Operation 521 'or' 'or_ln346_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 522 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_646 = select i1 %or_ln346_646, i16 %select_ln346_776, i16 %p_Val2_2530"   --->   Operation 522 'select' 'select_ln346_646' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%p_Result_5544 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2531, i32 32"   --->   Operation 523 'bitselect' 'p_Result_5544' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2533)   --->   "%p_Val2_2532 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2531, i32 16, i32 31"   --->   Operation 524 'partselect' 'p_Val2_2532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2533)   --->   "%p_Result_5233 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2531, i32 16"   --->   Operation 525 'bitselect' 'p_Result_5233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2533)   --->   "%p_Result_5545 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2531, i32 15"   --->   Operation 526 'bitselect' 'p_Result_5545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln828_453 = trunc i33 %p_Val2_2531"   --->   Operation 527 'trunc' 'trunc_ln828_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 528 [1/1] (0.66ns)   --->   "%r_453 = icmp_ne  i15 %trunc_ln828_453, i15 0"   --->   Operation 528 'icmp' 'r_453' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 529 [1/1] (0.00ns)   --->   "%p_Result_5546 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2531, i32 31"   --->   Operation 529 'bitselect' 'p_Result_5546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2533)   --->   "%or_ln374_453 = or i1 %p_Result_5233, i1 %r_453"   --->   Operation 530 'or' 'or_ln374_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2533)   --->   "%and_ln374_709 = and i1 %or_ln374_453, i1 %p_Result_5545"   --->   Operation 531 'and' 'and_ln374_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2533)   --->   "%zext_ln377_709 = zext i1 %and_ln374_709"   --->   Operation 532 'zext' 'zext_ln377_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2533 = add i16 %p_Val2_2532, i16 %zext_ln377_709"   --->   Operation 533 'add' 'p_Val2_2533' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%p_Result_5547 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2533, i32 15"   --->   Operation 534 'bitselect' 'p_Result_5547' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.12ns)   --->   "%xor_ln896_1108 = xor i1 %p_Result_5547, i1 1"   --->   Operation 535 'xor' 'xor_ln896_1108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/1] (0.12ns)   --->   "%carry_915 = and i1 %p_Result_5546, i1 %xor_ln896_1108"   --->   Operation 536 'and' 'carry_915' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 537 [1/1] (0.12ns)   --->   "%Range1_all_zeros_707 = xor i1 %p_Result_5544, i1 1"   --->   Operation 537 'xor' 'Range1_all_zeros_707' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node overflow_647)   --->   "%deleted_zeros_707 = select i1 %carry_915, i1 %p_Result_5544, i1 %Range1_all_zeros_707"   --->   Operation 538 'select' 'deleted_zeros_707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_660)   --->   "%deleted_ones_455 = select i1 %carry_915, i1 %Range1_all_zeros_707, i1 %p_Result_5544"   --->   Operation 539 'select' 'deleted_ones_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_660)   --->   "%xor_ln891_327 = xor i1 %p_Result_5546, i1 1"   --->   Operation 540 'xor' 'xor_ln891_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_660)   --->   "%or_ln891_327 = or i1 %p_Result_5547, i1 %xor_ln891_327"   --->   Operation 541 'or' 'or_ln891_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node overflow_647)   --->   "%xor_ln895_777 = xor i1 %deleted_zeros_707, i1 1"   --->   Operation 542 'xor' 'xor_ln895_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node overflow_647)   --->   "%or_ln895_647 = or i1 %p_Result_5547, i1 %xor_ln895_777"   --->   Operation 543 'or' 'or_ln895_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_647 = and i1 %or_ln895_647, i1 %Range1_all_zeros_707"   --->   Operation 544 'and' 'overflow_647' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_660)   --->   "%xor_ln896_1109 = xor i1 %deleted_ones_455, i1 1"   --->   Operation 545 'xor' 'xor_ln896_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_660)   --->   "%or_ln896_647 = or i1 %xor_ln896_1108, i1 %xor_ln896_1109"   --->   Operation 546 'or' 'or_ln896_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_660 = and i1 %or_ln891_327, i1 %or_ln896_647"   --->   Operation 547 'and' 'and_ln896_660' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_647)   --->   "%underflow_647 = and i1 %and_ln896_660, i1 %p_Result_5544"   --->   Operation 548 'and' 'underflow_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_647)   --->   "%select_ln346_777 = select i1 %overflow_647, i16 32767, i16 32768"   --->   Operation 549 'select' 'select_ln346_777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_647)   --->   "%or_ln346_647 = or i1 %overflow_647, i1 %underflow_647"   --->   Operation 550 'or' 'or_ln346_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 551 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_647 = select i1 %or_ln346_647, i16 %select_ln346_777, i16 %p_Val2_2533"   --->   Operation 551 'select' 'select_ln346_647' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.44>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%h_newstate_13_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_13_read"   --->   Operation 552 'read' 'h_newstate_13_read_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%h_newstate_1213_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_1213_read"   --->   Operation 553 'read' 'h_newstate_1213_read_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_333 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_163"   --->   Operation 554 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_333' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_334 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_164"   --->   Operation 555 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_334' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.22ns)   --->   "%p_Val2_2534 = select i1 %reset_state_read, i33 %h_newstate_1213_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_333" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 556 'select' 'p_Val2_2534' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.22ns)   --->   "%p_Val2_2537 = select i1 %reset_state_read, i33 %h_newstate_13_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_334" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 557 'select' 'p_Val2_2537' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.00ns)   --->   "%qh_state_V_addr_136 = getelementptr i16 %qh_state_V, i64 0, i64 10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 558 'getelementptr' 'qh_state_V_addr_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 559 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_646, i6 %qh_state_V_addr_136" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 559 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%qh_state_V_addr_137 = getelementptr i16 %qh_state_V, i64 0, i64 11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 560 'getelementptr' 'qh_state_V_addr_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_647, i6 %qh_state_V_addr_137" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 561 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%p_Result_5548 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2534, i32 32"   --->   Operation 562 'bitselect' 'p_Result_5548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2536)   --->   "%p_Val2_2535 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2534, i32 16, i32 31"   --->   Operation 563 'partselect' 'p_Val2_2535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2536)   --->   "%p_Result_5238 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2534, i32 16"   --->   Operation 564 'bitselect' 'p_Result_5238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2536)   --->   "%p_Result_5549 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2534, i32 15"   --->   Operation 565 'bitselect' 'p_Result_5549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln828_454 = trunc i33 %p_Val2_2534"   --->   Operation 566 'trunc' 'trunc_ln828_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 567 [1/1] (0.66ns)   --->   "%r_454 = icmp_ne  i15 %trunc_ln828_454, i15 0"   --->   Operation 567 'icmp' 'r_454' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%p_Result_5550 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2534, i32 31"   --->   Operation 568 'bitselect' 'p_Result_5550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2536)   --->   "%or_ln374_454 = or i1 %p_Result_5238, i1 %r_454"   --->   Operation 569 'or' 'or_ln374_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2536)   --->   "%and_ln374_710 = and i1 %or_ln374_454, i1 %p_Result_5549"   --->   Operation 570 'and' 'and_ln374_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2536)   --->   "%zext_ln377_710 = zext i1 %and_ln374_710"   --->   Operation 571 'zext' 'zext_ln377_710' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2536 = add i16 %p_Val2_2535, i16 %zext_ln377_710"   --->   Operation 572 'add' 'p_Val2_2536' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%p_Result_5551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2536, i32 15"   --->   Operation 573 'bitselect' 'p_Result_5551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.12ns)   --->   "%xor_ln896_1110 = xor i1 %p_Result_5551, i1 1"   --->   Operation 574 'xor' 'xor_ln896_1110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/1] (0.12ns)   --->   "%carry_917 = and i1 %p_Result_5550, i1 %xor_ln896_1110"   --->   Operation 575 'and' 'carry_917' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.12ns)   --->   "%Range1_all_zeros_708 = xor i1 %p_Result_5548, i1 1"   --->   Operation 576 'xor' 'Range1_all_zeros_708' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node overflow_648)   --->   "%deleted_zeros_708 = select i1 %carry_917, i1 %p_Result_5548, i1 %Range1_all_zeros_708"   --->   Operation 577 'select' 'deleted_zeros_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_662)   --->   "%deleted_ones_456 = select i1 %carry_917, i1 %Range1_all_zeros_708, i1 %p_Result_5548"   --->   Operation 578 'select' 'deleted_ones_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_662)   --->   "%xor_ln891_328 = xor i1 %p_Result_5550, i1 1"   --->   Operation 579 'xor' 'xor_ln891_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_662)   --->   "%or_ln891_328 = or i1 %p_Result_5551, i1 %xor_ln891_328"   --->   Operation 580 'or' 'or_ln891_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node overflow_648)   --->   "%xor_ln895_778 = xor i1 %deleted_zeros_708, i1 1"   --->   Operation 581 'xor' 'xor_ln895_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node overflow_648)   --->   "%or_ln895_648 = or i1 %p_Result_5551, i1 %xor_ln895_778"   --->   Operation 582 'or' 'or_ln895_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_648 = and i1 %or_ln895_648, i1 %Range1_all_zeros_708"   --->   Operation 583 'and' 'overflow_648' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_662)   --->   "%xor_ln896_1111 = xor i1 %deleted_ones_456, i1 1"   --->   Operation 584 'xor' 'xor_ln896_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_662)   --->   "%or_ln896_648 = or i1 %xor_ln896_1110, i1 %xor_ln896_1111"   --->   Operation 585 'or' 'or_ln896_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_662 = and i1 %or_ln891_328, i1 %or_ln896_648"   --->   Operation 586 'and' 'and_ln896_662' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_648)   --->   "%underflow_648 = and i1 %and_ln896_662, i1 %p_Result_5548"   --->   Operation 587 'and' 'underflow_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_648)   --->   "%select_ln346_778 = select i1 %overflow_648, i16 32767, i16 32768"   --->   Operation 588 'select' 'select_ln346_778' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_648)   --->   "%or_ln346_648 = or i1 %overflow_648, i1 %underflow_648"   --->   Operation 589 'or' 'or_ln346_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_648 = select i1 %or_ln346_648, i16 %select_ln346_778, i16 %p_Val2_2536"   --->   Operation 590 'select' 'select_ln346_648' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.00ns)   --->   "%p_Result_5552 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2537, i32 32"   --->   Operation 591 'bitselect' 'p_Result_5552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2539)   --->   "%p_Val2_2538 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2537, i32 16, i32 31"   --->   Operation 592 'partselect' 'p_Val2_2538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2539)   --->   "%p_Result_5243 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2537, i32 16"   --->   Operation 593 'bitselect' 'p_Result_5243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2539)   --->   "%p_Result_5553 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2537, i32 15"   --->   Operation 594 'bitselect' 'p_Result_5553' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln828_455 = trunc i33 %p_Val2_2537"   --->   Operation 595 'trunc' 'trunc_ln828_455' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.66ns)   --->   "%r_455 = icmp_ne  i15 %trunc_ln828_455, i15 0"   --->   Operation 596 'icmp' 'r_455' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%p_Result_5554 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2537, i32 31"   --->   Operation 597 'bitselect' 'p_Result_5554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2539)   --->   "%or_ln374_455 = or i1 %p_Result_5243, i1 %r_455"   --->   Operation 598 'or' 'or_ln374_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2539)   --->   "%and_ln374_711 = and i1 %or_ln374_455, i1 %p_Result_5553"   --->   Operation 599 'and' 'and_ln374_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2539)   --->   "%zext_ln377_711 = zext i1 %and_ln374_711"   --->   Operation 600 'zext' 'zext_ln377_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 601 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2539 = add i16 %p_Val2_2538, i16 %zext_ln377_711"   --->   Operation 601 'add' 'p_Val2_2539' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (0.00ns)   --->   "%p_Result_5555 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2539, i32 15"   --->   Operation 602 'bitselect' 'p_Result_5555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 603 [1/1] (0.12ns)   --->   "%xor_ln896_1112 = xor i1 %p_Result_5555, i1 1"   --->   Operation 603 'xor' 'xor_ln896_1112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.12ns)   --->   "%carry_919 = and i1 %p_Result_5554, i1 %xor_ln896_1112"   --->   Operation 604 'and' 'carry_919' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.12ns)   --->   "%Range1_all_zeros_709 = xor i1 %p_Result_5552, i1 1"   --->   Operation 605 'xor' 'Range1_all_zeros_709' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node overflow_649)   --->   "%deleted_zeros_709 = select i1 %carry_919, i1 %p_Result_5552, i1 %Range1_all_zeros_709"   --->   Operation 606 'select' 'deleted_zeros_709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_664)   --->   "%deleted_ones_457 = select i1 %carry_919, i1 %Range1_all_zeros_709, i1 %p_Result_5552"   --->   Operation 607 'select' 'deleted_ones_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_664)   --->   "%xor_ln891_329 = xor i1 %p_Result_5554, i1 1"   --->   Operation 608 'xor' 'xor_ln891_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_664)   --->   "%or_ln891_329 = or i1 %p_Result_5555, i1 %xor_ln891_329"   --->   Operation 609 'or' 'or_ln891_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node overflow_649)   --->   "%xor_ln895_779 = xor i1 %deleted_zeros_709, i1 1"   --->   Operation 610 'xor' 'xor_ln895_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node overflow_649)   --->   "%or_ln895_649 = or i1 %p_Result_5555, i1 %xor_ln895_779"   --->   Operation 611 'or' 'or_ln895_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_649 = and i1 %or_ln895_649, i1 %Range1_all_zeros_709"   --->   Operation 612 'and' 'overflow_649' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_664)   --->   "%xor_ln896_1113 = xor i1 %deleted_ones_457, i1 1"   --->   Operation 613 'xor' 'xor_ln896_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_664)   --->   "%or_ln896_649 = or i1 %xor_ln896_1112, i1 %xor_ln896_1113"   --->   Operation 614 'or' 'or_ln896_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_664 = and i1 %or_ln891_329, i1 %or_ln896_649"   --->   Operation 615 'and' 'and_ln896_664' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_649)   --->   "%underflow_649 = and i1 %and_ln896_664, i1 %p_Result_5552"   --->   Operation 616 'and' 'underflow_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_649)   --->   "%select_ln346_779 = select i1 %overflow_649, i16 32767, i16 32768"   --->   Operation 617 'select' 'select_ln346_779' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_649)   --->   "%or_ln346_649 = or i1 %overflow_649, i1 %underflow_649"   --->   Operation 618 'or' 'or_ln346_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 619 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_649 = select i1 %or_ln346_649, i16 %select_ln346_779, i16 %p_Val2_2539"   --->   Operation 619 'select' 'select_ln346_649' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.44>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%h_newstate_15_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_15_read"   --->   Operation 620 'read' 'h_newstate_15_read_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%h_newstate_14_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_14_read"   --->   Operation 621 'read' 'h_newstate_14_read_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_335 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_165"   --->   Operation 622 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_335' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_336 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_166"   --->   Operation 623 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_336' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.22ns)   --->   "%p_Val2_2540 = select i1 %reset_state_read, i33 %h_newstate_14_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_335" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 624 'select' 'p_Val2_2540' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.22ns)   --->   "%p_Val2_2543 = select i1 %reset_state_read, i33 %h_newstate_15_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_336" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 625 'select' 'p_Val2_2543' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%qh_state_V_addr_138 = getelementptr i16 %qh_state_V, i64 0, i64 12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 626 'getelementptr' 'qh_state_V_addr_138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_648, i6 %qh_state_V_addr_138" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 627 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%qh_state_V_addr_139 = getelementptr i16 %qh_state_V, i64 0, i64 13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 628 'getelementptr' 'qh_state_V_addr_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_649, i6 %qh_state_V_addr_139" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 629 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%p_Result_5556 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2540, i32 32"   --->   Operation 630 'bitselect' 'p_Result_5556' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2542)   --->   "%p_Val2_2541 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2540, i32 16, i32 31"   --->   Operation 631 'partselect' 'p_Val2_2541' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2542)   --->   "%p_Result_5248 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2540, i32 16"   --->   Operation 632 'bitselect' 'p_Result_5248' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2542)   --->   "%p_Result_5557 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2540, i32 15"   --->   Operation 633 'bitselect' 'p_Result_5557' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln828_456 = trunc i33 %p_Val2_2540"   --->   Operation 634 'trunc' 'trunc_ln828_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.66ns)   --->   "%r_456 = icmp_ne  i15 %trunc_ln828_456, i15 0"   --->   Operation 635 'icmp' 'r_456' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%p_Result_5558 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2540, i32 31"   --->   Operation 636 'bitselect' 'p_Result_5558' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2542)   --->   "%or_ln374_456 = or i1 %p_Result_5248, i1 %r_456"   --->   Operation 637 'or' 'or_ln374_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2542)   --->   "%and_ln374_712 = and i1 %or_ln374_456, i1 %p_Result_5557"   --->   Operation 638 'and' 'and_ln374_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2542)   --->   "%zext_ln377_712 = zext i1 %and_ln374_712"   --->   Operation 639 'zext' 'zext_ln377_712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 640 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2542 = add i16 %p_Val2_2541, i16 %zext_ln377_712"   --->   Operation 640 'add' 'p_Val2_2542' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%p_Result_5559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2542, i32 15"   --->   Operation 641 'bitselect' 'p_Result_5559' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.12ns)   --->   "%xor_ln896_1114 = xor i1 %p_Result_5559, i1 1"   --->   Operation 642 'xor' 'xor_ln896_1114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [1/1] (0.12ns)   --->   "%carry_921 = and i1 %p_Result_5558, i1 %xor_ln896_1114"   --->   Operation 643 'and' 'carry_921' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 644 [1/1] (0.12ns)   --->   "%Range1_all_zeros_710 = xor i1 %p_Result_5556, i1 1"   --->   Operation 644 'xor' 'Range1_all_zeros_710' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node overflow_650)   --->   "%deleted_zeros_710 = select i1 %carry_921, i1 %p_Result_5556, i1 %Range1_all_zeros_710"   --->   Operation 645 'select' 'deleted_zeros_710' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_666)   --->   "%deleted_ones_458 = select i1 %carry_921, i1 %Range1_all_zeros_710, i1 %p_Result_5556"   --->   Operation 646 'select' 'deleted_ones_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_666)   --->   "%xor_ln891_330 = xor i1 %p_Result_5558, i1 1"   --->   Operation 647 'xor' 'xor_ln891_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_666)   --->   "%or_ln891_330 = or i1 %p_Result_5559, i1 %xor_ln891_330"   --->   Operation 648 'or' 'or_ln891_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node overflow_650)   --->   "%xor_ln895_780 = xor i1 %deleted_zeros_710, i1 1"   --->   Operation 649 'xor' 'xor_ln895_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node overflow_650)   --->   "%or_ln895_650 = or i1 %p_Result_5559, i1 %xor_ln895_780"   --->   Operation 650 'or' 'or_ln895_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_650 = and i1 %or_ln895_650, i1 %Range1_all_zeros_710"   --->   Operation 651 'and' 'overflow_650' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_666)   --->   "%xor_ln896_1115 = xor i1 %deleted_ones_458, i1 1"   --->   Operation 652 'xor' 'xor_ln896_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_666)   --->   "%or_ln896_650 = or i1 %xor_ln896_1114, i1 %xor_ln896_1115"   --->   Operation 653 'or' 'or_ln896_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_666 = and i1 %or_ln891_330, i1 %or_ln896_650"   --->   Operation 654 'and' 'and_ln896_666' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_650)   --->   "%underflow_650 = and i1 %and_ln896_666, i1 %p_Result_5556"   --->   Operation 655 'and' 'underflow_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_650)   --->   "%select_ln346_780 = select i1 %overflow_650, i16 32767, i16 32768"   --->   Operation 656 'select' 'select_ln346_780' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_650)   --->   "%or_ln346_650 = or i1 %overflow_650, i1 %underflow_650"   --->   Operation 657 'or' 'or_ln346_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_650 = select i1 %or_ln346_650, i16 %select_ln346_780, i16 %p_Val2_2542"   --->   Operation 658 'select' 'select_ln346_650' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%p_Result_5560 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2543, i32 32"   --->   Operation 659 'bitselect' 'p_Result_5560' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2545)   --->   "%p_Val2_2544 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2543, i32 16, i32 31"   --->   Operation 660 'partselect' 'p_Val2_2544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2545)   --->   "%p_Result_5253 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2543, i32 16"   --->   Operation 661 'bitselect' 'p_Result_5253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2545)   --->   "%p_Result_5561 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2543, i32 15"   --->   Operation 662 'bitselect' 'p_Result_5561' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln828_457 = trunc i33 %p_Val2_2543"   --->   Operation 663 'trunc' 'trunc_ln828_457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (0.66ns)   --->   "%r_457 = icmp_ne  i15 %trunc_ln828_457, i15 0"   --->   Operation 664 'icmp' 'r_457' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (0.00ns)   --->   "%p_Result_5562 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2543, i32 31"   --->   Operation 665 'bitselect' 'p_Result_5562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2545)   --->   "%or_ln374_457 = or i1 %p_Result_5253, i1 %r_457"   --->   Operation 666 'or' 'or_ln374_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2545)   --->   "%and_ln374_713 = and i1 %or_ln374_457, i1 %p_Result_5561"   --->   Operation 667 'and' 'and_ln374_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2545)   --->   "%zext_ln377_713 = zext i1 %and_ln374_713"   --->   Operation 668 'zext' 'zext_ln377_713' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2545 = add i16 %p_Val2_2544, i16 %zext_ln377_713"   --->   Operation 669 'add' 'p_Val2_2545' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%p_Result_5563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2545, i32 15"   --->   Operation 670 'bitselect' 'p_Result_5563' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.12ns)   --->   "%xor_ln896_1116 = xor i1 %p_Result_5563, i1 1"   --->   Operation 671 'xor' 'xor_ln896_1116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 672 [1/1] (0.12ns)   --->   "%carry_923 = and i1 %p_Result_5562, i1 %xor_ln896_1116"   --->   Operation 672 'and' 'carry_923' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [1/1] (0.12ns)   --->   "%Range1_all_zeros_711 = xor i1 %p_Result_5560, i1 1"   --->   Operation 673 'xor' 'Range1_all_zeros_711' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node overflow_651)   --->   "%deleted_zeros_711 = select i1 %carry_923, i1 %p_Result_5560, i1 %Range1_all_zeros_711"   --->   Operation 674 'select' 'deleted_zeros_711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_668)   --->   "%deleted_ones_459 = select i1 %carry_923, i1 %Range1_all_zeros_711, i1 %p_Result_5560"   --->   Operation 675 'select' 'deleted_ones_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_668)   --->   "%xor_ln891_331 = xor i1 %p_Result_5562, i1 1"   --->   Operation 676 'xor' 'xor_ln891_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_668)   --->   "%or_ln891_331 = or i1 %p_Result_5563, i1 %xor_ln891_331"   --->   Operation 677 'or' 'or_ln891_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node overflow_651)   --->   "%xor_ln895_781 = xor i1 %deleted_zeros_711, i1 1"   --->   Operation 678 'xor' 'xor_ln895_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node overflow_651)   --->   "%or_ln895_651 = or i1 %p_Result_5563, i1 %xor_ln895_781"   --->   Operation 679 'or' 'or_ln895_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_651 = and i1 %or_ln895_651, i1 %Range1_all_zeros_711"   --->   Operation 680 'and' 'overflow_651' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_668)   --->   "%xor_ln896_1117 = xor i1 %deleted_ones_459, i1 1"   --->   Operation 681 'xor' 'xor_ln896_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_668)   --->   "%or_ln896_651 = or i1 %xor_ln896_1116, i1 %xor_ln896_1117"   --->   Operation 682 'or' 'or_ln896_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_668 = and i1 %or_ln891_331, i1 %or_ln896_651"   --->   Operation 683 'and' 'and_ln896_668' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_651)   --->   "%underflow_651 = and i1 %and_ln896_668, i1 %p_Result_5560"   --->   Operation 684 'and' 'underflow_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_651)   --->   "%select_ln346_781 = select i1 %overflow_651, i16 32767, i16 32768"   --->   Operation 685 'select' 'select_ln346_781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_651)   --->   "%or_ln346_651 = or i1 %overflow_651, i1 %underflow_651"   --->   Operation 686 'or' 'or_ln346_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_651 = select i1 %or_ln346_651, i16 %select_ln346_781, i16 %p_Val2_2545"   --->   Operation 687 'select' 'select_ln346_651' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.44>
ST_9 : Operation 688 [1/1] (0.00ns)   --->   "%h_newstate_17_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_17_read"   --->   Operation 688 'read' 'h_newstate_17_read_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 689 [1/1] (0.00ns)   --->   "%h_newstate_16_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_16_read"   --->   Operation 689 'read' 'h_newstate_16_read_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 690 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_337 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_167"   --->   Operation 690 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_337' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_9 : Operation 691 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_338 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_168"   --->   Operation 691 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_338' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_9 : Operation 692 [1/1] (0.22ns)   --->   "%p_Val2_2546 = select i1 %reset_state_read, i33 %h_newstate_16_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_337" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 692 'select' 'p_Val2_2546' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 693 [1/1] (0.22ns)   --->   "%p_Val2_2549 = select i1 %reset_state_read, i33 %h_newstate_17_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_338" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 693 'select' 'p_Val2_2549' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 694 [1/1] (0.00ns)   --->   "%qh_state_V_addr_140 = getelementptr i16 %qh_state_V, i64 0, i64 14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 694 'getelementptr' 'qh_state_V_addr_140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 695 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_650, i6 %qh_state_V_addr_140" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 695 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 696 [1/1] (0.00ns)   --->   "%qh_state_V_addr_141 = getelementptr i16 %qh_state_V, i64 0, i64 15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 696 'getelementptr' 'qh_state_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 697 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_651, i6 %qh_state_V_addr_141" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 697 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 698 [1/1] (0.00ns)   --->   "%p_Result_5564 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2546, i32 32"   --->   Operation 698 'bitselect' 'p_Result_5564' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2548)   --->   "%p_Val2_2547 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2546, i32 16, i32 31"   --->   Operation 699 'partselect' 'p_Val2_2547' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2548)   --->   "%p_Result_5258 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2546, i32 16"   --->   Operation 700 'bitselect' 'p_Result_5258' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2548)   --->   "%p_Result_5565 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2546, i32 15"   --->   Operation 701 'bitselect' 'p_Result_5565' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln828_458 = trunc i33 %p_Val2_2546"   --->   Operation 702 'trunc' 'trunc_ln828_458' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.66ns)   --->   "%r_458 = icmp_ne  i15 %trunc_ln828_458, i15 0"   --->   Operation 703 'icmp' 'r_458' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%p_Result_5566 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2546, i32 31"   --->   Operation 704 'bitselect' 'p_Result_5566' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2548)   --->   "%or_ln374_458 = or i1 %p_Result_5258, i1 %r_458"   --->   Operation 705 'or' 'or_ln374_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2548)   --->   "%and_ln374_714 = and i1 %or_ln374_458, i1 %p_Result_5565"   --->   Operation 706 'and' 'and_ln374_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2548)   --->   "%zext_ln377_714 = zext i1 %and_ln374_714"   --->   Operation 707 'zext' 'zext_ln377_714' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2548 = add i16 %p_Val2_2547, i16 %zext_ln377_714"   --->   Operation 708 'add' 'p_Val2_2548' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 709 [1/1] (0.00ns)   --->   "%p_Result_5567 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2548, i32 15"   --->   Operation 709 'bitselect' 'p_Result_5567' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 710 [1/1] (0.12ns)   --->   "%xor_ln896_1118 = xor i1 %p_Result_5567, i1 1"   --->   Operation 710 'xor' 'xor_ln896_1118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 711 [1/1] (0.12ns)   --->   "%carry_925 = and i1 %p_Result_5566, i1 %xor_ln896_1118"   --->   Operation 711 'and' 'carry_925' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 712 [1/1] (0.12ns)   --->   "%Range1_all_zeros_712 = xor i1 %p_Result_5564, i1 1"   --->   Operation 712 'xor' 'Range1_all_zeros_712' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node overflow_652)   --->   "%deleted_zeros_712 = select i1 %carry_925, i1 %p_Result_5564, i1 %Range1_all_zeros_712"   --->   Operation 713 'select' 'deleted_zeros_712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_670)   --->   "%deleted_ones_460 = select i1 %carry_925, i1 %Range1_all_zeros_712, i1 %p_Result_5564"   --->   Operation 714 'select' 'deleted_ones_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_670)   --->   "%xor_ln891_332 = xor i1 %p_Result_5566, i1 1"   --->   Operation 715 'xor' 'xor_ln891_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_670)   --->   "%or_ln891_332 = or i1 %p_Result_5567, i1 %xor_ln891_332"   --->   Operation 716 'or' 'or_ln891_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node overflow_652)   --->   "%xor_ln895_782 = xor i1 %deleted_zeros_712, i1 1"   --->   Operation 717 'xor' 'xor_ln895_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node overflow_652)   --->   "%or_ln895_652 = or i1 %p_Result_5567, i1 %xor_ln895_782"   --->   Operation 718 'or' 'or_ln895_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_652 = and i1 %or_ln895_652, i1 %Range1_all_zeros_712"   --->   Operation 719 'and' 'overflow_652' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_670)   --->   "%xor_ln896_1119 = xor i1 %deleted_ones_460, i1 1"   --->   Operation 720 'xor' 'xor_ln896_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_670)   --->   "%or_ln896_652 = or i1 %xor_ln896_1118, i1 %xor_ln896_1119"   --->   Operation 721 'or' 'or_ln896_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_670 = and i1 %or_ln891_332, i1 %or_ln896_652"   --->   Operation 722 'and' 'and_ln896_670' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_652)   --->   "%underflow_652 = and i1 %and_ln896_670, i1 %p_Result_5564"   --->   Operation 723 'and' 'underflow_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_652)   --->   "%select_ln346_782 = select i1 %overflow_652, i16 32767, i16 32768"   --->   Operation 724 'select' 'select_ln346_782' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_652)   --->   "%or_ln346_652 = or i1 %overflow_652, i1 %underflow_652"   --->   Operation 725 'or' 'or_ln346_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 726 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_652 = select i1 %or_ln346_652, i16 %select_ln346_782, i16 %p_Val2_2548"   --->   Operation 726 'select' 'select_ln346_652' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%p_Result_5568 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2549, i32 32"   --->   Operation 727 'bitselect' 'p_Result_5568' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2551)   --->   "%p_Val2_2550 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2549, i32 16, i32 31"   --->   Operation 728 'partselect' 'p_Val2_2550' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2551)   --->   "%p_Result_5263 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2549, i32 16"   --->   Operation 729 'bitselect' 'p_Result_5263' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2551)   --->   "%p_Result_5569 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2549, i32 15"   --->   Operation 730 'bitselect' 'p_Result_5569' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln828_459 = trunc i33 %p_Val2_2549"   --->   Operation 731 'trunc' 'trunc_ln828_459' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 732 [1/1] (0.66ns)   --->   "%r_459 = icmp_ne  i15 %trunc_ln828_459, i15 0"   --->   Operation 732 'icmp' 'r_459' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%p_Result_5570 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2549, i32 31"   --->   Operation 733 'bitselect' 'p_Result_5570' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2551)   --->   "%or_ln374_459 = or i1 %p_Result_5263, i1 %r_459"   --->   Operation 734 'or' 'or_ln374_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2551)   --->   "%and_ln374_715 = and i1 %or_ln374_459, i1 %p_Result_5569"   --->   Operation 735 'and' 'and_ln374_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2551)   --->   "%zext_ln377_715 = zext i1 %and_ln374_715"   --->   Operation 736 'zext' 'zext_ln377_715' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 737 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2551 = add i16 %p_Val2_2550, i16 %zext_ln377_715"   --->   Operation 737 'add' 'p_Val2_2551' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%p_Result_5571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2551, i32 15"   --->   Operation 738 'bitselect' 'p_Result_5571' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.12ns)   --->   "%xor_ln896_1120 = xor i1 %p_Result_5571, i1 1"   --->   Operation 739 'xor' 'xor_ln896_1120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [1/1] (0.12ns)   --->   "%carry_927 = and i1 %p_Result_5570, i1 %xor_ln896_1120"   --->   Operation 740 'and' 'carry_927' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [1/1] (0.12ns)   --->   "%Range1_all_zeros_713 = xor i1 %p_Result_5568, i1 1"   --->   Operation 741 'xor' 'Range1_all_zeros_713' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node overflow_653)   --->   "%deleted_zeros_713 = select i1 %carry_927, i1 %p_Result_5568, i1 %Range1_all_zeros_713"   --->   Operation 742 'select' 'deleted_zeros_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_672)   --->   "%deleted_ones_461 = select i1 %carry_927, i1 %Range1_all_zeros_713, i1 %p_Result_5568"   --->   Operation 743 'select' 'deleted_ones_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_672)   --->   "%xor_ln891_333 = xor i1 %p_Result_5570, i1 1"   --->   Operation 744 'xor' 'xor_ln891_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_672)   --->   "%or_ln891_333 = or i1 %p_Result_5571, i1 %xor_ln891_333"   --->   Operation 745 'or' 'or_ln891_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node overflow_653)   --->   "%xor_ln895_783 = xor i1 %deleted_zeros_713, i1 1"   --->   Operation 746 'xor' 'xor_ln895_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node overflow_653)   --->   "%or_ln895_653 = or i1 %p_Result_5571, i1 %xor_ln895_783"   --->   Operation 747 'or' 'or_ln895_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_653 = and i1 %or_ln895_653, i1 %Range1_all_zeros_713"   --->   Operation 748 'and' 'overflow_653' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_672)   --->   "%xor_ln896_1121 = xor i1 %deleted_ones_461, i1 1"   --->   Operation 749 'xor' 'xor_ln896_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_672)   --->   "%or_ln896_653 = or i1 %xor_ln896_1120, i1 %xor_ln896_1121"   --->   Operation 750 'or' 'or_ln896_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_672 = and i1 %or_ln891_333, i1 %or_ln896_653"   --->   Operation 751 'and' 'and_ln896_672' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_653)   --->   "%underflow_653 = and i1 %and_ln896_672, i1 %p_Result_5568"   --->   Operation 752 'and' 'underflow_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_653)   --->   "%select_ln346_783 = select i1 %overflow_653, i16 32767, i16 32768"   --->   Operation 753 'select' 'select_ln346_783' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_653)   --->   "%or_ln346_653 = or i1 %overflow_653, i1 %underflow_653"   --->   Operation 754 'or' 'or_ln346_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_653 = select i1 %or_ln346_653, i16 %select_ln346_783, i16 %p_Val2_2551"   --->   Operation 755 'select' 'select_ln346_653' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.44>
ST_10 : Operation 756 [1/1] (0.00ns)   --->   "%h_newstate_19_read402 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_19_read"   --->   Operation 756 'read' 'h_newstate_19_read402' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 757 [1/1] (0.00ns)   --->   "%h_newstate_18_read401 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_18_read"   --->   Operation 757 'read' 'h_newstate_18_read401' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 758 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_339 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_169"   --->   Operation 758 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_339' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_10 : Operation 759 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_340 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_170"   --->   Operation 759 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_340' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_10 : Operation 760 [1/1] (0.22ns)   --->   "%p_Val2_2552 = select i1 %reset_state_read, i33 %h_newstate_18_read401, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_339" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 760 'select' 'p_Val2_2552' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 761 [1/1] (0.22ns)   --->   "%p_Val2_2555 = select i1 %reset_state_read, i33 %h_newstate_19_read402, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_340" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 761 'select' 'p_Val2_2555' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 762 [1/1] (0.00ns)   --->   "%qh_state_V_addr_142 = getelementptr i16 %qh_state_V, i64 0, i64 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 762 'getelementptr' 'qh_state_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 763 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_652, i6 %qh_state_V_addr_142" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 763 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 764 [1/1] (0.00ns)   --->   "%qh_state_V_addr_143 = getelementptr i16 %qh_state_V, i64 0, i64 17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 764 'getelementptr' 'qh_state_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 765 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_653, i6 %qh_state_V_addr_143" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 765 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 766 [1/1] (0.00ns)   --->   "%p_Result_5572 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2552, i32 32"   --->   Operation 766 'bitselect' 'p_Result_5572' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2554)   --->   "%p_Val2_2553 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2552, i32 16, i32 31"   --->   Operation 767 'partselect' 'p_Val2_2553' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2554)   --->   "%p_Result_5268 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2552, i32 16"   --->   Operation 768 'bitselect' 'p_Result_5268' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2554)   --->   "%p_Result_5573 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2552, i32 15"   --->   Operation 769 'bitselect' 'p_Result_5573' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln828_460 = trunc i33 %p_Val2_2552"   --->   Operation 770 'trunc' 'trunc_ln828_460' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 771 [1/1] (0.66ns)   --->   "%r_460 = icmp_ne  i15 %trunc_ln828_460, i15 0"   --->   Operation 771 'icmp' 'r_460' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 772 [1/1] (0.00ns)   --->   "%p_Result_5574 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2552, i32 31"   --->   Operation 772 'bitselect' 'p_Result_5574' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2554)   --->   "%or_ln374_460 = or i1 %p_Result_5268, i1 %r_460"   --->   Operation 773 'or' 'or_ln374_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2554)   --->   "%and_ln374_716 = and i1 %or_ln374_460, i1 %p_Result_5573"   --->   Operation 774 'and' 'and_ln374_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2554)   --->   "%zext_ln377_716 = zext i1 %and_ln374_716"   --->   Operation 775 'zext' 'zext_ln377_716' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 776 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2554 = add i16 %p_Val2_2553, i16 %zext_ln377_716"   --->   Operation 776 'add' 'p_Val2_2554' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 777 [1/1] (0.00ns)   --->   "%p_Result_5575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2554, i32 15"   --->   Operation 777 'bitselect' 'p_Result_5575' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 778 [1/1] (0.12ns)   --->   "%xor_ln896_1122 = xor i1 %p_Result_5575, i1 1"   --->   Operation 778 'xor' 'xor_ln896_1122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 779 [1/1] (0.12ns)   --->   "%carry_929 = and i1 %p_Result_5574, i1 %xor_ln896_1122"   --->   Operation 779 'and' 'carry_929' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 780 [1/1] (0.12ns)   --->   "%Range1_all_zeros_714 = xor i1 %p_Result_5572, i1 1"   --->   Operation 780 'xor' 'Range1_all_zeros_714' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node overflow_654)   --->   "%deleted_zeros_714 = select i1 %carry_929, i1 %p_Result_5572, i1 %Range1_all_zeros_714"   --->   Operation 781 'select' 'deleted_zeros_714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_674)   --->   "%deleted_ones_462 = select i1 %carry_929, i1 %Range1_all_zeros_714, i1 %p_Result_5572"   --->   Operation 782 'select' 'deleted_ones_462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_674)   --->   "%xor_ln891_334 = xor i1 %p_Result_5574, i1 1"   --->   Operation 783 'xor' 'xor_ln891_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_674)   --->   "%or_ln891_334 = or i1 %p_Result_5575, i1 %xor_ln891_334"   --->   Operation 784 'or' 'or_ln891_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node overflow_654)   --->   "%xor_ln895_784 = xor i1 %deleted_zeros_714, i1 1"   --->   Operation 785 'xor' 'xor_ln895_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node overflow_654)   --->   "%or_ln895_654 = or i1 %p_Result_5575, i1 %xor_ln895_784"   --->   Operation 786 'or' 'or_ln895_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 787 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_654 = and i1 %or_ln895_654, i1 %Range1_all_zeros_714"   --->   Operation 787 'and' 'overflow_654' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_674)   --->   "%xor_ln896_1123 = xor i1 %deleted_ones_462, i1 1"   --->   Operation 788 'xor' 'xor_ln896_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_674)   --->   "%or_ln896_654 = or i1 %xor_ln896_1122, i1 %xor_ln896_1123"   --->   Operation 789 'or' 'or_ln896_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 790 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_674 = and i1 %or_ln891_334, i1 %or_ln896_654"   --->   Operation 790 'and' 'and_ln896_674' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_654)   --->   "%underflow_654 = and i1 %and_ln896_674, i1 %p_Result_5572"   --->   Operation 791 'and' 'underflow_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_654)   --->   "%select_ln346_784 = select i1 %overflow_654, i16 32767, i16 32768"   --->   Operation 792 'select' 'select_ln346_784' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_654)   --->   "%or_ln346_654 = or i1 %overflow_654, i1 %underflow_654"   --->   Operation 793 'or' 'or_ln346_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 794 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_654 = select i1 %or_ln346_654, i16 %select_ln346_784, i16 %p_Val2_2554"   --->   Operation 794 'select' 'select_ln346_654' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 795 [1/1] (0.00ns)   --->   "%p_Result_5576 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2555, i32 32"   --->   Operation 795 'bitselect' 'p_Result_5576' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2557)   --->   "%p_Val2_2556 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2555, i32 16, i32 31"   --->   Operation 796 'partselect' 'p_Val2_2556' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2557)   --->   "%p_Result_5273 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2555, i32 16"   --->   Operation 797 'bitselect' 'p_Result_5273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2557)   --->   "%p_Result_5577 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2555, i32 15"   --->   Operation 798 'bitselect' 'p_Result_5577' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln828_461 = trunc i33 %p_Val2_2555"   --->   Operation 799 'trunc' 'trunc_ln828_461' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 800 [1/1] (0.66ns)   --->   "%r_461 = icmp_ne  i15 %trunc_ln828_461, i15 0"   --->   Operation 800 'icmp' 'r_461' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 801 [1/1] (0.00ns)   --->   "%p_Result_5578 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2555, i32 31"   --->   Operation 801 'bitselect' 'p_Result_5578' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2557)   --->   "%or_ln374_461 = or i1 %p_Result_5273, i1 %r_461"   --->   Operation 802 'or' 'or_ln374_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2557)   --->   "%and_ln374_717 = and i1 %or_ln374_461, i1 %p_Result_5577"   --->   Operation 803 'and' 'and_ln374_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2557)   --->   "%zext_ln377_717 = zext i1 %and_ln374_717"   --->   Operation 804 'zext' 'zext_ln377_717' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 805 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2557 = add i16 %p_Val2_2556, i16 %zext_ln377_717"   --->   Operation 805 'add' 'p_Val2_2557' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 806 [1/1] (0.00ns)   --->   "%p_Result_5579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2557, i32 15"   --->   Operation 806 'bitselect' 'p_Result_5579' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 807 [1/1] (0.12ns)   --->   "%xor_ln896_1124 = xor i1 %p_Result_5579, i1 1"   --->   Operation 807 'xor' 'xor_ln896_1124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 808 [1/1] (0.12ns)   --->   "%carry_931 = and i1 %p_Result_5578, i1 %xor_ln896_1124"   --->   Operation 808 'and' 'carry_931' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 809 [1/1] (0.12ns)   --->   "%Range1_all_zeros_715 = xor i1 %p_Result_5576, i1 1"   --->   Operation 809 'xor' 'Range1_all_zeros_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node overflow_655)   --->   "%deleted_zeros_715 = select i1 %carry_931, i1 %p_Result_5576, i1 %Range1_all_zeros_715"   --->   Operation 810 'select' 'deleted_zeros_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_676)   --->   "%deleted_ones_463 = select i1 %carry_931, i1 %Range1_all_zeros_715, i1 %p_Result_5576"   --->   Operation 811 'select' 'deleted_ones_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_676)   --->   "%xor_ln891_335 = xor i1 %p_Result_5578, i1 1"   --->   Operation 812 'xor' 'xor_ln891_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_676)   --->   "%or_ln891_335 = or i1 %p_Result_5579, i1 %xor_ln891_335"   --->   Operation 813 'or' 'or_ln891_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node overflow_655)   --->   "%xor_ln895_785 = xor i1 %deleted_zeros_715, i1 1"   --->   Operation 814 'xor' 'xor_ln895_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node overflow_655)   --->   "%or_ln895_655 = or i1 %p_Result_5579, i1 %xor_ln895_785"   --->   Operation 815 'or' 'or_ln895_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 816 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_655 = and i1 %or_ln895_655, i1 %Range1_all_zeros_715"   --->   Operation 816 'and' 'overflow_655' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_676)   --->   "%xor_ln896_1125 = xor i1 %deleted_ones_463, i1 1"   --->   Operation 817 'xor' 'xor_ln896_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_676)   --->   "%or_ln896_655 = or i1 %xor_ln896_1124, i1 %xor_ln896_1125"   --->   Operation 818 'or' 'or_ln896_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_676 = and i1 %or_ln891_335, i1 %or_ln896_655"   --->   Operation 819 'and' 'and_ln896_676' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_655)   --->   "%underflow_655 = and i1 %and_ln896_676, i1 %p_Result_5576"   --->   Operation 820 'and' 'underflow_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_655)   --->   "%select_ln346_785 = select i1 %overflow_655, i16 32767, i16 32768"   --->   Operation 821 'select' 'select_ln346_785' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_655)   --->   "%or_ln346_655 = or i1 %overflow_655, i1 %underflow_655"   --->   Operation 822 'or' 'or_ln346_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_655 = select i1 %or_ln346_655, i16 %select_ln346_785, i16 %p_Val2_2557"   --->   Operation 823 'select' 'select_ln346_655' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.44>
ST_11 : Operation 824 [1/1] (0.00ns)   --->   "%h_newstate_21_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_21_read"   --->   Operation 824 'read' 'h_newstate_21_read_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 825 [1/1] (0.00ns)   --->   "%h_newstate_20_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_20_read"   --->   Operation 825 'read' 'h_newstate_20_read_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 826 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_341 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_171"   --->   Operation 826 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_341' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_11 : Operation 827 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_342 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_172"   --->   Operation 827 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_342' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_11 : Operation 828 [1/1] (0.22ns)   --->   "%p_Val2_2558 = select i1 %reset_state_read, i33 %h_newstate_20_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_341" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 828 'select' 'p_Val2_2558' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 829 [1/1] (0.22ns)   --->   "%p_Val2_2561 = select i1 %reset_state_read, i33 %h_newstate_21_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_342" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 829 'select' 'p_Val2_2561' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 830 [1/1] (0.00ns)   --->   "%qh_state_V_addr_144 = getelementptr i16 %qh_state_V, i64 0, i64 18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 830 'getelementptr' 'qh_state_V_addr_144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 831 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_654, i6 %qh_state_V_addr_144" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 831 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 832 [1/1] (0.00ns)   --->   "%qh_state_V_addr_145 = getelementptr i16 %qh_state_V, i64 0, i64 19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 832 'getelementptr' 'qh_state_V_addr_145' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 833 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_655, i6 %qh_state_V_addr_145" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 833 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 834 [1/1] (0.00ns)   --->   "%p_Result_5580 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2558, i32 32"   --->   Operation 834 'bitselect' 'p_Result_5580' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2560)   --->   "%p_Val2_2559 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2558, i32 16, i32 31"   --->   Operation 835 'partselect' 'p_Val2_2559' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2560)   --->   "%p_Result_5278 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2558, i32 16"   --->   Operation 836 'bitselect' 'p_Result_5278' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2560)   --->   "%p_Result_5581 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2558, i32 15"   --->   Operation 837 'bitselect' 'p_Result_5581' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln828_462 = trunc i33 %p_Val2_2558"   --->   Operation 838 'trunc' 'trunc_ln828_462' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 839 [1/1] (0.66ns)   --->   "%r_462 = icmp_ne  i15 %trunc_ln828_462, i15 0"   --->   Operation 839 'icmp' 'r_462' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 840 [1/1] (0.00ns)   --->   "%p_Result_5582 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2558, i32 31"   --->   Operation 840 'bitselect' 'p_Result_5582' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2560)   --->   "%or_ln374_462 = or i1 %p_Result_5278, i1 %r_462"   --->   Operation 841 'or' 'or_ln374_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2560)   --->   "%and_ln374_718 = and i1 %or_ln374_462, i1 %p_Result_5581"   --->   Operation 842 'and' 'and_ln374_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2560)   --->   "%zext_ln377_718 = zext i1 %and_ln374_718"   --->   Operation 843 'zext' 'zext_ln377_718' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 844 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2560 = add i16 %p_Val2_2559, i16 %zext_ln377_718"   --->   Operation 844 'add' 'p_Val2_2560' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 845 [1/1] (0.00ns)   --->   "%p_Result_5583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2560, i32 15"   --->   Operation 845 'bitselect' 'p_Result_5583' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 846 [1/1] (0.12ns)   --->   "%xor_ln896_1126 = xor i1 %p_Result_5583, i1 1"   --->   Operation 846 'xor' 'xor_ln896_1126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 847 [1/1] (0.12ns)   --->   "%carry_933 = and i1 %p_Result_5582, i1 %xor_ln896_1126"   --->   Operation 847 'and' 'carry_933' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 848 [1/1] (0.12ns)   --->   "%Range1_all_zeros_716 = xor i1 %p_Result_5580, i1 1"   --->   Operation 848 'xor' 'Range1_all_zeros_716' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node overflow_656)   --->   "%deleted_zeros_716 = select i1 %carry_933, i1 %p_Result_5580, i1 %Range1_all_zeros_716"   --->   Operation 849 'select' 'deleted_zeros_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_678)   --->   "%deleted_ones_464 = select i1 %carry_933, i1 %Range1_all_zeros_716, i1 %p_Result_5580"   --->   Operation 850 'select' 'deleted_ones_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_678)   --->   "%xor_ln891_336 = xor i1 %p_Result_5582, i1 1"   --->   Operation 851 'xor' 'xor_ln891_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_678)   --->   "%or_ln891_336 = or i1 %p_Result_5583, i1 %xor_ln891_336"   --->   Operation 852 'or' 'or_ln891_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node overflow_656)   --->   "%xor_ln895_786 = xor i1 %deleted_zeros_716, i1 1"   --->   Operation 853 'xor' 'xor_ln895_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node overflow_656)   --->   "%or_ln895_656 = or i1 %p_Result_5583, i1 %xor_ln895_786"   --->   Operation 854 'or' 'or_ln895_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 855 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_656 = and i1 %or_ln895_656, i1 %Range1_all_zeros_716"   --->   Operation 855 'and' 'overflow_656' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_678)   --->   "%xor_ln896_1127 = xor i1 %deleted_ones_464, i1 1"   --->   Operation 856 'xor' 'xor_ln896_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_678)   --->   "%or_ln896_656 = or i1 %xor_ln896_1126, i1 %xor_ln896_1127"   --->   Operation 857 'or' 'or_ln896_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 858 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_678 = and i1 %or_ln891_336, i1 %or_ln896_656"   --->   Operation 858 'and' 'and_ln896_678' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_656)   --->   "%underflow_656 = and i1 %and_ln896_678, i1 %p_Result_5580"   --->   Operation 859 'and' 'underflow_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_656)   --->   "%select_ln346_786 = select i1 %overflow_656, i16 32767, i16 32768"   --->   Operation 860 'select' 'select_ln346_786' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_656)   --->   "%or_ln346_656 = or i1 %overflow_656, i1 %underflow_656"   --->   Operation 861 'or' 'or_ln346_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 862 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_656 = select i1 %or_ln346_656, i16 %select_ln346_786, i16 %p_Val2_2560"   --->   Operation 862 'select' 'select_ln346_656' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 863 [1/1] (0.00ns)   --->   "%p_Result_5584 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2561, i32 32"   --->   Operation 863 'bitselect' 'p_Result_5584' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2563)   --->   "%p_Val2_2562 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2561, i32 16, i32 31"   --->   Operation 864 'partselect' 'p_Val2_2562' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2563)   --->   "%p_Result_5283 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2561, i32 16"   --->   Operation 865 'bitselect' 'p_Result_5283' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2563)   --->   "%p_Result_5585 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2561, i32 15"   --->   Operation 866 'bitselect' 'p_Result_5585' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln828_463 = trunc i33 %p_Val2_2561"   --->   Operation 867 'trunc' 'trunc_ln828_463' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 868 [1/1] (0.66ns)   --->   "%r_463 = icmp_ne  i15 %trunc_ln828_463, i15 0"   --->   Operation 868 'icmp' 'r_463' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 869 [1/1] (0.00ns)   --->   "%p_Result_5586 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2561, i32 31"   --->   Operation 869 'bitselect' 'p_Result_5586' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2563)   --->   "%or_ln374_463 = or i1 %p_Result_5283, i1 %r_463"   --->   Operation 870 'or' 'or_ln374_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2563)   --->   "%and_ln374_719 = and i1 %or_ln374_463, i1 %p_Result_5585"   --->   Operation 871 'and' 'and_ln374_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2563)   --->   "%zext_ln377_719 = zext i1 %and_ln374_719"   --->   Operation 872 'zext' 'zext_ln377_719' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 873 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2563 = add i16 %p_Val2_2562, i16 %zext_ln377_719"   --->   Operation 873 'add' 'p_Val2_2563' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 874 [1/1] (0.00ns)   --->   "%p_Result_5587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2563, i32 15"   --->   Operation 874 'bitselect' 'p_Result_5587' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 875 [1/1] (0.12ns)   --->   "%xor_ln896_1128 = xor i1 %p_Result_5587, i1 1"   --->   Operation 875 'xor' 'xor_ln896_1128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 876 [1/1] (0.12ns)   --->   "%carry_935 = and i1 %p_Result_5586, i1 %xor_ln896_1128"   --->   Operation 876 'and' 'carry_935' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 877 [1/1] (0.12ns)   --->   "%Range1_all_zeros_717 = xor i1 %p_Result_5584, i1 1"   --->   Operation 877 'xor' 'Range1_all_zeros_717' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node overflow_657)   --->   "%deleted_zeros_717 = select i1 %carry_935, i1 %p_Result_5584, i1 %Range1_all_zeros_717"   --->   Operation 878 'select' 'deleted_zeros_717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_680)   --->   "%deleted_ones_465 = select i1 %carry_935, i1 %Range1_all_zeros_717, i1 %p_Result_5584"   --->   Operation 879 'select' 'deleted_ones_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_680)   --->   "%xor_ln891_337 = xor i1 %p_Result_5586, i1 1"   --->   Operation 880 'xor' 'xor_ln891_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_680)   --->   "%or_ln891_337 = or i1 %p_Result_5587, i1 %xor_ln891_337"   --->   Operation 881 'or' 'or_ln891_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node overflow_657)   --->   "%xor_ln895_787 = xor i1 %deleted_zeros_717, i1 1"   --->   Operation 882 'xor' 'xor_ln895_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node overflow_657)   --->   "%or_ln895_657 = or i1 %p_Result_5587, i1 %xor_ln895_787"   --->   Operation 883 'or' 'or_ln895_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 884 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_657 = and i1 %or_ln895_657, i1 %Range1_all_zeros_717"   --->   Operation 884 'and' 'overflow_657' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_680)   --->   "%xor_ln896_1129 = xor i1 %deleted_ones_465, i1 1"   --->   Operation 885 'xor' 'xor_ln896_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_680)   --->   "%or_ln896_657 = or i1 %xor_ln896_1128, i1 %xor_ln896_1129"   --->   Operation 886 'or' 'or_ln896_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 887 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_680 = and i1 %or_ln891_337, i1 %or_ln896_657"   --->   Operation 887 'and' 'and_ln896_680' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_657)   --->   "%underflow_657 = and i1 %and_ln896_680, i1 %p_Result_5584"   --->   Operation 888 'and' 'underflow_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_657)   --->   "%select_ln346_787 = select i1 %overflow_657, i16 32767, i16 32768"   --->   Operation 889 'select' 'select_ln346_787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_657)   --->   "%or_ln346_657 = or i1 %overflow_657, i1 %underflow_657"   --->   Operation 890 'or' 'or_ln346_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 891 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_657 = select i1 %or_ln346_657, i16 %select_ln346_787, i16 %p_Val2_2563"   --->   Operation 891 'select' 'select_ln346_657' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.44>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%h_newstate_2325_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_2325_read"   --->   Operation 892 'read' 'h_newstate_2325_read_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%h_newstate_22_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_22_read"   --->   Operation 893 'read' 'h_newstate_22_read_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_343 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_173"   --->   Operation 894 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_343' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_344 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_174"   --->   Operation 895 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_344' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.22ns)   --->   "%p_Val2_2564 = select i1 %reset_state_read, i33 %h_newstate_22_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_343" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 896 'select' 'p_Val2_2564' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 897 [1/1] (0.22ns)   --->   "%p_Val2_2567 = select i1 %reset_state_read, i33 %h_newstate_2325_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_344" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 897 'select' 'p_Val2_2567' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "%qh_state_V_addr_146 = getelementptr i16 %qh_state_V, i64 0, i64 20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 898 'getelementptr' 'qh_state_V_addr_146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_656, i6 %qh_state_V_addr_146" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 899 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 900 [1/1] (0.00ns)   --->   "%qh_state_V_addr_147 = getelementptr i16 %qh_state_V, i64 0, i64 21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 900 'getelementptr' 'qh_state_V_addr_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 901 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_657, i6 %qh_state_V_addr_147" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 901 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 902 [1/1] (0.00ns)   --->   "%p_Result_5588 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2564, i32 32"   --->   Operation 902 'bitselect' 'p_Result_5588' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2566)   --->   "%p_Val2_2565 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2564, i32 16, i32 31"   --->   Operation 903 'partselect' 'p_Val2_2565' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2566)   --->   "%p_Result_5288 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2564, i32 16"   --->   Operation 904 'bitselect' 'p_Result_5288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2566)   --->   "%p_Result_5589 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2564, i32 15"   --->   Operation 905 'bitselect' 'p_Result_5589' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln828_464 = trunc i33 %p_Val2_2564"   --->   Operation 906 'trunc' 'trunc_ln828_464' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.66ns)   --->   "%r_464 = icmp_ne  i15 %trunc_ln828_464, i15 0"   --->   Operation 907 'icmp' 'r_464' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 908 [1/1] (0.00ns)   --->   "%p_Result_5590 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2564, i32 31"   --->   Operation 908 'bitselect' 'p_Result_5590' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2566)   --->   "%or_ln374_464 = or i1 %p_Result_5288, i1 %r_464"   --->   Operation 909 'or' 'or_ln374_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2566)   --->   "%and_ln374_720 = and i1 %or_ln374_464, i1 %p_Result_5589"   --->   Operation 910 'and' 'and_ln374_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2566)   --->   "%zext_ln377_720 = zext i1 %and_ln374_720"   --->   Operation 911 'zext' 'zext_ln377_720' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 912 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2566 = add i16 %p_Val2_2565, i16 %zext_ln377_720"   --->   Operation 912 'add' 'p_Val2_2566' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "%p_Result_5591 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2566, i32 15"   --->   Operation 913 'bitselect' 'p_Result_5591' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.12ns)   --->   "%xor_ln896_1130 = xor i1 %p_Result_5591, i1 1"   --->   Operation 914 'xor' 'xor_ln896_1130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 915 [1/1] (0.12ns)   --->   "%carry_937 = and i1 %p_Result_5590, i1 %xor_ln896_1130"   --->   Operation 915 'and' 'carry_937' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 916 [1/1] (0.12ns)   --->   "%Range1_all_zeros_718 = xor i1 %p_Result_5588, i1 1"   --->   Operation 916 'xor' 'Range1_all_zeros_718' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node overflow_658)   --->   "%deleted_zeros_718 = select i1 %carry_937, i1 %p_Result_5588, i1 %Range1_all_zeros_718"   --->   Operation 917 'select' 'deleted_zeros_718' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_682)   --->   "%deleted_ones_466 = select i1 %carry_937, i1 %Range1_all_zeros_718, i1 %p_Result_5588"   --->   Operation 918 'select' 'deleted_ones_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_682)   --->   "%xor_ln891_338 = xor i1 %p_Result_5590, i1 1"   --->   Operation 919 'xor' 'xor_ln891_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_682)   --->   "%or_ln891_338 = or i1 %p_Result_5591, i1 %xor_ln891_338"   --->   Operation 920 'or' 'or_ln891_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node overflow_658)   --->   "%xor_ln895_788 = xor i1 %deleted_zeros_718, i1 1"   --->   Operation 921 'xor' 'xor_ln895_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node overflow_658)   --->   "%or_ln895_658 = or i1 %p_Result_5591, i1 %xor_ln895_788"   --->   Operation 922 'or' 'or_ln895_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 923 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_658 = and i1 %or_ln895_658, i1 %Range1_all_zeros_718"   --->   Operation 923 'and' 'overflow_658' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_682)   --->   "%xor_ln896_1131 = xor i1 %deleted_ones_466, i1 1"   --->   Operation 924 'xor' 'xor_ln896_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_682)   --->   "%or_ln896_658 = or i1 %xor_ln896_1130, i1 %xor_ln896_1131"   --->   Operation 925 'or' 'or_ln896_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 926 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_682 = and i1 %or_ln891_338, i1 %or_ln896_658"   --->   Operation 926 'and' 'and_ln896_682' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_658)   --->   "%underflow_658 = and i1 %and_ln896_682, i1 %p_Result_5588"   --->   Operation 927 'and' 'underflow_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_658)   --->   "%select_ln346_788 = select i1 %overflow_658, i16 32767, i16 32768"   --->   Operation 928 'select' 'select_ln346_788' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_658)   --->   "%or_ln346_658 = or i1 %overflow_658, i1 %underflow_658"   --->   Operation 929 'or' 'or_ln346_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 930 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_658 = select i1 %or_ln346_658, i16 %select_ln346_788, i16 %p_Val2_2566"   --->   Operation 930 'select' 'select_ln346_658' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 931 [1/1] (0.00ns)   --->   "%p_Result_5592 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2567, i32 32"   --->   Operation 931 'bitselect' 'p_Result_5592' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2569)   --->   "%p_Val2_2568 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2567, i32 16, i32 31"   --->   Operation 932 'partselect' 'p_Val2_2568' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2569)   --->   "%p_Result_5293 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2567, i32 16"   --->   Operation 933 'bitselect' 'p_Result_5293' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2569)   --->   "%p_Result_5593 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2567, i32 15"   --->   Operation 934 'bitselect' 'p_Result_5593' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln828_465 = trunc i33 %p_Val2_2567"   --->   Operation 935 'trunc' 'trunc_ln828_465' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 936 [1/1] (0.66ns)   --->   "%r_465 = icmp_ne  i15 %trunc_ln828_465, i15 0"   --->   Operation 936 'icmp' 'r_465' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 937 [1/1] (0.00ns)   --->   "%p_Result_5594 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2567, i32 31"   --->   Operation 937 'bitselect' 'p_Result_5594' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2569)   --->   "%or_ln374_465 = or i1 %p_Result_5293, i1 %r_465"   --->   Operation 938 'or' 'or_ln374_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2569)   --->   "%and_ln374_721 = and i1 %or_ln374_465, i1 %p_Result_5593"   --->   Operation 939 'and' 'and_ln374_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2569)   --->   "%zext_ln377_721 = zext i1 %and_ln374_721"   --->   Operation 940 'zext' 'zext_ln377_721' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 941 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2569 = add i16 %p_Val2_2568, i16 %zext_ln377_721"   --->   Operation 941 'add' 'p_Val2_2569' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 942 [1/1] (0.00ns)   --->   "%p_Result_5595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2569, i32 15"   --->   Operation 942 'bitselect' 'p_Result_5595' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 943 [1/1] (0.12ns)   --->   "%xor_ln896_1132 = xor i1 %p_Result_5595, i1 1"   --->   Operation 943 'xor' 'xor_ln896_1132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 944 [1/1] (0.12ns)   --->   "%carry_939 = and i1 %p_Result_5594, i1 %xor_ln896_1132"   --->   Operation 944 'and' 'carry_939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 945 [1/1] (0.12ns)   --->   "%Range1_all_zeros_719 = xor i1 %p_Result_5592, i1 1"   --->   Operation 945 'xor' 'Range1_all_zeros_719' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node overflow_659)   --->   "%deleted_zeros_719 = select i1 %carry_939, i1 %p_Result_5592, i1 %Range1_all_zeros_719"   --->   Operation 946 'select' 'deleted_zeros_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_684)   --->   "%deleted_ones_467 = select i1 %carry_939, i1 %Range1_all_zeros_719, i1 %p_Result_5592"   --->   Operation 947 'select' 'deleted_ones_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_684)   --->   "%xor_ln891_339 = xor i1 %p_Result_5594, i1 1"   --->   Operation 948 'xor' 'xor_ln891_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_684)   --->   "%or_ln891_339 = or i1 %p_Result_5595, i1 %xor_ln891_339"   --->   Operation 949 'or' 'or_ln891_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node overflow_659)   --->   "%xor_ln895_789 = xor i1 %deleted_zeros_719, i1 1"   --->   Operation 950 'xor' 'xor_ln895_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node overflow_659)   --->   "%or_ln895_659 = or i1 %p_Result_5595, i1 %xor_ln895_789"   --->   Operation 951 'or' 'or_ln895_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_659 = and i1 %or_ln895_659, i1 %Range1_all_zeros_719"   --->   Operation 952 'and' 'overflow_659' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_684)   --->   "%xor_ln896_1133 = xor i1 %deleted_ones_467, i1 1"   --->   Operation 953 'xor' 'xor_ln896_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_684)   --->   "%or_ln896_659 = or i1 %xor_ln896_1132, i1 %xor_ln896_1133"   --->   Operation 954 'or' 'or_ln896_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_684 = and i1 %or_ln891_339, i1 %or_ln896_659"   --->   Operation 955 'and' 'and_ln896_684' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_659)   --->   "%underflow_659 = and i1 %and_ln896_684, i1 %p_Result_5592"   --->   Operation 956 'and' 'underflow_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_659)   --->   "%select_ln346_789 = select i1 %overflow_659, i16 32767, i16 32768"   --->   Operation 957 'select' 'select_ln346_789' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_659)   --->   "%or_ln346_659 = or i1 %overflow_659, i1 %underflow_659"   --->   Operation 958 'or' 'or_ln346_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 959 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_659 = select i1 %or_ln346_659, i16 %select_ln346_789, i16 %p_Val2_2569"   --->   Operation 959 'select' 'select_ln346_659' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.44>
ST_13 : Operation 960 [1/1] (0.00ns)   --->   "%h_newstate_25_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_25_read"   --->   Operation 960 'read' 'h_newstate_25_read_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 961 [1/1] (0.00ns)   --->   "%h_newstate_24_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_24_read"   --->   Operation 961 'read' 'h_newstate_24_read_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 962 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_345 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_175"   --->   Operation 962 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_345' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_346 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_176"   --->   Operation 963 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_346' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (0.22ns)   --->   "%p_Val2_2570 = select i1 %reset_state_read, i33 %h_newstate_24_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_345" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 964 'select' 'p_Val2_2570' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 965 [1/1] (0.22ns)   --->   "%p_Val2_2573 = select i1 %reset_state_read, i33 %h_newstate_25_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_346" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 965 'select' 'p_Val2_2573' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 966 [1/1] (0.00ns)   --->   "%qh_state_V_addr_148 = getelementptr i16 %qh_state_V, i64 0, i64 22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 966 'getelementptr' 'qh_state_V_addr_148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 967 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_658, i6 %qh_state_V_addr_148" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 967 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 968 [1/1] (0.00ns)   --->   "%qh_state_V_addr_149 = getelementptr i16 %qh_state_V, i64 0, i64 23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 968 'getelementptr' 'qh_state_V_addr_149' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 969 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_659, i6 %qh_state_V_addr_149" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 969 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 970 [1/1] (0.00ns)   --->   "%p_Result_5596 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2570, i32 32"   --->   Operation 970 'bitselect' 'p_Result_5596' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2572)   --->   "%p_Val2_2571 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2570, i32 16, i32 31"   --->   Operation 971 'partselect' 'p_Val2_2571' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2572)   --->   "%p_Result_5298 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2570, i32 16"   --->   Operation 972 'bitselect' 'p_Result_5298' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2572)   --->   "%p_Result_5597 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2570, i32 15"   --->   Operation 973 'bitselect' 'p_Result_5597' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln828_466 = trunc i33 %p_Val2_2570"   --->   Operation 974 'trunc' 'trunc_ln828_466' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 975 [1/1] (0.66ns)   --->   "%r_466 = icmp_ne  i15 %trunc_ln828_466, i15 0"   --->   Operation 975 'icmp' 'r_466' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 976 [1/1] (0.00ns)   --->   "%p_Result_5598 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2570, i32 31"   --->   Operation 976 'bitselect' 'p_Result_5598' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2572)   --->   "%or_ln374_466 = or i1 %p_Result_5298, i1 %r_466"   --->   Operation 977 'or' 'or_ln374_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2572)   --->   "%and_ln374_722 = and i1 %or_ln374_466, i1 %p_Result_5597"   --->   Operation 978 'and' 'and_ln374_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2572)   --->   "%zext_ln377_722 = zext i1 %and_ln374_722"   --->   Operation 979 'zext' 'zext_ln377_722' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 980 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2572 = add i16 %p_Val2_2571, i16 %zext_ln377_722"   --->   Operation 980 'add' 'p_Val2_2572' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 981 [1/1] (0.00ns)   --->   "%p_Result_5599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2572, i32 15"   --->   Operation 981 'bitselect' 'p_Result_5599' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 982 [1/1] (0.12ns)   --->   "%xor_ln896_1134 = xor i1 %p_Result_5599, i1 1"   --->   Operation 982 'xor' 'xor_ln896_1134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 983 [1/1] (0.12ns)   --->   "%carry_941 = and i1 %p_Result_5598, i1 %xor_ln896_1134"   --->   Operation 983 'and' 'carry_941' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 984 [1/1] (0.12ns)   --->   "%Range1_all_zeros_720 = xor i1 %p_Result_5596, i1 1"   --->   Operation 984 'xor' 'Range1_all_zeros_720' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node overflow_660)   --->   "%deleted_zeros_720 = select i1 %carry_941, i1 %p_Result_5596, i1 %Range1_all_zeros_720"   --->   Operation 985 'select' 'deleted_zeros_720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_686)   --->   "%deleted_ones_468 = select i1 %carry_941, i1 %Range1_all_zeros_720, i1 %p_Result_5596"   --->   Operation 986 'select' 'deleted_ones_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_686)   --->   "%xor_ln891_340 = xor i1 %p_Result_5598, i1 1"   --->   Operation 987 'xor' 'xor_ln891_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_686)   --->   "%or_ln891_340 = or i1 %p_Result_5599, i1 %xor_ln891_340"   --->   Operation 988 'or' 'or_ln891_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node overflow_660)   --->   "%xor_ln895_790 = xor i1 %deleted_zeros_720, i1 1"   --->   Operation 989 'xor' 'xor_ln895_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node overflow_660)   --->   "%or_ln895_660 = or i1 %p_Result_5599, i1 %xor_ln895_790"   --->   Operation 990 'or' 'or_ln895_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 991 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_660 = and i1 %or_ln895_660, i1 %Range1_all_zeros_720"   --->   Operation 991 'and' 'overflow_660' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_686)   --->   "%xor_ln896_1135 = xor i1 %deleted_ones_468, i1 1"   --->   Operation 992 'xor' 'xor_ln896_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_686)   --->   "%or_ln896_660 = or i1 %xor_ln896_1134, i1 %xor_ln896_1135"   --->   Operation 993 'or' 'or_ln896_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 994 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_686 = and i1 %or_ln891_340, i1 %or_ln896_660"   --->   Operation 994 'and' 'and_ln896_686' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_660)   --->   "%underflow_660 = and i1 %and_ln896_686, i1 %p_Result_5596"   --->   Operation 995 'and' 'underflow_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_660)   --->   "%select_ln346_790 = select i1 %overflow_660, i16 32767, i16 32768"   --->   Operation 996 'select' 'select_ln346_790' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_660)   --->   "%or_ln346_660 = or i1 %overflow_660, i1 %underflow_660"   --->   Operation 997 'or' 'or_ln346_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 998 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_660 = select i1 %or_ln346_660, i16 %select_ln346_790, i16 %p_Val2_2572"   --->   Operation 998 'select' 'select_ln346_660' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 999 [1/1] (0.00ns)   --->   "%p_Result_5600 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2573, i32 32"   --->   Operation 999 'bitselect' 'p_Result_5600' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2575)   --->   "%p_Val2_2574 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2573, i32 16, i32 31"   --->   Operation 1000 'partselect' 'p_Val2_2574' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2575)   --->   "%p_Result_5303 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2573, i32 16"   --->   Operation 1001 'bitselect' 'p_Result_5303' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2575)   --->   "%p_Result_5601 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2573, i32 15"   --->   Operation 1002 'bitselect' 'p_Result_5601' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln828_467 = trunc i33 %p_Val2_2573"   --->   Operation 1003 'trunc' 'trunc_ln828_467' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1004 [1/1] (0.66ns)   --->   "%r_467 = icmp_ne  i15 %trunc_ln828_467, i15 0"   --->   Operation 1004 'icmp' 'r_467' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1005 [1/1] (0.00ns)   --->   "%p_Result_5602 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2573, i32 31"   --->   Operation 1005 'bitselect' 'p_Result_5602' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2575)   --->   "%or_ln374_467 = or i1 %p_Result_5303, i1 %r_467"   --->   Operation 1006 'or' 'or_ln374_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2575)   --->   "%and_ln374_723 = and i1 %or_ln374_467, i1 %p_Result_5601"   --->   Operation 1007 'and' 'and_ln374_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2575)   --->   "%zext_ln377_723 = zext i1 %and_ln374_723"   --->   Operation 1008 'zext' 'zext_ln377_723' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1009 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2575 = add i16 %p_Val2_2574, i16 %zext_ln377_723"   --->   Operation 1009 'add' 'p_Val2_2575' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1010 [1/1] (0.00ns)   --->   "%p_Result_5603 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2575, i32 15"   --->   Operation 1010 'bitselect' 'p_Result_5603' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1011 [1/1] (0.12ns)   --->   "%xor_ln896_1136 = xor i1 %p_Result_5603, i1 1"   --->   Operation 1011 'xor' 'xor_ln896_1136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1012 [1/1] (0.12ns)   --->   "%carry_943 = and i1 %p_Result_5602, i1 %xor_ln896_1136"   --->   Operation 1012 'and' 'carry_943' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1013 [1/1] (0.12ns)   --->   "%Range1_all_zeros_721 = xor i1 %p_Result_5600, i1 1"   --->   Operation 1013 'xor' 'Range1_all_zeros_721' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node overflow_661)   --->   "%deleted_zeros_721 = select i1 %carry_943, i1 %p_Result_5600, i1 %Range1_all_zeros_721"   --->   Operation 1014 'select' 'deleted_zeros_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_688)   --->   "%deleted_ones_469 = select i1 %carry_943, i1 %Range1_all_zeros_721, i1 %p_Result_5600"   --->   Operation 1015 'select' 'deleted_ones_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_688)   --->   "%xor_ln891_341 = xor i1 %p_Result_5602, i1 1"   --->   Operation 1016 'xor' 'xor_ln891_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_688)   --->   "%or_ln891_341 = or i1 %p_Result_5603, i1 %xor_ln891_341"   --->   Operation 1017 'or' 'or_ln891_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node overflow_661)   --->   "%xor_ln895_791 = xor i1 %deleted_zeros_721, i1 1"   --->   Operation 1018 'xor' 'xor_ln895_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node overflow_661)   --->   "%or_ln895_661 = or i1 %p_Result_5603, i1 %xor_ln895_791"   --->   Operation 1019 'or' 'or_ln895_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1020 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_661 = and i1 %or_ln895_661, i1 %Range1_all_zeros_721"   --->   Operation 1020 'and' 'overflow_661' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_688)   --->   "%xor_ln896_1137 = xor i1 %deleted_ones_469, i1 1"   --->   Operation 1021 'xor' 'xor_ln896_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_688)   --->   "%or_ln896_661 = or i1 %xor_ln896_1136, i1 %xor_ln896_1137"   --->   Operation 1022 'or' 'or_ln896_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_688 = and i1 %or_ln891_341, i1 %or_ln896_661"   --->   Operation 1023 'and' 'and_ln896_688' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_661)   --->   "%underflow_661 = and i1 %and_ln896_688, i1 %p_Result_5600"   --->   Operation 1024 'and' 'underflow_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_661)   --->   "%select_ln346_791 = select i1 %overflow_661, i16 32767, i16 32768"   --->   Operation 1025 'select' 'select_ln346_791' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_661)   --->   "%or_ln346_661 = or i1 %overflow_661, i1 %underflow_661"   --->   Operation 1026 'or' 'or_ln346_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1027 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_661 = select i1 %or_ln346_661, i16 %select_ln346_791, i16 %p_Val2_2575"   --->   Operation 1027 'select' 'select_ln346_661' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.44>
ST_14 : Operation 1028 [1/1] (0.00ns)   --->   "%h_newstate_27_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_27_read"   --->   Operation 1028 'read' 'h_newstate_27_read_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1029 [1/1] (0.00ns)   --->   "%h_newstate_26_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_26_read"   --->   Operation 1029 'read' 'h_newstate_26_read_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1030 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_347 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_177"   --->   Operation 1030 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_347' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_14 : Operation 1031 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_348 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_178"   --->   Operation 1031 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_348' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_14 : Operation 1032 [1/1] (0.22ns)   --->   "%p_Val2_2576 = select i1 %reset_state_read, i33 %h_newstate_26_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_347" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1032 'select' 'p_Val2_2576' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1033 [1/1] (0.22ns)   --->   "%p_Val2_2579 = select i1 %reset_state_read, i33 %h_newstate_27_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_348" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1033 'select' 'p_Val2_2579' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1034 [1/1] (0.00ns)   --->   "%qh_state_V_addr_150 = getelementptr i16 %qh_state_V, i64 0, i64 24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1034 'getelementptr' 'qh_state_V_addr_150' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1035 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_660, i6 %qh_state_V_addr_150" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1035 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 1036 [1/1] (0.00ns)   --->   "%qh_state_V_addr_151 = getelementptr i16 %qh_state_V, i64 0, i64 25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1036 'getelementptr' 'qh_state_V_addr_151' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1037 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_661, i6 %qh_state_V_addr_151" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1037 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 1038 [1/1] (0.00ns)   --->   "%p_Result_5604 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2576, i32 32"   --->   Operation 1038 'bitselect' 'p_Result_5604' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2578)   --->   "%p_Val2_2577 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2576, i32 16, i32 31"   --->   Operation 1039 'partselect' 'p_Val2_2577' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2578)   --->   "%p_Result_5308 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2576, i32 16"   --->   Operation 1040 'bitselect' 'p_Result_5308' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2578)   --->   "%p_Result_5605 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2576, i32 15"   --->   Operation 1041 'bitselect' 'p_Result_5605' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln828_468 = trunc i33 %p_Val2_2576"   --->   Operation 1042 'trunc' 'trunc_ln828_468' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1043 [1/1] (0.66ns)   --->   "%r_468 = icmp_ne  i15 %trunc_ln828_468, i15 0"   --->   Operation 1043 'icmp' 'r_468' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1044 [1/1] (0.00ns)   --->   "%p_Result_5606 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2576, i32 31"   --->   Operation 1044 'bitselect' 'p_Result_5606' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2578)   --->   "%or_ln374_468 = or i1 %p_Result_5308, i1 %r_468"   --->   Operation 1045 'or' 'or_ln374_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2578)   --->   "%and_ln374_724 = and i1 %or_ln374_468, i1 %p_Result_5605"   --->   Operation 1046 'and' 'and_ln374_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2578)   --->   "%zext_ln377_724 = zext i1 %and_ln374_724"   --->   Operation 1047 'zext' 'zext_ln377_724' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1048 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2578 = add i16 %p_Val2_2577, i16 %zext_ln377_724"   --->   Operation 1048 'add' 'p_Val2_2578' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1049 [1/1] (0.00ns)   --->   "%p_Result_5607 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2578, i32 15"   --->   Operation 1049 'bitselect' 'p_Result_5607' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1050 [1/1] (0.12ns)   --->   "%xor_ln896_1138 = xor i1 %p_Result_5607, i1 1"   --->   Operation 1050 'xor' 'xor_ln896_1138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1051 [1/1] (0.12ns)   --->   "%carry_945 = and i1 %p_Result_5606, i1 %xor_ln896_1138"   --->   Operation 1051 'and' 'carry_945' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1052 [1/1] (0.12ns)   --->   "%Range1_all_zeros_722 = xor i1 %p_Result_5604, i1 1"   --->   Operation 1052 'xor' 'Range1_all_zeros_722' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node overflow_662)   --->   "%deleted_zeros_722 = select i1 %carry_945, i1 %p_Result_5604, i1 %Range1_all_zeros_722"   --->   Operation 1053 'select' 'deleted_zeros_722' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_690)   --->   "%deleted_ones_470 = select i1 %carry_945, i1 %Range1_all_zeros_722, i1 %p_Result_5604"   --->   Operation 1054 'select' 'deleted_ones_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_690)   --->   "%xor_ln891_342 = xor i1 %p_Result_5606, i1 1"   --->   Operation 1055 'xor' 'xor_ln891_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_690)   --->   "%or_ln891_342 = or i1 %p_Result_5607, i1 %xor_ln891_342"   --->   Operation 1056 'or' 'or_ln891_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node overflow_662)   --->   "%xor_ln895_792 = xor i1 %deleted_zeros_722, i1 1"   --->   Operation 1057 'xor' 'xor_ln895_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node overflow_662)   --->   "%or_ln895_662 = or i1 %p_Result_5607, i1 %xor_ln895_792"   --->   Operation 1058 'or' 'or_ln895_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1059 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_662 = and i1 %or_ln895_662, i1 %Range1_all_zeros_722"   --->   Operation 1059 'and' 'overflow_662' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_690)   --->   "%xor_ln896_1139 = xor i1 %deleted_ones_470, i1 1"   --->   Operation 1060 'xor' 'xor_ln896_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_690)   --->   "%or_ln896_662 = or i1 %xor_ln896_1138, i1 %xor_ln896_1139"   --->   Operation 1061 'or' 'or_ln896_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1062 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_690 = and i1 %or_ln891_342, i1 %or_ln896_662"   --->   Operation 1062 'and' 'and_ln896_690' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_662)   --->   "%underflow_662 = and i1 %and_ln896_690, i1 %p_Result_5604"   --->   Operation 1063 'and' 'underflow_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_662)   --->   "%select_ln346_792 = select i1 %overflow_662, i16 32767, i16 32768"   --->   Operation 1064 'select' 'select_ln346_792' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_662)   --->   "%or_ln346_662 = or i1 %overflow_662, i1 %underflow_662"   --->   Operation 1065 'or' 'or_ln346_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1066 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_662 = select i1 %or_ln346_662, i16 %select_ln346_792, i16 %p_Val2_2578"   --->   Operation 1066 'select' 'select_ln346_662' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1067 [1/1] (0.00ns)   --->   "%p_Result_5608 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2579, i32 32"   --->   Operation 1067 'bitselect' 'p_Result_5608' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2581)   --->   "%p_Val2_2580 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2579, i32 16, i32 31"   --->   Operation 1068 'partselect' 'p_Val2_2580' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2581)   --->   "%p_Result_5313 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2579, i32 16"   --->   Operation 1069 'bitselect' 'p_Result_5313' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2581)   --->   "%p_Result_5609 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2579, i32 15"   --->   Operation 1070 'bitselect' 'p_Result_5609' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln828_469 = trunc i33 %p_Val2_2579"   --->   Operation 1071 'trunc' 'trunc_ln828_469' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.66ns)   --->   "%r_469 = icmp_ne  i15 %trunc_ln828_469, i15 0"   --->   Operation 1072 'icmp' 'r_469' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1073 [1/1] (0.00ns)   --->   "%p_Result_5610 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2579, i32 31"   --->   Operation 1073 'bitselect' 'p_Result_5610' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2581)   --->   "%or_ln374_469 = or i1 %p_Result_5313, i1 %r_469"   --->   Operation 1074 'or' 'or_ln374_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2581)   --->   "%and_ln374_725 = and i1 %or_ln374_469, i1 %p_Result_5609"   --->   Operation 1075 'and' 'and_ln374_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2581)   --->   "%zext_ln377_725 = zext i1 %and_ln374_725"   --->   Operation 1076 'zext' 'zext_ln377_725' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1077 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2581 = add i16 %p_Val2_2580, i16 %zext_ln377_725"   --->   Operation 1077 'add' 'p_Val2_2581' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1078 [1/1] (0.00ns)   --->   "%p_Result_5611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2581, i32 15"   --->   Operation 1078 'bitselect' 'p_Result_5611' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1079 [1/1] (0.12ns)   --->   "%xor_ln896_1140 = xor i1 %p_Result_5611, i1 1"   --->   Operation 1079 'xor' 'xor_ln896_1140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1080 [1/1] (0.12ns)   --->   "%carry_947 = and i1 %p_Result_5610, i1 %xor_ln896_1140"   --->   Operation 1080 'and' 'carry_947' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1081 [1/1] (0.12ns)   --->   "%Range1_all_zeros_723 = xor i1 %p_Result_5608, i1 1"   --->   Operation 1081 'xor' 'Range1_all_zeros_723' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node overflow_663)   --->   "%deleted_zeros_723 = select i1 %carry_947, i1 %p_Result_5608, i1 %Range1_all_zeros_723"   --->   Operation 1082 'select' 'deleted_zeros_723' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_692)   --->   "%deleted_ones_471 = select i1 %carry_947, i1 %Range1_all_zeros_723, i1 %p_Result_5608"   --->   Operation 1083 'select' 'deleted_ones_471' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_692)   --->   "%xor_ln891_343 = xor i1 %p_Result_5610, i1 1"   --->   Operation 1084 'xor' 'xor_ln891_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_692)   --->   "%or_ln891_343 = or i1 %p_Result_5611, i1 %xor_ln891_343"   --->   Operation 1085 'or' 'or_ln891_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node overflow_663)   --->   "%xor_ln895_793 = xor i1 %deleted_zeros_723, i1 1"   --->   Operation 1086 'xor' 'xor_ln895_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node overflow_663)   --->   "%or_ln895_663 = or i1 %p_Result_5611, i1 %xor_ln895_793"   --->   Operation 1087 'or' 'or_ln895_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1088 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_663 = and i1 %or_ln895_663, i1 %Range1_all_zeros_723"   --->   Operation 1088 'and' 'overflow_663' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_692)   --->   "%xor_ln896_1141 = xor i1 %deleted_ones_471, i1 1"   --->   Operation 1089 'xor' 'xor_ln896_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_692)   --->   "%or_ln896_663 = or i1 %xor_ln896_1140, i1 %xor_ln896_1141"   --->   Operation 1090 'or' 'or_ln896_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1091 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_692 = and i1 %or_ln891_343, i1 %or_ln896_663"   --->   Operation 1091 'and' 'and_ln896_692' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_663)   --->   "%underflow_663 = and i1 %and_ln896_692, i1 %p_Result_5608"   --->   Operation 1092 'and' 'underflow_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_663)   --->   "%select_ln346_793 = select i1 %overflow_663, i16 32767, i16 32768"   --->   Operation 1093 'select' 'select_ln346_793' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_663)   --->   "%or_ln346_663 = or i1 %overflow_663, i1 %underflow_663"   --->   Operation 1094 'or' 'or_ln346_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1095 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_663 = select i1 %or_ln346_663, i16 %select_ln346_793, i16 %p_Val2_2581"   --->   Operation 1095 'select' 'select_ln346_663' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.44>
ST_15 : Operation 1096 [1/1] (0.00ns)   --->   "%h_newstate_29_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_29_read"   --->   Operation 1096 'read' 'h_newstate_29_read_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1097 [1/1] (0.00ns)   --->   "%h_newstate_28_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_28_read"   --->   Operation 1097 'read' 'h_newstate_28_read_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1098 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_349 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_179"   --->   Operation 1098 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_349' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_15 : Operation 1099 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_350 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_180"   --->   Operation 1099 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_350' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_15 : Operation 1100 [1/1] (0.22ns)   --->   "%p_Val2_2582 = select i1 %reset_state_read, i33 %h_newstate_28_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_349" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1100 'select' 'p_Val2_2582' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1101 [1/1] (0.22ns)   --->   "%p_Val2_2585 = select i1 %reset_state_read, i33 %h_newstate_29_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_350" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1101 'select' 'p_Val2_2585' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1102 [1/1] (0.00ns)   --->   "%qh_state_V_addr_152 = getelementptr i16 %qh_state_V, i64 0, i64 26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1102 'getelementptr' 'qh_state_V_addr_152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1103 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_662, i6 %qh_state_V_addr_152" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1103 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 1104 [1/1] (0.00ns)   --->   "%qh_state_V_addr_153 = getelementptr i16 %qh_state_V, i64 0, i64 27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1104 'getelementptr' 'qh_state_V_addr_153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1105 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_663, i6 %qh_state_V_addr_153" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1105 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 1106 [1/1] (0.00ns)   --->   "%p_Result_5612 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2582, i32 32"   --->   Operation 1106 'bitselect' 'p_Result_5612' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2584)   --->   "%p_Val2_2583 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2582, i32 16, i32 31"   --->   Operation 1107 'partselect' 'p_Val2_2583' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2584)   --->   "%p_Result_5318 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2582, i32 16"   --->   Operation 1108 'bitselect' 'p_Result_5318' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2584)   --->   "%p_Result_5613 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2582, i32 15"   --->   Operation 1109 'bitselect' 'p_Result_5613' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln828_470 = trunc i33 %p_Val2_2582"   --->   Operation 1110 'trunc' 'trunc_ln828_470' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1111 [1/1] (0.66ns)   --->   "%r_470 = icmp_ne  i15 %trunc_ln828_470, i15 0"   --->   Operation 1111 'icmp' 'r_470' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1112 [1/1] (0.00ns)   --->   "%p_Result_5614 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2582, i32 31"   --->   Operation 1112 'bitselect' 'p_Result_5614' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2584)   --->   "%or_ln374_470 = or i1 %p_Result_5318, i1 %r_470"   --->   Operation 1113 'or' 'or_ln374_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2584)   --->   "%and_ln374_726 = and i1 %or_ln374_470, i1 %p_Result_5613"   --->   Operation 1114 'and' 'and_ln374_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2584)   --->   "%zext_ln377_726 = zext i1 %and_ln374_726"   --->   Operation 1115 'zext' 'zext_ln377_726' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1116 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2584 = add i16 %p_Val2_2583, i16 %zext_ln377_726"   --->   Operation 1116 'add' 'p_Val2_2584' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1117 [1/1] (0.00ns)   --->   "%p_Result_5615 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2584, i32 15"   --->   Operation 1117 'bitselect' 'p_Result_5615' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1118 [1/1] (0.12ns)   --->   "%xor_ln896_1142 = xor i1 %p_Result_5615, i1 1"   --->   Operation 1118 'xor' 'xor_ln896_1142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1119 [1/1] (0.12ns)   --->   "%carry_949 = and i1 %p_Result_5614, i1 %xor_ln896_1142"   --->   Operation 1119 'and' 'carry_949' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1120 [1/1] (0.12ns)   --->   "%Range1_all_zeros_724 = xor i1 %p_Result_5612, i1 1"   --->   Operation 1120 'xor' 'Range1_all_zeros_724' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node overflow_664)   --->   "%deleted_zeros_724 = select i1 %carry_949, i1 %p_Result_5612, i1 %Range1_all_zeros_724"   --->   Operation 1121 'select' 'deleted_zeros_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_694)   --->   "%deleted_ones_472 = select i1 %carry_949, i1 %Range1_all_zeros_724, i1 %p_Result_5612"   --->   Operation 1122 'select' 'deleted_ones_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_694)   --->   "%xor_ln891_344 = xor i1 %p_Result_5614, i1 1"   --->   Operation 1123 'xor' 'xor_ln891_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_694)   --->   "%or_ln891_344 = or i1 %p_Result_5615, i1 %xor_ln891_344"   --->   Operation 1124 'or' 'or_ln891_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node overflow_664)   --->   "%xor_ln895_794 = xor i1 %deleted_zeros_724, i1 1"   --->   Operation 1125 'xor' 'xor_ln895_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node overflow_664)   --->   "%or_ln895_664 = or i1 %p_Result_5615, i1 %xor_ln895_794"   --->   Operation 1126 'or' 'or_ln895_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1127 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_664 = and i1 %or_ln895_664, i1 %Range1_all_zeros_724"   --->   Operation 1127 'and' 'overflow_664' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_694)   --->   "%xor_ln896_1143 = xor i1 %deleted_ones_472, i1 1"   --->   Operation 1128 'xor' 'xor_ln896_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_694)   --->   "%or_ln896_664 = or i1 %xor_ln896_1142, i1 %xor_ln896_1143"   --->   Operation 1129 'or' 'or_ln896_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1130 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_694 = and i1 %or_ln891_344, i1 %or_ln896_664"   --->   Operation 1130 'and' 'and_ln896_694' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_664)   --->   "%underflow_664 = and i1 %and_ln896_694, i1 %p_Result_5612"   --->   Operation 1131 'and' 'underflow_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_664)   --->   "%select_ln346_794 = select i1 %overflow_664, i16 32767, i16 32768"   --->   Operation 1132 'select' 'select_ln346_794' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_664)   --->   "%or_ln346_664 = or i1 %overflow_664, i1 %underflow_664"   --->   Operation 1133 'or' 'or_ln346_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1134 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_664 = select i1 %or_ln346_664, i16 %select_ln346_794, i16 %p_Val2_2584"   --->   Operation 1134 'select' 'select_ln346_664' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1135 [1/1] (0.00ns)   --->   "%p_Result_5616 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2585, i32 32"   --->   Operation 1135 'bitselect' 'p_Result_5616' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2587)   --->   "%p_Val2_2586 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2585, i32 16, i32 31"   --->   Operation 1136 'partselect' 'p_Val2_2586' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2587)   --->   "%p_Result_5323 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2585, i32 16"   --->   Operation 1137 'bitselect' 'p_Result_5323' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2587)   --->   "%p_Result_5617 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2585, i32 15"   --->   Operation 1138 'bitselect' 'p_Result_5617' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln828_471 = trunc i33 %p_Val2_2585"   --->   Operation 1139 'trunc' 'trunc_ln828_471' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1140 [1/1] (0.66ns)   --->   "%r_471 = icmp_ne  i15 %trunc_ln828_471, i15 0"   --->   Operation 1140 'icmp' 'r_471' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1141 [1/1] (0.00ns)   --->   "%p_Result_5618 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2585, i32 31"   --->   Operation 1141 'bitselect' 'p_Result_5618' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2587)   --->   "%or_ln374_471 = or i1 %p_Result_5323, i1 %r_471"   --->   Operation 1142 'or' 'or_ln374_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2587)   --->   "%and_ln374_727 = and i1 %or_ln374_471, i1 %p_Result_5617"   --->   Operation 1143 'and' 'and_ln374_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2587)   --->   "%zext_ln377_727 = zext i1 %and_ln374_727"   --->   Operation 1144 'zext' 'zext_ln377_727' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1145 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2587 = add i16 %p_Val2_2586, i16 %zext_ln377_727"   --->   Operation 1145 'add' 'p_Val2_2587' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1146 [1/1] (0.00ns)   --->   "%p_Result_5619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2587, i32 15"   --->   Operation 1146 'bitselect' 'p_Result_5619' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1147 [1/1] (0.12ns)   --->   "%xor_ln896_1144 = xor i1 %p_Result_5619, i1 1"   --->   Operation 1147 'xor' 'xor_ln896_1144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1148 [1/1] (0.12ns)   --->   "%carry_951 = and i1 %p_Result_5618, i1 %xor_ln896_1144"   --->   Operation 1148 'and' 'carry_951' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1149 [1/1] (0.12ns)   --->   "%Range1_all_zeros_725 = xor i1 %p_Result_5616, i1 1"   --->   Operation 1149 'xor' 'Range1_all_zeros_725' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node overflow_665)   --->   "%deleted_zeros_725 = select i1 %carry_951, i1 %p_Result_5616, i1 %Range1_all_zeros_725"   --->   Operation 1150 'select' 'deleted_zeros_725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_696)   --->   "%deleted_ones_473 = select i1 %carry_951, i1 %Range1_all_zeros_725, i1 %p_Result_5616"   --->   Operation 1151 'select' 'deleted_ones_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_696)   --->   "%xor_ln891_345 = xor i1 %p_Result_5618, i1 1"   --->   Operation 1152 'xor' 'xor_ln891_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_696)   --->   "%or_ln891_345 = or i1 %p_Result_5619, i1 %xor_ln891_345"   --->   Operation 1153 'or' 'or_ln891_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node overflow_665)   --->   "%xor_ln895_795 = xor i1 %deleted_zeros_725, i1 1"   --->   Operation 1154 'xor' 'xor_ln895_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node overflow_665)   --->   "%or_ln895_665 = or i1 %p_Result_5619, i1 %xor_ln895_795"   --->   Operation 1155 'or' 'or_ln895_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1156 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_665 = and i1 %or_ln895_665, i1 %Range1_all_zeros_725"   --->   Operation 1156 'and' 'overflow_665' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_696)   --->   "%xor_ln896_1145 = xor i1 %deleted_ones_473, i1 1"   --->   Operation 1157 'xor' 'xor_ln896_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_696)   --->   "%or_ln896_665 = or i1 %xor_ln896_1144, i1 %xor_ln896_1145"   --->   Operation 1158 'or' 'or_ln896_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1159 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_696 = and i1 %or_ln891_345, i1 %or_ln896_665"   --->   Operation 1159 'and' 'and_ln896_696' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_665)   --->   "%underflow_665 = and i1 %and_ln896_696, i1 %p_Result_5616"   --->   Operation 1160 'and' 'underflow_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_665)   --->   "%select_ln346_795 = select i1 %overflow_665, i16 32767, i16 32768"   --->   Operation 1161 'select' 'select_ln346_795' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_665)   --->   "%or_ln346_665 = or i1 %overflow_665, i1 %underflow_665"   --->   Operation 1162 'or' 'or_ln346_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1163 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_665 = select i1 %or_ln346_665, i16 %select_ln346_795, i16 %p_Val2_2587"   --->   Operation 1163 'select' 'select_ln346_665' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.44>
ST_16 : Operation 1164 [1/1] (0.00ns)   --->   "%h_newstate_31_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_31_read"   --->   Operation 1164 'read' 'h_newstate_31_read_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1165 [1/1] (0.00ns)   --->   "%h_newstate_30_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_30_read"   --->   Operation 1165 'read' 'h_newstate_30_read_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1166 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_351 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_181"   --->   Operation 1166 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_351' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_16 : Operation 1167 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_352 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_182"   --->   Operation 1167 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_352' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_16 : Operation 1168 [1/1] (0.22ns)   --->   "%p_Val2_2588 = select i1 %reset_state_read, i33 %h_newstate_30_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_351" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1168 'select' 'p_Val2_2588' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1169 [1/1] (0.22ns)   --->   "%p_Val2_2591 = select i1 %reset_state_read, i33 %h_newstate_31_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_352" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1169 'select' 'p_Val2_2591' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1170 [1/1] (0.00ns)   --->   "%qh_state_V_addr_154 = getelementptr i16 %qh_state_V, i64 0, i64 28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1170 'getelementptr' 'qh_state_V_addr_154' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1171 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_664, i6 %qh_state_V_addr_154" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1171 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 1172 [1/1] (0.00ns)   --->   "%qh_state_V_addr_155 = getelementptr i16 %qh_state_V, i64 0, i64 29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1172 'getelementptr' 'qh_state_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1173 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_665, i6 %qh_state_V_addr_155" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1173 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 1174 [1/1] (0.00ns)   --->   "%p_Result_5620 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2588, i32 32"   --->   Operation 1174 'bitselect' 'p_Result_5620' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2590)   --->   "%p_Val2_2589 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2588, i32 16, i32 31"   --->   Operation 1175 'partselect' 'p_Val2_2589' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2590)   --->   "%p_Result_5328 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2588, i32 16"   --->   Operation 1176 'bitselect' 'p_Result_5328' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2590)   --->   "%p_Result_5621 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2588, i32 15"   --->   Operation 1177 'bitselect' 'p_Result_5621' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln828_472 = trunc i33 %p_Val2_2588"   --->   Operation 1178 'trunc' 'trunc_ln828_472' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1179 [1/1] (0.66ns)   --->   "%r_472 = icmp_ne  i15 %trunc_ln828_472, i15 0"   --->   Operation 1179 'icmp' 'r_472' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1180 [1/1] (0.00ns)   --->   "%p_Result_5622 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2588, i32 31"   --->   Operation 1180 'bitselect' 'p_Result_5622' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2590)   --->   "%or_ln374_472 = or i1 %p_Result_5328, i1 %r_472"   --->   Operation 1181 'or' 'or_ln374_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2590)   --->   "%and_ln374_728 = and i1 %or_ln374_472, i1 %p_Result_5621"   --->   Operation 1182 'and' 'and_ln374_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2590)   --->   "%zext_ln377_728 = zext i1 %and_ln374_728"   --->   Operation 1183 'zext' 'zext_ln377_728' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1184 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2590 = add i16 %p_Val2_2589, i16 %zext_ln377_728"   --->   Operation 1184 'add' 'p_Val2_2590' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1185 [1/1] (0.00ns)   --->   "%p_Result_5623 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2590, i32 15"   --->   Operation 1185 'bitselect' 'p_Result_5623' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1186 [1/1] (0.12ns)   --->   "%xor_ln896_1146 = xor i1 %p_Result_5623, i1 1"   --->   Operation 1186 'xor' 'xor_ln896_1146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1187 [1/1] (0.12ns)   --->   "%carry_953 = and i1 %p_Result_5622, i1 %xor_ln896_1146"   --->   Operation 1187 'and' 'carry_953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1188 [1/1] (0.12ns)   --->   "%Range1_all_zeros_726 = xor i1 %p_Result_5620, i1 1"   --->   Operation 1188 'xor' 'Range1_all_zeros_726' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node overflow_666)   --->   "%deleted_zeros_726 = select i1 %carry_953, i1 %p_Result_5620, i1 %Range1_all_zeros_726"   --->   Operation 1189 'select' 'deleted_zeros_726' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_698)   --->   "%deleted_ones_474 = select i1 %carry_953, i1 %Range1_all_zeros_726, i1 %p_Result_5620"   --->   Operation 1190 'select' 'deleted_ones_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_698)   --->   "%xor_ln891_346 = xor i1 %p_Result_5622, i1 1"   --->   Operation 1191 'xor' 'xor_ln891_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_698)   --->   "%or_ln891_346 = or i1 %p_Result_5623, i1 %xor_ln891_346"   --->   Operation 1192 'or' 'or_ln891_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node overflow_666)   --->   "%xor_ln895_796 = xor i1 %deleted_zeros_726, i1 1"   --->   Operation 1193 'xor' 'xor_ln895_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node overflow_666)   --->   "%or_ln895_666 = or i1 %p_Result_5623, i1 %xor_ln895_796"   --->   Operation 1194 'or' 'or_ln895_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1195 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_666 = and i1 %or_ln895_666, i1 %Range1_all_zeros_726"   --->   Operation 1195 'and' 'overflow_666' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_698)   --->   "%xor_ln896_1147 = xor i1 %deleted_ones_474, i1 1"   --->   Operation 1196 'xor' 'xor_ln896_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_698)   --->   "%or_ln896_666 = or i1 %xor_ln896_1146, i1 %xor_ln896_1147"   --->   Operation 1197 'or' 'or_ln896_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1198 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_698 = and i1 %or_ln891_346, i1 %or_ln896_666"   --->   Operation 1198 'and' 'and_ln896_698' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_666)   --->   "%underflow_666 = and i1 %and_ln896_698, i1 %p_Result_5620"   --->   Operation 1199 'and' 'underflow_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_666)   --->   "%select_ln346_796 = select i1 %overflow_666, i16 32767, i16 32768"   --->   Operation 1200 'select' 'select_ln346_796' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_666)   --->   "%or_ln346_666 = or i1 %overflow_666, i1 %underflow_666"   --->   Operation 1201 'or' 'or_ln346_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1202 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_666 = select i1 %or_ln346_666, i16 %select_ln346_796, i16 %p_Val2_2590"   --->   Operation 1202 'select' 'select_ln346_666' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1203 [1/1] (0.00ns)   --->   "%p_Result_5624 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2591, i32 32"   --->   Operation 1203 'bitselect' 'p_Result_5624' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2593)   --->   "%p_Val2_2592 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2591, i32 16, i32 31"   --->   Operation 1204 'partselect' 'p_Val2_2592' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2593)   --->   "%p_Result_5333 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2591, i32 16"   --->   Operation 1205 'bitselect' 'p_Result_5333' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2593)   --->   "%p_Result_5625 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2591, i32 15"   --->   Operation 1206 'bitselect' 'p_Result_5625' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln828_473 = trunc i33 %p_Val2_2591"   --->   Operation 1207 'trunc' 'trunc_ln828_473' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1208 [1/1] (0.66ns)   --->   "%r_473 = icmp_ne  i15 %trunc_ln828_473, i15 0"   --->   Operation 1208 'icmp' 'r_473' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1209 [1/1] (0.00ns)   --->   "%p_Result_5626 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2591, i32 31"   --->   Operation 1209 'bitselect' 'p_Result_5626' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2593)   --->   "%or_ln374_473 = or i1 %p_Result_5333, i1 %r_473"   --->   Operation 1210 'or' 'or_ln374_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2593)   --->   "%and_ln374_729 = and i1 %or_ln374_473, i1 %p_Result_5625"   --->   Operation 1211 'and' 'and_ln374_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2593)   --->   "%zext_ln377_729 = zext i1 %and_ln374_729"   --->   Operation 1212 'zext' 'zext_ln377_729' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1213 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2593 = add i16 %p_Val2_2592, i16 %zext_ln377_729"   --->   Operation 1213 'add' 'p_Val2_2593' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1214 [1/1] (0.00ns)   --->   "%p_Result_5627 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2593, i32 15"   --->   Operation 1214 'bitselect' 'p_Result_5627' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1215 [1/1] (0.12ns)   --->   "%xor_ln896_1148 = xor i1 %p_Result_5627, i1 1"   --->   Operation 1215 'xor' 'xor_ln896_1148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1216 [1/1] (0.12ns)   --->   "%carry_955 = and i1 %p_Result_5626, i1 %xor_ln896_1148"   --->   Operation 1216 'and' 'carry_955' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1217 [1/1] (0.12ns)   --->   "%Range1_all_zeros_727 = xor i1 %p_Result_5624, i1 1"   --->   Operation 1217 'xor' 'Range1_all_zeros_727' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node overflow_667)   --->   "%deleted_zeros_727 = select i1 %carry_955, i1 %p_Result_5624, i1 %Range1_all_zeros_727"   --->   Operation 1218 'select' 'deleted_zeros_727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_700)   --->   "%deleted_ones_475 = select i1 %carry_955, i1 %Range1_all_zeros_727, i1 %p_Result_5624"   --->   Operation 1219 'select' 'deleted_ones_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_700)   --->   "%xor_ln891_347 = xor i1 %p_Result_5626, i1 1"   --->   Operation 1220 'xor' 'xor_ln891_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_700)   --->   "%or_ln891_347 = or i1 %p_Result_5627, i1 %xor_ln891_347"   --->   Operation 1221 'or' 'or_ln891_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node overflow_667)   --->   "%xor_ln895_797 = xor i1 %deleted_zeros_727, i1 1"   --->   Operation 1222 'xor' 'xor_ln895_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node overflow_667)   --->   "%or_ln895_667 = or i1 %p_Result_5627, i1 %xor_ln895_797"   --->   Operation 1223 'or' 'or_ln895_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1224 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_667 = and i1 %or_ln895_667, i1 %Range1_all_zeros_727"   --->   Operation 1224 'and' 'overflow_667' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_700)   --->   "%xor_ln896_1149 = xor i1 %deleted_ones_475, i1 1"   --->   Operation 1225 'xor' 'xor_ln896_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_700)   --->   "%or_ln896_667 = or i1 %xor_ln896_1148, i1 %xor_ln896_1149"   --->   Operation 1226 'or' 'or_ln896_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1227 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_700 = and i1 %or_ln891_347, i1 %or_ln896_667"   --->   Operation 1227 'and' 'and_ln896_700' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_667)   --->   "%underflow_667 = and i1 %and_ln896_700, i1 %p_Result_5624"   --->   Operation 1228 'and' 'underflow_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_667)   --->   "%select_ln346_797 = select i1 %overflow_667, i16 32767, i16 32768"   --->   Operation 1229 'select' 'select_ln346_797' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_667)   --->   "%or_ln346_667 = or i1 %overflow_667, i1 %underflow_667"   --->   Operation 1230 'or' 'or_ln346_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1231 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_667 = select i1 %or_ln346_667, i16 %select_ln346_797, i16 %p_Val2_2593"   --->   Operation 1231 'select' 'select_ln346_667' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.44>
ST_17 : Operation 1232 [1/1] (0.00ns)   --->   "%h_newstate_33_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_33_read"   --->   Operation 1232 'read' 'h_newstate_33_read_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1233 [1/1] (0.00ns)   --->   "%h_newstate_32_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_32_read"   --->   Operation 1233 'read' 'h_newstate_32_read_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1234 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_353 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_183"   --->   Operation 1234 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_353' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_17 : Operation 1235 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_354 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_184"   --->   Operation 1235 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_354' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_17 : Operation 1236 [1/1] (0.22ns)   --->   "%p_Val2_2594 = select i1 %reset_state_read, i33 %h_newstate_32_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_353" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1236 'select' 'p_Val2_2594' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1237 [1/1] (0.22ns)   --->   "%p_Val2_2597 = select i1 %reset_state_read, i33 %h_newstate_33_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_354" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1237 'select' 'p_Val2_2597' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1238 [1/1] (0.00ns)   --->   "%qh_state_V_addr_156 = getelementptr i16 %qh_state_V, i64 0, i64 30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1238 'getelementptr' 'qh_state_V_addr_156' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1239 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_666, i6 %qh_state_V_addr_156" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1239 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 1240 [1/1] (0.00ns)   --->   "%qh_state_V_addr_157 = getelementptr i16 %qh_state_V, i64 0, i64 31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1240 'getelementptr' 'qh_state_V_addr_157' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1241 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_667, i6 %qh_state_V_addr_157" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1241 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 1242 [1/1] (0.00ns)   --->   "%p_Result_5628 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2594, i32 32"   --->   Operation 1242 'bitselect' 'p_Result_5628' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2596)   --->   "%p_Val2_2595 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2594, i32 16, i32 31"   --->   Operation 1243 'partselect' 'p_Val2_2595' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2596)   --->   "%p_Result_5338 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2594, i32 16"   --->   Operation 1244 'bitselect' 'p_Result_5338' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2596)   --->   "%p_Result_5629 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2594, i32 15"   --->   Operation 1245 'bitselect' 'p_Result_5629' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln828_474 = trunc i33 %p_Val2_2594"   --->   Operation 1246 'trunc' 'trunc_ln828_474' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1247 [1/1] (0.66ns)   --->   "%r_474 = icmp_ne  i15 %trunc_ln828_474, i15 0"   --->   Operation 1247 'icmp' 'r_474' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1248 [1/1] (0.00ns)   --->   "%p_Result_5630 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2594, i32 31"   --->   Operation 1248 'bitselect' 'p_Result_5630' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2596)   --->   "%or_ln374_474 = or i1 %p_Result_5338, i1 %r_474"   --->   Operation 1249 'or' 'or_ln374_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2596)   --->   "%and_ln374_730 = and i1 %or_ln374_474, i1 %p_Result_5629"   --->   Operation 1250 'and' 'and_ln374_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2596)   --->   "%zext_ln377_730 = zext i1 %and_ln374_730"   --->   Operation 1251 'zext' 'zext_ln377_730' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1252 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2596 = add i16 %p_Val2_2595, i16 %zext_ln377_730"   --->   Operation 1252 'add' 'p_Val2_2596' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1253 [1/1] (0.00ns)   --->   "%p_Result_5631 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2596, i32 15"   --->   Operation 1253 'bitselect' 'p_Result_5631' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1254 [1/1] (0.12ns)   --->   "%xor_ln896_1150 = xor i1 %p_Result_5631, i1 1"   --->   Operation 1254 'xor' 'xor_ln896_1150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1255 [1/1] (0.12ns)   --->   "%carry_957 = and i1 %p_Result_5630, i1 %xor_ln896_1150"   --->   Operation 1255 'and' 'carry_957' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1256 [1/1] (0.12ns)   --->   "%Range1_all_zeros_728 = xor i1 %p_Result_5628, i1 1"   --->   Operation 1256 'xor' 'Range1_all_zeros_728' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node overflow_668)   --->   "%deleted_zeros_728 = select i1 %carry_957, i1 %p_Result_5628, i1 %Range1_all_zeros_728"   --->   Operation 1257 'select' 'deleted_zeros_728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_702)   --->   "%deleted_ones_476 = select i1 %carry_957, i1 %Range1_all_zeros_728, i1 %p_Result_5628"   --->   Operation 1258 'select' 'deleted_ones_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_702)   --->   "%xor_ln891_348 = xor i1 %p_Result_5630, i1 1"   --->   Operation 1259 'xor' 'xor_ln891_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_702)   --->   "%or_ln891_348 = or i1 %p_Result_5631, i1 %xor_ln891_348"   --->   Operation 1260 'or' 'or_ln891_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node overflow_668)   --->   "%xor_ln895_798 = xor i1 %deleted_zeros_728, i1 1"   --->   Operation 1261 'xor' 'xor_ln895_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node overflow_668)   --->   "%or_ln895_668 = or i1 %p_Result_5631, i1 %xor_ln895_798"   --->   Operation 1262 'or' 'or_ln895_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1263 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_668 = and i1 %or_ln895_668, i1 %Range1_all_zeros_728"   --->   Operation 1263 'and' 'overflow_668' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_702)   --->   "%xor_ln896_1151 = xor i1 %deleted_ones_476, i1 1"   --->   Operation 1264 'xor' 'xor_ln896_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_702)   --->   "%or_ln896_668 = or i1 %xor_ln896_1150, i1 %xor_ln896_1151"   --->   Operation 1265 'or' 'or_ln896_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_702 = and i1 %or_ln891_348, i1 %or_ln896_668"   --->   Operation 1266 'and' 'and_ln896_702' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_668)   --->   "%underflow_668 = and i1 %and_ln896_702, i1 %p_Result_5628"   --->   Operation 1267 'and' 'underflow_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_668)   --->   "%select_ln346_798 = select i1 %overflow_668, i16 32767, i16 32768"   --->   Operation 1268 'select' 'select_ln346_798' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_668)   --->   "%or_ln346_668 = or i1 %overflow_668, i1 %underflow_668"   --->   Operation 1269 'or' 'or_ln346_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1270 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_668 = select i1 %or_ln346_668, i16 %select_ln346_798, i16 %p_Val2_2596"   --->   Operation 1270 'select' 'select_ln346_668' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1271 [1/1] (0.00ns)   --->   "%p_Result_5632 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2597, i32 32"   --->   Operation 1271 'bitselect' 'p_Result_5632' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2599)   --->   "%p_Val2_2598 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2597, i32 16, i32 31"   --->   Operation 1272 'partselect' 'p_Val2_2598' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2599)   --->   "%p_Result_5343 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2597, i32 16"   --->   Operation 1273 'bitselect' 'p_Result_5343' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2599)   --->   "%p_Result_5633 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2597, i32 15"   --->   Operation 1274 'bitselect' 'p_Result_5633' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln828_475 = trunc i33 %p_Val2_2597"   --->   Operation 1275 'trunc' 'trunc_ln828_475' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1276 [1/1] (0.66ns)   --->   "%r_475 = icmp_ne  i15 %trunc_ln828_475, i15 0"   --->   Operation 1276 'icmp' 'r_475' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1277 [1/1] (0.00ns)   --->   "%p_Result_5634 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2597, i32 31"   --->   Operation 1277 'bitselect' 'p_Result_5634' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2599)   --->   "%or_ln374_475 = or i1 %p_Result_5343, i1 %r_475"   --->   Operation 1278 'or' 'or_ln374_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2599)   --->   "%and_ln374_731 = and i1 %or_ln374_475, i1 %p_Result_5633"   --->   Operation 1279 'and' 'and_ln374_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2599)   --->   "%zext_ln377_731 = zext i1 %and_ln374_731"   --->   Operation 1280 'zext' 'zext_ln377_731' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1281 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2599 = add i16 %p_Val2_2598, i16 %zext_ln377_731"   --->   Operation 1281 'add' 'p_Val2_2599' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1282 [1/1] (0.00ns)   --->   "%p_Result_5635 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2599, i32 15"   --->   Operation 1282 'bitselect' 'p_Result_5635' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1283 [1/1] (0.12ns)   --->   "%xor_ln896_1152 = xor i1 %p_Result_5635, i1 1"   --->   Operation 1283 'xor' 'xor_ln896_1152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1284 [1/1] (0.12ns)   --->   "%carry_959 = and i1 %p_Result_5634, i1 %xor_ln896_1152"   --->   Operation 1284 'and' 'carry_959' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1285 [1/1] (0.12ns)   --->   "%Range1_all_zeros_729 = xor i1 %p_Result_5632, i1 1"   --->   Operation 1285 'xor' 'Range1_all_zeros_729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node overflow_669)   --->   "%deleted_zeros_729 = select i1 %carry_959, i1 %p_Result_5632, i1 %Range1_all_zeros_729"   --->   Operation 1286 'select' 'deleted_zeros_729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_704)   --->   "%deleted_ones_477 = select i1 %carry_959, i1 %Range1_all_zeros_729, i1 %p_Result_5632"   --->   Operation 1287 'select' 'deleted_ones_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_704)   --->   "%xor_ln891_349 = xor i1 %p_Result_5634, i1 1"   --->   Operation 1288 'xor' 'xor_ln891_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_704)   --->   "%or_ln891_349 = or i1 %p_Result_5635, i1 %xor_ln891_349"   --->   Operation 1289 'or' 'or_ln891_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node overflow_669)   --->   "%xor_ln895_799 = xor i1 %deleted_zeros_729, i1 1"   --->   Operation 1290 'xor' 'xor_ln895_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node overflow_669)   --->   "%or_ln895_669 = or i1 %p_Result_5635, i1 %xor_ln895_799"   --->   Operation 1291 'or' 'or_ln895_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1292 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_669 = and i1 %or_ln895_669, i1 %Range1_all_zeros_729"   --->   Operation 1292 'and' 'overflow_669' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_704)   --->   "%xor_ln896_1153 = xor i1 %deleted_ones_477, i1 1"   --->   Operation 1293 'xor' 'xor_ln896_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_704)   --->   "%or_ln896_669 = or i1 %xor_ln896_1152, i1 %xor_ln896_1153"   --->   Operation 1294 'or' 'or_ln896_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_704 = and i1 %or_ln891_349, i1 %or_ln896_669"   --->   Operation 1295 'and' 'and_ln896_704' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_669)   --->   "%underflow_669 = and i1 %and_ln896_704, i1 %p_Result_5632"   --->   Operation 1296 'and' 'underflow_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_669)   --->   "%select_ln346_799 = select i1 %overflow_669, i16 32767, i16 32768"   --->   Operation 1297 'select' 'select_ln346_799' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_669)   --->   "%or_ln346_669 = or i1 %overflow_669, i1 %underflow_669"   --->   Operation 1298 'or' 'or_ln346_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1299 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_669 = select i1 %or_ln346_669, i16 %select_ln346_799, i16 %p_Val2_2599"   --->   Operation 1299 'select' 'select_ln346_669' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.44>
ST_18 : Operation 1300 [1/1] (0.00ns)   --->   "%h_newstate_35_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_35_read"   --->   Operation 1300 'read' 'h_newstate_35_read_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1301 [1/1] (0.00ns)   --->   "%h_newstate_3437_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_3437_read"   --->   Operation 1301 'read' 'h_newstate_3437_read_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1302 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_355 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_185"   --->   Operation 1302 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_355' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_18 : Operation 1303 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_356 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_186"   --->   Operation 1303 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_356' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_18 : Operation 1304 [1/1] (0.22ns)   --->   "%p_Val2_2600 = select i1 %reset_state_read, i33 %h_newstate_3437_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_355" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1304 'select' 'p_Val2_2600' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1305 [1/1] (0.22ns)   --->   "%p_Val2_2603 = select i1 %reset_state_read, i33 %h_newstate_35_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_356" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1305 'select' 'p_Val2_2603' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1306 [1/1] (0.00ns)   --->   "%qh_state_V_addr_158 = getelementptr i16 %qh_state_V, i64 0, i64 32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1306 'getelementptr' 'qh_state_V_addr_158' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1307 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_668, i6 %qh_state_V_addr_158" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1307 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 1308 [1/1] (0.00ns)   --->   "%qh_state_V_addr_159 = getelementptr i16 %qh_state_V, i64 0, i64 33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1308 'getelementptr' 'qh_state_V_addr_159' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1309 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_669, i6 %qh_state_V_addr_159" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1309 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 1310 [1/1] (0.00ns)   --->   "%p_Result_5636 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2600, i32 32"   --->   Operation 1310 'bitselect' 'p_Result_5636' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2602)   --->   "%p_Val2_2601 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2600, i32 16, i32 31"   --->   Operation 1311 'partselect' 'p_Val2_2601' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2602)   --->   "%p_Result_5348 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2600, i32 16"   --->   Operation 1312 'bitselect' 'p_Result_5348' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2602)   --->   "%p_Result_5637 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2600, i32 15"   --->   Operation 1313 'bitselect' 'p_Result_5637' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln828_476 = trunc i33 %p_Val2_2600"   --->   Operation 1314 'trunc' 'trunc_ln828_476' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1315 [1/1] (0.66ns)   --->   "%r_476 = icmp_ne  i15 %trunc_ln828_476, i15 0"   --->   Operation 1315 'icmp' 'r_476' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1316 [1/1] (0.00ns)   --->   "%p_Result_5638 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2600, i32 31"   --->   Operation 1316 'bitselect' 'p_Result_5638' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2602)   --->   "%or_ln374_476 = or i1 %p_Result_5348, i1 %r_476"   --->   Operation 1317 'or' 'or_ln374_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2602)   --->   "%and_ln374_732 = and i1 %or_ln374_476, i1 %p_Result_5637"   --->   Operation 1318 'and' 'and_ln374_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2602)   --->   "%zext_ln377_732 = zext i1 %and_ln374_732"   --->   Operation 1319 'zext' 'zext_ln377_732' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1320 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2602 = add i16 %p_Val2_2601, i16 %zext_ln377_732"   --->   Operation 1320 'add' 'p_Val2_2602' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1321 [1/1] (0.00ns)   --->   "%p_Result_5639 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2602, i32 15"   --->   Operation 1321 'bitselect' 'p_Result_5639' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1322 [1/1] (0.12ns)   --->   "%xor_ln896_1154 = xor i1 %p_Result_5639, i1 1"   --->   Operation 1322 'xor' 'xor_ln896_1154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1323 [1/1] (0.12ns)   --->   "%carry_961 = and i1 %p_Result_5638, i1 %xor_ln896_1154"   --->   Operation 1323 'and' 'carry_961' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1324 [1/1] (0.12ns)   --->   "%Range1_all_zeros_730 = xor i1 %p_Result_5636, i1 1"   --->   Operation 1324 'xor' 'Range1_all_zeros_730' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node overflow_670)   --->   "%deleted_zeros_730 = select i1 %carry_961, i1 %p_Result_5636, i1 %Range1_all_zeros_730"   --->   Operation 1325 'select' 'deleted_zeros_730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_706)   --->   "%deleted_ones_478 = select i1 %carry_961, i1 %Range1_all_zeros_730, i1 %p_Result_5636"   --->   Operation 1326 'select' 'deleted_ones_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_706)   --->   "%xor_ln891_350 = xor i1 %p_Result_5638, i1 1"   --->   Operation 1327 'xor' 'xor_ln891_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_706)   --->   "%or_ln891_350 = or i1 %p_Result_5639, i1 %xor_ln891_350"   --->   Operation 1328 'or' 'or_ln891_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node overflow_670)   --->   "%xor_ln895_800 = xor i1 %deleted_zeros_730, i1 1"   --->   Operation 1329 'xor' 'xor_ln895_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node overflow_670)   --->   "%or_ln895_670 = or i1 %p_Result_5639, i1 %xor_ln895_800"   --->   Operation 1330 'or' 'or_ln895_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1331 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_670 = and i1 %or_ln895_670, i1 %Range1_all_zeros_730"   --->   Operation 1331 'and' 'overflow_670' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_706)   --->   "%xor_ln896_1155 = xor i1 %deleted_ones_478, i1 1"   --->   Operation 1332 'xor' 'xor_ln896_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_706)   --->   "%or_ln896_670 = or i1 %xor_ln896_1154, i1 %xor_ln896_1155"   --->   Operation 1333 'or' 'or_ln896_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1334 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_706 = and i1 %or_ln891_350, i1 %or_ln896_670"   --->   Operation 1334 'and' 'and_ln896_706' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_670)   --->   "%underflow_670 = and i1 %and_ln896_706, i1 %p_Result_5636"   --->   Operation 1335 'and' 'underflow_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_670)   --->   "%select_ln346_800 = select i1 %overflow_670, i16 32767, i16 32768"   --->   Operation 1336 'select' 'select_ln346_800' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_670)   --->   "%or_ln346_670 = or i1 %overflow_670, i1 %underflow_670"   --->   Operation 1337 'or' 'or_ln346_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1338 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_670 = select i1 %or_ln346_670, i16 %select_ln346_800, i16 %p_Val2_2602"   --->   Operation 1338 'select' 'select_ln346_670' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1339 [1/1] (0.00ns)   --->   "%p_Result_5640 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2603, i32 32"   --->   Operation 1339 'bitselect' 'p_Result_5640' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2605)   --->   "%p_Val2_2604 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2603, i32 16, i32 31"   --->   Operation 1340 'partselect' 'p_Val2_2604' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2605)   --->   "%p_Result_5353 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2603, i32 16"   --->   Operation 1341 'bitselect' 'p_Result_5353' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2605)   --->   "%p_Result_5641 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2603, i32 15"   --->   Operation 1342 'bitselect' 'p_Result_5641' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln828_477 = trunc i33 %p_Val2_2603"   --->   Operation 1343 'trunc' 'trunc_ln828_477' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1344 [1/1] (0.66ns)   --->   "%r_477 = icmp_ne  i15 %trunc_ln828_477, i15 0"   --->   Operation 1344 'icmp' 'r_477' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1345 [1/1] (0.00ns)   --->   "%p_Result_5642 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2603, i32 31"   --->   Operation 1345 'bitselect' 'p_Result_5642' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2605)   --->   "%or_ln374_477 = or i1 %p_Result_5353, i1 %r_477"   --->   Operation 1346 'or' 'or_ln374_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2605)   --->   "%and_ln374_733 = and i1 %or_ln374_477, i1 %p_Result_5641"   --->   Operation 1347 'and' 'and_ln374_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2605)   --->   "%zext_ln377_733 = zext i1 %and_ln374_733"   --->   Operation 1348 'zext' 'zext_ln377_733' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1349 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2605 = add i16 %p_Val2_2604, i16 %zext_ln377_733"   --->   Operation 1349 'add' 'p_Val2_2605' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1350 [1/1] (0.00ns)   --->   "%p_Result_5643 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2605, i32 15"   --->   Operation 1350 'bitselect' 'p_Result_5643' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1351 [1/1] (0.12ns)   --->   "%xor_ln896_1156 = xor i1 %p_Result_5643, i1 1"   --->   Operation 1351 'xor' 'xor_ln896_1156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1352 [1/1] (0.12ns)   --->   "%carry_963 = and i1 %p_Result_5642, i1 %xor_ln896_1156"   --->   Operation 1352 'and' 'carry_963' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1353 [1/1] (0.12ns)   --->   "%Range1_all_zeros_731 = xor i1 %p_Result_5640, i1 1"   --->   Operation 1353 'xor' 'Range1_all_zeros_731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node overflow_671)   --->   "%deleted_zeros_731 = select i1 %carry_963, i1 %p_Result_5640, i1 %Range1_all_zeros_731"   --->   Operation 1354 'select' 'deleted_zeros_731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_708)   --->   "%deleted_ones_479 = select i1 %carry_963, i1 %Range1_all_zeros_731, i1 %p_Result_5640"   --->   Operation 1355 'select' 'deleted_ones_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_708)   --->   "%xor_ln891_351 = xor i1 %p_Result_5642, i1 1"   --->   Operation 1356 'xor' 'xor_ln891_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_708)   --->   "%or_ln891_351 = or i1 %p_Result_5643, i1 %xor_ln891_351"   --->   Operation 1357 'or' 'or_ln891_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node overflow_671)   --->   "%xor_ln895_801 = xor i1 %deleted_zeros_731, i1 1"   --->   Operation 1358 'xor' 'xor_ln895_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node overflow_671)   --->   "%or_ln895_671 = or i1 %p_Result_5643, i1 %xor_ln895_801"   --->   Operation 1359 'or' 'or_ln895_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1360 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_671 = and i1 %or_ln895_671, i1 %Range1_all_zeros_731"   --->   Operation 1360 'and' 'overflow_671' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_708)   --->   "%xor_ln896_1157 = xor i1 %deleted_ones_479, i1 1"   --->   Operation 1361 'xor' 'xor_ln896_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_708)   --->   "%or_ln896_671 = or i1 %xor_ln896_1156, i1 %xor_ln896_1157"   --->   Operation 1362 'or' 'or_ln896_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1363 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_708 = and i1 %or_ln891_351, i1 %or_ln896_671"   --->   Operation 1363 'and' 'and_ln896_708' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_671)   --->   "%underflow_671 = and i1 %and_ln896_708, i1 %p_Result_5640"   --->   Operation 1364 'and' 'underflow_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_671)   --->   "%select_ln346_801 = select i1 %overflow_671, i16 32767, i16 32768"   --->   Operation 1365 'select' 'select_ln346_801' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_671)   --->   "%or_ln346_671 = or i1 %overflow_671, i1 %underflow_671"   --->   Operation 1366 'or' 'or_ln346_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1367 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_671 = select i1 %or_ln346_671, i16 %select_ln346_801, i16 %p_Val2_2605"   --->   Operation 1367 'select' 'select_ln346_671' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.44>
ST_19 : Operation 1368 [1/1] (0.00ns)   --->   "%h_newstate_37_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_37_read"   --->   Operation 1368 'read' 'h_newstate_37_read_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1369 [1/1] (0.00ns)   --->   "%h_newstate_36_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_36_read"   --->   Operation 1369 'read' 'h_newstate_36_read_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1370 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_357 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_187"   --->   Operation 1370 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_357' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_19 : Operation 1371 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_358 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_188"   --->   Operation 1371 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_358' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_19 : Operation 1372 [1/1] (0.22ns)   --->   "%p_Val2_2606 = select i1 %reset_state_read, i33 %h_newstate_36_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_357" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1372 'select' 'p_Val2_2606' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1373 [1/1] (0.22ns)   --->   "%p_Val2_2609 = select i1 %reset_state_read, i33 %h_newstate_37_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_358" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1373 'select' 'p_Val2_2609' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1374 [1/1] (0.00ns)   --->   "%qh_state_V_addr_160 = getelementptr i16 %qh_state_V, i64 0, i64 34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1374 'getelementptr' 'qh_state_V_addr_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1375 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_670, i6 %qh_state_V_addr_160" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1375 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1376 [1/1] (0.00ns)   --->   "%qh_state_V_addr_161 = getelementptr i16 %qh_state_V, i64 0, i64 35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1376 'getelementptr' 'qh_state_V_addr_161' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1377 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_671, i6 %qh_state_V_addr_161" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1377 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1378 [1/1] (0.00ns)   --->   "%p_Result_5644 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2606, i32 32"   --->   Operation 1378 'bitselect' 'p_Result_5644' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2608)   --->   "%p_Val2_2607 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2606, i32 16, i32 31"   --->   Operation 1379 'partselect' 'p_Val2_2607' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2608)   --->   "%p_Result_5358 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2606, i32 16"   --->   Operation 1380 'bitselect' 'p_Result_5358' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2608)   --->   "%p_Result_5645 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2606, i32 15"   --->   Operation 1381 'bitselect' 'p_Result_5645' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln828_478 = trunc i33 %p_Val2_2606"   --->   Operation 1382 'trunc' 'trunc_ln828_478' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1383 [1/1] (0.66ns)   --->   "%r_478 = icmp_ne  i15 %trunc_ln828_478, i15 0"   --->   Operation 1383 'icmp' 'r_478' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1384 [1/1] (0.00ns)   --->   "%p_Result_5646 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2606, i32 31"   --->   Operation 1384 'bitselect' 'p_Result_5646' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2608)   --->   "%or_ln374_478 = or i1 %p_Result_5358, i1 %r_478"   --->   Operation 1385 'or' 'or_ln374_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2608)   --->   "%and_ln374_734 = and i1 %or_ln374_478, i1 %p_Result_5645"   --->   Operation 1386 'and' 'and_ln374_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2608)   --->   "%zext_ln377_734 = zext i1 %and_ln374_734"   --->   Operation 1387 'zext' 'zext_ln377_734' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1388 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2608 = add i16 %p_Val2_2607, i16 %zext_ln377_734"   --->   Operation 1388 'add' 'p_Val2_2608' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1389 [1/1] (0.00ns)   --->   "%p_Result_5647 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2608, i32 15"   --->   Operation 1389 'bitselect' 'p_Result_5647' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1390 [1/1] (0.12ns)   --->   "%xor_ln896_1158 = xor i1 %p_Result_5647, i1 1"   --->   Operation 1390 'xor' 'xor_ln896_1158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1391 [1/1] (0.12ns)   --->   "%carry_965 = and i1 %p_Result_5646, i1 %xor_ln896_1158"   --->   Operation 1391 'and' 'carry_965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1392 [1/1] (0.12ns)   --->   "%Range1_all_zeros_732 = xor i1 %p_Result_5644, i1 1"   --->   Operation 1392 'xor' 'Range1_all_zeros_732' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node overflow_672)   --->   "%deleted_zeros_732 = select i1 %carry_965, i1 %p_Result_5644, i1 %Range1_all_zeros_732"   --->   Operation 1393 'select' 'deleted_zeros_732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_710)   --->   "%deleted_ones_480 = select i1 %carry_965, i1 %Range1_all_zeros_732, i1 %p_Result_5644"   --->   Operation 1394 'select' 'deleted_ones_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_710)   --->   "%xor_ln891_352 = xor i1 %p_Result_5646, i1 1"   --->   Operation 1395 'xor' 'xor_ln891_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_710)   --->   "%or_ln891_352 = or i1 %p_Result_5647, i1 %xor_ln891_352"   --->   Operation 1396 'or' 'or_ln891_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node overflow_672)   --->   "%xor_ln895_802 = xor i1 %deleted_zeros_732, i1 1"   --->   Operation 1397 'xor' 'xor_ln895_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node overflow_672)   --->   "%or_ln895_672 = or i1 %p_Result_5647, i1 %xor_ln895_802"   --->   Operation 1398 'or' 'or_ln895_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1399 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_672 = and i1 %or_ln895_672, i1 %Range1_all_zeros_732"   --->   Operation 1399 'and' 'overflow_672' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_710)   --->   "%xor_ln896_1159 = xor i1 %deleted_ones_480, i1 1"   --->   Operation 1400 'xor' 'xor_ln896_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_710)   --->   "%or_ln896_672 = or i1 %xor_ln896_1158, i1 %xor_ln896_1159"   --->   Operation 1401 'or' 'or_ln896_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1402 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_710 = and i1 %or_ln891_352, i1 %or_ln896_672"   --->   Operation 1402 'and' 'and_ln896_710' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_672)   --->   "%underflow_672 = and i1 %and_ln896_710, i1 %p_Result_5644"   --->   Operation 1403 'and' 'underflow_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_672)   --->   "%select_ln346_802 = select i1 %overflow_672, i16 32767, i16 32768"   --->   Operation 1404 'select' 'select_ln346_802' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_672)   --->   "%or_ln346_672 = or i1 %overflow_672, i1 %underflow_672"   --->   Operation 1405 'or' 'or_ln346_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1406 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_672 = select i1 %or_ln346_672, i16 %select_ln346_802, i16 %p_Val2_2608"   --->   Operation 1406 'select' 'select_ln346_672' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1407 [1/1] (0.00ns)   --->   "%p_Result_5648 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2609, i32 32"   --->   Operation 1407 'bitselect' 'p_Result_5648' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2611)   --->   "%p_Val2_2610 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2609, i32 16, i32 31"   --->   Operation 1408 'partselect' 'p_Val2_2610' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2611)   --->   "%p_Result_5363 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2609, i32 16"   --->   Operation 1409 'bitselect' 'p_Result_5363' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2611)   --->   "%p_Result_5649 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2609, i32 15"   --->   Operation 1410 'bitselect' 'p_Result_5649' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln828_479 = trunc i33 %p_Val2_2609"   --->   Operation 1411 'trunc' 'trunc_ln828_479' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1412 [1/1] (0.66ns)   --->   "%r_479 = icmp_ne  i15 %trunc_ln828_479, i15 0"   --->   Operation 1412 'icmp' 'r_479' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1413 [1/1] (0.00ns)   --->   "%p_Result_5650 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2609, i32 31"   --->   Operation 1413 'bitselect' 'p_Result_5650' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2611)   --->   "%or_ln374_479 = or i1 %p_Result_5363, i1 %r_479"   --->   Operation 1414 'or' 'or_ln374_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2611)   --->   "%and_ln374_735 = and i1 %or_ln374_479, i1 %p_Result_5649"   --->   Operation 1415 'and' 'and_ln374_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2611)   --->   "%zext_ln377_735 = zext i1 %and_ln374_735"   --->   Operation 1416 'zext' 'zext_ln377_735' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1417 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2611 = add i16 %p_Val2_2610, i16 %zext_ln377_735"   --->   Operation 1417 'add' 'p_Val2_2611' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1418 [1/1] (0.00ns)   --->   "%p_Result_5651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2611, i32 15"   --->   Operation 1418 'bitselect' 'p_Result_5651' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1419 [1/1] (0.12ns)   --->   "%xor_ln896_1160 = xor i1 %p_Result_5651, i1 1"   --->   Operation 1419 'xor' 'xor_ln896_1160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1420 [1/1] (0.12ns)   --->   "%carry_967 = and i1 %p_Result_5650, i1 %xor_ln896_1160"   --->   Operation 1420 'and' 'carry_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1421 [1/1] (0.12ns)   --->   "%Range1_all_zeros_733 = xor i1 %p_Result_5648, i1 1"   --->   Operation 1421 'xor' 'Range1_all_zeros_733' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node overflow_673)   --->   "%deleted_zeros_733 = select i1 %carry_967, i1 %p_Result_5648, i1 %Range1_all_zeros_733"   --->   Operation 1422 'select' 'deleted_zeros_733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_712)   --->   "%deleted_ones_481 = select i1 %carry_967, i1 %Range1_all_zeros_733, i1 %p_Result_5648"   --->   Operation 1423 'select' 'deleted_ones_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_712)   --->   "%xor_ln891_353 = xor i1 %p_Result_5650, i1 1"   --->   Operation 1424 'xor' 'xor_ln891_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_712)   --->   "%or_ln891_353 = or i1 %p_Result_5651, i1 %xor_ln891_353"   --->   Operation 1425 'or' 'or_ln891_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node overflow_673)   --->   "%xor_ln895_803 = xor i1 %deleted_zeros_733, i1 1"   --->   Operation 1426 'xor' 'xor_ln895_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node overflow_673)   --->   "%or_ln895_673 = or i1 %p_Result_5651, i1 %xor_ln895_803"   --->   Operation 1427 'or' 'or_ln895_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1428 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_673 = and i1 %or_ln895_673, i1 %Range1_all_zeros_733"   --->   Operation 1428 'and' 'overflow_673' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_712)   --->   "%xor_ln896_1161 = xor i1 %deleted_ones_481, i1 1"   --->   Operation 1429 'xor' 'xor_ln896_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_712)   --->   "%or_ln896_673 = or i1 %xor_ln896_1160, i1 %xor_ln896_1161"   --->   Operation 1430 'or' 'or_ln896_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1431 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_712 = and i1 %or_ln891_353, i1 %or_ln896_673"   --->   Operation 1431 'and' 'and_ln896_712' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_673)   --->   "%underflow_673 = and i1 %and_ln896_712, i1 %p_Result_5648"   --->   Operation 1432 'and' 'underflow_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_673)   --->   "%select_ln346_803 = select i1 %overflow_673, i16 32767, i16 32768"   --->   Operation 1433 'select' 'select_ln346_803' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_673)   --->   "%or_ln346_673 = or i1 %overflow_673, i1 %underflow_673"   --->   Operation 1434 'or' 'or_ln346_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1435 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_673 = select i1 %or_ln346_673, i16 %select_ln346_803, i16 %p_Val2_2611"   --->   Operation 1435 'select' 'select_ln346_673' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.44>
ST_20 : Operation 1436 [1/1] (0.00ns)   --->   "%h_newstate_39_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_39_read"   --->   Operation 1436 'read' 'h_newstate_39_read_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1437 [1/1] (0.00ns)   --->   "%h_newstate_38_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_38_read"   --->   Operation 1437 'read' 'h_newstate_38_read_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1438 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_359 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_189"   --->   Operation 1438 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_359' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_20 : Operation 1439 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_360 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_190"   --->   Operation 1439 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_360' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_20 : Operation 1440 [1/1] (0.22ns)   --->   "%p_Val2_2612 = select i1 %reset_state_read, i33 %h_newstate_38_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_359" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1440 'select' 'p_Val2_2612' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1441 [1/1] (0.22ns)   --->   "%p_Val2_2615 = select i1 %reset_state_read, i33 %h_newstate_39_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_360" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1441 'select' 'p_Val2_2615' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1442 [1/1] (0.00ns)   --->   "%qh_state_V_addr_162 = getelementptr i16 %qh_state_V, i64 0, i64 36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1442 'getelementptr' 'qh_state_V_addr_162' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1443 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_672, i6 %qh_state_V_addr_162" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1443 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1444 [1/1] (0.00ns)   --->   "%qh_state_V_addr_163 = getelementptr i16 %qh_state_V, i64 0, i64 37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1444 'getelementptr' 'qh_state_V_addr_163' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1445 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_673, i6 %qh_state_V_addr_163" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1445 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1446 [1/1] (0.00ns)   --->   "%p_Result_5652 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2612, i32 32"   --->   Operation 1446 'bitselect' 'p_Result_5652' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2614)   --->   "%p_Val2_2613 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2612, i32 16, i32 31"   --->   Operation 1447 'partselect' 'p_Val2_2613' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2614)   --->   "%p_Result_5368 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2612, i32 16"   --->   Operation 1448 'bitselect' 'p_Result_5368' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2614)   --->   "%p_Result_5653 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2612, i32 15"   --->   Operation 1449 'bitselect' 'p_Result_5653' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln828_480 = trunc i33 %p_Val2_2612"   --->   Operation 1450 'trunc' 'trunc_ln828_480' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1451 [1/1] (0.66ns)   --->   "%r_480 = icmp_ne  i15 %trunc_ln828_480, i15 0"   --->   Operation 1451 'icmp' 'r_480' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1452 [1/1] (0.00ns)   --->   "%p_Result_5654 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2612, i32 31"   --->   Operation 1452 'bitselect' 'p_Result_5654' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2614)   --->   "%or_ln374_480 = or i1 %p_Result_5368, i1 %r_480"   --->   Operation 1453 'or' 'or_ln374_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2614)   --->   "%and_ln374_736 = and i1 %or_ln374_480, i1 %p_Result_5653"   --->   Operation 1454 'and' 'and_ln374_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2614)   --->   "%zext_ln377_736 = zext i1 %and_ln374_736"   --->   Operation 1455 'zext' 'zext_ln377_736' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1456 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2614 = add i16 %p_Val2_2613, i16 %zext_ln377_736"   --->   Operation 1456 'add' 'p_Val2_2614' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1457 [1/1] (0.00ns)   --->   "%p_Result_5655 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2614, i32 15"   --->   Operation 1457 'bitselect' 'p_Result_5655' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1458 [1/1] (0.12ns)   --->   "%xor_ln896_1162 = xor i1 %p_Result_5655, i1 1"   --->   Operation 1458 'xor' 'xor_ln896_1162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1459 [1/1] (0.12ns)   --->   "%carry_969 = and i1 %p_Result_5654, i1 %xor_ln896_1162"   --->   Operation 1459 'and' 'carry_969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1460 [1/1] (0.12ns)   --->   "%Range1_all_zeros_734 = xor i1 %p_Result_5652, i1 1"   --->   Operation 1460 'xor' 'Range1_all_zeros_734' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node overflow_674)   --->   "%deleted_zeros_734 = select i1 %carry_969, i1 %p_Result_5652, i1 %Range1_all_zeros_734"   --->   Operation 1461 'select' 'deleted_zeros_734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_714)   --->   "%deleted_ones_482 = select i1 %carry_969, i1 %Range1_all_zeros_734, i1 %p_Result_5652"   --->   Operation 1462 'select' 'deleted_ones_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_714)   --->   "%xor_ln891_354 = xor i1 %p_Result_5654, i1 1"   --->   Operation 1463 'xor' 'xor_ln891_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_714)   --->   "%or_ln891_354 = or i1 %p_Result_5655, i1 %xor_ln891_354"   --->   Operation 1464 'or' 'or_ln891_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node overflow_674)   --->   "%xor_ln895_804 = xor i1 %deleted_zeros_734, i1 1"   --->   Operation 1465 'xor' 'xor_ln895_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node overflow_674)   --->   "%or_ln895_674 = or i1 %p_Result_5655, i1 %xor_ln895_804"   --->   Operation 1466 'or' 'or_ln895_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1467 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_674 = and i1 %or_ln895_674, i1 %Range1_all_zeros_734"   --->   Operation 1467 'and' 'overflow_674' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_714)   --->   "%xor_ln896_1163 = xor i1 %deleted_ones_482, i1 1"   --->   Operation 1468 'xor' 'xor_ln896_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_714)   --->   "%or_ln896_674 = or i1 %xor_ln896_1162, i1 %xor_ln896_1163"   --->   Operation 1469 'or' 'or_ln896_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1470 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_714 = and i1 %or_ln891_354, i1 %or_ln896_674"   --->   Operation 1470 'and' 'and_ln896_714' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_674)   --->   "%underflow_674 = and i1 %and_ln896_714, i1 %p_Result_5652"   --->   Operation 1471 'and' 'underflow_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_674)   --->   "%select_ln346_804 = select i1 %overflow_674, i16 32767, i16 32768"   --->   Operation 1472 'select' 'select_ln346_804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_674)   --->   "%or_ln346_674 = or i1 %overflow_674, i1 %underflow_674"   --->   Operation 1473 'or' 'or_ln346_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1474 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_674 = select i1 %or_ln346_674, i16 %select_ln346_804, i16 %p_Val2_2614"   --->   Operation 1474 'select' 'select_ln346_674' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1475 [1/1] (0.00ns)   --->   "%p_Result_5656 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2615, i32 32"   --->   Operation 1475 'bitselect' 'p_Result_5656' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2617)   --->   "%p_Val2_2616 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2615, i32 16, i32 31"   --->   Operation 1476 'partselect' 'p_Val2_2616' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2617)   --->   "%p_Result_5373 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2615, i32 16"   --->   Operation 1477 'bitselect' 'p_Result_5373' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2617)   --->   "%p_Result_5657 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2615, i32 15"   --->   Operation 1478 'bitselect' 'p_Result_5657' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln828_481 = trunc i33 %p_Val2_2615"   --->   Operation 1479 'trunc' 'trunc_ln828_481' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1480 [1/1] (0.66ns)   --->   "%r_481 = icmp_ne  i15 %trunc_ln828_481, i15 0"   --->   Operation 1480 'icmp' 'r_481' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1481 [1/1] (0.00ns)   --->   "%p_Result_5658 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2615, i32 31"   --->   Operation 1481 'bitselect' 'p_Result_5658' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2617)   --->   "%or_ln374_481 = or i1 %p_Result_5373, i1 %r_481"   --->   Operation 1482 'or' 'or_ln374_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2617)   --->   "%and_ln374_737 = and i1 %or_ln374_481, i1 %p_Result_5657"   --->   Operation 1483 'and' 'and_ln374_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2617)   --->   "%zext_ln377_737 = zext i1 %and_ln374_737"   --->   Operation 1484 'zext' 'zext_ln377_737' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1485 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2617 = add i16 %p_Val2_2616, i16 %zext_ln377_737"   --->   Operation 1485 'add' 'p_Val2_2617' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1486 [1/1] (0.00ns)   --->   "%p_Result_5659 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2617, i32 15"   --->   Operation 1486 'bitselect' 'p_Result_5659' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1487 [1/1] (0.12ns)   --->   "%xor_ln896_1164 = xor i1 %p_Result_5659, i1 1"   --->   Operation 1487 'xor' 'xor_ln896_1164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1488 [1/1] (0.12ns)   --->   "%carry_971 = and i1 %p_Result_5658, i1 %xor_ln896_1164"   --->   Operation 1488 'and' 'carry_971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1489 [1/1] (0.12ns)   --->   "%Range1_all_zeros_735 = xor i1 %p_Result_5656, i1 1"   --->   Operation 1489 'xor' 'Range1_all_zeros_735' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node overflow_675)   --->   "%deleted_zeros_735 = select i1 %carry_971, i1 %p_Result_5656, i1 %Range1_all_zeros_735"   --->   Operation 1490 'select' 'deleted_zeros_735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_716)   --->   "%deleted_ones_483 = select i1 %carry_971, i1 %Range1_all_zeros_735, i1 %p_Result_5656"   --->   Operation 1491 'select' 'deleted_ones_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_716)   --->   "%xor_ln891_355 = xor i1 %p_Result_5658, i1 1"   --->   Operation 1492 'xor' 'xor_ln891_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_716)   --->   "%or_ln891_355 = or i1 %p_Result_5659, i1 %xor_ln891_355"   --->   Operation 1493 'or' 'or_ln891_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node overflow_675)   --->   "%xor_ln895_805 = xor i1 %deleted_zeros_735, i1 1"   --->   Operation 1494 'xor' 'xor_ln895_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node overflow_675)   --->   "%or_ln895_675 = or i1 %p_Result_5659, i1 %xor_ln895_805"   --->   Operation 1495 'or' 'or_ln895_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1496 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_675 = and i1 %or_ln895_675, i1 %Range1_all_zeros_735"   --->   Operation 1496 'and' 'overflow_675' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_716)   --->   "%xor_ln896_1165 = xor i1 %deleted_ones_483, i1 1"   --->   Operation 1497 'xor' 'xor_ln896_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_716)   --->   "%or_ln896_675 = or i1 %xor_ln896_1164, i1 %xor_ln896_1165"   --->   Operation 1498 'or' 'or_ln896_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1499 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_716 = and i1 %or_ln891_355, i1 %or_ln896_675"   --->   Operation 1499 'and' 'and_ln896_716' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_675)   --->   "%underflow_675 = and i1 %and_ln896_716, i1 %p_Result_5656"   --->   Operation 1500 'and' 'underflow_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_675)   --->   "%select_ln346_805 = select i1 %overflow_675, i16 32767, i16 32768"   --->   Operation 1501 'select' 'select_ln346_805' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_675)   --->   "%or_ln346_675 = or i1 %overflow_675, i1 %underflow_675"   --->   Operation 1502 'or' 'or_ln346_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1503 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_675 = select i1 %or_ln346_675, i16 %select_ln346_805, i16 %p_Val2_2617"   --->   Operation 1503 'select' 'select_ln346_675' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.44>
ST_21 : Operation 1504 [1/1] (0.00ns)   --->   "%h_newstate_41_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_41_read"   --->   Operation 1504 'read' 'h_newstate_41_read_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1505 [1/1] (0.00ns)   --->   "%h_newstate_40_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_40_read"   --->   Operation 1505 'read' 'h_newstate_40_read_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1506 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_361 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_191"   --->   Operation 1506 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_361' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_21 : Operation 1507 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_362 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_192"   --->   Operation 1507 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_362' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_21 : Operation 1508 [1/1] (0.22ns)   --->   "%p_Val2_2618 = select i1 %reset_state_read, i33 %h_newstate_40_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_361" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1508 'select' 'p_Val2_2618' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1509 [1/1] (0.22ns)   --->   "%p_Val2_2621 = select i1 %reset_state_read, i33 %h_newstate_41_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_362" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1509 'select' 'p_Val2_2621' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1510 [1/1] (0.00ns)   --->   "%qh_state_V_addr_164 = getelementptr i16 %qh_state_V, i64 0, i64 38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1510 'getelementptr' 'qh_state_V_addr_164' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1511 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_674, i6 %qh_state_V_addr_164" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1511 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1512 [1/1] (0.00ns)   --->   "%qh_state_V_addr_165 = getelementptr i16 %qh_state_V, i64 0, i64 39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1512 'getelementptr' 'qh_state_V_addr_165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1513 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_675, i6 %qh_state_V_addr_165" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1513 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1514 [1/1] (0.00ns)   --->   "%p_Result_5660 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2618, i32 32"   --->   Operation 1514 'bitselect' 'p_Result_5660' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2620)   --->   "%p_Val2_2619 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2618, i32 16, i32 31"   --->   Operation 1515 'partselect' 'p_Val2_2619' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2620)   --->   "%p_Result_5378 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2618, i32 16"   --->   Operation 1516 'bitselect' 'p_Result_5378' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2620)   --->   "%p_Result_5661 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2618, i32 15"   --->   Operation 1517 'bitselect' 'p_Result_5661' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln828_482 = trunc i33 %p_Val2_2618"   --->   Operation 1518 'trunc' 'trunc_ln828_482' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1519 [1/1] (0.66ns)   --->   "%r_482 = icmp_ne  i15 %trunc_ln828_482, i15 0"   --->   Operation 1519 'icmp' 'r_482' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1520 [1/1] (0.00ns)   --->   "%p_Result_5662 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2618, i32 31"   --->   Operation 1520 'bitselect' 'p_Result_5662' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2620)   --->   "%or_ln374_482 = or i1 %p_Result_5378, i1 %r_482"   --->   Operation 1521 'or' 'or_ln374_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2620)   --->   "%and_ln374_738 = and i1 %or_ln374_482, i1 %p_Result_5661"   --->   Operation 1522 'and' 'and_ln374_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2620)   --->   "%zext_ln377_738 = zext i1 %and_ln374_738"   --->   Operation 1523 'zext' 'zext_ln377_738' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1524 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2620 = add i16 %p_Val2_2619, i16 %zext_ln377_738"   --->   Operation 1524 'add' 'p_Val2_2620' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1525 [1/1] (0.00ns)   --->   "%p_Result_5663 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2620, i32 15"   --->   Operation 1525 'bitselect' 'p_Result_5663' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1526 [1/1] (0.12ns)   --->   "%xor_ln896_1166 = xor i1 %p_Result_5663, i1 1"   --->   Operation 1526 'xor' 'xor_ln896_1166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1527 [1/1] (0.12ns)   --->   "%carry_973 = and i1 %p_Result_5662, i1 %xor_ln896_1166"   --->   Operation 1527 'and' 'carry_973' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1528 [1/1] (0.12ns)   --->   "%Range1_all_zeros_736 = xor i1 %p_Result_5660, i1 1"   --->   Operation 1528 'xor' 'Range1_all_zeros_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node overflow_676)   --->   "%deleted_zeros_736 = select i1 %carry_973, i1 %p_Result_5660, i1 %Range1_all_zeros_736"   --->   Operation 1529 'select' 'deleted_zeros_736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_718)   --->   "%deleted_ones_484 = select i1 %carry_973, i1 %Range1_all_zeros_736, i1 %p_Result_5660"   --->   Operation 1530 'select' 'deleted_ones_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_718)   --->   "%xor_ln891_356 = xor i1 %p_Result_5662, i1 1"   --->   Operation 1531 'xor' 'xor_ln891_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_718)   --->   "%or_ln891_356 = or i1 %p_Result_5663, i1 %xor_ln891_356"   --->   Operation 1532 'or' 'or_ln891_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node overflow_676)   --->   "%xor_ln895_806 = xor i1 %deleted_zeros_736, i1 1"   --->   Operation 1533 'xor' 'xor_ln895_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node overflow_676)   --->   "%or_ln895_676 = or i1 %p_Result_5663, i1 %xor_ln895_806"   --->   Operation 1534 'or' 'or_ln895_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1535 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_676 = and i1 %or_ln895_676, i1 %Range1_all_zeros_736"   --->   Operation 1535 'and' 'overflow_676' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_718)   --->   "%xor_ln896_1167 = xor i1 %deleted_ones_484, i1 1"   --->   Operation 1536 'xor' 'xor_ln896_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_718)   --->   "%or_ln896_676 = or i1 %xor_ln896_1166, i1 %xor_ln896_1167"   --->   Operation 1537 'or' 'or_ln896_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1538 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_718 = and i1 %or_ln891_356, i1 %or_ln896_676"   --->   Operation 1538 'and' 'and_ln896_718' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_676)   --->   "%underflow_676 = and i1 %and_ln896_718, i1 %p_Result_5660"   --->   Operation 1539 'and' 'underflow_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_676)   --->   "%select_ln346_806 = select i1 %overflow_676, i16 32767, i16 32768"   --->   Operation 1540 'select' 'select_ln346_806' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_676)   --->   "%or_ln346_676 = or i1 %overflow_676, i1 %underflow_676"   --->   Operation 1541 'or' 'or_ln346_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1542 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_676 = select i1 %or_ln346_676, i16 %select_ln346_806, i16 %p_Val2_2620"   --->   Operation 1542 'select' 'select_ln346_676' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1543 [1/1] (0.00ns)   --->   "%p_Result_5664 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2621, i32 32"   --->   Operation 1543 'bitselect' 'p_Result_5664' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2623)   --->   "%p_Val2_2622 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2621, i32 16, i32 31"   --->   Operation 1544 'partselect' 'p_Val2_2622' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2623)   --->   "%p_Result_5383 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2621, i32 16"   --->   Operation 1545 'bitselect' 'p_Result_5383' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2623)   --->   "%p_Result_5665 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2621, i32 15"   --->   Operation 1546 'bitselect' 'p_Result_5665' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln828_483 = trunc i33 %p_Val2_2621"   --->   Operation 1547 'trunc' 'trunc_ln828_483' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1548 [1/1] (0.66ns)   --->   "%r_483 = icmp_ne  i15 %trunc_ln828_483, i15 0"   --->   Operation 1548 'icmp' 'r_483' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1549 [1/1] (0.00ns)   --->   "%p_Result_5666 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2621, i32 31"   --->   Operation 1549 'bitselect' 'p_Result_5666' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2623)   --->   "%or_ln374_483 = or i1 %p_Result_5383, i1 %r_483"   --->   Operation 1550 'or' 'or_ln374_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2623)   --->   "%and_ln374_739 = and i1 %or_ln374_483, i1 %p_Result_5665"   --->   Operation 1551 'and' 'and_ln374_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2623)   --->   "%zext_ln377_739 = zext i1 %and_ln374_739"   --->   Operation 1552 'zext' 'zext_ln377_739' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1553 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2623 = add i16 %p_Val2_2622, i16 %zext_ln377_739"   --->   Operation 1553 'add' 'p_Val2_2623' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1554 [1/1] (0.00ns)   --->   "%p_Result_5667 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2623, i32 15"   --->   Operation 1554 'bitselect' 'p_Result_5667' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1555 [1/1] (0.12ns)   --->   "%xor_ln896_1168 = xor i1 %p_Result_5667, i1 1"   --->   Operation 1555 'xor' 'xor_ln896_1168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1556 [1/1] (0.12ns)   --->   "%carry_975 = and i1 %p_Result_5666, i1 %xor_ln896_1168"   --->   Operation 1556 'and' 'carry_975' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1557 [1/1] (0.12ns)   --->   "%Range1_all_zeros_737 = xor i1 %p_Result_5664, i1 1"   --->   Operation 1557 'xor' 'Range1_all_zeros_737' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node overflow_677)   --->   "%deleted_zeros_737 = select i1 %carry_975, i1 %p_Result_5664, i1 %Range1_all_zeros_737"   --->   Operation 1558 'select' 'deleted_zeros_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_720)   --->   "%deleted_ones_485 = select i1 %carry_975, i1 %Range1_all_zeros_737, i1 %p_Result_5664"   --->   Operation 1559 'select' 'deleted_ones_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_720)   --->   "%xor_ln891_357 = xor i1 %p_Result_5666, i1 1"   --->   Operation 1560 'xor' 'xor_ln891_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_720)   --->   "%or_ln891_357 = or i1 %p_Result_5667, i1 %xor_ln891_357"   --->   Operation 1561 'or' 'or_ln891_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node overflow_677)   --->   "%xor_ln895_807 = xor i1 %deleted_zeros_737, i1 1"   --->   Operation 1562 'xor' 'xor_ln895_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node overflow_677)   --->   "%or_ln895_677 = or i1 %p_Result_5667, i1 %xor_ln895_807"   --->   Operation 1563 'or' 'or_ln895_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1564 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_677 = and i1 %or_ln895_677, i1 %Range1_all_zeros_737"   --->   Operation 1564 'and' 'overflow_677' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_720)   --->   "%xor_ln896_1169 = xor i1 %deleted_ones_485, i1 1"   --->   Operation 1565 'xor' 'xor_ln896_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_720)   --->   "%or_ln896_677 = or i1 %xor_ln896_1168, i1 %xor_ln896_1169"   --->   Operation 1566 'or' 'or_ln896_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1567 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_720 = and i1 %or_ln891_357, i1 %or_ln896_677"   --->   Operation 1567 'and' 'and_ln896_720' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_677)   --->   "%underflow_677 = and i1 %and_ln896_720, i1 %p_Result_5664"   --->   Operation 1568 'and' 'underflow_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_677)   --->   "%select_ln346_807 = select i1 %overflow_677, i16 32767, i16 32768"   --->   Operation 1569 'select' 'select_ln346_807' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_677)   --->   "%or_ln346_677 = or i1 %overflow_677, i1 %underflow_677"   --->   Operation 1570 'or' 'or_ln346_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1571 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_677 = select i1 %or_ln346_677, i16 %select_ln346_807, i16 %p_Val2_2623"   --->   Operation 1571 'select' 'select_ln346_677' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.44>
ST_22 : Operation 1572 [1/1] (0.00ns)   --->   "%h_newstate_43_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_43_read"   --->   Operation 1572 'read' 'h_newstate_43_read_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1573 [1/1] (0.00ns)   --->   "%h_newstate_42_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_42_read"   --->   Operation 1573 'read' 'h_newstate_42_read_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1574 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_363 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_193"   --->   Operation 1574 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_363' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_22 : Operation 1575 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_364 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_194"   --->   Operation 1575 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_364' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_22 : Operation 1576 [1/1] (0.22ns)   --->   "%p_Val2_2624 = select i1 %reset_state_read, i33 %h_newstate_42_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_363" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1576 'select' 'p_Val2_2624' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1577 [1/1] (0.22ns)   --->   "%p_Val2_2627 = select i1 %reset_state_read, i33 %h_newstate_43_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_364" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1577 'select' 'p_Val2_2627' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1578 [1/1] (0.00ns)   --->   "%qh_state_V_addr_166 = getelementptr i16 %qh_state_V, i64 0, i64 40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1578 'getelementptr' 'qh_state_V_addr_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1579 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_676, i6 %qh_state_V_addr_166" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1579 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1580 [1/1] (0.00ns)   --->   "%qh_state_V_addr_167 = getelementptr i16 %qh_state_V, i64 0, i64 41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1580 'getelementptr' 'qh_state_V_addr_167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1581 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_677, i6 %qh_state_V_addr_167" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1581 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1582 [1/1] (0.00ns)   --->   "%p_Result_5668 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2624, i32 32"   --->   Operation 1582 'bitselect' 'p_Result_5668' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2626)   --->   "%p_Val2_2625 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2624, i32 16, i32 31"   --->   Operation 1583 'partselect' 'p_Val2_2625' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2626)   --->   "%p_Result_5388 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2624, i32 16"   --->   Operation 1584 'bitselect' 'p_Result_5388' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2626)   --->   "%p_Result_5669 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2624, i32 15"   --->   Operation 1585 'bitselect' 'p_Result_5669' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1586 [1/1] (0.00ns)   --->   "%trunc_ln828_484 = trunc i33 %p_Val2_2624"   --->   Operation 1586 'trunc' 'trunc_ln828_484' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1587 [1/1] (0.66ns)   --->   "%r_484 = icmp_ne  i15 %trunc_ln828_484, i15 0"   --->   Operation 1587 'icmp' 'r_484' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1588 [1/1] (0.00ns)   --->   "%p_Result_5670 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2624, i32 31"   --->   Operation 1588 'bitselect' 'p_Result_5670' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2626)   --->   "%or_ln374_484 = or i1 %p_Result_5388, i1 %r_484"   --->   Operation 1589 'or' 'or_ln374_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2626)   --->   "%and_ln374_740 = and i1 %or_ln374_484, i1 %p_Result_5669"   --->   Operation 1590 'and' 'and_ln374_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2626)   --->   "%zext_ln377_740 = zext i1 %and_ln374_740"   --->   Operation 1591 'zext' 'zext_ln377_740' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1592 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2626 = add i16 %p_Val2_2625, i16 %zext_ln377_740"   --->   Operation 1592 'add' 'p_Val2_2626' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1593 [1/1] (0.00ns)   --->   "%p_Result_5671 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2626, i32 15"   --->   Operation 1593 'bitselect' 'p_Result_5671' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1594 [1/1] (0.12ns)   --->   "%xor_ln896_1170 = xor i1 %p_Result_5671, i1 1"   --->   Operation 1594 'xor' 'xor_ln896_1170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1595 [1/1] (0.12ns)   --->   "%carry_977 = and i1 %p_Result_5670, i1 %xor_ln896_1170"   --->   Operation 1595 'and' 'carry_977' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1596 [1/1] (0.12ns)   --->   "%Range1_all_zeros_738 = xor i1 %p_Result_5668, i1 1"   --->   Operation 1596 'xor' 'Range1_all_zeros_738' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node overflow_678)   --->   "%deleted_zeros_738 = select i1 %carry_977, i1 %p_Result_5668, i1 %Range1_all_zeros_738"   --->   Operation 1597 'select' 'deleted_zeros_738' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_722)   --->   "%deleted_ones_486 = select i1 %carry_977, i1 %Range1_all_zeros_738, i1 %p_Result_5668"   --->   Operation 1598 'select' 'deleted_ones_486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_722)   --->   "%xor_ln891_358 = xor i1 %p_Result_5670, i1 1"   --->   Operation 1599 'xor' 'xor_ln891_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_722)   --->   "%or_ln891_358 = or i1 %p_Result_5671, i1 %xor_ln891_358"   --->   Operation 1600 'or' 'or_ln891_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node overflow_678)   --->   "%xor_ln895_808 = xor i1 %deleted_zeros_738, i1 1"   --->   Operation 1601 'xor' 'xor_ln895_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node overflow_678)   --->   "%or_ln895_678 = or i1 %p_Result_5671, i1 %xor_ln895_808"   --->   Operation 1602 'or' 'or_ln895_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1603 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_678 = and i1 %or_ln895_678, i1 %Range1_all_zeros_738"   --->   Operation 1603 'and' 'overflow_678' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_722)   --->   "%xor_ln896_1171 = xor i1 %deleted_ones_486, i1 1"   --->   Operation 1604 'xor' 'xor_ln896_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_722)   --->   "%or_ln896_678 = or i1 %xor_ln896_1170, i1 %xor_ln896_1171"   --->   Operation 1605 'or' 'or_ln896_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1606 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_722 = and i1 %or_ln891_358, i1 %or_ln896_678"   --->   Operation 1606 'and' 'and_ln896_722' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_678)   --->   "%underflow_678 = and i1 %and_ln896_722, i1 %p_Result_5668"   --->   Operation 1607 'and' 'underflow_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_678)   --->   "%select_ln346_808 = select i1 %overflow_678, i16 32767, i16 32768"   --->   Operation 1608 'select' 'select_ln346_808' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_678)   --->   "%or_ln346_678 = or i1 %overflow_678, i1 %underflow_678"   --->   Operation 1609 'or' 'or_ln346_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_678 = select i1 %or_ln346_678, i16 %select_ln346_808, i16 %p_Val2_2626"   --->   Operation 1610 'select' 'select_ln346_678' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1611 [1/1] (0.00ns)   --->   "%p_Result_5672 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2627, i32 32"   --->   Operation 1611 'bitselect' 'p_Result_5672' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2629)   --->   "%p_Val2_2628 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2627, i32 16, i32 31"   --->   Operation 1612 'partselect' 'p_Val2_2628' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2629)   --->   "%p_Result_5393 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2627, i32 16"   --->   Operation 1613 'bitselect' 'p_Result_5393' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2629)   --->   "%p_Result_5673 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2627, i32 15"   --->   Operation 1614 'bitselect' 'p_Result_5673' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln828_485 = trunc i33 %p_Val2_2627"   --->   Operation 1615 'trunc' 'trunc_ln828_485' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1616 [1/1] (0.66ns)   --->   "%r_485 = icmp_ne  i15 %trunc_ln828_485, i15 0"   --->   Operation 1616 'icmp' 'r_485' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1617 [1/1] (0.00ns)   --->   "%p_Result_5674 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2627, i32 31"   --->   Operation 1617 'bitselect' 'p_Result_5674' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2629)   --->   "%or_ln374_485 = or i1 %p_Result_5393, i1 %r_485"   --->   Operation 1618 'or' 'or_ln374_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2629)   --->   "%and_ln374_741 = and i1 %or_ln374_485, i1 %p_Result_5673"   --->   Operation 1619 'and' 'and_ln374_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2629)   --->   "%zext_ln377_741 = zext i1 %and_ln374_741"   --->   Operation 1620 'zext' 'zext_ln377_741' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1621 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2629 = add i16 %p_Val2_2628, i16 %zext_ln377_741"   --->   Operation 1621 'add' 'p_Val2_2629' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1622 [1/1] (0.00ns)   --->   "%p_Result_5675 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2629, i32 15"   --->   Operation 1622 'bitselect' 'p_Result_5675' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1623 [1/1] (0.12ns)   --->   "%xor_ln896_1172 = xor i1 %p_Result_5675, i1 1"   --->   Operation 1623 'xor' 'xor_ln896_1172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1624 [1/1] (0.12ns)   --->   "%carry_979 = and i1 %p_Result_5674, i1 %xor_ln896_1172"   --->   Operation 1624 'and' 'carry_979' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1625 [1/1] (0.12ns)   --->   "%Range1_all_zeros_739 = xor i1 %p_Result_5672, i1 1"   --->   Operation 1625 'xor' 'Range1_all_zeros_739' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node overflow_679)   --->   "%deleted_zeros_739 = select i1 %carry_979, i1 %p_Result_5672, i1 %Range1_all_zeros_739"   --->   Operation 1626 'select' 'deleted_zeros_739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_724)   --->   "%deleted_ones_487 = select i1 %carry_979, i1 %Range1_all_zeros_739, i1 %p_Result_5672"   --->   Operation 1627 'select' 'deleted_ones_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_724)   --->   "%xor_ln891_359 = xor i1 %p_Result_5674, i1 1"   --->   Operation 1628 'xor' 'xor_ln891_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_724)   --->   "%or_ln891_359 = or i1 %p_Result_5675, i1 %xor_ln891_359"   --->   Operation 1629 'or' 'or_ln891_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node overflow_679)   --->   "%xor_ln895_809 = xor i1 %deleted_zeros_739, i1 1"   --->   Operation 1630 'xor' 'xor_ln895_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node overflow_679)   --->   "%or_ln895_679 = or i1 %p_Result_5675, i1 %xor_ln895_809"   --->   Operation 1631 'or' 'or_ln895_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1632 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_679 = and i1 %or_ln895_679, i1 %Range1_all_zeros_739"   --->   Operation 1632 'and' 'overflow_679' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_724)   --->   "%xor_ln896_1173 = xor i1 %deleted_ones_487, i1 1"   --->   Operation 1633 'xor' 'xor_ln896_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_724)   --->   "%or_ln896_679 = or i1 %xor_ln896_1172, i1 %xor_ln896_1173"   --->   Operation 1634 'or' 'or_ln896_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1635 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_724 = and i1 %or_ln891_359, i1 %or_ln896_679"   --->   Operation 1635 'and' 'and_ln896_724' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_679)   --->   "%underflow_679 = and i1 %and_ln896_724, i1 %p_Result_5672"   --->   Operation 1636 'and' 'underflow_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_679)   --->   "%select_ln346_809 = select i1 %overflow_679, i16 32767, i16 32768"   --->   Operation 1637 'select' 'select_ln346_809' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_679)   --->   "%or_ln346_679 = or i1 %overflow_679, i1 %underflow_679"   --->   Operation 1638 'or' 'or_ln346_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1639 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_679 = select i1 %or_ln346_679, i16 %select_ln346_809, i16 %p_Val2_2629"   --->   Operation 1639 'select' 'select_ln346_679' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.44>
ST_23 : Operation 1640 [1/1] (0.00ns)   --->   "%h_newstate_4549_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_4549_read"   --->   Operation 1640 'read' 'h_newstate_4549_read_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1641 [1/1] (0.00ns)   --->   "%h_newstate_44_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_44_read"   --->   Operation 1641 'read' 'h_newstate_44_read_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1642 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_365 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_195"   --->   Operation 1642 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_365' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_23 : Operation 1643 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_366 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_196"   --->   Operation 1643 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_366' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_23 : Operation 1644 [1/1] (0.22ns)   --->   "%p_Val2_2630 = select i1 %reset_state_read, i33 %h_newstate_44_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_365" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1644 'select' 'p_Val2_2630' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1645 [1/1] (0.22ns)   --->   "%p_Val2_2633 = select i1 %reset_state_read, i33 %h_newstate_4549_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_366" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1645 'select' 'p_Val2_2633' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1646 [1/1] (0.00ns)   --->   "%qh_state_V_addr_168 = getelementptr i16 %qh_state_V, i64 0, i64 42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1646 'getelementptr' 'qh_state_V_addr_168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1647 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_678, i6 %qh_state_V_addr_168" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1647 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1648 [1/1] (0.00ns)   --->   "%qh_state_V_addr_169 = getelementptr i16 %qh_state_V, i64 0, i64 43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1648 'getelementptr' 'qh_state_V_addr_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1649 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_679, i6 %qh_state_V_addr_169" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1649 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1650 [1/1] (0.00ns)   --->   "%p_Result_5676 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2630, i32 32"   --->   Operation 1650 'bitselect' 'p_Result_5676' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2632)   --->   "%p_Val2_2631 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2630, i32 16, i32 31"   --->   Operation 1651 'partselect' 'p_Val2_2631' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2632)   --->   "%p_Result_5398 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2630, i32 16"   --->   Operation 1652 'bitselect' 'p_Result_5398' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2632)   --->   "%p_Result_5677 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2630, i32 15"   --->   Operation 1653 'bitselect' 'p_Result_5677' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln828_486 = trunc i33 %p_Val2_2630"   --->   Operation 1654 'trunc' 'trunc_ln828_486' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1655 [1/1] (0.66ns)   --->   "%r_486 = icmp_ne  i15 %trunc_ln828_486, i15 0"   --->   Operation 1655 'icmp' 'r_486' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1656 [1/1] (0.00ns)   --->   "%p_Result_5678 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2630, i32 31"   --->   Operation 1656 'bitselect' 'p_Result_5678' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2632)   --->   "%or_ln374_486 = or i1 %p_Result_5398, i1 %r_486"   --->   Operation 1657 'or' 'or_ln374_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2632)   --->   "%and_ln374_742 = and i1 %or_ln374_486, i1 %p_Result_5677"   --->   Operation 1658 'and' 'and_ln374_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2632)   --->   "%zext_ln377_742 = zext i1 %and_ln374_742"   --->   Operation 1659 'zext' 'zext_ln377_742' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1660 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2632 = add i16 %p_Val2_2631, i16 %zext_ln377_742"   --->   Operation 1660 'add' 'p_Val2_2632' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1661 [1/1] (0.00ns)   --->   "%p_Result_5679 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2632, i32 15"   --->   Operation 1661 'bitselect' 'p_Result_5679' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1662 [1/1] (0.12ns)   --->   "%xor_ln896_1174 = xor i1 %p_Result_5679, i1 1"   --->   Operation 1662 'xor' 'xor_ln896_1174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1663 [1/1] (0.12ns)   --->   "%carry_981 = and i1 %p_Result_5678, i1 %xor_ln896_1174"   --->   Operation 1663 'and' 'carry_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1664 [1/1] (0.12ns)   --->   "%Range1_all_zeros_740 = xor i1 %p_Result_5676, i1 1"   --->   Operation 1664 'xor' 'Range1_all_zeros_740' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node overflow_680)   --->   "%deleted_zeros_740 = select i1 %carry_981, i1 %p_Result_5676, i1 %Range1_all_zeros_740"   --->   Operation 1665 'select' 'deleted_zeros_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_726)   --->   "%deleted_ones_488 = select i1 %carry_981, i1 %Range1_all_zeros_740, i1 %p_Result_5676"   --->   Operation 1666 'select' 'deleted_ones_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_726)   --->   "%xor_ln891_360 = xor i1 %p_Result_5678, i1 1"   --->   Operation 1667 'xor' 'xor_ln891_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_726)   --->   "%or_ln891_360 = or i1 %p_Result_5679, i1 %xor_ln891_360"   --->   Operation 1668 'or' 'or_ln891_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node overflow_680)   --->   "%xor_ln895_810 = xor i1 %deleted_zeros_740, i1 1"   --->   Operation 1669 'xor' 'xor_ln895_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node overflow_680)   --->   "%or_ln895_680 = or i1 %p_Result_5679, i1 %xor_ln895_810"   --->   Operation 1670 'or' 'or_ln895_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1671 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_680 = and i1 %or_ln895_680, i1 %Range1_all_zeros_740"   --->   Operation 1671 'and' 'overflow_680' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_726)   --->   "%xor_ln896_1175 = xor i1 %deleted_ones_488, i1 1"   --->   Operation 1672 'xor' 'xor_ln896_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_726)   --->   "%or_ln896_680 = or i1 %xor_ln896_1174, i1 %xor_ln896_1175"   --->   Operation 1673 'or' 'or_ln896_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1674 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_726 = and i1 %or_ln891_360, i1 %or_ln896_680"   --->   Operation 1674 'and' 'and_ln896_726' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_680)   --->   "%underflow_680 = and i1 %and_ln896_726, i1 %p_Result_5676"   --->   Operation 1675 'and' 'underflow_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_680)   --->   "%select_ln346_810 = select i1 %overflow_680, i16 32767, i16 32768"   --->   Operation 1676 'select' 'select_ln346_810' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_680)   --->   "%or_ln346_680 = or i1 %overflow_680, i1 %underflow_680"   --->   Operation 1677 'or' 'or_ln346_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1678 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_680 = select i1 %or_ln346_680, i16 %select_ln346_810, i16 %p_Val2_2632"   --->   Operation 1678 'select' 'select_ln346_680' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1679 [1/1] (0.00ns)   --->   "%p_Result_5680 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2633, i32 32"   --->   Operation 1679 'bitselect' 'p_Result_5680' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2635)   --->   "%p_Val2_2634 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2633, i32 16, i32 31"   --->   Operation 1680 'partselect' 'p_Val2_2634' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2635)   --->   "%p_Result_5403 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2633, i32 16"   --->   Operation 1681 'bitselect' 'p_Result_5403' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2635)   --->   "%p_Result_5681 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2633, i32 15"   --->   Operation 1682 'bitselect' 'p_Result_5681' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln828_487 = trunc i33 %p_Val2_2633"   --->   Operation 1683 'trunc' 'trunc_ln828_487' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1684 [1/1] (0.66ns)   --->   "%r_487 = icmp_ne  i15 %trunc_ln828_487, i15 0"   --->   Operation 1684 'icmp' 'r_487' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1685 [1/1] (0.00ns)   --->   "%p_Result_5682 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2633, i32 31"   --->   Operation 1685 'bitselect' 'p_Result_5682' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2635)   --->   "%or_ln374_487 = or i1 %p_Result_5403, i1 %r_487"   --->   Operation 1686 'or' 'or_ln374_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2635)   --->   "%and_ln374_743 = and i1 %or_ln374_487, i1 %p_Result_5681"   --->   Operation 1687 'and' 'and_ln374_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2635)   --->   "%zext_ln377_743 = zext i1 %and_ln374_743"   --->   Operation 1688 'zext' 'zext_ln377_743' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1689 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2635 = add i16 %p_Val2_2634, i16 %zext_ln377_743"   --->   Operation 1689 'add' 'p_Val2_2635' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1690 [1/1] (0.00ns)   --->   "%p_Result_5683 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2635, i32 15"   --->   Operation 1690 'bitselect' 'p_Result_5683' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1691 [1/1] (0.12ns)   --->   "%xor_ln896_1176 = xor i1 %p_Result_5683, i1 1"   --->   Operation 1691 'xor' 'xor_ln896_1176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1692 [1/1] (0.12ns)   --->   "%carry_983 = and i1 %p_Result_5682, i1 %xor_ln896_1176"   --->   Operation 1692 'and' 'carry_983' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1693 [1/1] (0.12ns)   --->   "%Range1_all_zeros_741 = xor i1 %p_Result_5680, i1 1"   --->   Operation 1693 'xor' 'Range1_all_zeros_741' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node overflow_681)   --->   "%deleted_zeros_741 = select i1 %carry_983, i1 %p_Result_5680, i1 %Range1_all_zeros_741"   --->   Operation 1694 'select' 'deleted_zeros_741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_728)   --->   "%deleted_ones_489 = select i1 %carry_983, i1 %Range1_all_zeros_741, i1 %p_Result_5680"   --->   Operation 1695 'select' 'deleted_ones_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_728)   --->   "%xor_ln891_361 = xor i1 %p_Result_5682, i1 1"   --->   Operation 1696 'xor' 'xor_ln891_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_728)   --->   "%or_ln891_361 = or i1 %p_Result_5683, i1 %xor_ln891_361"   --->   Operation 1697 'or' 'or_ln891_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node overflow_681)   --->   "%xor_ln895_811 = xor i1 %deleted_zeros_741, i1 1"   --->   Operation 1698 'xor' 'xor_ln895_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node overflow_681)   --->   "%or_ln895_681 = or i1 %p_Result_5683, i1 %xor_ln895_811"   --->   Operation 1699 'or' 'or_ln895_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1700 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_681 = and i1 %or_ln895_681, i1 %Range1_all_zeros_741"   --->   Operation 1700 'and' 'overflow_681' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_728)   --->   "%xor_ln896_1177 = xor i1 %deleted_ones_489, i1 1"   --->   Operation 1701 'xor' 'xor_ln896_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_728)   --->   "%or_ln896_681 = or i1 %xor_ln896_1176, i1 %xor_ln896_1177"   --->   Operation 1702 'or' 'or_ln896_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_728 = and i1 %or_ln891_361, i1 %or_ln896_681"   --->   Operation 1703 'and' 'and_ln896_728' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_681)   --->   "%underflow_681 = and i1 %and_ln896_728, i1 %p_Result_5680"   --->   Operation 1704 'and' 'underflow_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_681)   --->   "%select_ln346_811 = select i1 %overflow_681, i16 32767, i16 32768"   --->   Operation 1705 'select' 'select_ln346_811' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_681)   --->   "%or_ln346_681 = or i1 %overflow_681, i1 %underflow_681"   --->   Operation 1706 'or' 'or_ln346_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_681 = select i1 %or_ln346_681, i16 %select_ln346_811, i16 %p_Val2_2635"   --->   Operation 1707 'select' 'select_ln346_681' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.44>
ST_24 : Operation 1708 [1/1] (0.00ns)   --->   "%h_newstate_47_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_47_read"   --->   Operation 1708 'read' 'h_newstate_47_read_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1709 [1/1] (0.00ns)   --->   "%h_newstate_46_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_46_read"   --->   Operation 1709 'read' 'h_newstate_46_read_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1710 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_367 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_197"   --->   Operation 1710 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_367' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_24 : Operation 1711 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_368 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_198"   --->   Operation 1711 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_368' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_24 : Operation 1712 [1/1] (0.22ns)   --->   "%p_Val2_2636 = select i1 %reset_state_read, i33 %h_newstate_46_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_367" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1712 'select' 'p_Val2_2636' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1713 [1/1] (0.22ns)   --->   "%p_Val2_2639 = select i1 %reset_state_read, i33 %h_newstate_47_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_368" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1713 'select' 'p_Val2_2639' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1714 [1/1] (0.00ns)   --->   "%qh_state_V_addr_170 = getelementptr i16 %qh_state_V, i64 0, i64 44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1714 'getelementptr' 'qh_state_V_addr_170' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1715 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_680, i6 %qh_state_V_addr_170" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1715 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1716 [1/1] (0.00ns)   --->   "%qh_state_V_addr_171 = getelementptr i16 %qh_state_V, i64 0, i64 45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1716 'getelementptr' 'qh_state_V_addr_171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1717 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_681, i6 %qh_state_V_addr_171" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1717 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1718 [1/1] (0.00ns)   --->   "%p_Result_5684 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2636, i32 32"   --->   Operation 1718 'bitselect' 'p_Result_5684' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2638)   --->   "%p_Val2_2637 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2636, i32 16, i32 31"   --->   Operation 1719 'partselect' 'p_Val2_2637' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2638)   --->   "%p_Result_5408 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2636, i32 16"   --->   Operation 1720 'bitselect' 'p_Result_5408' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2638)   --->   "%p_Result_5685 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2636, i32 15"   --->   Operation 1721 'bitselect' 'p_Result_5685' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln828_488 = trunc i33 %p_Val2_2636"   --->   Operation 1722 'trunc' 'trunc_ln828_488' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1723 [1/1] (0.66ns)   --->   "%r_488 = icmp_ne  i15 %trunc_ln828_488, i15 0"   --->   Operation 1723 'icmp' 'r_488' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1724 [1/1] (0.00ns)   --->   "%p_Result_5686 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2636, i32 31"   --->   Operation 1724 'bitselect' 'p_Result_5686' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2638)   --->   "%or_ln374_488 = or i1 %p_Result_5408, i1 %r_488"   --->   Operation 1725 'or' 'or_ln374_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2638)   --->   "%and_ln374_744 = and i1 %or_ln374_488, i1 %p_Result_5685"   --->   Operation 1726 'and' 'and_ln374_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2638)   --->   "%zext_ln377_744 = zext i1 %and_ln374_744"   --->   Operation 1727 'zext' 'zext_ln377_744' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1728 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2638 = add i16 %p_Val2_2637, i16 %zext_ln377_744"   --->   Operation 1728 'add' 'p_Val2_2638' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1729 [1/1] (0.00ns)   --->   "%p_Result_5687 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2638, i32 15"   --->   Operation 1729 'bitselect' 'p_Result_5687' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1730 [1/1] (0.12ns)   --->   "%xor_ln896_1178 = xor i1 %p_Result_5687, i1 1"   --->   Operation 1730 'xor' 'xor_ln896_1178' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1731 [1/1] (0.12ns)   --->   "%carry_985 = and i1 %p_Result_5686, i1 %xor_ln896_1178"   --->   Operation 1731 'and' 'carry_985' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1732 [1/1] (0.12ns)   --->   "%Range1_all_zeros_742 = xor i1 %p_Result_5684, i1 1"   --->   Operation 1732 'xor' 'Range1_all_zeros_742' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node overflow_682)   --->   "%deleted_zeros_742 = select i1 %carry_985, i1 %p_Result_5684, i1 %Range1_all_zeros_742"   --->   Operation 1733 'select' 'deleted_zeros_742' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_730)   --->   "%deleted_ones_490 = select i1 %carry_985, i1 %Range1_all_zeros_742, i1 %p_Result_5684"   --->   Operation 1734 'select' 'deleted_ones_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_730)   --->   "%xor_ln891_362 = xor i1 %p_Result_5686, i1 1"   --->   Operation 1735 'xor' 'xor_ln891_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_730)   --->   "%or_ln891_362 = or i1 %p_Result_5687, i1 %xor_ln891_362"   --->   Operation 1736 'or' 'or_ln891_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node overflow_682)   --->   "%xor_ln895_812 = xor i1 %deleted_zeros_742, i1 1"   --->   Operation 1737 'xor' 'xor_ln895_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node overflow_682)   --->   "%or_ln895_682 = or i1 %p_Result_5687, i1 %xor_ln895_812"   --->   Operation 1738 'or' 'or_ln895_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1739 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_682 = and i1 %or_ln895_682, i1 %Range1_all_zeros_742"   --->   Operation 1739 'and' 'overflow_682' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_730)   --->   "%xor_ln896_1179 = xor i1 %deleted_ones_490, i1 1"   --->   Operation 1740 'xor' 'xor_ln896_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_730)   --->   "%or_ln896_682 = or i1 %xor_ln896_1178, i1 %xor_ln896_1179"   --->   Operation 1741 'or' 'or_ln896_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1742 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_730 = and i1 %or_ln891_362, i1 %or_ln896_682"   --->   Operation 1742 'and' 'and_ln896_730' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_682)   --->   "%underflow_682 = and i1 %and_ln896_730, i1 %p_Result_5684"   --->   Operation 1743 'and' 'underflow_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_682)   --->   "%select_ln346_812 = select i1 %overflow_682, i16 32767, i16 32768"   --->   Operation 1744 'select' 'select_ln346_812' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_682)   --->   "%or_ln346_682 = or i1 %overflow_682, i1 %underflow_682"   --->   Operation 1745 'or' 'or_ln346_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1746 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_682 = select i1 %or_ln346_682, i16 %select_ln346_812, i16 %p_Val2_2638"   --->   Operation 1746 'select' 'select_ln346_682' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1747 [1/1] (0.00ns)   --->   "%p_Result_5688 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2639, i32 32"   --->   Operation 1747 'bitselect' 'p_Result_5688' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2641)   --->   "%p_Val2_2640 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2639, i32 16, i32 31"   --->   Operation 1748 'partselect' 'p_Val2_2640' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2641)   --->   "%p_Result_5413 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2639, i32 16"   --->   Operation 1749 'bitselect' 'p_Result_5413' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2641)   --->   "%p_Result_5689 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2639, i32 15"   --->   Operation 1750 'bitselect' 'p_Result_5689' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1751 [1/1] (0.00ns)   --->   "%trunc_ln828_489 = trunc i33 %p_Val2_2639"   --->   Operation 1751 'trunc' 'trunc_ln828_489' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1752 [1/1] (0.66ns)   --->   "%r_489 = icmp_ne  i15 %trunc_ln828_489, i15 0"   --->   Operation 1752 'icmp' 'r_489' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1753 [1/1] (0.00ns)   --->   "%p_Result_5690 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2639, i32 31"   --->   Operation 1753 'bitselect' 'p_Result_5690' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2641)   --->   "%or_ln374_489 = or i1 %p_Result_5413, i1 %r_489"   --->   Operation 1754 'or' 'or_ln374_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2641)   --->   "%and_ln374_745 = and i1 %or_ln374_489, i1 %p_Result_5689"   --->   Operation 1755 'and' 'and_ln374_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2641)   --->   "%zext_ln377_745 = zext i1 %and_ln374_745"   --->   Operation 1756 'zext' 'zext_ln377_745' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1757 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2641 = add i16 %p_Val2_2640, i16 %zext_ln377_745"   --->   Operation 1757 'add' 'p_Val2_2641' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1758 [1/1] (0.00ns)   --->   "%p_Result_5691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2641, i32 15"   --->   Operation 1758 'bitselect' 'p_Result_5691' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1759 [1/1] (0.12ns)   --->   "%xor_ln896_1180 = xor i1 %p_Result_5691, i1 1"   --->   Operation 1759 'xor' 'xor_ln896_1180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1760 [1/1] (0.12ns)   --->   "%carry_987 = and i1 %p_Result_5690, i1 %xor_ln896_1180"   --->   Operation 1760 'and' 'carry_987' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1761 [1/1] (0.12ns)   --->   "%Range1_all_zeros_743 = xor i1 %p_Result_5688, i1 1"   --->   Operation 1761 'xor' 'Range1_all_zeros_743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node overflow_683)   --->   "%deleted_zeros_743 = select i1 %carry_987, i1 %p_Result_5688, i1 %Range1_all_zeros_743"   --->   Operation 1762 'select' 'deleted_zeros_743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_732)   --->   "%deleted_ones_491 = select i1 %carry_987, i1 %Range1_all_zeros_743, i1 %p_Result_5688"   --->   Operation 1763 'select' 'deleted_ones_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_732)   --->   "%xor_ln891_363 = xor i1 %p_Result_5690, i1 1"   --->   Operation 1764 'xor' 'xor_ln891_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_732)   --->   "%or_ln891_363 = or i1 %p_Result_5691, i1 %xor_ln891_363"   --->   Operation 1765 'or' 'or_ln891_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node overflow_683)   --->   "%xor_ln895_813 = xor i1 %deleted_zeros_743, i1 1"   --->   Operation 1766 'xor' 'xor_ln895_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node overflow_683)   --->   "%or_ln895_683 = or i1 %p_Result_5691, i1 %xor_ln895_813"   --->   Operation 1767 'or' 'or_ln895_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1768 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_683 = and i1 %or_ln895_683, i1 %Range1_all_zeros_743"   --->   Operation 1768 'and' 'overflow_683' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_732)   --->   "%xor_ln896_1181 = xor i1 %deleted_ones_491, i1 1"   --->   Operation 1769 'xor' 'xor_ln896_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_732)   --->   "%or_ln896_683 = or i1 %xor_ln896_1180, i1 %xor_ln896_1181"   --->   Operation 1770 'or' 'or_ln896_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1771 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_732 = and i1 %or_ln891_363, i1 %or_ln896_683"   --->   Operation 1771 'and' 'and_ln896_732' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_683)   --->   "%underflow_683 = and i1 %and_ln896_732, i1 %p_Result_5688"   --->   Operation 1772 'and' 'underflow_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_683)   --->   "%select_ln346_813 = select i1 %overflow_683, i16 32767, i16 32768"   --->   Operation 1773 'select' 'select_ln346_813' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_683)   --->   "%or_ln346_683 = or i1 %overflow_683, i1 %underflow_683"   --->   Operation 1774 'or' 'or_ln346_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1775 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_683 = select i1 %or_ln346_683, i16 %select_ln346_813, i16 %p_Val2_2641"   --->   Operation 1775 'select' 'select_ln346_683' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.44>
ST_25 : Operation 1776 [1/1] (0.00ns)   --->   "%h_newstate_49_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_49_read"   --->   Operation 1776 'read' 'h_newstate_49_read_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1777 [1/1] (0.00ns)   --->   "%h_newstate_48_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_48_read"   --->   Operation 1777 'read' 'h_newstate_48_read_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1778 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_369 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_199"   --->   Operation 1778 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_369' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_25 : Operation 1779 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_370 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_200"   --->   Operation 1779 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_370' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_25 : Operation 1780 [1/1] (0.22ns)   --->   "%p_Val2_2642 = select i1 %reset_state_read, i33 %h_newstate_48_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_369" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1780 'select' 'p_Val2_2642' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1781 [1/1] (0.22ns)   --->   "%p_Val2_2645 = select i1 %reset_state_read, i33 %h_newstate_49_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_370" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1781 'select' 'p_Val2_2645' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1782 [1/1] (0.00ns)   --->   "%qh_state_V_addr_172 = getelementptr i16 %qh_state_V, i64 0, i64 46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1782 'getelementptr' 'qh_state_V_addr_172' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1783 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_682, i6 %qh_state_V_addr_172" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1783 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1784 [1/1] (0.00ns)   --->   "%qh_state_V_addr_173 = getelementptr i16 %qh_state_V, i64 0, i64 47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1784 'getelementptr' 'qh_state_V_addr_173' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1785 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_683, i6 %qh_state_V_addr_173" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1785 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1786 [1/1] (0.00ns)   --->   "%p_Result_5692 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2642, i32 32"   --->   Operation 1786 'bitselect' 'p_Result_5692' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2644)   --->   "%p_Val2_2643 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2642, i32 16, i32 31"   --->   Operation 1787 'partselect' 'p_Val2_2643' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2644)   --->   "%p_Result_5418 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2642, i32 16"   --->   Operation 1788 'bitselect' 'p_Result_5418' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2644)   --->   "%p_Result_5693 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2642, i32 15"   --->   Operation 1789 'bitselect' 'p_Result_5693' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln828_490 = trunc i33 %p_Val2_2642"   --->   Operation 1790 'trunc' 'trunc_ln828_490' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1791 [1/1] (0.66ns)   --->   "%r_490 = icmp_ne  i15 %trunc_ln828_490, i15 0"   --->   Operation 1791 'icmp' 'r_490' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1792 [1/1] (0.00ns)   --->   "%p_Result_5694 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2642, i32 31"   --->   Operation 1792 'bitselect' 'p_Result_5694' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2644)   --->   "%or_ln374_490 = or i1 %p_Result_5418, i1 %r_490"   --->   Operation 1793 'or' 'or_ln374_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2644)   --->   "%and_ln374_746 = and i1 %or_ln374_490, i1 %p_Result_5693"   --->   Operation 1794 'and' 'and_ln374_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2644)   --->   "%zext_ln377_746 = zext i1 %and_ln374_746"   --->   Operation 1795 'zext' 'zext_ln377_746' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1796 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2644 = add i16 %p_Val2_2643, i16 %zext_ln377_746"   --->   Operation 1796 'add' 'p_Val2_2644' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1797 [1/1] (0.00ns)   --->   "%p_Result_5695 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2644, i32 15"   --->   Operation 1797 'bitselect' 'p_Result_5695' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1798 [1/1] (0.12ns)   --->   "%xor_ln896_1182 = xor i1 %p_Result_5695, i1 1"   --->   Operation 1798 'xor' 'xor_ln896_1182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1799 [1/1] (0.12ns)   --->   "%carry_989 = and i1 %p_Result_5694, i1 %xor_ln896_1182"   --->   Operation 1799 'and' 'carry_989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1800 [1/1] (0.12ns)   --->   "%Range1_all_zeros_744 = xor i1 %p_Result_5692, i1 1"   --->   Operation 1800 'xor' 'Range1_all_zeros_744' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node overflow_684)   --->   "%deleted_zeros_744 = select i1 %carry_989, i1 %p_Result_5692, i1 %Range1_all_zeros_744"   --->   Operation 1801 'select' 'deleted_zeros_744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_734)   --->   "%deleted_ones_492 = select i1 %carry_989, i1 %Range1_all_zeros_744, i1 %p_Result_5692"   --->   Operation 1802 'select' 'deleted_ones_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_734)   --->   "%xor_ln891_364 = xor i1 %p_Result_5694, i1 1"   --->   Operation 1803 'xor' 'xor_ln891_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_734)   --->   "%or_ln891_364 = or i1 %p_Result_5695, i1 %xor_ln891_364"   --->   Operation 1804 'or' 'or_ln891_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node overflow_684)   --->   "%xor_ln895_814 = xor i1 %deleted_zeros_744, i1 1"   --->   Operation 1805 'xor' 'xor_ln895_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node overflow_684)   --->   "%or_ln895_684 = or i1 %p_Result_5695, i1 %xor_ln895_814"   --->   Operation 1806 'or' 'or_ln895_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1807 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_684 = and i1 %or_ln895_684, i1 %Range1_all_zeros_744"   --->   Operation 1807 'and' 'overflow_684' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_734)   --->   "%xor_ln896_1183 = xor i1 %deleted_ones_492, i1 1"   --->   Operation 1808 'xor' 'xor_ln896_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_734)   --->   "%or_ln896_684 = or i1 %xor_ln896_1182, i1 %xor_ln896_1183"   --->   Operation 1809 'or' 'or_ln896_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1810 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_734 = and i1 %or_ln891_364, i1 %or_ln896_684"   --->   Operation 1810 'and' 'and_ln896_734' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_684)   --->   "%underflow_684 = and i1 %and_ln896_734, i1 %p_Result_5692"   --->   Operation 1811 'and' 'underflow_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_684)   --->   "%select_ln346_814 = select i1 %overflow_684, i16 32767, i16 32768"   --->   Operation 1812 'select' 'select_ln346_814' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_684)   --->   "%or_ln346_684 = or i1 %overflow_684, i1 %underflow_684"   --->   Operation 1813 'or' 'or_ln346_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1814 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_684 = select i1 %or_ln346_684, i16 %select_ln346_814, i16 %p_Val2_2644"   --->   Operation 1814 'select' 'select_ln346_684' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1815 [1/1] (0.00ns)   --->   "%p_Result_5696 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2645, i32 32"   --->   Operation 1815 'bitselect' 'p_Result_5696' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2647)   --->   "%p_Val2_2646 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2645, i32 16, i32 31"   --->   Operation 1816 'partselect' 'p_Val2_2646' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2647)   --->   "%p_Result_5423 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2645, i32 16"   --->   Operation 1817 'bitselect' 'p_Result_5423' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2647)   --->   "%p_Result_5697 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2645, i32 15"   --->   Operation 1818 'bitselect' 'p_Result_5697' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln828_491 = trunc i33 %p_Val2_2645"   --->   Operation 1819 'trunc' 'trunc_ln828_491' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1820 [1/1] (0.66ns)   --->   "%r_491 = icmp_ne  i15 %trunc_ln828_491, i15 0"   --->   Operation 1820 'icmp' 'r_491' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1821 [1/1] (0.00ns)   --->   "%p_Result_5698 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2645, i32 31"   --->   Operation 1821 'bitselect' 'p_Result_5698' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2647)   --->   "%or_ln374_491 = or i1 %p_Result_5423, i1 %r_491"   --->   Operation 1822 'or' 'or_ln374_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2647)   --->   "%and_ln374_747 = and i1 %or_ln374_491, i1 %p_Result_5697"   --->   Operation 1823 'and' 'and_ln374_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2647)   --->   "%zext_ln377_747 = zext i1 %and_ln374_747"   --->   Operation 1824 'zext' 'zext_ln377_747' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1825 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2647 = add i16 %p_Val2_2646, i16 %zext_ln377_747"   --->   Operation 1825 'add' 'p_Val2_2647' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1826 [1/1] (0.00ns)   --->   "%p_Result_5699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2647, i32 15"   --->   Operation 1826 'bitselect' 'p_Result_5699' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1827 [1/1] (0.12ns)   --->   "%xor_ln896_1184 = xor i1 %p_Result_5699, i1 1"   --->   Operation 1827 'xor' 'xor_ln896_1184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1828 [1/1] (0.12ns)   --->   "%carry_991 = and i1 %p_Result_5698, i1 %xor_ln896_1184"   --->   Operation 1828 'and' 'carry_991' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1829 [1/1] (0.12ns)   --->   "%Range1_all_zeros_745 = xor i1 %p_Result_5696, i1 1"   --->   Operation 1829 'xor' 'Range1_all_zeros_745' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node overflow_685)   --->   "%deleted_zeros_745 = select i1 %carry_991, i1 %p_Result_5696, i1 %Range1_all_zeros_745"   --->   Operation 1830 'select' 'deleted_zeros_745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_736)   --->   "%deleted_ones_493 = select i1 %carry_991, i1 %Range1_all_zeros_745, i1 %p_Result_5696"   --->   Operation 1831 'select' 'deleted_ones_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_736)   --->   "%xor_ln891_365 = xor i1 %p_Result_5698, i1 1"   --->   Operation 1832 'xor' 'xor_ln891_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_736)   --->   "%or_ln891_365 = or i1 %p_Result_5699, i1 %xor_ln891_365"   --->   Operation 1833 'or' 'or_ln891_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node overflow_685)   --->   "%xor_ln895_815 = xor i1 %deleted_zeros_745, i1 1"   --->   Operation 1834 'xor' 'xor_ln895_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node overflow_685)   --->   "%or_ln895_685 = or i1 %p_Result_5699, i1 %xor_ln895_815"   --->   Operation 1835 'or' 'or_ln895_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1836 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_685 = and i1 %or_ln895_685, i1 %Range1_all_zeros_745"   --->   Operation 1836 'and' 'overflow_685' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_736)   --->   "%xor_ln896_1185 = xor i1 %deleted_ones_493, i1 1"   --->   Operation 1837 'xor' 'xor_ln896_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_736)   --->   "%or_ln896_685 = or i1 %xor_ln896_1184, i1 %xor_ln896_1185"   --->   Operation 1838 'or' 'or_ln896_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_736 = and i1 %or_ln891_365, i1 %or_ln896_685"   --->   Operation 1839 'and' 'and_ln896_736' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_685)   --->   "%underflow_685 = and i1 %and_ln896_736, i1 %p_Result_5696"   --->   Operation 1840 'and' 'underflow_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_685)   --->   "%select_ln346_815 = select i1 %overflow_685, i16 32767, i16 32768"   --->   Operation 1841 'select' 'select_ln346_815' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_685)   --->   "%or_ln346_685 = or i1 %overflow_685, i1 %underflow_685"   --->   Operation 1842 'or' 'or_ln346_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1843 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_685 = select i1 %or_ln346_685, i16 %select_ln346_815, i16 %p_Val2_2647"   --->   Operation 1843 'select' 'select_ln346_685' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.44>
ST_26 : Operation 1844 [1/1] (0.00ns)   --->   "%h_newstate_51_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_51_read"   --->   Operation 1844 'read' 'h_newstate_51_read_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1845 [1/1] (0.00ns)   --->   "%h_newstate_50_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_50_read"   --->   Operation 1845 'read' 'h_newstate_50_read_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1846 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_371 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_201"   --->   Operation 1846 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_371' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_26 : Operation 1847 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_372 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_202"   --->   Operation 1847 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_372' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_26 : Operation 1848 [1/1] (0.22ns)   --->   "%p_Val2_2648 = select i1 %reset_state_read, i33 %h_newstate_50_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_371" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1848 'select' 'p_Val2_2648' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1849 [1/1] (0.22ns)   --->   "%p_Val2_2651 = select i1 %reset_state_read, i33 %h_newstate_51_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_372" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1849 'select' 'p_Val2_2651' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1850 [1/1] (0.00ns)   --->   "%qh_state_V_addr_174 = getelementptr i16 %qh_state_V, i64 0, i64 48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1850 'getelementptr' 'qh_state_V_addr_174' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1851 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_684, i6 %qh_state_V_addr_174" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1851 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1852 [1/1] (0.00ns)   --->   "%qh_state_V_addr_175 = getelementptr i16 %qh_state_V, i64 0, i64 49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1852 'getelementptr' 'qh_state_V_addr_175' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1853 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_685, i6 %qh_state_V_addr_175" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1853 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1854 [1/1] (0.00ns)   --->   "%p_Result_5700 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2648, i32 32"   --->   Operation 1854 'bitselect' 'p_Result_5700' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2650)   --->   "%p_Val2_2649 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2648, i32 16, i32 31"   --->   Operation 1855 'partselect' 'p_Val2_2649' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2650)   --->   "%p_Result_5428 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2648, i32 16"   --->   Operation 1856 'bitselect' 'p_Result_5428' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2650)   --->   "%p_Result_5701 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2648, i32 15"   --->   Operation 1857 'bitselect' 'p_Result_5701' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1858 [1/1] (0.00ns)   --->   "%trunc_ln828_492 = trunc i33 %p_Val2_2648"   --->   Operation 1858 'trunc' 'trunc_ln828_492' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1859 [1/1] (0.66ns)   --->   "%r_492 = icmp_ne  i15 %trunc_ln828_492, i15 0"   --->   Operation 1859 'icmp' 'r_492' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1860 [1/1] (0.00ns)   --->   "%p_Result_5702 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2648, i32 31"   --->   Operation 1860 'bitselect' 'p_Result_5702' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2650)   --->   "%or_ln374_492 = or i1 %p_Result_5428, i1 %r_492"   --->   Operation 1861 'or' 'or_ln374_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2650)   --->   "%and_ln374_748 = and i1 %or_ln374_492, i1 %p_Result_5701"   --->   Operation 1862 'and' 'and_ln374_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2650)   --->   "%zext_ln377_748 = zext i1 %and_ln374_748"   --->   Operation 1863 'zext' 'zext_ln377_748' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1864 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2650 = add i16 %p_Val2_2649, i16 %zext_ln377_748"   --->   Operation 1864 'add' 'p_Val2_2650' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1865 [1/1] (0.00ns)   --->   "%p_Result_5703 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2650, i32 15"   --->   Operation 1865 'bitselect' 'p_Result_5703' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1866 [1/1] (0.12ns)   --->   "%xor_ln896_1186 = xor i1 %p_Result_5703, i1 1"   --->   Operation 1866 'xor' 'xor_ln896_1186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1867 [1/1] (0.12ns)   --->   "%carry_993 = and i1 %p_Result_5702, i1 %xor_ln896_1186"   --->   Operation 1867 'and' 'carry_993' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1868 [1/1] (0.12ns)   --->   "%Range1_all_zeros_746 = xor i1 %p_Result_5700, i1 1"   --->   Operation 1868 'xor' 'Range1_all_zeros_746' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node overflow_686)   --->   "%deleted_zeros_746 = select i1 %carry_993, i1 %p_Result_5700, i1 %Range1_all_zeros_746"   --->   Operation 1869 'select' 'deleted_zeros_746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_738)   --->   "%deleted_ones_494 = select i1 %carry_993, i1 %Range1_all_zeros_746, i1 %p_Result_5700"   --->   Operation 1870 'select' 'deleted_ones_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_738)   --->   "%xor_ln891_366 = xor i1 %p_Result_5702, i1 1"   --->   Operation 1871 'xor' 'xor_ln891_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_738)   --->   "%or_ln891_366 = or i1 %p_Result_5703, i1 %xor_ln891_366"   --->   Operation 1872 'or' 'or_ln891_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node overflow_686)   --->   "%xor_ln895_816 = xor i1 %deleted_zeros_746, i1 1"   --->   Operation 1873 'xor' 'xor_ln895_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node overflow_686)   --->   "%or_ln895_686 = or i1 %p_Result_5703, i1 %xor_ln895_816"   --->   Operation 1874 'or' 'or_ln895_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1875 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_686 = and i1 %or_ln895_686, i1 %Range1_all_zeros_746"   --->   Operation 1875 'and' 'overflow_686' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_738)   --->   "%xor_ln896_1187 = xor i1 %deleted_ones_494, i1 1"   --->   Operation 1876 'xor' 'xor_ln896_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_738)   --->   "%or_ln896_686 = or i1 %xor_ln896_1186, i1 %xor_ln896_1187"   --->   Operation 1877 'or' 'or_ln896_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_738 = and i1 %or_ln891_366, i1 %or_ln896_686"   --->   Operation 1878 'and' 'and_ln896_738' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_686)   --->   "%underflow_686 = and i1 %and_ln896_738, i1 %p_Result_5700"   --->   Operation 1879 'and' 'underflow_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_686)   --->   "%select_ln346_816 = select i1 %overflow_686, i16 32767, i16 32768"   --->   Operation 1880 'select' 'select_ln346_816' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_686)   --->   "%or_ln346_686 = or i1 %overflow_686, i1 %underflow_686"   --->   Operation 1881 'or' 'or_ln346_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_686 = select i1 %or_ln346_686, i16 %select_ln346_816, i16 %p_Val2_2650"   --->   Operation 1882 'select' 'select_ln346_686' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1883 [1/1] (0.00ns)   --->   "%p_Result_5704 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2651, i32 32"   --->   Operation 1883 'bitselect' 'p_Result_5704' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2653)   --->   "%p_Val2_2652 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2651, i32 16, i32 31"   --->   Operation 1884 'partselect' 'p_Val2_2652' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2653)   --->   "%p_Result_5433 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2651, i32 16"   --->   Operation 1885 'bitselect' 'p_Result_5433' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2653)   --->   "%p_Result_5705 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2651, i32 15"   --->   Operation 1886 'bitselect' 'p_Result_5705' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln828_493 = trunc i33 %p_Val2_2651"   --->   Operation 1887 'trunc' 'trunc_ln828_493' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1888 [1/1] (0.66ns)   --->   "%r_493 = icmp_ne  i15 %trunc_ln828_493, i15 0"   --->   Operation 1888 'icmp' 'r_493' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1889 [1/1] (0.00ns)   --->   "%p_Result_5706 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2651, i32 31"   --->   Operation 1889 'bitselect' 'p_Result_5706' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2653)   --->   "%or_ln374_493 = or i1 %p_Result_5433, i1 %r_493"   --->   Operation 1890 'or' 'or_ln374_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2653)   --->   "%and_ln374_749 = and i1 %or_ln374_493, i1 %p_Result_5705"   --->   Operation 1891 'and' 'and_ln374_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2653)   --->   "%zext_ln377_749 = zext i1 %and_ln374_749"   --->   Operation 1892 'zext' 'zext_ln377_749' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1893 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2653 = add i16 %p_Val2_2652, i16 %zext_ln377_749"   --->   Operation 1893 'add' 'p_Val2_2653' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1894 [1/1] (0.00ns)   --->   "%p_Result_5707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2653, i32 15"   --->   Operation 1894 'bitselect' 'p_Result_5707' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1895 [1/1] (0.12ns)   --->   "%xor_ln896_1188 = xor i1 %p_Result_5707, i1 1"   --->   Operation 1895 'xor' 'xor_ln896_1188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1896 [1/1] (0.12ns)   --->   "%carry_995 = and i1 %p_Result_5706, i1 %xor_ln896_1188"   --->   Operation 1896 'and' 'carry_995' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1897 [1/1] (0.12ns)   --->   "%Range1_all_zeros_747 = xor i1 %p_Result_5704, i1 1"   --->   Operation 1897 'xor' 'Range1_all_zeros_747' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node overflow_687)   --->   "%deleted_zeros_747 = select i1 %carry_995, i1 %p_Result_5704, i1 %Range1_all_zeros_747"   --->   Operation 1898 'select' 'deleted_zeros_747' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_740)   --->   "%deleted_ones_495 = select i1 %carry_995, i1 %Range1_all_zeros_747, i1 %p_Result_5704"   --->   Operation 1899 'select' 'deleted_ones_495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_740)   --->   "%xor_ln891_367 = xor i1 %p_Result_5706, i1 1"   --->   Operation 1900 'xor' 'xor_ln891_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_740)   --->   "%or_ln891_367 = or i1 %p_Result_5707, i1 %xor_ln891_367"   --->   Operation 1901 'or' 'or_ln891_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node overflow_687)   --->   "%xor_ln895_817 = xor i1 %deleted_zeros_747, i1 1"   --->   Operation 1902 'xor' 'xor_ln895_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node overflow_687)   --->   "%or_ln895_687 = or i1 %p_Result_5707, i1 %xor_ln895_817"   --->   Operation 1903 'or' 'or_ln895_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1904 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_687 = and i1 %or_ln895_687, i1 %Range1_all_zeros_747"   --->   Operation 1904 'and' 'overflow_687' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_740)   --->   "%xor_ln896_1189 = xor i1 %deleted_ones_495, i1 1"   --->   Operation 1905 'xor' 'xor_ln896_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_740)   --->   "%or_ln896_687 = or i1 %xor_ln896_1188, i1 %xor_ln896_1189"   --->   Operation 1906 'or' 'or_ln896_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1907 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_740 = and i1 %or_ln891_367, i1 %or_ln896_687"   --->   Operation 1907 'and' 'and_ln896_740' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_687)   --->   "%underflow_687 = and i1 %and_ln896_740, i1 %p_Result_5704"   --->   Operation 1908 'and' 'underflow_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_687)   --->   "%select_ln346_817 = select i1 %overflow_687, i16 32767, i16 32768"   --->   Operation 1909 'select' 'select_ln346_817' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_687)   --->   "%or_ln346_687 = or i1 %overflow_687, i1 %underflow_687"   --->   Operation 1910 'or' 'or_ln346_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1911 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_687 = select i1 %or_ln346_687, i16 %select_ln346_817, i16 %p_Val2_2653"   --->   Operation 1911 'select' 'select_ln346_687' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.44>
ST_27 : Operation 1912 [1/1] (0.00ns)   --->   "%h_newstate_53_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_53_read"   --->   Operation 1912 'read' 'h_newstate_53_read_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1913 [1/1] (0.00ns)   --->   "%h_newstate_52_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_52_read"   --->   Operation 1913 'read' 'h_newstate_52_read_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1914 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_373 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_203"   --->   Operation 1914 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_373' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_27 : Operation 1915 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_374 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_204"   --->   Operation 1915 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_374' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_27 : Operation 1916 [1/1] (0.22ns)   --->   "%p_Val2_2654 = select i1 %reset_state_read, i33 %h_newstate_52_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_373" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1916 'select' 'p_Val2_2654' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1917 [1/1] (0.22ns)   --->   "%p_Val2_2657 = select i1 %reset_state_read, i33 %h_newstate_53_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_374" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1917 'select' 'p_Val2_2657' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1918 [1/1] (0.00ns)   --->   "%qh_state_V_addr_176 = getelementptr i16 %qh_state_V, i64 0, i64 50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1918 'getelementptr' 'qh_state_V_addr_176' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1919 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_686, i6 %qh_state_V_addr_176" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1919 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1920 [1/1] (0.00ns)   --->   "%qh_state_V_addr_177 = getelementptr i16 %qh_state_V, i64 0, i64 51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1920 'getelementptr' 'qh_state_V_addr_177' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1921 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_687, i6 %qh_state_V_addr_177" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1921 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1922 [1/1] (0.00ns)   --->   "%p_Result_5708 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2654, i32 32"   --->   Operation 1922 'bitselect' 'p_Result_5708' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2656)   --->   "%p_Val2_2655 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2654, i32 16, i32 31"   --->   Operation 1923 'partselect' 'p_Val2_2655' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2656)   --->   "%p_Result_5438 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2654, i32 16"   --->   Operation 1924 'bitselect' 'p_Result_5438' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2656)   --->   "%p_Result_5709 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2654, i32 15"   --->   Operation 1925 'bitselect' 'p_Result_5709' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln828_494 = trunc i33 %p_Val2_2654"   --->   Operation 1926 'trunc' 'trunc_ln828_494' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1927 [1/1] (0.66ns)   --->   "%r_494 = icmp_ne  i15 %trunc_ln828_494, i15 0"   --->   Operation 1927 'icmp' 'r_494' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1928 [1/1] (0.00ns)   --->   "%p_Result_5710 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2654, i32 31"   --->   Operation 1928 'bitselect' 'p_Result_5710' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2656)   --->   "%or_ln374_494 = or i1 %p_Result_5438, i1 %r_494"   --->   Operation 1929 'or' 'or_ln374_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2656)   --->   "%and_ln374_750 = and i1 %or_ln374_494, i1 %p_Result_5709"   --->   Operation 1930 'and' 'and_ln374_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2656)   --->   "%zext_ln377_750 = zext i1 %and_ln374_750"   --->   Operation 1931 'zext' 'zext_ln377_750' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1932 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2656 = add i16 %p_Val2_2655, i16 %zext_ln377_750"   --->   Operation 1932 'add' 'p_Val2_2656' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1933 [1/1] (0.00ns)   --->   "%p_Result_5711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2656, i32 15"   --->   Operation 1933 'bitselect' 'p_Result_5711' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1934 [1/1] (0.12ns)   --->   "%xor_ln896_1190 = xor i1 %p_Result_5711, i1 1"   --->   Operation 1934 'xor' 'xor_ln896_1190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1935 [1/1] (0.12ns)   --->   "%carry_997 = and i1 %p_Result_5710, i1 %xor_ln896_1190"   --->   Operation 1935 'and' 'carry_997' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1936 [1/1] (0.12ns)   --->   "%Range1_all_zeros_748 = xor i1 %p_Result_5708, i1 1"   --->   Operation 1936 'xor' 'Range1_all_zeros_748' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node overflow_688)   --->   "%deleted_zeros_748 = select i1 %carry_997, i1 %p_Result_5708, i1 %Range1_all_zeros_748"   --->   Operation 1937 'select' 'deleted_zeros_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_742)   --->   "%deleted_ones_496 = select i1 %carry_997, i1 %Range1_all_zeros_748, i1 %p_Result_5708"   --->   Operation 1938 'select' 'deleted_ones_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_742)   --->   "%xor_ln891_368 = xor i1 %p_Result_5710, i1 1"   --->   Operation 1939 'xor' 'xor_ln891_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_742)   --->   "%or_ln891_368 = or i1 %p_Result_5711, i1 %xor_ln891_368"   --->   Operation 1940 'or' 'or_ln891_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node overflow_688)   --->   "%xor_ln895_818 = xor i1 %deleted_zeros_748, i1 1"   --->   Operation 1941 'xor' 'xor_ln895_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node overflow_688)   --->   "%or_ln895_688 = or i1 %p_Result_5711, i1 %xor_ln895_818"   --->   Operation 1942 'or' 'or_ln895_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1943 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_688 = and i1 %or_ln895_688, i1 %Range1_all_zeros_748"   --->   Operation 1943 'and' 'overflow_688' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_742)   --->   "%xor_ln896_1191 = xor i1 %deleted_ones_496, i1 1"   --->   Operation 1944 'xor' 'xor_ln896_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_742)   --->   "%or_ln896_688 = or i1 %xor_ln896_1190, i1 %xor_ln896_1191"   --->   Operation 1945 'or' 'or_ln896_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1946 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_742 = and i1 %or_ln891_368, i1 %or_ln896_688"   --->   Operation 1946 'and' 'and_ln896_742' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_688)   --->   "%underflow_688 = and i1 %and_ln896_742, i1 %p_Result_5708"   --->   Operation 1947 'and' 'underflow_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_688)   --->   "%select_ln346_818 = select i1 %overflow_688, i16 32767, i16 32768"   --->   Operation 1948 'select' 'select_ln346_818' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_688)   --->   "%or_ln346_688 = or i1 %overflow_688, i1 %underflow_688"   --->   Operation 1949 'or' 'or_ln346_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1950 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_688 = select i1 %or_ln346_688, i16 %select_ln346_818, i16 %p_Val2_2656"   --->   Operation 1950 'select' 'select_ln346_688' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1951 [1/1] (0.00ns)   --->   "%p_Result_5712 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2657, i32 32"   --->   Operation 1951 'bitselect' 'p_Result_5712' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2659)   --->   "%p_Val2_2658 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2657, i32 16, i32 31"   --->   Operation 1952 'partselect' 'p_Val2_2658' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2659)   --->   "%p_Result_5443 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2657, i32 16"   --->   Operation 1953 'bitselect' 'p_Result_5443' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2659)   --->   "%p_Result_5713 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2657, i32 15"   --->   Operation 1954 'bitselect' 'p_Result_5713' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln828_495 = trunc i33 %p_Val2_2657"   --->   Operation 1955 'trunc' 'trunc_ln828_495' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1956 [1/1] (0.66ns)   --->   "%r_495 = icmp_ne  i15 %trunc_ln828_495, i15 0"   --->   Operation 1956 'icmp' 'r_495' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1957 [1/1] (0.00ns)   --->   "%p_Result_5714 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2657, i32 31"   --->   Operation 1957 'bitselect' 'p_Result_5714' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2659)   --->   "%or_ln374_495 = or i1 %p_Result_5443, i1 %r_495"   --->   Operation 1958 'or' 'or_ln374_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2659)   --->   "%and_ln374_751 = and i1 %or_ln374_495, i1 %p_Result_5713"   --->   Operation 1959 'and' 'and_ln374_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2659)   --->   "%zext_ln377_751 = zext i1 %and_ln374_751"   --->   Operation 1960 'zext' 'zext_ln377_751' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1961 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2659 = add i16 %p_Val2_2658, i16 %zext_ln377_751"   --->   Operation 1961 'add' 'p_Val2_2659' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1962 [1/1] (0.00ns)   --->   "%p_Result_5715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2659, i32 15"   --->   Operation 1962 'bitselect' 'p_Result_5715' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1963 [1/1] (0.12ns)   --->   "%xor_ln896_1192 = xor i1 %p_Result_5715, i1 1"   --->   Operation 1963 'xor' 'xor_ln896_1192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1964 [1/1] (0.12ns)   --->   "%carry_999 = and i1 %p_Result_5714, i1 %xor_ln896_1192"   --->   Operation 1964 'and' 'carry_999' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1965 [1/1] (0.12ns)   --->   "%Range1_all_zeros_749 = xor i1 %p_Result_5712, i1 1"   --->   Operation 1965 'xor' 'Range1_all_zeros_749' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node overflow_689)   --->   "%deleted_zeros_749 = select i1 %carry_999, i1 %p_Result_5712, i1 %Range1_all_zeros_749"   --->   Operation 1966 'select' 'deleted_zeros_749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_744)   --->   "%deleted_ones_497 = select i1 %carry_999, i1 %Range1_all_zeros_749, i1 %p_Result_5712"   --->   Operation 1967 'select' 'deleted_ones_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_744)   --->   "%xor_ln891_369 = xor i1 %p_Result_5714, i1 1"   --->   Operation 1968 'xor' 'xor_ln891_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_744)   --->   "%or_ln891_369 = or i1 %p_Result_5715, i1 %xor_ln891_369"   --->   Operation 1969 'or' 'or_ln891_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node overflow_689)   --->   "%xor_ln895_819 = xor i1 %deleted_zeros_749, i1 1"   --->   Operation 1970 'xor' 'xor_ln895_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node overflow_689)   --->   "%or_ln895_689 = or i1 %p_Result_5715, i1 %xor_ln895_819"   --->   Operation 1971 'or' 'or_ln895_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1972 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_689 = and i1 %or_ln895_689, i1 %Range1_all_zeros_749"   --->   Operation 1972 'and' 'overflow_689' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_744)   --->   "%xor_ln896_1193 = xor i1 %deleted_ones_497, i1 1"   --->   Operation 1973 'xor' 'xor_ln896_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_744)   --->   "%or_ln896_689 = or i1 %xor_ln896_1192, i1 %xor_ln896_1193"   --->   Operation 1974 'or' 'or_ln896_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1975 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_744 = and i1 %or_ln891_369, i1 %or_ln896_689"   --->   Operation 1975 'and' 'and_ln896_744' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_689)   --->   "%underflow_689 = and i1 %and_ln896_744, i1 %p_Result_5712"   --->   Operation 1976 'and' 'underflow_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_689)   --->   "%select_ln346_819 = select i1 %overflow_689, i16 32767, i16 32768"   --->   Operation 1977 'select' 'select_ln346_819' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_689)   --->   "%or_ln346_689 = or i1 %overflow_689, i1 %underflow_689"   --->   Operation 1978 'or' 'or_ln346_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1979 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_689 = select i1 %or_ln346_689, i16 %select_ln346_819, i16 %p_Val2_2659"   --->   Operation 1979 'select' 'select_ln346_689' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.44>
ST_28 : Operation 1980 [1/1] (0.00ns)   --->   "%h_newstate_55_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_55_read"   --->   Operation 1980 'read' 'h_newstate_55_read_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1981 [1/1] (0.00ns)   --->   "%h_newstate_54_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_54_read"   --->   Operation 1981 'read' 'h_newstate_54_read_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1982 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_375 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_205"   --->   Operation 1982 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_375' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_28 : Operation 1983 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_376 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_206"   --->   Operation 1983 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_376' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_28 : Operation 1984 [1/1] (0.22ns)   --->   "%p_Val2_2660 = select i1 %reset_state_read, i33 %h_newstate_54_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_375" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1984 'select' 'p_Val2_2660' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1985 [1/1] (0.22ns)   --->   "%p_Val2_2663 = select i1 %reset_state_read, i33 %h_newstate_55_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_376" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1985 'select' 'p_Val2_2663' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1986 [1/1] (0.00ns)   --->   "%qh_state_V_addr_178 = getelementptr i16 %qh_state_V, i64 0, i64 52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1986 'getelementptr' 'qh_state_V_addr_178' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1987 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_688, i6 %qh_state_V_addr_178" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1987 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1988 [1/1] (0.00ns)   --->   "%qh_state_V_addr_179 = getelementptr i16 %qh_state_V, i64 0, i64 53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1988 'getelementptr' 'qh_state_V_addr_179' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1989 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_689, i6 %qh_state_V_addr_179" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1989 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1990 [1/1] (0.00ns)   --->   "%p_Result_5716 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2660, i32 32"   --->   Operation 1990 'bitselect' 'p_Result_5716' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2662)   --->   "%p_Val2_2661 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2660, i32 16, i32 31"   --->   Operation 1991 'partselect' 'p_Val2_2661' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2662)   --->   "%p_Result_5448 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2660, i32 16"   --->   Operation 1992 'bitselect' 'p_Result_5448' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2662)   --->   "%p_Result_5717 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2660, i32 15"   --->   Operation 1993 'bitselect' 'p_Result_5717' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1994 [1/1] (0.00ns)   --->   "%trunc_ln828_496 = trunc i33 %p_Val2_2660"   --->   Operation 1994 'trunc' 'trunc_ln828_496' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1995 [1/1] (0.66ns)   --->   "%r_496 = icmp_ne  i15 %trunc_ln828_496, i15 0"   --->   Operation 1995 'icmp' 'r_496' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1996 [1/1] (0.00ns)   --->   "%p_Result_5718 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2660, i32 31"   --->   Operation 1996 'bitselect' 'p_Result_5718' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2662)   --->   "%or_ln374_496 = or i1 %p_Result_5448, i1 %r_496"   --->   Operation 1997 'or' 'or_ln374_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2662)   --->   "%and_ln374_752 = and i1 %or_ln374_496, i1 %p_Result_5717"   --->   Operation 1998 'and' 'and_ln374_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2662)   --->   "%zext_ln377_752 = zext i1 %and_ln374_752"   --->   Operation 1999 'zext' 'zext_ln377_752' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2000 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2662 = add i16 %p_Val2_2661, i16 %zext_ln377_752"   --->   Operation 2000 'add' 'p_Val2_2662' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2001 [1/1] (0.00ns)   --->   "%p_Result_5719 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2662, i32 15"   --->   Operation 2001 'bitselect' 'p_Result_5719' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2002 [1/1] (0.12ns)   --->   "%xor_ln896_1194 = xor i1 %p_Result_5719, i1 1"   --->   Operation 2002 'xor' 'xor_ln896_1194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2003 [1/1] (0.12ns)   --->   "%carry_1001 = and i1 %p_Result_5718, i1 %xor_ln896_1194"   --->   Operation 2003 'and' 'carry_1001' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2004 [1/1] (0.12ns)   --->   "%Range1_all_zeros_750 = xor i1 %p_Result_5716, i1 1"   --->   Operation 2004 'xor' 'Range1_all_zeros_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node overflow_690)   --->   "%deleted_zeros_750 = select i1 %carry_1001, i1 %p_Result_5716, i1 %Range1_all_zeros_750"   --->   Operation 2005 'select' 'deleted_zeros_750' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_746)   --->   "%deleted_ones_498 = select i1 %carry_1001, i1 %Range1_all_zeros_750, i1 %p_Result_5716"   --->   Operation 2006 'select' 'deleted_ones_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_746)   --->   "%xor_ln891_370 = xor i1 %p_Result_5718, i1 1"   --->   Operation 2007 'xor' 'xor_ln891_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_746)   --->   "%or_ln891_370 = or i1 %p_Result_5719, i1 %xor_ln891_370"   --->   Operation 2008 'or' 'or_ln891_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node overflow_690)   --->   "%xor_ln895_820 = xor i1 %deleted_zeros_750, i1 1"   --->   Operation 2009 'xor' 'xor_ln895_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node overflow_690)   --->   "%or_ln895_690 = or i1 %p_Result_5719, i1 %xor_ln895_820"   --->   Operation 2010 'or' 'or_ln895_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2011 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_690 = and i1 %or_ln895_690, i1 %Range1_all_zeros_750"   --->   Operation 2011 'and' 'overflow_690' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_746)   --->   "%xor_ln896_1195 = xor i1 %deleted_ones_498, i1 1"   --->   Operation 2012 'xor' 'xor_ln896_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_746)   --->   "%or_ln896_690 = or i1 %xor_ln896_1194, i1 %xor_ln896_1195"   --->   Operation 2013 'or' 'or_ln896_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2014 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_746 = and i1 %or_ln891_370, i1 %or_ln896_690"   --->   Operation 2014 'and' 'and_ln896_746' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_690)   --->   "%underflow_690 = and i1 %and_ln896_746, i1 %p_Result_5716"   --->   Operation 2015 'and' 'underflow_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_690)   --->   "%select_ln346_820 = select i1 %overflow_690, i16 32767, i16 32768"   --->   Operation 2016 'select' 'select_ln346_820' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_690)   --->   "%or_ln346_690 = or i1 %overflow_690, i1 %underflow_690"   --->   Operation 2017 'or' 'or_ln346_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2018 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_690 = select i1 %or_ln346_690, i16 %select_ln346_820, i16 %p_Val2_2662"   --->   Operation 2018 'select' 'select_ln346_690' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2019 [1/1] (0.00ns)   --->   "%p_Result_5720 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2663, i32 32"   --->   Operation 2019 'bitselect' 'p_Result_5720' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2665)   --->   "%p_Val2_2664 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2663, i32 16, i32 31"   --->   Operation 2020 'partselect' 'p_Val2_2664' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2665)   --->   "%p_Result_5453 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2663, i32 16"   --->   Operation 2021 'bitselect' 'p_Result_5453' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2665)   --->   "%p_Result_5721 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2663, i32 15"   --->   Operation 2022 'bitselect' 'p_Result_5721' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2023 [1/1] (0.00ns)   --->   "%trunc_ln828_497 = trunc i33 %p_Val2_2663"   --->   Operation 2023 'trunc' 'trunc_ln828_497' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2024 [1/1] (0.66ns)   --->   "%r_497 = icmp_ne  i15 %trunc_ln828_497, i15 0"   --->   Operation 2024 'icmp' 'r_497' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2025 [1/1] (0.00ns)   --->   "%p_Result_5722 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2663, i32 31"   --->   Operation 2025 'bitselect' 'p_Result_5722' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2665)   --->   "%or_ln374_497 = or i1 %p_Result_5453, i1 %r_497"   --->   Operation 2026 'or' 'or_ln374_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2665)   --->   "%and_ln374_753 = and i1 %or_ln374_497, i1 %p_Result_5721"   --->   Operation 2027 'and' 'and_ln374_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2665)   --->   "%zext_ln377_753 = zext i1 %and_ln374_753"   --->   Operation 2028 'zext' 'zext_ln377_753' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2029 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2665 = add i16 %p_Val2_2664, i16 %zext_ln377_753"   --->   Operation 2029 'add' 'p_Val2_2665' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2030 [1/1] (0.00ns)   --->   "%p_Result_5723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2665, i32 15"   --->   Operation 2030 'bitselect' 'p_Result_5723' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2031 [1/1] (0.12ns)   --->   "%xor_ln896_1196 = xor i1 %p_Result_5723, i1 1"   --->   Operation 2031 'xor' 'xor_ln896_1196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2032 [1/1] (0.12ns)   --->   "%carry_1003 = and i1 %p_Result_5722, i1 %xor_ln896_1196"   --->   Operation 2032 'and' 'carry_1003' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2033 [1/1] (0.12ns)   --->   "%Range1_all_zeros_751 = xor i1 %p_Result_5720, i1 1"   --->   Operation 2033 'xor' 'Range1_all_zeros_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node overflow_691)   --->   "%deleted_zeros_751 = select i1 %carry_1003, i1 %p_Result_5720, i1 %Range1_all_zeros_751"   --->   Operation 2034 'select' 'deleted_zeros_751' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_748)   --->   "%deleted_ones_499 = select i1 %carry_1003, i1 %Range1_all_zeros_751, i1 %p_Result_5720"   --->   Operation 2035 'select' 'deleted_ones_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_748)   --->   "%xor_ln891_371 = xor i1 %p_Result_5722, i1 1"   --->   Operation 2036 'xor' 'xor_ln891_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_748)   --->   "%or_ln891_371 = or i1 %p_Result_5723, i1 %xor_ln891_371"   --->   Operation 2037 'or' 'or_ln891_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node overflow_691)   --->   "%xor_ln895_821 = xor i1 %deleted_zeros_751, i1 1"   --->   Operation 2038 'xor' 'xor_ln895_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node overflow_691)   --->   "%or_ln895_691 = or i1 %p_Result_5723, i1 %xor_ln895_821"   --->   Operation 2039 'or' 'or_ln895_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2040 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_691 = and i1 %or_ln895_691, i1 %Range1_all_zeros_751"   --->   Operation 2040 'and' 'overflow_691' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_748)   --->   "%xor_ln896_1197 = xor i1 %deleted_ones_499, i1 1"   --->   Operation 2041 'xor' 'xor_ln896_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_748)   --->   "%or_ln896_691 = or i1 %xor_ln896_1196, i1 %xor_ln896_1197"   --->   Operation 2042 'or' 'or_ln896_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2043 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_748 = and i1 %or_ln891_371, i1 %or_ln896_691"   --->   Operation 2043 'and' 'and_ln896_748' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_691)   --->   "%underflow_691 = and i1 %and_ln896_748, i1 %p_Result_5720"   --->   Operation 2044 'and' 'underflow_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_691)   --->   "%select_ln346_821 = select i1 %overflow_691, i16 32767, i16 32768"   --->   Operation 2045 'select' 'select_ln346_821' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_691)   --->   "%or_ln346_691 = or i1 %overflow_691, i1 %underflow_691"   --->   Operation 2046 'or' 'or_ln346_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2047 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_691 = select i1 %or_ln346_691, i16 %select_ln346_821, i16 %p_Val2_2665"   --->   Operation 2047 'select' 'select_ln346_691' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.44>
ST_29 : Operation 2048 [1/1] (0.00ns)   --->   "%h_newstate_57_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_57_read"   --->   Operation 2048 'read' 'h_newstate_57_read_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2049 [1/1] (0.00ns)   --->   "%h_newstate_5661_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_5661_read"   --->   Operation 2049 'read' 'h_newstate_5661_read_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2050 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_377 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_207"   --->   Operation 2050 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_377' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_29 : Operation 2051 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_378 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_208"   --->   Operation 2051 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_378' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_29 : Operation 2052 [1/1] (0.22ns)   --->   "%p_Val2_2666 = select i1 %reset_state_read, i33 %h_newstate_5661_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_377" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2052 'select' 'p_Val2_2666' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2053 [1/1] (0.22ns)   --->   "%p_Val2_2669 = select i1 %reset_state_read, i33 %h_newstate_57_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_378" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2053 'select' 'p_Val2_2669' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2054 [1/1] (0.00ns)   --->   "%qh_state_V_addr_180 = getelementptr i16 %qh_state_V, i64 0, i64 54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2054 'getelementptr' 'qh_state_V_addr_180' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2055 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_690, i6 %qh_state_V_addr_180" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2055 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 2056 [1/1] (0.00ns)   --->   "%qh_state_V_addr_181 = getelementptr i16 %qh_state_V, i64 0, i64 55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2056 'getelementptr' 'qh_state_V_addr_181' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2057 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_691, i6 %qh_state_V_addr_181" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2057 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 2058 [1/1] (0.00ns)   --->   "%p_Result_5724 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2666, i32 32"   --->   Operation 2058 'bitselect' 'p_Result_5724' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2668)   --->   "%p_Val2_2667 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2666, i32 16, i32 31"   --->   Operation 2059 'partselect' 'p_Val2_2667' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2668)   --->   "%p_Result_5458 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2666, i32 16"   --->   Operation 2060 'bitselect' 'p_Result_5458' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2668)   --->   "%p_Result_5725 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2666, i32 15"   --->   Operation 2061 'bitselect' 'p_Result_5725' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2062 [1/1] (0.00ns)   --->   "%trunc_ln828_498 = trunc i33 %p_Val2_2666"   --->   Operation 2062 'trunc' 'trunc_ln828_498' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2063 [1/1] (0.66ns)   --->   "%r_498 = icmp_ne  i15 %trunc_ln828_498, i15 0"   --->   Operation 2063 'icmp' 'r_498' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2064 [1/1] (0.00ns)   --->   "%p_Result_5726 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2666, i32 31"   --->   Operation 2064 'bitselect' 'p_Result_5726' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2668)   --->   "%or_ln374_498 = or i1 %p_Result_5458, i1 %r_498"   --->   Operation 2065 'or' 'or_ln374_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2668)   --->   "%and_ln374_754 = and i1 %or_ln374_498, i1 %p_Result_5725"   --->   Operation 2066 'and' 'and_ln374_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2668)   --->   "%zext_ln377_754 = zext i1 %and_ln374_754"   --->   Operation 2067 'zext' 'zext_ln377_754' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2068 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2668 = add i16 %p_Val2_2667, i16 %zext_ln377_754"   --->   Operation 2068 'add' 'p_Val2_2668' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2069 [1/1] (0.00ns)   --->   "%p_Result_5727 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2668, i32 15"   --->   Operation 2069 'bitselect' 'p_Result_5727' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2070 [1/1] (0.12ns)   --->   "%xor_ln896_1198 = xor i1 %p_Result_5727, i1 1"   --->   Operation 2070 'xor' 'xor_ln896_1198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2071 [1/1] (0.12ns)   --->   "%carry_1005 = and i1 %p_Result_5726, i1 %xor_ln896_1198"   --->   Operation 2071 'and' 'carry_1005' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2072 [1/1] (0.12ns)   --->   "%Range1_all_zeros_752 = xor i1 %p_Result_5724, i1 1"   --->   Operation 2072 'xor' 'Range1_all_zeros_752' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node overflow_692)   --->   "%deleted_zeros_752 = select i1 %carry_1005, i1 %p_Result_5724, i1 %Range1_all_zeros_752"   --->   Operation 2073 'select' 'deleted_zeros_752' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_750)   --->   "%deleted_ones_500 = select i1 %carry_1005, i1 %Range1_all_zeros_752, i1 %p_Result_5724"   --->   Operation 2074 'select' 'deleted_ones_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_750)   --->   "%xor_ln891_372 = xor i1 %p_Result_5726, i1 1"   --->   Operation 2075 'xor' 'xor_ln891_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_750)   --->   "%or_ln891_372 = or i1 %p_Result_5727, i1 %xor_ln891_372"   --->   Operation 2076 'or' 'or_ln891_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node overflow_692)   --->   "%xor_ln895_822 = xor i1 %deleted_zeros_752, i1 1"   --->   Operation 2077 'xor' 'xor_ln895_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node overflow_692)   --->   "%or_ln895_692 = or i1 %p_Result_5727, i1 %xor_ln895_822"   --->   Operation 2078 'or' 'or_ln895_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2079 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_692 = and i1 %or_ln895_692, i1 %Range1_all_zeros_752"   --->   Operation 2079 'and' 'overflow_692' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_750)   --->   "%xor_ln896_1199 = xor i1 %deleted_ones_500, i1 1"   --->   Operation 2080 'xor' 'xor_ln896_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_750)   --->   "%or_ln896_692 = or i1 %xor_ln896_1198, i1 %xor_ln896_1199"   --->   Operation 2081 'or' 'or_ln896_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2082 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_750 = and i1 %or_ln891_372, i1 %or_ln896_692"   --->   Operation 2082 'and' 'and_ln896_750' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_692)   --->   "%underflow_692 = and i1 %and_ln896_750, i1 %p_Result_5724"   --->   Operation 2083 'and' 'underflow_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_692)   --->   "%select_ln346_822 = select i1 %overflow_692, i16 32767, i16 32768"   --->   Operation 2084 'select' 'select_ln346_822' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_692)   --->   "%or_ln346_692 = or i1 %overflow_692, i1 %underflow_692"   --->   Operation 2085 'or' 'or_ln346_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2086 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_692 = select i1 %or_ln346_692, i16 %select_ln346_822, i16 %p_Val2_2668"   --->   Operation 2086 'select' 'select_ln346_692' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2087 [1/1] (0.00ns)   --->   "%p_Result_5728 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2669, i32 32"   --->   Operation 2087 'bitselect' 'p_Result_5728' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2671)   --->   "%p_Val2_2670 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2669, i32 16, i32 31"   --->   Operation 2088 'partselect' 'p_Val2_2670' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2671)   --->   "%p_Result_5463 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2669, i32 16"   --->   Operation 2089 'bitselect' 'p_Result_5463' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2671)   --->   "%p_Result_5729 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2669, i32 15"   --->   Operation 2090 'bitselect' 'p_Result_5729' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2091 [1/1] (0.00ns)   --->   "%trunc_ln828_499 = trunc i33 %p_Val2_2669"   --->   Operation 2091 'trunc' 'trunc_ln828_499' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2092 [1/1] (0.66ns)   --->   "%r_499 = icmp_ne  i15 %trunc_ln828_499, i15 0"   --->   Operation 2092 'icmp' 'r_499' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2093 [1/1] (0.00ns)   --->   "%p_Result_5730 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2669, i32 31"   --->   Operation 2093 'bitselect' 'p_Result_5730' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2671)   --->   "%or_ln374_499 = or i1 %p_Result_5463, i1 %r_499"   --->   Operation 2094 'or' 'or_ln374_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2671)   --->   "%and_ln374_755 = and i1 %or_ln374_499, i1 %p_Result_5729"   --->   Operation 2095 'and' 'and_ln374_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2671)   --->   "%zext_ln377_755 = zext i1 %and_ln374_755"   --->   Operation 2096 'zext' 'zext_ln377_755' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2097 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2671 = add i16 %p_Val2_2670, i16 %zext_ln377_755"   --->   Operation 2097 'add' 'p_Val2_2671' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2098 [1/1] (0.00ns)   --->   "%p_Result_5731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2671, i32 15"   --->   Operation 2098 'bitselect' 'p_Result_5731' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2099 [1/1] (0.12ns)   --->   "%xor_ln896_1200 = xor i1 %p_Result_5731, i1 1"   --->   Operation 2099 'xor' 'xor_ln896_1200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2100 [1/1] (0.12ns)   --->   "%carry_1007 = and i1 %p_Result_5730, i1 %xor_ln896_1200"   --->   Operation 2100 'and' 'carry_1007' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2101 [1/1] (0.12ns)   --->   "%Range1_all_zeros_753 = xor i1 %p_Result_5728, i1 1"   --->   Operation 2101 'xor' 'Range1_all_zeros_753' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node overflow_693)   --->   "%deleted_zeros_753 = select i1 %carry_1007, i1 %p_Result_5728, i1 %Range1_all_zeros_753"   --->   Operation 2102 'select' 'deleted_zeros_753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_752)   --->   "%deleted_ones_501 = select i1 %carry_1007, i1 %Range1_all_zeros_753, i1 %p_Result_5728"   --->   Operation 2103 'select' 'deleted_ones_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_752)   --->   "%xor_ln891_373 = xor i1 %p_Result_5730, i1 1"   --->   Operation 2104 'xor' 'xor_ln891_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_752)   --->   "%or_ln891_373 = or i1 %p_Result_5731, i1 %xor_ln891_373"   --->   Operation 2105 'or' 'or_ln891_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node overflow_693)   --->   "%xor_ln895_823 = xor i1 %deleted_zeros_753, i1 1"   --->   Operation 2106 'xor' 'xor_ln895_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node overflow_693)   --->   "%or_ln895_693 = or i1 %p_Result_5731, i1 %xor_ln895_823"   --->   Operation 2107 'or' 'or_ln895_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2108 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_693 = and i1 %or_ln895_693, i1 %Range1_all_zeros_753"   --->   Operation 2108 'and' 'overflow_693' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_752)   --->   "%xor_ln896_1201 = xor i1 %deleted_ones_501, i1 1"   --->   Operation 2109 'xor' 'xor_ln896_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_752)   --->   "%or_ln896_693 = or i1 %xor_ln896_1200, i1 %xor_ln896_1201"   --->   Operation 2110 'or' 'or_ln896_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2111 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_752 = and i1 %or_ln891_373, i1 %or_ln896_693"   --->   Operation 2111 'and' 'and_ln896_752' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_693)   --->   "%underflow_693 = and i1 %and_ln896_752, i1 %p_Result_5728"   --->   Operation 2112 'and' 'underflow_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_693)   --->   "%select_ln346_823 = select i1 %overflow_693, i16 32767, i16 32768"   --->   Operation 2113 'select' 'select_ln346_823' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_693)   --->   "%or_ln346_693 = or i1 %overflow_693, i1 %underflow_693"   --->   Operation 2114 'or' 'or_ln346_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2115 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_693 = select i1 %or_ln346_693, i16 %select_ln346_823, i16 %p_Val2_2671"   --->   Operation 2115 'select' 'select_ln346_693' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.44>
ST_30 : Operation 2116 [1/1] (0.00ns)   --->   "%h_newstate_59_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_59_read"   --->   Operation 2116 'read' 'h_newstate_59_read_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2117 [1/1] (0.00ns)   --->   "%h_newstate_58_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_58_read"   --->   Operation 2117 'read' 'h_newstate_58_read_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2118 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_379 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_209"   --->   Operation 2118 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_379' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_30 : Operation 2119 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_380 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_210"   --->   Operation 2119 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_380' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_30 : Operation 2120 [1/1] (0.22ns)   --->   "%p_Val2_2672 = select i1 %reset_state_read, i33 %h_newstate_58_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_379" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2120 'select' 'p_Val2_2672' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2121 [1/1] (0.22ns)   --->   "%p_Val2_2675 = select i1 %reset_state_read, i33 %h_newstate_59_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_380" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2121 'select' 'p_Val2_2675' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2122 [1/1] (0.00ns)   --->   "%qh_state_V_addr_182 = getelementptr i16 %qh_state_V, i64 0, i64 56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2122 'getelementptr' 'qh_state_V_addr_182' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2123 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_692, i6 %qh_state_V_addr_182" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2123 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 2124 [1/1] (0.00ns)   --->   "%qh_state_V_addr_183 = getelementptr i16 %qh_state_V, i64 0, i64 57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2124 'getelementptr' 'qh_state_V_addr_183' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2125 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_693, i6 %qh_state_V_addr_183" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2125 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 2126 [1/1] (0.00ns)   --->   "%p_Result_5732 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2672, i32 32"   --->   Operation 2126 'bitselect' 'p_Result_5732' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2674)   --->   "%p_Val2_2673 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2672, i32 16, i32 31"   --->   Operation 2127 'partselect' 'p_Val2_2673' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2674)   --->   "%p_Result_5468 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2672, i32 16"   --->   Operation 2128 'bitselect' 'p_Result_5468' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2674)   --->   "%p_Result_5733 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2672, i32 15"   --->   Operation 2129 'bitselect' 'p_Result_5733' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln828_500 = trunc i33 %p_Val2_2672"   --->   Operation 2130 'trunc' 'trunc_ln828_500' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2131 [1/1] (0.66ns)   --->   "%r_500 = icmp_ne  i15 %trunc_ln828_500, i15 0"   --->   Operation 2131 'icmp' 'r_500' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2132 [1/1] (0.00ns)   --->   "%p_Result_5734 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2672, i32 31"   --->   Operation 2132 'bitselect' 'p_Result_5734' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2674)   --->   "%or_ln374_500 = or i1 %p_Result_5468, i1 %r_500"   --->   Operation 2133 'or' 'or_ln374_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2674)   --->   "%and_ln374_756 = and i1 %or_ln374_500, i1 %p_Result_5733"   --->   Operation 2134 'and' 'and_ln374_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2674)   --->   "%zext_ln377_756 = zext i1 %and_ln374_756"   --->   Operation 2135 'zext' 'zext_ln377_756' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2136 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2674 = add i16 %p_Val2_2673, i16 %zext_ln377_756"   --->   Operation 2136 'add' 'p_Val2_2674' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2137 [1/1] (0.00ns)   --->   "%p_Result_5735 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2674, i32 15"   --->   Operation 2137 'bitselect' 'p_Result_5735' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2138 [1/1] (0.12ns)   --->   "%xor_ln896_1202 = xor i1 %p_Result_5735, i1 1"   --->   Operation 2138 'xor' 'xor_ln896_1202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2139 [1/1] (0.12ns)   --->   "%carry_1009 = and i1 %p_Result_5734, i1 %xor_ln896_1202"   --->   Operation 2139 'and' 'carry_1009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2140 [1/1] (0.12ns)   --->   "%Range1_all_zeros_754 = xor i1 %p_Result_5732, i1 1"   --->   Operation 2140 'xor' 'Range1_all_zeros_754' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node overflow_694)   --->   "%deleted_zeros_754 = select i1 %carry_1009, i1 %p_Result_5732, i1 %Range1_all_zeros_754"   --->   Operation 2141 'select' 'deleted_zeros_754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_754)   --->   "%deleted_ones_502 = select i1 %carry_1009, i1 %Range1_all_zeros_754, i1 %p_Result_5732"   --->   Operation 2142 'select' 'deleted_ones_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_754)   --->   "%xor_ln891_374 = xor i1 %p_Result_5734, i1 1"   --->   Operation 2143 'xor' 'xor_ln891_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_754)   --->   "%or_ln891_374 = or i1 %p_Result_5735, i1 %xor_ln891_374"   --->   Operation 2144 'or' 'or_ln891_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node overflow_694)   --->   "%xor_ln895_824 = xor i1 %deleted_zeros_754, i1 1"   --->   Operation 2145 'xor' 'xor_ln895_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node overflow_694)   --->   "%or_ln895_694 = or i1 %p_Result_5735, i1 %xor_ln895_824"   --->   Operation 2146 'or' 'or_ln895_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2147 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_694 = and i1 %or_ln895_694, i1 %Range1_all_zeros_754"   --->   Operation 2147 'and' 'overflow_694' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_754)   --->   "%xor_ln896_1203 = xor i1 %deleted_ones_502, i1 1"   --->   Operation 2148 'xor' 'xor_ln896_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_754)   --->   "%or_ln896_694 = or i1 %xor_ln896_1202, i1 %xor_ln896_1203"   --->   Operation 2149 'or' 'or_ln896_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2150 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_754 = and i1 %or_ln891_374, i1 %or_ln896_694"   --->   Operation 2150 'and' 'and_ln896_754' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_694)   --->   "%underflow_694 = and i1 %and_ln896_754, i1 %p_Result_5732"   --->   Operation 2151 'and' 'underflow_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_694)   --->   "%select_ln346_824 = select i1 %overflow_694, i16 32767, i16 32768"   --->   Operation 2152 'select' 'select_ln346_824' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_694)   --->   "%or_ln346_694 = or i1 %overflow_694, i1 %underflow_694"   --->   Operation 2153 'or' 'or_ln346_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2154 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_694 = select i1 %or_ln346_694, i16 %select_ln346_824, i16 %p_Val2_2674"   --->   Operation 2154 'select' 'select_ln346_694' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2155 [1/1] (0.00ns)   --->   "%p_Result_5736 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2675, i32 32"   --->   Operation 2155 'bitselect' 'p_Result_5736' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2677)   --->   "%p_Val2_2676 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2675, i32 16, i32 31"   --->   Operation 2156 'partselect' 'p_Val2_2676' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2677)   --->   "%p_Result_5473 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2675, i32 16"   --->   Operation 2157 'bitselect' 'p_Result_5473' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2677)   --->   "%p_Result_5737 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2675, i32 15"   --->   Operation 2158 'bitselect' 'p_Result_5737' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln828_501 = trunc i33 %p_Val2_2675"   --->   Operation 2159 'trunc' 'trunc_ln828_501' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2160 [1/1] (0.66ns)   --->   "%r_501 = icmp_ne  i15 %trunc_ln828_501, i15 0"   --->   Operation 2160 'icmp' 'r_501' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2161 [1/1] (0.00ns)   --->   "%p_Result_5738 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2675, i32 31"   --->   Operation 2161 'bitselect' 'p_Result_5738' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2677)   --->   "%or_ln374_501 = or i1 %p_Result_5473, i1 %r_501"   --->   Operation 2162 'or' 'or_ln374_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2677)   --->   "%and_ln374_757 = and i1 %or_ln374_501, i1 %p_Result_5737"   --->   Operation 2163 'and' 'and_ln374_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2677)   --->   "%zext_ln377_757 = zext i1 %and_ln374_757"   --->   Operation 2164 'zext' 'zext_ln377_757' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2165 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2677 = add i16 %p_Val2_2676, i16 %zext_ln377_757"   --->   Operation 2165 'add' 'p_Val2_2677' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2166 [1/1] (0.00ns)   --->   "%p_Result_5739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2677, i32 15"   --->   Operation 2166 'bitselect' 'p_Result_5739' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2167 [1/1] (0.12ns)   --->   "%xor_ln896_1204 = xor i1 %p_Result_5739, i1 1"   --->   Operation 2167 'xor' 'xor_ln896_1204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2168 [1/1] (0.12ns)   --->   "%carry_1011 = and i1 %p_Result_5738, i1 %xor_ln896_1204"   --->   Operation 2168 'and' 'carry_1011' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2169 [1/1] (0.12ns)   --->   "%Range1_all_zeros_755 = xor i1 %p_Result_5736, i1 1"   --->   Operation 2169 'xor' 'Range1_all_zeros_755' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node overflow_695)   --->   "%deleted_zeros_755 = select i1 %carry_1011, i1 %p_Result_5736, i1 %Range1_all_zeros_755"   --->   Operation 2170 'select' 'deleted_zeros_755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_756)   --->   "%deleted_ones_503 = select i1 %carry_1011, i1 %Range1_all_zeros_755, i1 %p_Result_5736"   --->   Operation 2171 'select' 'deleted_ones_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_756)   --->   "%xor_ln891_375 = xor i1 %p_Result_5738, i1 1"   --->   Operation 2172 'xor' 'xor_ln891_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_756)   --->   "%or_ln891_375 = or i1 %p_Result_5739, i1 %xor_ln891_375"   --->   Operation 2173 'or' 'or_ln891_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node overflow_695)   --->   "%xor_ln895_825 = xor i1 %deleted_zeros_755, i1 1"   --->   Operation 2174 'xor' 'xor_ln895_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node overflow_695)   --->   "%or_ln895_695 = or i1 %p_Result_5739, i1 %xor_ln895_825"   --->   Operation 2175 'or' 'or_ln895_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2176 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_695 = and i1 %or_ln895_695, i1 %Range1_all_zeros_755"   --->   Operation 2176 'and' 'overflow_695' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_756)   --->   "%xor_ln896_1205 = xor i1 %deleted_ones_503, i1 1"   --->   Operation 2177 'xor' 'xor_ln896_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_756)   --->   "%or_ln896_695 = or i1 %xor_ln896_1204, i1 %xor_ln896_1205"   --->   Operation 2178 'or' 'or_ln896_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2179 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_756 = and i1 %or_ln891_375, i1 %or_ln896_695"   --->   Operation 2179 'and' 'and_ln896_756' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_695)   --->   "%underflow_695 = and i1 %and_ln896_756, i1 %p_Result_5736"   --->   Operation 2180 'and' 'underflow_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_695)   --->   "%select_ln346_825 = select i1 %overflow_695, i16 32767, i16 32768"   --->   Operation 2181 'select' 'select_ln346_825' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_695)   --->   "%or_ln346_695 = or i1 %overflow_695, i1 %underflow_695"   --->   Operation 2182 'or' 'or_ln346_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2183 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_695 = select i1 %or_ln346_695, i16 %select_ln346_825, i16 %p_Val2_2677"   --->   Operation 2183 'select' 'select_ln346_695' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.44>
ST_31 : Operation 2184 [1/1] (0.00ns)   --->   "%h_newstate_61_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_61_read"   --->   Operation 2184 'read' 'h_newstate_61_read_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2185 [1/1] (0.00ns)   --->   "%h_newstate_60_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_60_read"   --->   Operation 2185 'read' 'h_newstate_60_read_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2186 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_381 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_211"   --->   Operation 2186 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_381' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_31 : Operation 2187 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_382 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_212"   --->   Operation 2187 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_382' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_31 : Operation 2188 [1/1] (0.22ns)   --->   "%p_Val2_2678 = select i1 %reset_state_read, i33 %h_newstate_60_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_381" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2188 'select' 'p_Val2_2678' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2189 [1/1] (0.22ns)   --->   "%p_Val2_2681 = select i1 %reset_state_read, i33 %h_newstate_61_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_382" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2189 'select' 'p_Val2_2681' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2190 [1/1] (0.00ns)   --->   "%qh_state_V_addr_184 = getelementptr i16 %qh_state_V, i64 0, i64 58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2190 'getelementptr' 'qh_state_V_addr_184' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2191 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_694, i6 %qh_state_V_addr_184" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2191 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 2192 [1/1] (0.00ns)   --->   "%qh_state_V_addr_185 = getelementptr i16 %qh_state_V, i64 0, i64 59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2192 'getelementptr' 'qh_state_V_addr_185' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2193 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_695, i6 %qh_state_V_addr_185" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2193 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 2194 [1/1] (0.00ns)   --->   "%p_Result_5740 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2678, i32 32"   --->   Operation 2194 'bitselect' 'p_Result_5740' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2680)   --->   "%p_Val2_2679 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2678, i32 16, i32 31"   --->   Operation 2195 'partselect' 'p_Val2_2679' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2680)   --->   "%p_Result_5478 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2678, i32 16"   --->   Operation 2196 'bitselect' 'p_Result_5478' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2680)   --->   "%p_Result_5741 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2678, i32 15"   --->   Operation 2197 'bitselect' 'p_Result_5741' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln828_502 = trunc i33 %p_Val2_2678"   --->   Operation 2198 'trunc' 'trunc_ln828_502' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2199 [1/1] (0.66ns)   --->   "%r_502 = icmp_ne  i15 %trunc_ln828_502, i15 0"   --->   Operation 2199 'icmp' 'r_502' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2200 [1/1] (0.00ns)   --->   "%p_Result_5742 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2678, i32 31"   --->   Operation 2200 'bitselect' 'p_Result_5742' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2680)   --->   "%or_ln374_502 = or i1 %p_Result_5478, i1 %r_502"   --->   Operation 2201 'or' 'or_ln374_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2680)   --->   "%and_ln374_758 = and i1 %or_ln374_502, i1 %p_Result_5741"   --->   Operation 2202 'and' 'and_ln374_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2680)   --->   "%zext_ln377_758 = zext i1 %and_ln374_758"   --->   Operation 2203 'zext' 'zext_ln377_758' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2204 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2680 = add i16 %p_Val2_2679, i16 %zext_ln377_758"   --->   Operation 2204 'add' 'p_Val2_2680' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2205 [1/1] (0.00ns)   --->   "%p_Result_5743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2680, i32 15"   --->   Operation 2205 'bitselect' 'p_Result_5743' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2206 [1/1] (0.12ns)   --->   "%xor_ln896_1206 = xor i1 %p_Result_5743, i1 1"   --->   Operation 2206 'xor' 'xor_ln896_1206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2207 [1/1] (0.12ns)   --->   "%carry_1013 = and i1 %p_Result_5742, i1 %xor_ln896_1206"   --->   Operation 2207 'and' 'carry_1013' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2208 [1/1] (0.12ns)   --->   "%Range1_all_zeros_756 = xor i1 %p_Result_5740, i1 1"   --->   Operation 2208 'xor' 'Range1_all_zeros_756' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node overflow_696)   --->   "%deleted_zeros_756 = select i1 %carry_1013, i1 %p_Result_5740, i1 %Range1_all_zeros_756"   --->   Operation 2209 'select' 'deleted_zeros_756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_758)   --->   "%deleted_ones_504 = select i1 %carry_1013, i1 %Range1_all_zeros_756, i1 %p_Result_5740"   --->   Operation 2210 'select' 'deleted_ones_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_758)   --->   "%xor_ln891_376 = xor i1 %p_Result_5742, i1 1"   --->   Operation 2211 'xor' 'xor_ln891_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_758)   --->   "%or_ln891_376 = or i1 %p_Result_5743, i1 %xor_ln891_376"   --->   Operation 2212 'or' 'or_ln891_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node overflow_696)   --->   "%xor_ln895_826 = xor i1 %deleted_zeros_756, i1 1"   --->   Operation 2213 'xor' 'xor_ln895_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node overflow_696)   --->   "%or_ln895_696 = or i1 %p_Result_5743, i1 %xor_ln895_826"   --->   Operation 2214 'or' 'or_ln895_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2215 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_696 = and i1 %or_ln895_696, i1 %Range1_all_zeros_756"   --->   Operation 2215 'and' 'overflow_696' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_758)   --->   "%xor_ln896_1207 = xor i1 %deleted_ones_504, i1 1"   --->   Operation 2216 'xor' 'xor_ln896_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_758)   --->   "%or_ln896_696 = or i1 %xor_ln896_1206, i1 %xor_ln896_1207"   --->   Operation 2217 'or' 'or_ln896_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2218 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_758 = and i1 %or_ln891_376, i1 %or_ln896_696"   --->   Operation 2218 'and' 'and_ln896_758' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_696)   --->   "%underflow_696 = and i1 %and_ln896_758, i1 %p_Result_5740"   --->   Operation 2219 'and' 'underflow_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_696)   --->   "%select_ln346_826 = select i1 %overflow_696, i16 32767, i16 32768"   --->   Operation 2220 'select' 'select_ln346_826' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_696)   --->   "%or_ln346_696 = or i1 %overflow_696, i1 %underflow_696"   --->   Operation 2221 'or' 'or_ln346_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2222 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_696 = select i1 %or_ln346_696, i16 %select_ln346_826, i16 %p_Val2_2680"   --->   Operation 2222 'select' 'select_ln346_696' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2223 [1/1] (0.00ns)   --->   "%p_Result_5744 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2681, i32 32"   --->   Operation 2223 'bitselect' 'p_Result_5744' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2683)   --->   "%p_Val2_2682 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2681, i32 16, i32 31"   --->   Operation 2224 'partselect' 'p_Val2_2682' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2683)   --->   "%p_Result_5483 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2681, i32 16"   --->   Operation 2225 'bitselect' 'p_Result_5483' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2683)   --->   "%p_Result_5745 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2681, i32 15"   --->   Operation 2226 'bitselect' 'p_Result_5745' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln828_503 = trunc i33 %p_Val2_2681"   --->   Operation 2227 'trunc' 'trunc_ln828_503' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2228 [1/1] (0.66ns)   --->   "%r_503 = icmp_ne  i15 %trunc_ln828_503, i15 0"   --->   Operation 2228 'icmp' 'r_503' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2229 [1/1] (0.00ns)   --->   "%p_Result_5746 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2681, i32 31"   --->   Operation 2229 'bitselect' 'p_Result_5746' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2683)   --->   "%or_ln374_503 = or i1 %p_Result_5483, i1 %r_503"   --->   Operation 2230 'or' 'or_ln374_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2683)   --->   "%and_ln374_759 = and i1 %or_ln374_503, i1 %p_Result_5745"   --->   Operation 2231 'and' 'and_ln374_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2683)   --->   "%zext_ln377_759 = zext i1 %and_ln374_759"   --->   Operation 2232 'zext' 'zext_ln377_759' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2233 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2683 = add i16 %p_Val2_2682, i16 %zext_ln377_759"   --->   Operation 2233 'add' 'p_Val2_2683' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2234 [1/1] (0.00ns)   --->   "%p_Result_5747 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2683, i32 15"   --->   Operation 2234 'bitselect' 'p_Result_5747' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2235 [1/1] (0.12ns)   --->   "%xor_ln896_1208 = xor i1 %p_Result_5747, i1 1"   --->   Operation 2235 'xor' 'xor_ln896_1208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2236 [1/1] (0.12ns)   --->   "%carry_1015 = and i1 %p_Result_5746, i1 %xor_ln896_1208"   --->   Operation 2236 'and' 'carry_1015' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2237 [1/1] (0.12ns)   --->   "%Range1_all_zeros_757 = xor i1 %p_Result_5744, i1 1"   --->   Operation 2237 'xor' 'Range1_all_zeros_757' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node overflow_697)   --->   "%deleted_zeros_757 = select i1 %carry_1015, i1 %p_Result_5744, i1 %Range1_all_zeros_757"   --->   Operation 2238 'select' 'deleted_zeros_757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_760)   --->   "%deleted_ones_505 = select i1 %carry_1015, i1 %Range1_all_zeros_757, i1 %p_Result_5744"   --->   Operation 2239 'select' 'deleted_ones_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_760)   --->   "%xor_ln891_377 = xor i1 %p_Result_5746, i1 1"   --->   Operation 2240 'xor' 'xor_ln891_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_760)   --->   "%or_ln891_377 = or i1 %p_Result_5747, i1 %xor_ln891_377"   --->   Operation 2241 'or' 'or_ln891_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node overflow_697)   --->   "%xor_ln895_827 = xor i1 %deleted_zeros_757, i1 1"   --->   Operation 2242 'xor' 'xor_ln895_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node overflow_697)   --->   "%or_ln895_697 = or i1 %p_Result_5747, i1 %xor_ln895_827"   --->   Operation 2243 'or' 'or_ln895_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2244 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_697 = and i1 %or_ln895_697, i1 %Range1_all_zeros_757"   --->   Operation 2244 'and' 'overflow_697' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_760)   --->   "%xor_ln896_1209 = xor i1 %deleted_ones_505, i1 1"   --->   Operation 2245 'xor' 'xor_ln896_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_760)   --->   "%or_ln896_697 = or i1 %xor_ln896_1208, i1 %xor_ln896_1209"   --->   Operation 2246 'or' 'or_ln896_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_760 = and i1 %or_ln891_377, i1 %or_ln896_697"   --->   Operation 2247 'and' 'and_ln896_760' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_697)   --->   "%underflow_697 = and i1 %and_ln896_760, i1 %p_Result_5744"   --->   Operation 2248 'and' 'underflow_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_697)   --->   "%select_ln346_827 = select i1 %overflow_697, i16 32767, i16 32768"   --->   Operation 2249 'select' 'select_ln346_827' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_697)   --->   "%or_ln346_697 = or i1 %overflow_697, i1 %underflow_697"   --->   Operation 2250 'or' 'or_ln346_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2251 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_697 = select i1 %or_ln346_697, i16 %select_ln346_827, i16 %p_Val2_2683"   --->   Operation 2251 'select' 'select_ln346_697' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.44>
ST_32 : Operation 2252 [1/1] (0.00ns)   --->   "%h_newstate_63_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_63_read"   --->   Operation 2252 'read' 'h_newstate_63_read_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2253 [1/1] (0.00ns)   --->   "%h_newstate_62_read_3 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_62_read"   --->   Operation 2253 'read' 'h_newstate_62_read_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2254 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_383 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_213"   --->   Operation 2254 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_383' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_32 : Operation 2255 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_384 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_214"   --->   Operation 2255 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_384' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_32 : Operation 2256 [1/1] (0.22ns)   --->   "%p_Val2_2684 = select i1 %reset_state_read, i33 %h_newstate_62_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_383" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2256 'select' 'p_Val2_2684' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2257 [1/1] (0.22ns)   --->   "%p_Val2_2687 = select i1 %reset_state_read, i33 %h_newstate_63_read_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_384" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2257 'select' 'p_Val2_2687' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2258 [1/1] (0.00ns)   --->   "%qh_state_V_addr_186 = getelementptr i16 %qh_state_V, i64 0, i64 60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2258 'getelementptr' 'qh_state_V_addr_186' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2259 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_696, i6 %qh_state_V_addr_186" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2259 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_32 : Operation 2260 [1/1] (0.00ns)   --->   "%qh_state_V_addr_187 = getelementptr i16 %qh_state_V, i64 0, i64 61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2260 'getelementptr' 'qh_state_V_addr_187' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2261 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_697, i6 %qh_state_V_addr_187" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2261 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_32 : Operation 2262 [1/1] (0.00ns)   --->   "%p_Result_5748 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2684, i32 32"   --->   Operation 2262 'bitselect' 'p_Result_5748' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2686)   --->   "%p_Val2_2685 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2684, i32 16, i32 31"   --->   Operation 2263 'partselect' 'p_Val2_2685' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2686)   --->   "%p_Result_5488 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2684, i32 16"   --->   Operation 2264 'bitselect' 'p_Result_5488' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2686)   --->   "%p_Result_5749 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2684, i32 15"   --->   Operation 2265 'bitselect' 'p_Result_5749' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln828_504 = trunc i33 %p_Val2_2684"   --->   Operation 2266 'trunc' 'trunc_ln828_504' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2267 [1/1] (0.66ns)   --->   "%r_504 = icmp_ne  i15 %trunc_ln828_504, i15 0"   --->   Operation 2267 'icmp' 'r_504' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2268 [1/1] (0.00ns)   --->   "%p_Result_5750 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2684, i32 31"   --->   Operation 2268 'bitselect' 'p_Result_5750' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2686)   --->   "%or_ln374_504 = or i1 %p_Result_5488, i1 %r_504"   --->   Operation 2269 'or' 'or_ln374_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2686)   --->   "%and_ln374_760 = and i1 %or_ln374_504, i1 %p_Result_5749"   --->   Operation 2270 'and' 'and_ln374_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2686)   --->   "%zext_ln377_760 = zext i1 %and_ln374_760"   --->   Operation 2271 'zext' 'zext_ln377_760' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2272 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2686 = add i16 %p_Val2_2685, i16 %zext_ln377_760"   --->   Operation 2272 'add' 'p_Val2_2686' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2273 [1/1] (0.00ns)   --->   "%p_Result_5751 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2686, i32 15"   --->   Operation 2273 'bitselect' 'p_Result_5751' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2274 [1/1] (0.12ns)   --->   "%xor_ln896_1210 = xor i1 %p_Result_5751, i1 1"   --->   Operation 2274 'xor' 'xor_ln896_1210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2275 [1/1] (0.12ns)   --->   "%carry_1017 = and i1 %p_Result_5750, i1 %xor_ln896_1210"   --->   Operation 2275 'and' 'carry_1017' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2276 [1/1] (0.12ns)   --->   "%Range1_all_zeros_758 = xor i1 %p_Result_5748, i1 1"   --->   Operation 2276 'xor' 'Range1_all_zeros_758' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node overflow_698)   --->   "%deleted_zeros_758 = select i1 %carry_1017, i1 %p_Result_5748, i1 %Range1_all_zeros_758"   --->   Operation 2277 'select' 'deleted_zeros_758' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_762)   --->   "%deleted_ones_506 = select i1 %carry_1017, i1 %Range1_all_zeros_758, i1 %p_Result_5748"   --->   Operation 2278 'select' 'deleted_ones_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_762)   --->   "%xor_ln891_378 = xor i1 %p_Result_5750, i1 1"   --->   Operation 2279 'xor' 'xor_ln891_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_762)   --->   "%or_ln891_378 = or i1 %p_Result_5751, i1 %xor_ln891_378"   --->   Operation 2280 'or' 'or_ln891_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node overflow_698)   --->   "%xor_ln895_828 = xor i1 %deleted_zeros_758, i1 1"   --->   Operation 2281 'xor' 'xor_ln895_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node overflow_698)   --->   "%or_ln895_698 = or i1 %p_Result_5751, i1 %xor_ln895_828"   --->   Operation 2282 'or' 'or_ln895_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2283 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_698 = and i1 %or_ln895_698, i1 %Range1_all_zeros_758"   --->   Operation 2283 'and' 'overflow_698' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_762)   --->   "%xor_ln896_1211 = xor i1 %deleted_ones_506, i1 1"   --->   Operation 2284 'xor' 'xor_ln896_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_762)   --->   "%or_ln896_698 = or i1 %xor_ln896_1210, i1 %xor_ln896_1211"   --->   Operation 2285 'or' 'or_ln896_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2286 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_762 = and i1 %or_ln891_378, i1 %or_ln896_698"   --->   Operation 2286 'and' 'and_ln896_762' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node r_V_2055)   --->   "%underflow_698 = and i1 %and_ln896_762, i1 %p_Result_5748"   --->   Operation 2287 'and' 'underflow_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node r_V_2055)   --->   "%select_ln346_828 = select i1 %overflow_698, i16 32767, i16 32768"   --->   Operation 2288 'select' 'select_ln346_828' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node r_V_2055)   --->   "%or_ln346_698 = or i1 %overflow_698, i1 %underflow_698"   --->   Operation 2289 'or' 'or_ln346_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2290 [1/1] (0.24ns) (out node of the LUT)   --->   "%r_V_2055 = select i1 %or_ln346_698, i16 %select_ln346_828, i16 %p_Val2_2686"   --->   Operation 2290 'select' 'r_V_2055' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2291 [1/1] (0.00ns)   --->   "%p_Result_5752 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2687, i32 32"   --->   Operation 2291 'bitselect' 'p_Result_5752' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2689)   --->   "%p_Val2_2688 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2687, i32 16, i32 31"   --->   Operation 2292 'partselect' 'p_Val2_2688' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2689)   --->   "%p_Result_5493 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2687, i32 16"   --->   Operation 2293 'bitselect' 'p_Result_5493' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2689)   --->   "%p_Result_5753 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2687, i32 15"   --->   Operation 2294 'bitselect' 'p_Result_5753' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2295 [1/1] (0.00ns)   --->   "%trunc_ln828_505 = trunc i33 %p_Val2_2687"   --->   Operation 2295 'trunc' 'trunc_ln828_505' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2296 [1/1] (0.66ns)   --->   "%r_505 = icmp_ne  i15 %trunc_ln828_505, i15 0"   --->   Operation 2296 'icmp' 'r_505' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2297 [1/1] (0.00ns)   --->   "%p_Result_5754 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2687, i32 31"   --->   Operation 2297 'bitselect' 'p_Result_5754' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2689)   --->   "%or_ln374_505 = or i1 %p_Result_5493, i1 %r_505"   --->   Operation 2298 'or' 'or_ln374_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2689)   --->   "%and_ln374_761 = and i1 %or_ln374_505, i1 %p_Result_5753"   --->   Operation 2299 'and' 'and_ln374_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2689)   --->   "%zext_ln377_761 = zext i1 %and_ln374_761"   --->   Operation 2300 'zext' 'zext_ln377_761' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2301 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2689 = add i16 %p_Val2_2688, i16 %zext_ln377_761"   --->   Operation 2301 'add' 'p_Val2_2689' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2302 [1/1] (0.00ns)   --->   "%p_Result_5755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2689, i32 15"   --->   Operation 2302 'bitselect' 'p_Result_5755' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2303 [1/1] (0.12ns)   --->   "%xor_ln896_1212 = xor i1 %p_Result_5755, i1 1"   --->   Operation 2303 'xor' 'xor_ln896_1212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2304 [1/1] (0.12ns)   --->   "%carry_1019 = and i1 %p_Result_5754, i1 %xor_ln896_1212"   --->   Operation 2304 'and' 'carry_1019' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2305 [1/1] (0.12ns)   --->   "%Range1_all_zeros_759 = xor i1 %p_Result_5752, i1 1"   --->   Operation 2305 'xor' 'Range1_all_zeros_759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node overflow_699)   --->   "%deleted_zeros_759 = select i1 %carry_1019, i1 %p_Result_5752, i1 %Range1_all_zeros_759"   --->   Operation 2306 'select' 'deleted_zeros_759' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_764)   --->   "%deleted_ones_507 = select i1 %carry_1019, i1 %Range1_all_zeros_759, i1 %p_Result_5752"   --->   Operation 2307 'select' 'deleted_ones_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_764)   --->   "%xor_ln891_379 = xor i1 %p_Result_5754, i1 1"   --->   Operation 2308 'xor' 'xor_ln891_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_764)   --->   "%or_ln891_379 = or i1 %p_Result_5755, i1 %xor_ln891_379"   --->   Operation 2309 'or' 'or_ln891_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node overflow_699)   --->   "%xor_ln895_829 = xor i1 %deleted_zeros_759, i1 1"   --->   Operation 2310 'xor' 'xor_ln895_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node overflow_699)   --->   "%or_ln895_699 = or i1 %p_Result_5755, i1 %xor_ln895_829"   --->   Operation 2311 'or' 'or_ln895_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2312 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_699 = and i1 %or_ln895_699, i1 %Range1_all_zeros_759"   --->   Operation 2312 'and' 'overflow_699' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_764)   --->   "%xor_ln896_1213 = xor i1 %deleted_ones_507, i1 1"   --->   Operation 2313 'xor' 'xor_ln896_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_764)   --->   "%or_ln896_699 = or i1 %xor_ln896_1212, i1 %xor_ln896_1213"   --->   Operation 2314 'or' 'or_ln896_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2315 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_764 = and i1 %or_ln891_379, i1 %or_ln896_699"   --->   Operation 2315 'and' 'and_ln896_764' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node r_V_2058)   --->   "%underflow_699 = and i1 %and_ln896_764, i1 %p_Result_5752"   --->   Operation 2316 'and' 'underflow_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node r_V_2058)   --->   "%select_ln346_829 = select i1 %overflow_699, i16 32767, i16 32768"   --->   Operation 2317 'select' 'select_ln346_829' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node r_V_2058)   --->   "%or_ln346_699 = or i1 %overflow_699, i1 %underflow_699"   --->   Operation 2318 'or' 'or_ln346_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2319 [1/1] (0.24ns) (out node of the LUT)   --->   "%r_V_2058 = select i1 %or_ln346_699, i16 %select_ln346_829, i16 %p_Val2_2689"   --->   Operation 2319 'select' 'r_V_2058' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 0.68>
ST_33 : Operation 2320 [1/1] (0.00ns)   --->   "%qh_state_V_addr_188 = getelementptr i16 %qh_state_V, i64 0, i64 62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2320 'getelementptr' 'qh_state_V_addr_188' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2321 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %r_V_2055, i6 %qh_state_V_addr_188" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2321 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_33 : Operation 2322 [1/1] (0.00ns)   --->   "%qh_state_V_addr_189 = getelementptr i16 %qh_state_V, i64 0, i64 63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2322 'getelementptr' 'qh_state_V_addr_189' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2323 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %r_V_2058, i6 %qh_state_V_addr_189" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2323 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 0.38>
ST_34 : Operation 2324 [1/1] (0.00ns)   --->   "%p_read382 = read i1024 @_ssdm_op_Read.ap_auto.i1024, i1024 %p_read"   --->   Operation 2324 'read' 'p_read382' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2325 [2/2] (0.38ns)   --->   "%call_ret5 = call i6144 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>, i1024 %p_read382, i3070 %w19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2325 'call' 'call_ret5' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 2326 [2/2] (0.00ns)   --->   "%call_ret6 = call i6144 @dense_resource<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_2>, i16 %qh_state_V, i3072 %wr19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2326 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 2.27>
ST_35 : Operation 2327 [1/2] (1.39ns)   --->   "%call_ret5 = call i6144 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>, i1024 %p_read382, i3070 %w19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2327 'call' 'call_ret5' <Predicate = true> <Delay = 1.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V)   --->   "%tmpres_V = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2328 'extractvalue' 'tmpres_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_255)   --->   "%tmpres_V_383 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2329 'extractvalue' 'tmpres_V_383' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_256)   --->   "%tmpres_V_384 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2330 'extractvalue' 'tmpres_V_384' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_257)   --->   "%tmpres_V_385 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2331 'extractvalue' 'tmpres_V_385' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_258)   --->   "%tmpres_V_386 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2332 'extractvalue' 'tmpres_V_386' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_259)   --->   "%tmpres_V_387 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2333 'extractvalue' 'tmpres_V_387' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_260)   --->   "%tmpres_V_388 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2334 'extractvalue' 'tmpres_V_388' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_261)   --->   "%tmpres_V_389 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2335 'extractvalue' 'tmpres_V_389' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_262)   --->   "%tmpres_V_390 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2336 'extractvalue' 'tmpres_V_390' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_263)   --->   "%tmpres_V_391 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2337 'extractvalue' 'tmpres_V_391' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_264)   --->   "%tmpres_V_392 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2338 'extractvalue' 'tmpres_V_392' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_265)   --->   "%tmpres_V_393 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2339 'extractvalue' 'tmpres_V_393' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_266)   --->   "%tmpres_V_394 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2340 'extractvalue' 'tmpres_V_394' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_267)   --->   "%tmpres_V_395 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2341 'extractvalue' 'tmpres_V_395' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_268)   --->   "%tmpres_V_396 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2342 'extractvalue' 'tmpres_V_396' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_269)   --->   "%tmpres_V_397 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2343 'extractvalue' 'tmpres_V_397' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_270)   --->   "%tmpres_V_398 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2344 'extractvalue' 'tmpres_V_398' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_271)   --->   "%tmpres_V_399 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2345 'extractvalue' 'tmpres_V_399' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_272)   --->   "%tmpres_V_400 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2346 'extractvalue' 'tmpres_V_400' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_273)   --->   "%tmpres_V_401 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2347 'extractvalue' 'tmpres_V_401' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_274)   --->   "%tmpres_V_402 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2348 'extractvalue' 'tmpres_V_402' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_275)   --->   "%tmpres_V_403 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2349 'extractvalue' 'tmpres_V_403' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_276)   --->   "%tmpres_V_404 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2350 'extractvalue' 'tmpres_V_404' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_277)   --->   "%tmpres_V_405 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2351 'extractvalue' 'tmpres_V_405' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_278)   --->   "%tmpres_V_406 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2352 'extractvalue' 'tmpres_V_406' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_279)   --->   "%tmpres_V_407 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2353 'extractvalue' 'tmpres_V_407' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_280)   --->   "%tmpres_V_408 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2354 'extractvalue' 'tmpres_V_408' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_281)   --->   "%tmpres_V_409 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2355 'extractvalue' 'tmpres_V_409' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_282)   --->   "%tmpres_V_410 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2356 'extractvalue' 'tmpres_V_410' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_283)   --->   "%tmpres_V_411 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2357 'extractvalue' 'tmpres_V_411' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_284)   --->   "%tmpres_V_412 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2358 'extractvalue' 'tmpres_V_412' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_285)   --->   "%tmpres_V_413 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2359 'extractvalue' 'tmpres_V_413' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_286)   --->   "%tmpres_V_414 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2360 'extractvalue' 'tmpres_V_414' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_287)   --->   "%tmpres_V_415 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2361 'extractvalue' 'tmpres_V_415' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_288)   --->   "%tmpres_V_416 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2362 'extractvalue' 'tmpres_V_416' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_289)   --->   "%tmpres_V_417 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2363 'extractvalue' 'tmpres_V_417' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_290)   --->   "%tmpres_V_418 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2364 'extractvalue' 'tmpres_V_418' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_291)   --->   "%tmpres_V_419 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2365 'extractvalue' 'tmpres_V_419' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_292)   --->   "%tmpres_V_420 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2366 'extractvalue' 'tmpres_V_420' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_293)   --->   "%tmpres_V_421 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2367 'extractvalue' 'tmpres_V_421' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_294)   --->   "%tmpres_V_422 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2368 'extractvalue' 'tmpres_V_422' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_295)   --->   "%tmpres_V_423 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2369 'extractvalue' 'tmpres_V_423' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_296)   --->   "%tmpres_V_424 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2370 'extractvalue' 'tmpres_V_424' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_297)   --->   "%tmpres_V_425 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2371 'extractvalue' 'tmpres_V_425' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_298)   --->   "%tmpres_V_426 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2372 'extractvalue' 'tmpres_V_426' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_299)   --->   "%tmpres_V_427 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2373 'extractvalue' 'tmpres_V_427' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_300)   --->   "%tmpres_V_428 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2374 'extractvalue' 'tmpres_V_428' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_301)   --->   "%tmpres_V_429 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2375 'extractvalue' 'tmpres_V_429' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_302)   --->   "%tmpres_V_430 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2376 'extractvalue' 'tmpres_V_430' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_303)   --->   "%tmpres_V_431 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2377 'extractvalue' 'tmpres_V_431' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_304)   --->   "%tmpres_V_432 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2378 'extractvalue' 'tmpres_V_432' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_305)   --->   "%tmpres_V_433 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2379 'extractvalue' 'tmpres_V_433' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_306)   --->   "%tmpres_V_434 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2380 'extractvalue' 'tmpres_V_434' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_307)   --->   "%tmpres_V_435 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2381 'extractvalue' 'tmpres_V_435' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_308)   --->   "%tmpres_V_436 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2382 'extractvalue' 'tmpres_V_436' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_309)   --->   "%tmpres_V_437 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2383 'extractvalue' 'tmpres_V_437' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_310)   --->   "%tmpres_V_438 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2384 'extractvalue' 'tmpres_V_438' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_311)   --->   "%tmpres_V_439 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2385 'extractvalue' 'tmpres_V_439' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_312)   --->   "%tmpres_V_440 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2386 'extractvalue' 'tmpres_V_440' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_313)   --->   "%tmpres_V_441 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2387 'extractvalue' 'tmpres_V_441' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_314)   --->   "%tmpres_V_442 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2388 'extractvalue' 'tmpres_V_442' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_315)   --->   "%tmpres_V_443 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2389 'extractvalue' 'tmpres_V_443' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_316)   --->   "%tmpres_V_444 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2390 'extractvalue' 'tmpres_V_444' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_317)   --->   "%tmpres_V_445 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2391 'extractvalue' 'tmpres_V_445' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_318)   --->   "%tmpres_V_446 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2392 'extractvalue' 'tmpres_V_446' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_319)   --->   "%tmpres_V_447 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2393 'extractvalue' 'tmpres_V_447' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_320)   --->   "%tmpres_V_448 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2394 'extractvalue' 'tmpres_V_448' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_321)   --->   "%tmpres_V_449 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2395 'extractvalue' 'tmpres_V_449' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_322)   --->   "%tmpres_V_450 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2396 'extractvalue' 'tmpres_V_450' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_323)   --->   "%tmpres_V_451 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2397 'extractvalue' 'tmpres_V_451' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_324)   --->   "%tmpres_V_452 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2398 'extractvalue' 'tmpres_V_452' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_325)   --->   "%tmpres_V_453 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2399 'extractvalue' 'tmpres_V_453' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_326)   --->   "%tmpres_V_454 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2400 'extractvalue' 'tmpres_V_454' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_327)   --->   "%tmpres_V_455 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2401 'extractvalue' 'tmpres_V_455' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_328)   --->   "%tmpres_V_456 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2402 'extractvalue' 'tmpres_V_456' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_329)   --->   "%tmpres_V_457 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2403 'extractvalue' 'tmpres_V_457' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_330)   --->   "%tmpres_V_458 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2404 'extractvalue' 'tmpres_V_458' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_331)   --->   "%tmpres_V_459 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2405 'extractvalue' 'tmpres_V_459' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_332)   --->   "%tmpres_V_460 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2406 'extractvalue' 'tmpres_V_460' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_333)   --->   "%tmpres_V_461 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2407 'extractvalue' 'tmpres_V_461' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_334)   --->   "%tmpres_V_462 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2408 'extractvalue' 'tmpres_V_462' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_335)   --->   "%tmpres_V_463 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2409 'extractvalue' 'tmpres_V_463' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_336)   --->   "%tmpres_V_464 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2410 'extractvalue' 'tmpres_V_464' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_337)   --->   "%tmpres_V_465 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2411 'extractvalue' 'tmpres_V_465' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_338)   --->   "%tmpres_V_466 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2412 'extractvalue' 'tmpres_V_466' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_339)   --->   "%tmpres_V_467 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2413 'extractvalue' 'tmpres_V_467' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_340)   --->   "%tmpres_V_468 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2414 'extractvalue' 'tmpres_V_468' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_341)   --->   "%tmpres_V_469 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2415 'extractvalue' 'tmpres_V_469' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_342)   --->   "%tmpres_V_470 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2416 'extractvalue' 'tmpres_V_470' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_343)   --->   "%tmpres_V_471 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2417 'extractvalue' 'tmpres_V_471' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_344)   --->   "%tmpres_V_472 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2418 'extractvalue' 'tmpres_V_472' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_345)   --->   "%tmpres_V_473 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2419 'extractvalue' 'tmpres_V_473' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_346)   --->   "%tmpres_V_474 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2420 'extractvalue' 'tmpres_V_474' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_347)   --->   "%tmpres_V_475 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2421 'extractvalue' 'tmpres_V_475' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_348)   --->   "%tmpres_V_476 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2422 'extractvalue' 'tmpres_V_476' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_349)   --->   "%tmpres_V_477 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2423 'extractvalue' 'tmpres_V_477' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_350)   --->   "%tmpres_V_478 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2424 'extractvalue' 'tmpres_V_478' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_351)   --->   "%tmpres_V_479 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2425 'extractvalue' 'tmpres_V_479' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_352)   --->   "%tmpres_V_480 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2426 'extractvalue' 'tmpres_V_480' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_353)   --->   "%tmpres_V_481 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2427 'extractvalue' 'tmpres_V_481' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_354)   --->   "%tmpres_V_482 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2428 'extractvalue' 'tmpres_V_482' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_355)   --->   "%tmpres_V_483 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2429 'extractvalue' 'tmpres_V_483' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_356)   --->   "%tmpres_V_484 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2430 'extractvalue' 'tmpres_V_484' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_357)   --->   "%tmpres_V_485 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2431 'extractvalue' 'tmpres_V_485' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_358)   --->   "%tmpres_V_486 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2432 'extractvalue' 'tmpres_V_486' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_359)   --->   "%tmpres_V_487 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2433 'extractvalue' 'tmpres_V_487' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_360)   --->   "%tmpres_V_488 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2434 'extractvalue' 'tmpres_V_488' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_361)   --->   "%tmpres_V_489 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2435 'extractvalue' 'tmpres_V_489' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_362)   --->   "%tmpres_V_490 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2436 'extractvalue' 'tmpres_V_490' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_363)   --->   "%tmpres_V_491 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2437 'extractvalue' 'tmpres_V_491' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_364)   --->   "%tmpres_V_492 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2438 'extractvalue' 'tmpres_V_492' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_365)   --->   "%tmpres_V_493 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2439 'extractvalue' 'tmpres_V_493' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_366)   --->   "%tmpres_V_494 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2440 'extractvalue' 'tmpres_V_494' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_367)   --->   "%tmpres_V_495 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2441 'extractvalue' 'tmpres_V_495' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_368)   --->   "%tmpres_V_496 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2442 'extractvalue' 'tmpres_V_496' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_369)   --->   "%tmpres_V_497 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2443 'extractvalue' 'tmpres_V_497' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_370)   --->   "%tmpres_V_498 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2444 'extractvalue' 'tmpres_V_498' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_371)   --->   "%tmpres_V_499 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2445 'extractvalue' 'tmpres_V_499' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_372)   --->   "%tmpres_V_500 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2446 'extractvalue' 'tmpres_V_500' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_373)   --->   "%tmpres_V_501 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2447 'extractvalue' 'tmpres_V_501' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_374)   --->   "%tmpres_V_502 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2448 'extractvalue' 'tmpres_V_502' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_375)   --->   "%tmpres_V_503 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2449 'extractvalue' 'tmpres_V_503' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_376)   --->   "%tmpres_V_504 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2450 'extractvalue' 'tmpres_V_504' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_377)   --->   "%tmpres_V_505 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2451 'extractvalue' 'tmpres_V_505' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_378)   --->   "%tmpres_V_506 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2452 'extractvalue' 'tmpres_V_506' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_379)   --->   "%tmpres_V_507 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2453 'extractvalue' 'tmpres_V_507' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_380)   --->   "%tmpres_V_508 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2454 'extractvalue' 'tmpres_V_508' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_381)   --->   "%tmpres_V_509 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2455 'extractvalue' 'tmpres_V_509' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2456 [1/2] (1.37ns)   --->   "%call_ret6 = call i6144 @dense_resource<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_2>, i16 %qh_state_V, i3072 %wr19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2456 'call' 'call_ret6' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V)   --->   "%tmpres_state_zr_V = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2457 'extractvalue' 'tmpres_state_zr_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_255)   --->   "%tmpres_state_zr_V_383 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2458 'extractvalue' 'tmpres_state_zr_V_383' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_256)   --->   "%tmpres_state_zr_V_384 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2459 'extractvalue' 'tmpres_state_zr_V_384' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_257)   --->   "%tmpres_state_zr_V_385 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2460 'extractvalue' 'tmpres_state_zr_V_385' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_258)   --->   "%tmpres_state_zr_V_386 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2461 'extractvalue' 'tmpres_state_zr_V_386' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_259)   --->   "%tmpres_state_zr_V_387 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2462 'extractvalue' 'tmpres_state_zr_V_387' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_260)   --->   "%tmpres_state_zr_V_388 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2463 'extractvalue' 'tmpres_state_zr_V_388' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_261)   --->   "%tmpres_state_zr_V_389 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2464 'extractvalue' 'tmpres_state_zr_V_389' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_262)   --->   "%tmpres_state_zr_V_390 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2465 'extractvalue' 'tmpres_state_zr_V_390' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_263)   --->   "%tmpres_state_zr_V_391 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2466 'extractvalue' 'tmpres_state_zr_V_391' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_264)   --->   "%tmpres_state_zr_V_392 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2467 'extractvalue' 'tmpres_state_zr_V_392' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_265)   --->   "%tmpres_state_zr_V_393 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2468 'extractvalue' 'tmpres_state_zr_V_393' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_266)   --->   "%tmpres_state_zr_V_394 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2469 'extractvalue' 'tmpres_state_zr_V_394' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_267)   --->   "%tmpres_state_zr_V_395 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2470 'extractvalue' 'tmpres_state_zr_V_395' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_268)   --->   "%tmpres_state_zr_V_396 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2471 'extractvalue' 'tmpres_state_zr_V_396' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_269)   --->   "%tmpres_state_zr_V_397 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2472 'extractvalue' 'tmpres_state_zr_V_397' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_270)   --->   "%tmpres_state_zr_V_398 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2473 'extractvalue' 'tmpres_state_zr_V_398' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_271)   --->   "%tmpres_state_zr_V_399 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2474 'extractvalue' 'tmpres_state_zr_V_399' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_272)   --->   "%tmpres_state_zr_V_400 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2475 'extractvalue' 'tmpres_state_zr_V_400' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_273)   --->   "%tmpres_state_zr_V_401 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2476 'extractvalue' 'tmpres_state_zr_V_401' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_274)   --->   "%tmpres_state_zr_V_402 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2477 'extractvalue' 'tmpres_state_zr_V_402' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_275)   --->   "%tmpres_state_zr_V_403 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2478 'extractvalue' 'tmpres_state_zr_V_403' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_276)   --->   "%tmpres_state_zr_V_404 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2479 'extractvalue' 'tmpres_state_zr_V_404' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_277)   --->   "%tmpres_state_zr_V_405 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2480 'extractvalue' 'tmpres_state_zr_V_405' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_278)   --->   "%tmpres_state_zr_V_406 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2481 'extractvalue' 'tmpres_state_zr_V_406' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_279)   --->   "%tmpres_state_zr_V_407 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2482 'extractvalue' 'tmpres_state_zr_V_407' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_280)   --->   "%tmpres_state_zr_V_408 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2483 'extractvalue' 'tmpres_state_zr_V_408' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_281)   --->   "%tmpres_state_zr_V_409 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2484 'extractvalue' 'tmpres_state_zr_V_409' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_282)   --->   "%tmpres_state_zr_V_410 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2485 'extractvalue' 'tmpres_state_zr_V_410' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_283)   --->   "%tmpres_state_zr_V_411 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2486 'extractvalue' 'tmpres_state_zr_V_411' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_284)   --->   "%tmpres_state_zr_V_412 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2487 'extractvalue' 'tmpres_state_zr_V_412' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_285)   --->   "%tmpres_state_zr_V_413 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2488 'extractvalue' 'tmpres_state_zr_V_413' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_286)   --->   "%tmpres_state_zr_V_414 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2489 'extractvalue' 'tmpres_state_zr_V_414' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_287)   --->   "%tmpres_state_zr_V_415 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2490 'extractvalue' 'tmpres_state_zr_V_415' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_288)   --->   "%tmpres_state_zr_V_416 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2491 'extractvalue' 'tmpres_state_zr_V_416' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_289)   --->   "%tmpres_state_zr_V_417 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2492 'extractvalue' 'tmpres_state_zr_V_417' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_290)   --->   "%tmpres_state_zr_V_418 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2493 'extractvalue' 'tmpres_state_zr_V_418' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_291)   --->   "%tmpres_state_zr_V_419 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2494 'extractvalue' 'tmpres_state_zr_V_419' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_292)   --->   "%tmpres_state_zr_V_420 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2495 'extractvalue' 'tmpres_state_zr_V_420' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_293)   --->   "%tmpres_state_zr_V_421 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2496 'extractvalue' 'tmpres_state_zr_V_421' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_294)   --->   "%tmpres_state_zr_V_422 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2497 'extractvalue' 'tmpres_state_zr_V_422' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_295)   --->   "%tmpres_state_zr_V_423 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2498 'extractvalue' 'tmpres_state_zr_V_423' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_296)   --->   "%tmpres_state_zr_V_424 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2499 'extractvalue' 'tmpres_state_zr_V_424' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_297)   --->   "%tmpres_state_zr_V_425 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2500 'extractvalue' 'tmpres_state_zr_V_425' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_298)   --->   "%tmpres_state_zr_V_426 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2501 'extractvalue' 'tmpres_state_zr_V_426' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_299)   --->   "%tmpres_state_zr_V_427 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2502 'extractvalue' 'tmpres_state_zr_V_427' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_300)   --->   "%tmpres_state_zr_V_428 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2503 'extractvalue' 'tmpres_state_zr_V_428' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_301)   --->   "%tmpres_state_zr_V_429 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2504 'extractvalue' 'tmpres_state_zr_V_429' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_302)   --->   "%tmpres_state_zr_V_430 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2505 'extractvalue' 'tmpres_state_zr_V_430' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_303)   --->   "%tmpres_state_zr_V_431 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2506 'extractvalue' 'tmpres_state_zr_V_431' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_304)   --->   "%tmpres_state_zr_V_432 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2507 'extractvalue' 'tmpres_state_zr_V_432' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_305)   --->   "%tmpres_state_zr_V_433 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2508 'extractvalue' 'tmpres_state_zr_V_433' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_306)   --->   "%tmpres_state_zr_V_434 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2509 'extractvalue' 'tmpres_state_zr_V_434' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_307)   --->   "%tmpres_state_zr_V_435 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2510 'extractvalue' 'tmpres_state_zr_V_435' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_308)   --->   "%tmpres_state_zr_V_436 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2511 'extractvalue' 'tmpres_state_zr_V_436' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_309)   --->   "%tmpres_state_zr_V_437 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2512 'extractvalue' 'tmpres_state_zr_V_437' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_310)   --->   "%tmpres_state_zr_V_438 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2513 'extractvalue' 'tmpres_state_zr_V_438' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_311)   --->   "%tmpres_state_zr_V_439 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2514 'extractvalue' 'tmpres_state_zr_V_439' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_312)   --->   "%tmpres_state_zr_V_440 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2515 'extractvalue' 'tmpres_state_zr_V_440' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_313)   --->   "%tmpres_state_zr_V_441 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2516 'extractvalue' 'tmpres_state_zr_V_441' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_314)   --->   "%tmpres_state_zr_V_442 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2517 'extractvalue' 'tmpres_state_zr_V_442' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_315)   --->   "%tmpres_state_zr_V_443 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2518 'extractvalue' 'tmpres_state_zr_V_443' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_316)   --->   "%tmpres_state_zr_V_444 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2519 'extractvalue' 'tmpres_state_zr_V_444' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_317)   --->   "%tmpres_state_zr_V_445 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2520 'extractvalue' 'tmpres_state_zr_V_445' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_318)   --->   "%tmpres_state_zr_V_446 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2521 'extractvalue' 'tmpres_state_zr_V_446' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_319)   --->   "%tmpres_state_zr_V_447 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2522 'extractvalue' 'tmpres_state_zr_V_447' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_320)   --->   "%tmpres_state_zr_V_448 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2523 'extractvalue' 'tmpres_state_zr_V_448' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_321)   --->   "%tmpres_state_zr_V_449 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2524 'extractvalue' 'tmpres_state_zr_V_449' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_322)   --->   "%tmpres_state_zr_V_450 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2525 'extractvalue' 'tmpres_state_zr_V_450' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_323)   --->   "%tmpres_state_zr_V_451 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2526 'extractvalue' 'tmpres_state_zr_V_451' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_324)   --->   "%tmpres_state_zr_V_452 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2527 'extractvalue' 'tmpres_state_zr_V_452' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_325)   --->   "%tmpres_state_zr_V_453 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2528 'extractvalue' 'tmpres_state_zr_V_453' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_326)   --->   "%tmpres_state_zr_V_454 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2529 'extractvalue' 'tmpres_state_zr_V_454' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_327)   --->   "%tmpres_state_zr_V_455 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2530 'extractvalue' 'tmpres_state_zr_V_455' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_328)   --->   "%tmpres_state_zr_V_456 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2531 'extractvalue' 'tmpres_state_zr_V_456' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_329)   --->   "%tmpres_state_zr_V_457 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2532 'extractvalue' 'tmpres_state_zr_V_457' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_330)   --->   "%tmpres_state_zr_V_458 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2533 'extractvalue' 'tmpres_state_zr_V_458' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_331)   --->   "%tmpres_state_zr_V_459 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2534 'extractvalue' 'tmpres_state_zr_V_459' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_332)   --->   "%tmpres_state_zr_V_460 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2535 'extractvalue' 'tmpres_state_zr_V_460' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_333)   --->   "%tmpres_state_zr_V_461 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2536 'extractvalue' 'tmpres_state_zr_V_461' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_334)   --->   "%tmpres_state_zr_V_462 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2537 'extractvalue' 'tmpres_state_zr_V_462' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_335)   --->   "%tmpres_state_zr_V_463 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2538 'extractvalue' 'tmpres_state_zr_V_463' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_336)   --->   "%tmpres_state_zr_V_464 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2539 'extractvalue' 'tmpres_state_zr_V_464' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_337)   --->   "%tmpres_state_zr_V_465 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2540 'extractvalue' 'tmpres_state_zr_V_465' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_338)   --->   "%tmpres_state_zr_V_466 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2541 'extractvalue' 'tmpres_state_zr_V_466' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_339)   --->   "%tmpres_state_zr_V_467 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2542 'extractvalue' 'tmpres_state_zr_V_467' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_340)   --->   "%tmpres_state_zr_V_468 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2543 'extractvalue' 'tmpres_state_zr_V_468' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_341)   --->   "%tmpres_state_zr_V_469 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2544 'extractvalue' 'tmpres_state_zr_V_469' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_342)   --->   "%tmpres_state_zr_V_470 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2545 'extractvalue' 'tmpres_state_zr_V_470' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_343)   --->   "%tmpres_state_zr_V_471 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2546 'extractvalue' 'tmpres_state_zr_V_471' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_344)   --->   "%tmpres_state_zr_V_472 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2547 'extractvalue' 'tmpres_state_zr_V_472' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_345)   --->   "%tmpres_state_zr_V_473 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2548 'extractvalue' 'tmpres_state_zr_V_473' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_346)   --->   "%tmpres_state_zr_V_474 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2549 'extractvalue' 'tmpres_state_zr_V_474' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_347)   --->   "%tmpres_state_zr_V_475 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2550 'extractvalue' 'tmpres_state_zr_V_475' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_348)   --->   "%tmpres_state_zr_V_476 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2551 'extractvalue' 'tmpres_state_zr_V_476' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_349)   --->   "%tmpres_state_zr_V_477 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2552 'extractvalue' 'tmpres_state_zr_V_477' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_350)   --->   "%tmpres_state_zr_V_478 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2553 'extractvalue' 'tmpres_state_zr_V_478' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_351)   --->   "%tmpres_state_zr_V_479 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2554 'extractvalue' 'tmpres_state_zr_V_479' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_352)   --->   "%tmpres_state_zr_V_480 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2555 'extractvalue' 'tmpres_state_zr_V_480' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_353)   --->   "%tmpres_state_zr_V_481 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2556 'extractvalue' 'tmpres_state_zr_V_481' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_354)   --->   "%tmpres_state_zr_V_482 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2557 'extractvalue' 'tmpres_state_zr_V_482' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_355)   --->   "%tmpres_state_zr_V_483 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2558 'extractvalue' 'tmpres_state_zr_V_483' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_356)   --->   "%tmpres_state_zr_V_484 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2559 'extractvalue' 'tmpres_state_zr_V_484' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_357)   --->   "%tmpres_state_zr_V_485 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2560 'extractvalue' 'tmpres_state_zr_V_485' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_358)   --->   "%tmpres_state_zr_V_486 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2561 'extractvalue' 'tmpres_state_zr_V_486' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_359)   --->   "%tmpres_state_zr_V_487 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2562 'extractvalue' 'tmpres_state_zr_V_487' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_360)   --->   "%tmpres_state_zr_V_488 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2563 'extractvalue' 'tmpres_state_zr_V_488' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_361)   --->   "%tmpres_state_zr_V_489 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2564 'extractvalue' 'tmpres_state_zr_V_489' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_362)   --->   "%tmpres_state_zr_V_490 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2565 'extractvalue' 'tmpres_state_zr_V_490' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_363)   --->   "%tmpres_state_zr_V_491 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2566 'extractvalue' 'tmpres_state_zr_V_491' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_364)   --->   "%tmpres_state_zr_V_492 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2567 'extractvalue' 'tmpres_state_zr_V_492' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_365)   --->   "%tmpres_state_zr_V_493 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2568 'extractvalue' 'tmpres_state_zr_V_493' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_366)   --->   "%tmpres_state_zr_V_494 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2569 'extractvalue' 'tmpres_state_zr_V_494' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_367)   --->   "%tmpres_state_zr_V_495 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2570 'extractvalue' 'tmpres_state_zr_V_495' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_368)   --->   "%tmpres_state_zr_V_496 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2571 'extractvalue' 'tmpres_state_zr_V_496' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_369)   --->   "%tmpres_state_zr_V_497 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2572 'extractvalue' 'tmpres_state_zr_V_497' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_370)   --->   "%tmpres_state_zr_V_498 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2573 'extractvalue' 'tmpres_state_zr_V_498' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_371)   --->   "%tmpres_state_zr_V_499 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2574 'extractvalue' 'tmpres_state_zr_V_499' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_372)   --->   "%tmpres_state_zr_V_500 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2575 'extractvalue' 'tmpres_state_zr_V_500' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_373)   --->   "%tmpres_state_zr_V_501 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2576 'extractvalue' 'tmpres_state_zr_V_501' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_374)   --->   "%tmpres_state_zr_V_502 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2577 'extractvalue' 'tmpres_state_zr_V_502' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_375)   --->   "%tmpres_state_zr_V_503 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2578 'extractvalue' 'tmpres_state_zr_V_503' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_376)   --->   "%tmpres_state_zr_V_504 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2579 'extractvalue' 'tmpres_state_zr_V_504' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_377)   --->   "%tmpres_state_zr_V_505 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2580 'extractvalue' 'tmpres_state_zr_V_505' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_378)   --->   "%tmpres_state_zr_V_506 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2581 'extractvalue' 'tmpres_state_zr_V_506' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_379)   --->   "%tmpres_state_zr_V_507 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2582 'extractvalue' 'tmpres_state_zr_V_507' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_380)   --->   "%tmpres_state_zr_V_508 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2583 'extractvalue' 'tmpres_state_zr_V_508' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_381)   --->   "%tmpres_state_zr_V_509 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2584 'extractvalue' 'tmpres_state_zr_V_509' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2585 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_510 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2585 'extractvalue' 'tmpres_state_zr_V_510' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2586 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_511 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2586 'extractvalue' 'tmpres_state_zr_V_511' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2587 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_512 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2587 'extractvalue' 'tmpres_state_zr_V_512' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2588 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_513 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2588 'extractvalue' 'tmpres_state_zr_V_513' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2589 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_514 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2589 'extractvalue' 'tmpres_state_zr_V_514' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2590 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_515 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2590 'extractvalue' 'tmpres_state_zr_V_515' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2591 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_516 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2591 'extractvalue' 'tmpres_state_zr_V_516' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2592 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_517 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2592 'extractvalue' 'tmpres_state_zr_V_517' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2593 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_518 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2593 'extractvalue' 'tmpres_state_zr_V_518' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2594 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_519 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2594 'extractvalue' 'tmpres_state_zr_V_519' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2595 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_520 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2595 'extractvalue' 'tmpres_state_zr_V_520' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2596 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_521 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2596 'extractvalue' 'tmpres_state_zr_V_521' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2597 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_522 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2597 'extractvalue' 'tmpres_state_zr_V_522' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2598 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_523 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2598 'extractvalue' 'tmpres_state_zr_V_523' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2599 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_524 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2599 'extractvalue' 'tmpres_state_zr_V_524' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2600 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_525 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2600 'extractvalue' 'tmpres_state_zr_V_525' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2601 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_526 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2601 'extractvalue' 'tmpres_state_zr_V_526' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2602 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_527 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2602 'extractvalue' 'tmpres_state_zr_V_527' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2603 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_528 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2603 'extractvalue' 'tmpres_state_zr_V_528' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2604 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_529 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2604 'extractvalue' 'tmpres_state_zr_V_529' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2605 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_530 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2605 'extractvalue' 'tmpres_state_zr_V_530' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2606 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_531 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2606 'extractvalue' 'tmpres_state_zr_V_531' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2607 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_532 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2607 'extractvalue' 'tmpres_state_zr_V_532' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2608 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_533 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2608 'extractvalue' 'tmpres_state_zr_V_533' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2609 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_534 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2609 'extractvalue' 'tmpres_state_zr_V_534' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2610 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_535 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2610 'extractvalue' 'tmpres_state_zr_V_535' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2611 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_536 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2611 'extractvalue' 'tmpres_state_zr_V_536' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2612 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_537 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2612 'extractvalue' 'tmpres_state_zr_V_537' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2613 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_538 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2613 'extractvalue' 'tmpres_state_zr_V_538' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2614 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_539 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2614 'extractvalue' 'tmpres_state_zr_V_539' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2615 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_540 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2615 'extractvalue' 'tmpres_state_zr_V_540' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2616 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_541 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2616 'extractvalue' 'tmpres_state_zr_V_541' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2617 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_542 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2617 'extractvalue' 'tmpres_state_zr_V_542' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2618 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_543 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2618 'extractvalue' 'tmpres_state_zr_V_543' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2619 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_544 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2619 'extractvalue' 'tmpres_state_zr_V_544' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2620 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_545 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2620 'extractvalue' 'tmpres_state_zr_V_545' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2621 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_546 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2621 'extractvalue' 'tmpres_state_zr_V_546' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2622 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_547 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2622 'extractvalue' 'tmpres_state_zr_V_547' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2623 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_548 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2623 'extractvalue' 'tmpres_state_zr_V_548' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2624 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_549 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2624 'extractvalue' 'tmpres_state_zr_V_549' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2625 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_550 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2625 'extractvalue' 'tmpres_state_zr_V_550' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2626 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_551 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2626 'extractvalue' 'tmpres_state_zr_V_551' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2627 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_552 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2627 'extractvalue' 'tmpres_state_zr_V_552' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2628 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_553 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2628 'extractvalue' 'tmpres_state_zr_V_553' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2629 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_554 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2629 'extractvalue' 'tmpres_state_zr_V_554' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2630 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_555 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2630 'extractvalue' 'tmpres_state_zr_V_555' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2631 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_556 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2631 'extractvalue' 'tmpres_state_zr_V_556' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2632 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_557 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2632 'extractvalue' 'tmpres_state_zr_V_557' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2633 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_558 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2633 'extractvalue' 'tmpres_state_zr_V_558' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2634 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_559 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2634 'extractvalue' 'tmpres_state_zr_V_559' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2635 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_560 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2635 'extractvalue' 'tmpres_state_zr_V_560' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2636 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_561 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2636 'extractvalue' 'tmpres_state_zr_V_561' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2637 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_562 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2637 'extractvalue' 'tmpres_state_zr_V_562' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2638 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_563 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2638 'extractvalue' 'tmpres_state_zr_V_563' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2639 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_564 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2639 'extractvalue' 'tmpres_state_zr_V_564' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2640 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_565 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2640 'extractvalue' 'tmpres_state_zr_V_565' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2641 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_566 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2641 'extractvalue' 'tmpres_state_zr_V_566' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2642 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_567 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2642 'extractvalue' 'tmpres_state_zr_V_567' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2643 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_568 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2643 'extractvalue' 'tmpres_state_zr_V_568' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2644 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_569 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2644 'extractvalue' 'tmpres_state_zr_V_569' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2645 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_570 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2645 'extractvalue' 'tmpres_state_zr_V_570' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2646 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_571 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2646 'extractvalue' 'tmpres_state_zr_V_571' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2647 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_572 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2647 'extractvalue' 'tmpres_state_zr_V_572' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2648 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_573 = extractvalue i6144 %call_ret6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2648 'extractvalue' 'tmpres_state_zr_V_573' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2649 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V = add i32 %tmpres_state_zr_V, i32 %tmpres_V"   --->   Operation 2649 'add' 'inputacc_zr_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2650 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_255 = add i32 %tmpres_state_zr_V_383, i32 %tmpres_V_383"   --->   Operation 2650 'add' 'inputacc_zr_V_255' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2651 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_256 = add i32 %tmpres_state_zr_V_384, i32 %tmpres_V_384"   --->   Operation 2651 'add' 'inputacc_zr_V_256' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2652 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_257 = add i32 %tmpres_state_zr_V_385, i32 %tmpres_V_385"   --->   Operation 2652 'add' 'inputacc_zr_V_257' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2653 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_258 = add i32 %tmpres_state_zr_V_386, i32 %tmpres_V_386"   --->   Operation 2653 'add' 'inputacc_zr_V_258' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2654 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_259 = add i32 %tmpres_state_zr_V_387, i32 %tmpres_V_387"   --->   Operation 2654 'add' 'inputacc_zr_V_259' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2655 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_260 = add i32 %tmpres_state_zr_V_388, i32 %tmpres_V_388"   --->   Operation 2655 'add' 'inputacc_zr_V_260' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2656 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_261 = add i32 %tmpres_state_zr_V_389, i32 %tmpres_V_389"   --->   Operation 2656 'add' 'inputacc_zr_V_261' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2657 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_262 = add i32 %tmpres_state_zr_V_390, i32 %tmpres_V_390"   --->   Operation 2657 'add' 'inputacc_zr_V_262' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2658 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_263 = add i32 %tmpres_state_zr_V_391, i32 %tmpres_V_391"   --->   Operation 2658 'add' 'inputacc_zr_V_263' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2659 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_264 = add i32 %tmpres_state_zr_V_392, i32 %tmpres_V_392"   --->   Operation 2659 'add' 'inputacc_zr_V_264' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2660 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_265 = add i32 %tmpres_state_zr_V_393, i32 %tmpres_V_393"   --->   Operation 2660 'add' 'inputacc_zr_V_265' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2661 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_266 = add i32 %tmpres_state_zr_V_394, i32 %tmpres_V_394"   --->   Operation 2661 'add' 'inputacc_zr_V_266' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2662 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_267 = add i32 %tmpres_state_zr_V_395, i32 %tmpres_V_395"   --->   Operation 2662 'add' 'inputacc_zr_V_267' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2663 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_268 = add i32 %tmpres_state_zr_V_396, i32 %tmpres_V_396"   --->   Operation 2663 'add' 'inputacc_zr_V_268' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2664 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_269 = add i32 %tmpres_state_zr_V_397, i32 %tmpres_V_397"   --->   Operation 2664 'add' 'inputacc_zr_V_269' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2665 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_270 = add i32 %tmpres_state_zr_V_398, i32 %tmpres_V_398"   --->   Operation 2665 'add' 'inputacc_zr_V_270' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2666 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_271 = add i32 %tmpres_state_zr_V_399, i32 %tmpres_V_399"   --->   Operation 2666 'add' 'inputacc_zr_V_271' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2667 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_272 = add i32 %tmpres_state_zr_V_400, i32 %tmpres_V_400"   --->   Operation 2667 'add' 'inputacc_zr_V_272' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2668 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_273 = add i32 %tmpres_state_zr_V_401, i32 %tmpres_V_401"   --->   Operation 2668 'add' 'inputacc_zr_V_273' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2669 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_274 = add i32 %tmpres_state_zr_V_402, i32 %tmpres_V_402"   --->   Operation 2669 'add' 'inputacc_zr_V_274' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2670 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_275 = add i32 %tmpres_state_zr_V_403, i32 %tmpres_V_403"   --->   Operation 2670 'add' 'inputacc_zr_V_275' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2671 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_276 = add i32 %tmpres_state_zr_V_404, i32 %tmpres_V_404"   --->   Operation 2671 'add' 'inputacc_zr_V_276' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2672 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_277 = add i32 %tmpres_state_zr_V_405, i32 %tmpres_V_405"   --->   Operation 2672 'add' 'inputacc_zr_V_277' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2673 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_278 = add i32 %tmpres_state_zr_V_406, i32 %tmpres_V_406"   --->   Operation 2673 'add' 'inputacc_zr_V_278' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2674 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_279 = add i32 %tmpres_state_zr_V_407, i32 %tmpres_V_407"   --->   Operation 2674 'add' 'inputacc_zr_V_279' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2675 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_280 = add i32 %tmpres_state_zr_V_408, i32 %tmpres_V_408"   --->   Operation 2675 'add' 'inputacc_zr_V_280' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2676 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_281 = add i32 %tmpres_state_zr_V_409, i32 %tmpres_V_409"   --->   Operation 2676 'add' 'inputacc_zr_V_281' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2677 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_282 = add i32 %tmpres_state_zr_V_410, i32 %tmpres_V_410"   --->   Operation 2677 'add' 'inputacc_zr_V_282' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2678 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_283 = add i32 %tmpres_state_zr_V_411, i32 %tmpres_V_411"   --->   Operation 2678 'add' 'inputacc_zr_V_283' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2679 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_284 = add i32 %tmpres_state_zr_V_412, i32 %tmpres_V_412"   --->   Operation 2679 'add' 'inputacc_zr_V_284' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2680 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_285 = add i32 %tmpres_state_zr_V_413, i32 %tmpres_V_413"   --->   Operation 2680 'add' 'inputacc_zr_V_285' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2681 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_286 = add i32 %tmpres_state_zr_V_414, i32 %tmpres_V_414"   --->   Operation 2681 'add' 'inputacc_zr_V_286' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2682 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_287 = add i32 %tmpres_state_zr_V_415, i32 %tmpres_V_415"   --->   Operation 2682 'add' 'inputacc_zr_V_287' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2683 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_288 = add i32 %tmpres_state_zr_V_416, i32 %tmpres_V_416"   --->   Operation 2683 'add' 'inputacc_zr_V_288' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2684 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_289 = add i32 %tmpres_state_zr_V_417, i32 %tmpres_V_417"   --->   Operation 2684 'add' 'inputacc_zr_V_289' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2685 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_290 = add i32 %tmpres_state_zr_V_418, i32 %tmpres_V_418"   --->   Operation 2685 'add' 'inputacc_zr_V_290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2686 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_291 = add i32 %tmpres_state_zr_V_419, i32 %tmpres_V_419"   --->   Operation 2686 'add' 'inputacc_zr_V_291' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2687 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_292 = add i32 %tmpres_state_zr_V_420, i32 %tmpres_V_420"   --->   Operation 2687 'add' 'inputacc_zr_V_292' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2688 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_293 = add i32 %tmpres_state_zr_V_421, i32 %tmpres_V_421"   --->   Operation 2688 'add' 'inputacc_zr_V_293' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2689 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_294 = add i32 %tmpres_state_zr_V_422, i32 %tmpres_V_422"   --->   Operation 2689 'add' 'inputacc_zr_V_294' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2690 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_295 = add i32 %tmpres_state_zr_V_423, i32 %tmpres_V_423"   --->   Operation 2690 'add' 'inputacc_zr_V_295' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2691 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_296 = add i32 %tmpres_state_zr_V_424, i32 %tmpres_V_424"   --->   Operation 2691 'add' 'inputacc_zr_V_296' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2692 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_297 = add i32 %tmpres_state_zr_V_425, i32 %tmpres_V_425"   --->   Operation 2692 'add' 'inputacc_zr_V_297' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2693 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_298 = add i32 %tmpres_state_zr_V_426, i32 %tmpres_V_426"   --->   Operation 2693 'add' 'inputacc_zr_V_298' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2694 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_299 = add i32 %tmpres_state_zr_V_427, i32 %tmpres_V_427"   --->   Operation 2694 'add' 'inputacc_zr_V_299' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2695 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_300 = add i32 %tmpres_state_zr_V_428, i32 %tmpres_V_428"   --->   Operation 2695 'add' 'inputacc_zr_V_300' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2696 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_301 = add i32 %tmpres_state_zr_V_429, i32 %tmpres_V_429"   --->   Operation 2696 'add' 'inputacc_zr_V_301' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2697 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_302 = add i32 %tmpres_state_zr_V_430, i32 %tmpres_V_430"   --->   Operation 2697 'add' 'inputacc_zr_V_302' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2698 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_303 = add i32 %tmpres_state_zr_V_431, i32 %tmpres_V_431"   --->   Operation 2698 'add' 'inputacc_zr_V_303' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2699 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_304 = add i32 %tmpres_state_zr_V_432, i32 %tmpres_V_432"   --->   Operation 2699 'add' 'inputacc_zr_V_304' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2700 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_305 = add i32 %tmpres_state_zr_V_433, i32 %tmpres_V_433"   --->   Operation 2700 'add' 'inputacc_zr_V_305' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2701 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_306 = add i32 %tmpres_state_zr_V_434, i32 %tmpres_V_434"   --->   Operation 2701 'add' 'inputacc_zr_V_306' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2702 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_307 = add i32 %tmpres_state_zr_V_435, i32 %tmpres_V_435"   --->   Operation 2702 'add' 'inputacc_zr_V_307' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2703 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_308 = add i32 %tmpres_state_zr_V_436, i32 %tmpres_V_436"   --->   Operation 2703 'add' 'inputacc_zr_V_308' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2704 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_309 = add i32 %tmpres_state_zr_V_437, i32 %tmpres_V_437"   --->   Operation 2704 'add' 'inputacc_zr_V_309' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2705 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_310 = add i32 %tmpres_state_zr_V_438, i32 %tmpres_V_438"   --->   Operation 2705 'add' 'inputacc_zr_V_310' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2706 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_311 = add i32 %tmpres_state_zr_V_439, i32 %tmpres_V_439"   --->   Operation 2706 'add' 'inputacc_zr_V_311' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2707 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_312 = add i32 %tmpres_state_zr_V_440, i32 %tmpres_V_440"   --->   Operation 2707 'add' 'inputacc_zr_V_312' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2708 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_313 = add i32 %tmpres_state_zr_V_441, i32 %tmpres_V_441"   --->   Operation 2708 'add' 'inputacc_zr_V_313' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2709 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_314 = add i32 %tmpres_state_zr_V_442, i32 %tmpres_V_442"   --->   Operation 2709 'add' 'inputacc_zr_V_314' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2710 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_315 = add i32 %tmpres_state_zr_V_443, i32 %tmpres_V_443"   --->   Operation 2710 'add' 'inputacc_zr_V_315' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2711 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_316 = add i32 %tmpres_state_zr_V_444, i32 %tmpres_V_444"   --->   Operation 2711 'add' 'inputacc_zr_V_316' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2712 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_317 = add i32 %tmpres_state_zr_V_445, i32 %tmpres_V_445"   --->   Operation 2712 'add' 'inputacc_zr_V_317' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2713 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_318 = add i32 %tmpres_state_zr_V_446, i32 %tmpres_V_446"   --->   Operation 2713 'add' 'inputacc_zr_V_318' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2714 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_319 = add i32 %tmpres_state_zr_V_447, i32 %tmpres_V_447"   --->   Operation 2714 'add' 'inputacc_zr_V_319' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2715 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_320 = add i32 %tmpres_state_zr_V_448, i32 %tmpres_V_448"   --->   Operation 2715 'add' 'inputacc_zr_V_320' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2716 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_321 = add i32 %tmpres_state_zr_V_449, i32 %tmpres_V_449"   --->   Operation 2716 'add' 'inputacc_zr_V_321' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2717 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_322 = add i32 %tmpres_state_zr_V_450, i32 %tmpres_V_450"   --->   Operation 2717 'add' 'inputacc_zr_V_322' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2718 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_323 = add i32 %tmpres_state_zr_V_451, i32 %tmpres_V_451"   --->   Operation 2718 'add' 'inputacc_zr_V_323' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2719 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_324 = add i32 %tmpres_state_zr_V_452, i32 %tmpres_V_452"   --->   Operation 2719 'add' 'inputacc_zr_V_324' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2720 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_325 = add i32 %tmpres_state_zr_V_453, i32 %tmpres_V_453"   --->   Operation 2720 'add' 'inputacc_zr_V_325' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2721 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_326 = add i32 %tmpres_state_zr_V_454, i32 %tmpres_V_454"   --->   Operation 2721 'add' 'inputacc_zr_V_326' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2722 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_327 = add i32 %tmpres_state_zr_V_455, i32 %tmpres_V_455"   --->   Operation 2722 'add' 'inputacc_zr_V_327' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2723 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_328 = add i32 %tmpres_state_zr_V_456, i32 %tmpres_V_456"   --->   Operation 2723 'add' 'inputacc_zr_V_328' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2724 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_329 = add i32 %tmpres_state_zr_V_457, i32 %tmpres_V_457"   --->   Operation 2724 'add' 'inputacc_zr_V_329' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2725 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_330 = add i32 %tmpres_state_zr_V_458, i32 %tmpres_V_458"   --->   Operation 2725 'add' 'inputacc_zr_V_330' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2726 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_331 = add i32 %tmpres_state_zr_V_459, i32 %tmpres_V_459"   --->   Operation 2726 'add' 'inputacc_zr_V_331' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2727 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_332 = add i32 %tmpres_state_zr_V_460, i32 %tmpres_V_460"   --->   Operation 2727 'add' 'inputacc_zr_V_332' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2728 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_333 = add i32 %tmpres_state_zr_V_461, i32 %tmpres_V_461"   --->   Operation 2728 'add' 'inputacc_zr_V_333' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2729 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_334 = add i32 %tmpres_state_zr_V_462, i32 %tmpres_V_462"   --->   Operation 2729 'add' 'inputacc_zr_V_334' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2730 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_335 = add i32 %tmpres_state_zr_V_463, i32 %tmpres_V_463"   --->   Operation 2730 'add' 'inputacc_zr_V_335' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2731 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_336 = add i32 %tmpres_state_zr_V_464, i32 %tmpres_V_464"   --->   Operation 2731 'add' 'inputacc_zr_V_336' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2732 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_337 = add i32 %tmpres_state_zr_V_465, i32 %tmpres_V_465"   --->   Operation 2732 'add' 'inputacc_zr_V_337' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2733 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_338 = add i32 %tmpres_state_zr_V_466, i32 %tmpres_V_466"   --->   Operation 2733 'add' 'inputacc_zr_V_338' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2734 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_339 = add i32 %tmpres_state_zr_V_467, i32 %tmpres_V_467"   --->   Operation 2734 'add' 'inputacc_zr_V_339' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2735 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_340 = add i32 %tmpres_state_zr_V_468, i32 %tmpres_V_468"   --->   Operation 2735 'add' 'inputacc_zr_V_340' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2736 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_341 = add i32 %tmpres_state_zr_V_469, i32 %tmpres_V_469"   --->   Operation 2736 'add' 'inputacc_zr_V_341' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2737 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_342 = add i32 %tmpres_state_zr_V_470, i32 %tmpres_V_470"   --->   Operation 2737 'add' 'inputacc_zr_V_342' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2738 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_343 = add i32 %tmpres_state_zr_V_471, i32 %tmpres_V_471"   --->   Operation 2738 'add' 'inputacc_zr_V_343' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2739 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_344 = add i32 %tmpres_state_zr_V_472, i32 %tmpres_V_472"   --->   Operation 2739 'add' 'inputacc_zr_V_344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2740 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_345 = add i32 %tmpres_state_zr_V_473, i32 %tmpres_V_473"   --->   Operation 2740 'add' 'inputacc_zr_V_345' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2741 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_346 = add i32 %tmpres_state_zr_V_474, i32 %tmpres_V_474"   --->   Operation 2741 'add' 'inputacc_zr_V_346' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2742 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_347 = add i32 %tmpres_state_zr_V_475, i32 %tmpres_V_475"   --->   Operation 2742 'add' 'inputacc_zr_V_347' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2743 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_348 = add i32 %tmpres_state_zr_V_476, i32 %tmpres_V_476"   --->   Operation 2743 'add' 'inputacc_zr_V_348' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2744 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_349 = add i32 %tmpres_state_zr_V_477, i32 %tmpres_V_477"   --->   Operation 2744 'add' 'inputacc_zr_V_349' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2745 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_350 = add i32 %tmpres_state_zr_V_478, i32 %tmpres_V_478"   --->   Operation 2745 'add' 'inputacc_zr_V_350' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2746 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_351 = add i32 %tmpres_state_zr_V_479, i32 %tmpres_V_479"   --->   Operation 2746 'add' 'inputacc_zr_V_351' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2747 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_352 = add i32 %tmpres_state_zr_V_480, i32 %tmpres_V_480"   --->   Operation 2747 'add' 'inputacc_zr_V_352' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2748 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_353 = add i32 %tmpres_state_zr_V_481, i32 %tmpres_V_481"   --->   Operation 2748 'add' 'inputacc_zr_V_353' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2749 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_354 = add i32 %tmpres_state_zr_V_482, i32 %tmpres_V_482"   --->   Operation 2749 'add' 'inputacc_zr_V_354' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2750 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_355 = add i32 %tmpres_state_zr_V_483, i32 %tmpres_V_483"   --->   Operation 2750 'add' 'inputacc_zr_V_355' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2751 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_356 = add i32 %tmpres_state_zr_V_484, i32 %tmpres_V_484"   --->   Operation 2751 'add' 'inputacc_zr_V_356' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2752 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_357 = add i32 %tmpres_state_zr_V_485, i32 %tmpres_V_485"   --->   Operation 2752 'add' 'inputacc_zr_V_357' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2753 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_358 = add i32 %tmpres_state_zr_V_486, i32 %tmpres_V_486"   --->   Operation 2753 'add' 'inputacc_zr_V_358' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2754 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_359 = add i32 %tmpres_state_zr_V_487, i32 %tmpres_V_487"   --->   Operation 2754 'add' 'inputacc_zr_V_359' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2755 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_360 = add i32 %tmpres_state_zr_V_488, i32 %tmpres_V_488"   --->   Operation 2755 'add' 'inputacc_zr_V_360' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2756 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_361 = add i32 %tmpres_state_zr_V_489, i32 %tmpres_V_489"   --->   Operation 2756 'add' 'inputacc_zr_V_361' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2757 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_362 = add i32 %tmpres_state_zr_V_490, i32 %tmpres_V_490"   --->   Operation 2757 'add' 'inputacc_zr_V_362' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2758 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_363 = add i32 %tmpres_state_zr_V_491, i32 %tmpres_V_491"   --->   Operation 2758 'add' 'inputacc_zr_V_363' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2759 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_364 = add i32 %tmpres_state_zr_V_492, i32 %tmpres_V_492"   --->   Operation 2759 'add' 'inputacc_zr_V_364' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2760 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_365 = add i32 %tmpres_state_zr_V_493, i32 %tmpres_V_493"   --->   Operation 2760 'add' 'inputacc_zr_V_365' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2761 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_366 = add i32 %tmpres_state_zr_V_494, i32 %tmpres_V_494"   --->   Operation 2761 'add' 'inputacc_zr_V_366' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2762 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_367 = add i32 %tmpres_state_zr_V_495, i32 %tmpres_V_495"   --->   Operation 2762 'add' 'inputacc_zr_V_367' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2763 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_368 = add i32 %tmpres_state_zr_V_496, i32 %tmpres_V_496"   --->   Operation 2763 'add' 'inputacc_zr_V_368' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2764 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_369 = add i32 %tmpres_state_zr_V_497, i32 %tmpres_V_497"   --->   Operation 2764 'add' 'inputacc_zr_V_369' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2765 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_370 = add i32 %tmpres_state_zr_V_498, i32 %tmpres_V_498"   --->   Operation 2765 'add' 'inputacc_zr_V_370' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2766 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_371 = add i32 %tmpres_state_zr_V_499, i32 %tmpres_V_499"   --->   Operation 2766 'add' 'inputacc_zr_V_371' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2767 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_372 = add i32 %tmpres_state_zr_V_500, i32 %tmpres_V_500"   --->   Operation 2767 'add' 'inputacc_zr_V_372' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2768 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_373 = add i32 %tmpres_state_zr_V_501, i32 %tmpres_V_501"   --->   Operation 2768 'add' 'inputacc_zr_V_373' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2769 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_374 = add i32 %tmpres_state_zr_V_502, i32 %tmpres_V_502"   --->   Operation 2769 'add' 'inputacc_zr_V_374' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2770 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_375 = add i32 %tmpres_state_zr_V_503, i32 %tmpres_V_503"   --->   Operation 2770 'add' 'inputacc_zr_V_375' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2771 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_376 = add i32 %tmpres_state_zr_V_504, i32 %tmpres_V_504"   --->   Operation 2771 'add' 'inputacc_zr_V_376' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2772 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_377 = add i32 %tmpres_state_zr_V_505, i32 %tmpres_V_505"   --->   Operation 2772 'add' 'inputacc_zr_V_377' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2773 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_378 = add i32 %tmpres_state_zr_V_506, i32 %tmpres_V_506"   --->   Operation 2773 'add' 'inputacc_zr_V_378' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2774 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_379 = add i32 %tmpres_state_zr_V_507, i32 %tmpres_V_507"   --->   Operation 2774 'add' 'inputacc_zr_V_379' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2775 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_380 = add i32 %tmpres_state_zr_V_508, i32 %tmpres_V_508"   --->   Operation 2775 'add' 'inputacc_zr_V_380' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2776 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_381 = add i32 %tmpres_state_zr_V_509, i32 %tmpres_V_509"   --->   Operation 2776 'add' 'inputacc_zr_V_381' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.46>
ST_36 : Operation 2777 [2/2] (2.46ns)   --->   "%call_ret = call i2048 @hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config19_recr>, i32 %inputacc_zr_V, i32 %inputacc_zr_V_255, i32 %inputacc_zr_V_256, i32 %inputacc_zr_V_257, i32 %inputacc_zr_V_258, i32 %inputacc_zr_V_259, i32 %inputacc_zr_V_260, i32 %inputacc_zr_V_261, i32 %inputacc_zr_V_262, i32 %inputacc_zr_V_263, i32 %inputacc_zr_V_264, i32 %inputacc_zr_V_265, i32 %inputacc_zr_V_266, i32 %inputacc_zr_V_267, i32 %inputacc_zr_V_268, i32 %inputacc_zr_V_269, i32 %inputacc_zr_V_270, i32 %inputacc_zr_V_271, i32 %inputacc_zr_V_272, i32 %inputacc_zr_V_273, i32 %inputacc_zr_V_274, i32 %inputacc_zr_V_275, i32 %inputacc_zr_V_276, i32 %inputacc_zr_V_277, i32 %inputacc_zr_V_278, i32 %inputacc_zr_V_279, i32 %inputacc_zr_V_280, i32 %inputacc_zr_V_281, i32 %inputacc_zr_V_282, i32 %inputacc_zr_V_283, i32 %inputacc_zr_V_284, i32 %inputacc_zr_V_285, i32 %inputacc_zr_V_286, i32 %inputacc_zr_V_287, i32 %inputacc_zr_V_288, i32 %inputacc_zr_V_289, i32 %inputacc_zr_V_290, i32 %inputacc_zr_V_291, i32 %inputacc_zr_V_292, i32 %inputacc_zr_V_293, i32 %inputacc_zr_V_294, i32 %inputacc_zr_V_295, i32 %inputacc_zr_V_296, i32 %inputacc_zr_V_297, i32 %inputacc_zr_V_298, i32 %inputacc_zr_V_299, i32 %inputacc_zr_V_300, i32 %inputacc_zr_V_301, i32 %inputacc_zr_V_302, i32 %inputacc_zr_V_303, i32 %inputacc_zr_V_304, i32 %inputacc_zr_V_305, i32 %inputacc_zr_V_306, i32 %inputacc_zr_V_307, i32 %inputacc_zr_V_308, i32 %inputacc_zr_V_309, i32 %inputacc_zr_V_310, i32 %inputacc_zr_V_311, i32 %inputacc_zr_V_312, i32 %inputacc_zr_V_313, i32 %inputacc_zr_V_314, i32 %inputacc_zr_V_315, i32 %inputacc_zr_V_316, i32 %inputacc_zr_V_317, i32 %inputacc_zr_V_318, i32 %inputacc_zr_V_319, i32 %inputacc_zr_V_320, i32 %inputacc_zr_V_321, i32 %inputacc_zr_V_322, i32 %inputacc_zr_V_323, i32 %inputacc_zr_V_324, i32 %inputacc_zr_V_325, i32 %inputacc_zr_V_326, i32 %inputacc_zr_V_327, i32 %inputacc_zr_V_328, i32 %inputacc_zr_V_329, i32 %inputacc_zr_V_330, i32 %inputacc_zr_V_331, i32 %inputacc_zr_V_332, i32 %inputacc_zr_V_333, i32 %inputacc_zr_V_334, i32 %inputacc_zr_V_335, i32 %inputacc_zr_V_336, i32 %inputacc_zr_V_337, i32 %inputacc_zr_V_338, i32 %inputacc_zr_V_339, i32 %inputacc_zr_V_340, i32 %inputacc_zr_V_341, i32 %inputacc_zr_V_342, i32 %inputacc_zr_V_343, i32 %inputacc_zr_V_344, i32 %inputacc_zr_V_345, i32 %inputacc_zr_V_346, i32 %inputacc_zr_V_347, i32 %inputacc_zr_V_348, i32 %inputacc_zr_V_349, i32 %inputacc_zr_V_350, i32 %inputacc_zr_V_351, i32 %inputacc_zr_V_352, i32 %inputacc_zr_V_353, i32 %inputacc_zr_V_354, i32 %inputacc_zr_V_355, i32 %inputacc_zr_V_356, i32 %inputacc_zr_V_357, i32 %inputacc_zr_V_358, i32 %inputacc_zr_V_359, i32 %inputacc_zr_V_360, i32 %inputacc_zr_V_361, i32 %inputacc_zr_V_362, i32 %inputacc_zr_V_363, i32 %inputacc_zr_V_364, i32 %inputacc_zr_V_365, i32 %inputacc_zr_V_366, i32 %inputacc_zr_V_367, i32 %inputacc_zr_V_368, i32 %inputacc_zr_V_369, i32 %inputacc_zr_V_370, i32 %inputacc_zr_V_371, i32 %inputacc_zr_V_372, i32 %inputacc_zr_V_373, i32 %inputacc_zr_V_374, i32 %inputacc_zr_V_375, i32 %inputacc_zr_V_376, i32 %inputacc_zr_V_377, i32 %inputacc_zr_V_378, i32 %inputacc_zr_V_379, i32 %inputacc_zr_V_380, i32 %inputacc_zr_V_381" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2777 'call' 'call_ret' <Predicate = true> <Delay = 2.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.02>
ST_37 : Operation 2778 [1/2] (1.02ns)   --->   "%call_ret = call i2048 @hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config19_recr>, i32 %inputacc_zr_V, i32 %inputacc_zr_V_255, i32 %inputacc_zr_V_256, i32 %inputacc_zr_V_257, i32 %inputacc_zr_V_258, i32 %inputacc_zr_V_259, i32 %inputacc_zr_V_260, i32 %inputacc_zr_V_261, i32 %inputacc_zr_V_262, i32 %inputacc_zr_V_263, i32 %inputacc_zr_V_264, i32 %inputacc_zr_V_265, i32 %inputacc_zr_V_266, i32 %inputacc_zr_V_267, i32 %inputacc_zr_V_268, i32 %inputacc_zr_V_269, i32 %inputacc_zr_V_270, i32 %inputacc_zr_V_271, i32 %inputacc_zr_V_272, i32 %inputacc_zr_V_273, i32 %inputacc_zr_V_274, i32 %inputacc_zr_V_275, i32 %inputacc_zr_V_276, i32 %inputacc_zr_V_277, i32 %inputacc_zr_V_278, i32 %inputacc_zr_V_279, i32 %inputacc_zr_V_280, i32 %inputacc_zr_V_281, i32 %inputacc_zr_V_282, i32 %inputacc_zr_V_283, i32 %inputacc_zr_V_284, i32 %inputacc_zr_V_285, i32 %inputacc_zr_V_286, i32 %inputacc_zr_V_287, i32 %inputacc_zr_V_288, i32 %inputacc_zr_V_289, i32 %inputacc_zr_V_290, i32 %inputacc_zr_V_291, i32 %inputacc_zr_V_292, i32 %inputacc_zr_V_293, i32 %inputacc_zr_V_294, i32 %inputacc_zr_V_295, i32 %inputacc_zr_V_296, i32 %inputacc_zr_V_297, i32 %inputacc_zr_V_298, i32 %inputacc_zr_V_299, i32 %inputacc_zr_V_300, i32 %inputacc_zr_V_301, i32 %inputacc_zr_V_302, i32 %inputacc_zr_V_303, i32 %inputacc_zr_V_304, i32 %inputacc_zr_V_305, i32 %inputacc_zr_V_306, i32 %inputacc_zr_V_307, i32 %inputacc_zr_V_308, i32 %inputacc_zr_V_309, i32 %inputacc_zr_V_310, i32 %inputacc_zr_V_311, i32 %inputacc_zr_V_312, i32 %inputacc_zr_V_313, i32 %inputacc_zr_V_314, i32 %inputacc_zr_V_315, i32 %inputacc_zr_V_316, i32 %inputacc_zr_V_317, i32 %inputacc_zr_V_318, i32 %inputacc_zr_V_319, i32 %inputacc_zr_V_320, i32 %inputacc_zr_V_321, i32 %inputacc_zr_V_322, i32 %inputacc_zr_V_323, i32 %inputacc_zr_V_324, i32 %inputacc_zr_V_325, i32 %inputacc_zr_V_326, i32 %inputacc_zr_V_327, i32 %inputacc_zr_V_328, i32 %inputacc_zr_V_329, i32 %inputacc_zr_V_330, i32 %inputacc_zr_V_331, i32 %inputacc_zr_V_332, i32 %inputacc_zr_V_333, i32 %inputacc_zr_V_334, i32 %inputacc_zr_V_335, i32 %inputacc_zr_V_336, i32 %inputacc_zr_V_337, i32 %inputacc_zr_V_338, i32 %inputacc_zr_V_339, i32 %inputacc_zr_V_340, i32 %inputacc_zr_V_341, i32 %inputacc_zr_V_342, i32 %inputacc_zr_V_343, i32 %inputacc_zr_V_344, i32 %inputacc_zr_V_345, i32 %inputacc_zr_V_346, i32 %inputacc_zr_V_347, i32 %inputacc_zr_V_348, i32 %inputacc_zr_V_349, i32 %inputacc_zr_V_350, i32 %inputacc_zr_V_351, i32 %inputacc_zr_V_352, i32 %inputacc_zr_V_353, i32 %inputacc_zr_V_354, i32 %inputacc_zr_V_355, i32 %inputacc_zr_V_356, i32 %inputacc_zr_V_357, i32 %inputacc_zr_V_358, i32 %inputacc_zr_V_359, i32 %inputacc_zr_V_360, i32 %inputacc_zr_V_361, i32 %inputacc_zr_V_362, i32 %inputacc_zr_V_363, i32 %inputacc_zr_V_364, i32 %inputacc_zr_V_365, i32 %inputacc_zr_V_366, i32 %inputacc_zr_V_367, i32 %inputacc_zr_V_368, i32 %inputacc_zr_V_369, i32 %inputacc_zr_V_370, i32 %inputacc_zr_V_371, i32 %inputacc_zr_V_372, i32 %inputacc_zr_V_373, i32 %inputacc_zr_V_374, i32 %inputacc_zr_V_375, i32 %inputacc_zr_V_376, i32 %inputacc_zr_V_377, i32 %inputacc_zr_V_378, i32 %inputacc_zr_V_379, i32 %inputacc_zr_V_380, i32 %inputacc_zr_V_381" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2778 'call' 'call_ret' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 2779 [1/1] (0.00ns)   --->   "%tmpres_zr_V = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2779 'extractvalue' 'tmpres_zr_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2780 [1/1] (0.00ns)   --->   "%tmpres_zr_V_636 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2780 'extractvalue' 'tmpres_zr_V_636' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2781 [1/1] (0.00ns)   --->   "%tmpres_zr_V_637 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2781 'extractvalue' 'tmpres_zr_V_637' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2782 [1/1] (0.00ns)   --->   "%tmpres_zr_V_638 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2782 'extractvalue' 'tmpres_zr_V_638' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2783 [1/1] (0.00ns)   --->   "%tmpres_zr_V_639 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2783 'extractvalue' 'tmpres_zr_V_639' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2784 [1/1] (0.00ns)   --->   "%tmpres_zr_V_640 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2784 'extractvalue' 'tmpres_zr_V_640' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2785 [1/1] (0.00ns)   --->   "%tmpres_zr_V_641 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2785 'extractvalue' 'tmpres_zr_V_641' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2786 [1/1] (0.00ns)   --->   "%tmpres_zr_V_642 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2786 'extractvalue' 'tmpres_zr_V_642' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2787 [1/1] (0.00ns)   --->   "%tmpres_zr_V_643 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2787 'extractvalue' 'tmpres_zr_V_643' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2788 [1/1] (0.00ns)   --->   "%tmpres_zr_V_644 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2788 'extractvalue' 'tmpres_zr_V_644' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2789 [1/1] (0.00ns)   --->   "%tmpres_zr_V_645 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2789 'extractvalue' 'tmpres_zr_V_645' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2790 [1/1] (0.00ns)   --->   "%tmpres_zr_V_646 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2790 'extractvalue' 'tmpres_zr_V_646' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2791 [1/1] (0.00ns)   --->   "%tmpres_zr_V_647 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2791 'extractvalue' 'tmpres_zr_V_647' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2792 [1/1] (0.00ns)   --->   "%tmpres_zr_V_648 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2792 'extractvalue' 'tmpres_zr_V_648' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2793 [1/1] (0.00ns)   --->   "%tmpres_zr_V_649 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2793 'extractvalue' 'tmpres_zr_V_649' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2794 [1/1] (0.00ns)   --->   "%tmpres_zr_V_650 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2794 'extractvalue' 'tmpres_zr_V_650' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2795 [1/1] (0.00ns)   --->   "%tmpres_zr_V_651 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2795 'extractvalue' 'tmpres_zr_V_651' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2796 [1/1] (0.00ns)   --->   "%tmpres_zr_V_652 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2796 'extractvalue' 'tmpres_zr_V_652' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2797 [1/1] (0.00ns)   --->   "%tmpres_zr_V_653 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2797 'extractvalue' 'tmpres_zr_V_653' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2798 [1/1] (0.00ns)   --->   "%tmpres_zr_V_654 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2798 'extractvalue' 'tmpres_zr_V_654' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2799 [1/1] (0.00ns)   --->   "%tmpres_zr_V_655 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2799 'extractvalue' 'tmpres_zr_V_655' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2800 [1/1] (0.00ns)   --->   "%tmpres_zr_V_656 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2800 'extractvalue' 'tmpres_zr_V_656' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2801 [1/1] (0.00ns)   --->   "%tmpres_zr_V_657 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2801 'extractvalue' 'tmpres_zr_V_657' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2802 [1/1] (0.00ns)   --->   "%tmpres_zr_V_658 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2802 'extractvalue' 'tmpres_zr_V_658' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2803 [1/1] (0.00ns)   --->   "%tmpres_zr_V_659 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2803 'extractvalue' 'tmpres_zr_V_659' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2804 [1/1] (0.00ns)   --->   "%tmpres_zr_V_660 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2804 'extractvalue' 'tmpres_zr_V_660' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2805 [1/1] (0.00ns)   --->   "%tmpres_zr_V_661 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2805 'extractvalue' 'tmpres_zr_V_661' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2806 [1/1] (0.00ns)   --->   "%tmpres_zr_V_662 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2806 'extractvalue' 'tmpres_zr_V_662' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2807 [1/1] (0.00ns)   --->   "%tmpres_zr_V_663 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2807 'extractvalue' 'tmpres_zr_V_663' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2808 [1/1] (0.00ns)   --->   "%tmpres_zr_V_664 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2808 'extractvalue' 'tmpres_zr_V_664' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2809 [1/1] (0.00ns)   --->   "%tmpres_zr_V_665 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2809 'extractvalue' 'tmpres_zr_V_665' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2810 [1/1] (0.00ns)   --->   "%tmpres_zr_V_666 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2810 'extractvalue' 'tmpres_zr_V_666' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2811 [1/1] (0.00ns)   --->   "%tmpres_zr_V_667 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2811 'extractvalue' 'tmpres_zr_V_667' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2812 [1/1] (0.00ns)   --->   "%tmpres_zr_V_668 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2812 'extractvalue' 'tmpres_zr_V_668' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2813 [1/1] (0.00ns)   --->   "%tmpres_zr_V_669 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2813 'extractvalue' 'tmpres_zr_V_669' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2814 [1/1] (0.00ns)   --->   "%tmpres_zr_V_670 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2814 'extractvalue' 'tmpres_zr_V_670' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2815 [1/1] (0.00ns)   --->   "%tmpres_zr_V_671 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2815 'extractvalue' 'tmpres_zr_V_671' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2816 [1/1] (0.00ns)   --->   "%tmpres_zr_V_672 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2816 'extractvalue' 'tmpres_zr_V_672' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2817 [1/1] (0.00ns)   --->   "%tmpres_zr_V_673 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2817 'extractvalue' 'tmpres_zr_V_673' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2818 [1/1] (0.00ns)   --->   "%tmpres_zr_V_674 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2818 'extractvalue' 'tmpres_zr_V_674' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2819 [1/1] (0.00ns)   --->   "%tmpres_zr_V_675 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2819 'extractvalue' 'tmpres_zr_V_675' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2820 [1/1] (0.00ns)   --->   "%tmpres_zr_V_676 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2820 'extractvalue' 'tmpres_zr_V_676' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2821 [1/1] (0.00ns)   --->   "%tmpres_zr_V_677 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2821 'extractvalue' 'tmpres_zr_V_677' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2822 [1/1] (0.00ns)   --->   "%tmpres_zr_V_678 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2822 'extractvalue' 'tmpres_zr_V_678' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2823 [1/1] (0.00ns)   --->   "%tmpres_zr_V_679 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2823 'extractvalue' 'tmpres_zr_V_679' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2824 [1/1] (0.00ns)   --->   "%tmpres_zr_V_680 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2824 'extractvalue' 'tmpres_zr_V_680' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2825 [1/1] (0.00ns)   --->   "%tmpres_zr_V_681 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2825 'extractvalue' 'tmpres_zr_V_681' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2826 [1/1] (0.00ns)   --->   "%tmpres_zr_V_682 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2826 'extractvalue' 'tmpres_zr_V_682' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2827 [1/1] (0.00ns)   --->   "%tmpres_zr_V_683 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2827 'extractvalue' 'tmpres_zr_V_683' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2828 [1/1] (0.00ns)   --->   "%tmpres_zr_V_684 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2828 'extractvalue' 'tmpres_zr_V_684' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2829 [1/1] (0.00ns)   --->   "%tmpres_zr_V_685 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2829 'extractvalue' 'tmpres_zr_V_685' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2830 [1/1] (0.00ns)   --->   "%tmpres_zr_V_686 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2830 'extractvalue' 'tmpres_zr_V_686' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2831 [1/1] (0.00ns)   --->   "%tmpres_zr_V_687 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2831 'extractvalue' 'tmpres_zr_V_687' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2832 [1/1] (0.00ns)   --->   "%tmpres_zr_V_688 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2832 'extractvalue' 'tmpres_zr_V_688' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2833 [1/1] (0.00ns)   --->   "%tmpres_zr_V_689 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2833 'extractvalue' 'tmpres_zr_V_689' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2834 [1/1] (0.00ns)   --->   "%tmpres_zr_V_690 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2834 'extractvalue' 'tmpres_zr_V_690' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2835 [1/1] (0.00ns)   --->   "%tmpres_zr_V_691 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2835 'extractvalue' 'tmpres_zr_V_691' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2836 [1/1] (0.00ns)   --->   "%tmpres_zr_V_692 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2836 'extractvalue' 'tmpres_zr_V_692' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2837 [1/1] (0.00ns)   --->   "%tmpres_zr_V_693 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2837 'extractvalue' 'tmpres_zr_V_693' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2838 [1/1] (0.00ns)   --->   "%tmpres_zr_V_694 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2838 'extractvalue' 'tmpres_zr_V_694' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2839 [1/1] (0.00ns)   --->   "%tmpres_zr_V_695 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2839 'extractvalue' 'tmpres_zr_V_695' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2840 [1/1] (0.00ns)   --->   "%tmpres_zr_V_696 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2840 'extractvalue' 'tmpres_zr_V_696' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2841 [1/1] (0.00ns)   --->   "%tmpres_zr_V_697 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2841 'extractvalue' 'tmpres_zr_V_697' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2842 [1/1] (0.00ns)   --->   "%tmpres_zr_V_698 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2842 'extractvalue' 'tmpres_zr_V_698' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2843 [1/1] (0.00ns)   --->   "%tmpres_zr_V_699 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2843 'extractvalue' 'tmpres_zr_V_699' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2844 [1/1] (0.00ns)   --->   "%tmpres_zr_V_700 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2844 'extractvalue' 'tmpres_zr_V_700' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2845 [1/1] (0.00ns)   --->   "%tmpres_zr_V_701 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2845 'extractvalue' 'tmpres_zr_V_701' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2846 [1/1] (0.00ns)   --->   "%tmpres_zr_V_702 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2846 'extractvalue' 'tmpres_zr_V_702' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2847 [1/1] (0.00ns)   --->   "%tmpres_zr_V_703 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2847 'extractvalue' 'tmpres_zr_V_703' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2848 [1/1] (0.00ns)   --->   "%tmpres_zr_V_704 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2848 'extractvalue' 'tmpres_zr_V_704' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2849 [1/1] (0.00ns)   --->   "%tmpres_zr_V_705 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2849 'extractvalue' 'tmpres_zr_V_705' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2850 [1/1] (0.00ns)   --->   "%tmpres_zr_V_706 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2850 'extractvalue' 'tmpres_zr_V_706' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2851 [1/1] (0.00ns)   --->   "%tmpres_zr_V_707 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2851 'extractvalue' 'tmpres_zr_V_707' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2852 [1/1] (0.00ns)   --->   "%tmpres_zr_V_708 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2852 'extractvalue' 'tmpres_zr_V_708' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2853 [1/1] (0.00ns)   --->   "%tmpres_zr_V_709 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2853 'extractvalue' 'tmpres_zr_V_709' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2854 [1/1] (0.00ns)   --->   "%tmpres_zr_V_710 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2854 'extractvalue' 'tmpres_zr_V_710' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2855 [1/1] (0.00ns)   --->   "%tmpres_zr_V_711 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2855 'extractvalue' 'tmpres_zr_V_711' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2856 [1/1] (0.00ns)   --->   "%tmpres_zr_V_712 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2856 'extractvalue' 'tmpres_zr_V_712' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2857 [1/1] (0.00ns)   --->   "%tmpres_zr_V_713 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2857 'extractvalue' 'tmpres_zr_V_713' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2858 [1/1] (0.00ns)   --->   "%tmpres_zr_V_714 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2858 'extractvalue' 'tmpres_zr_V_714' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2859 [1/1] (0.00ns)   --->   "%tmpres_zr_V_715 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2859 'extractvalue' 'tmpres_zr_V_715' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2860 [1/1] (0.00ns)   --->   "%tmpres_zr_V_716 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2860 'extractvalue' 'tmpres_zr_V_716' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2861 [1/1] (0.00ns)   --->   "%tmpres_zr_V_717 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2861 'extractvalue' 'tmpres_zr_V_717' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2862 [1/1] (0.00ns)   --->   "%tmpres_zr_V_718 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2862 'extractvalue' 'tmpres_zr_V_718' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2863 [1/1] (0.00ns)   --->   "%tmpres_zr_V_719 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2863 'extractvalue' 'tmpres_zr_V_719' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2864 [1/1] (0.00ns)   --->   "%tmpres_zr_V_720 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2864 'extractvalue' 'tmpres_zr_V_720' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2865 [1/1] (0.00ns)   --->   "%tmpres_zr_V_721 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2865 'extractvalue' 'tmpres_zr_V_721' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2866 [1/1] (0.00ns)   --->   "%tmpres_zr_V_722 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2866 'extractvalue' 'tmpres_zr_V_722' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2867 [1/1] (0.00ns)   --->   "%tmpres_zr_V_723 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2867 'extractvalue' 'tmpres_zr_V_723' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2868 [1/1] (0.00ns)   --->   "%tmpres_zr_V_724 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2868 'extractvalue' 'tmpres_zr_V_724' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2869 [1/1] (0.00ns)   --->   "%tmpres_zr_V_725 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2869 'extractvalue' 'tmpres_zr_V_725' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2870 [1/1] (0.00ns)   --->   "%tmpres_zr_V_726 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2870 'extractvalue' 'tmpres_zr_V_726' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2871 [1/1] (0.00ns)   --->   "%tmpres_zr_V_727 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2871 'extractvalue' 'tmpres_zr_V_727' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2872 [1/1] (0.00ns)   --->   "%tmpres_zr_V_728 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2872 'extractvalue' 'tmpres_zr_V_728' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2873 [1/1] (0.00ns)   --->   "%tmpres_zr_V_729 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2873 'extractvalue' 'tmpres_zr_V_729' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2874 [1/1] (0.00ns)   --->   "%tmpres_zr_V_730 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2874 'extractvalue' 'tmpres_zr_V_730' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2875 [1/1] (0.00ns)   --->   "%tmpres_zr_V_731 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2875 'extractvalue' 'tmpres_zr_V_731' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2876 [1/1] (0.00ns)   --->   "%tmpres_zr_V_732 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2876 'extractvalue' 'tmpres_zr_V_732' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2877 [1/1] (0.00ns)   --->   "%tmpres_zr_V_733 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2877 'extractvalue' 'tmpres_zr_V_733' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2878 [1/1] (0.00ns)   --->   "%tmpres_zr_V_734 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2878 'extractvalue' 'tmpres_zr_V_734' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2879 [1/1] (0.00ns)   --->   "%tmpres_zr_V_735 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2879 'extractvalue' 'tmpres_zr_V_735' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2880 [1/1] (0.00ns)   --->   "%tmpres_zr_V_736 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2880 'extractvalue' 'tmpres_zr_V_736' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2881 [1/1] (0.00ns)   --->   "%tmpres_zr_V_737 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2881 'extractvalue' 'tmpres_zr_V_737' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2882 [1/1] (0.00ns)   --->   "%tmpres_zr_V_738 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2882 'extractvalue' 'tmpres_zr_V_738' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2883 [1/1] (0.00ns)   --->   "%tmpres_zr_V_739 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2883 'extractvalue' 'tmpres_zr_V_739' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2884 [1/1] (0.00ns)   --->   "%tmpres_zr_V_740 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2884 'extractvalue' 'tmpres_zr_V_740' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2885 [1/1] (0.00ns)   --->   "%tmpres_zr_V_741 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2885 'extractvalue' 'tmpres_zr_V_741' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2886 [1/1] (0.00ns)   --->   "%tmpres_zr_V_742 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2886 'extractvalue' 'tmpres_zr_V_742' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2887 [1/1] (0.00ns)   --->   "%tmpres_zr_V_743 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2887 'extractvalue' 'tmpres_zr_V_743' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2888 [1/1] (0.00ns)   --->   "%tmpres_zr_V_744 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2888 'extractvalue' 'tmpres_zr_V_744' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2889 [1/1] (0.00ns)   --->   "%tmpres_zr_V_745 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2889 'extractvalue' 'tmpres_zr_V_745' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2890 [1/1] (0.00ns)   --->   "%tmpres_zr_V_746 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2890 'extractvalue' 'tmpres_zr_V_746' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2891 [1/1] (0.00ns)   --->   "%tmpres_zr_V_747 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2891 'extractvalue' 'tmpres_zr_V_747' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2892 [1/1] (0.00ns)   --->   "%tmpres_zr_V_748 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2892 'extractvalue' 'tmpres_zr_V_748' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2893 [1/1] (0.00ns)   --->   "%tmpres_zr_V_749 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2893 'extractvalue' 'tmpres_zr_V_749' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2894 [1/1] (0.00ns)   --->   "%tmpres_zr_V_750 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2894 'extractvalue' 'tmpres_zr_V_750' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2895 [1/1] (0.00ns)   --->   "%tmpres_zr_V_751 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2895 'extractvalue' 'tmpres_zr_V_751' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2896 [1/1] (0.00ns)   --->   "%tmpres_zr_V_752 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2896 'extractvalue' 'tmpres_zr_V_752' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2897 [1/1] (0.00ns)   --->   "%tmpres_zr_V_753 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2897 'extractvalue' 'tmpres_zr_V_753' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2898 [1/1] (0.00ns)   --->   "%tmpres_zr_V_754 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2898 'extractvalue' 'tmpres_zr_V_754' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2899 [1/1] (0.00ns)   --->   "%tmpres_zr_V_755 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2899 'extractvalue' 'tmpres_zr_V_755' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2900 [1/1] (0.00ns)   --->   "%tmpres_zr_V_756 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2900 'extractvalue' 'tmpres_zr_V_756' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2901 [1/1] (0.00ns)   --->   "%tmpres_zr_V_757 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2901 'extractvalue' 'tmpres_zr_V_757' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2902 [1/1] (0.00ns)   --->   "%tmpres_zr_V_758 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2902 'extractvalue' 'tmpres_zr_V_758' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2903 [1/1] (0.00ns)   --->   "%tmpres_zr_V_759 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2903 'extractvalue' 'tmpres_zr_V_759' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2904 [1/1] (0.00ns)   --->   "%tmpres_zr_V_760 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2904 'extractvalue' 'tmpres_zr_V_760' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2905 [1/1] (0.00ns)   --->   "%tmpres_zr_V_761 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2905 'extractvalue' 'tmpres_zr_V_761' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2906 [1/1] (0.00ns)   --->   "%tmpres_zr_V_762 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2906 'extractvalue' 'tmpres_zr_V_762' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.29>
ST_38 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i16 %tmpres_zr_V_699"   --->   Operation 2907 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %tmpres_state_zr_V_510"   --->   Operation 2908 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2909 [2/2] (2.29ns)   --->   "%r_V_1741 = mul i48 %sext_ln1273, i48 %zext_ln1271"   --->   Operation 2909 'mul' 'r_V_1741' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln1271_127 = zext i16 %tmpres_zr_V_700"   --->   Operation 2910 'zext' 'zext_ln1271_127' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i32 %tmpres_state_zr_V_511"   --->   Operation 2911 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2912 [2/2] (2.29ns)   --->   "%r_V_1743 = mul i48 %sext_ln1273_127, i48 %zext_ln1271_127"   --->   Operation 2912 'mul' 'r_V_1743' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln1271_128 = zext i16 %tmpres_zr_V_701"   --->   Operation 2913 'zext' 'zext_ln1271_128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i32 %tmpres_state_zr_V_512"   --->   Operation 2914 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2915 [2/2] (2.29ns)   --->   "%r_V_1745 = mul i48 %sext_ln1273_128, i48 %zext_ln1271_128"   --->   Operation 2915 'mul' 'r_V_1745' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln1271_129 = zext i16 %tmpres_zr_V_702"   --->   Operation 2916 'zext' 'zext_ln1271_129' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i32 %tmpres_state_zr_V_513"   --->   Operation 2917 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2918 [2/2] (2.29ns)   --->   "%r_V_1747 = mul i48 %sext_ln1273_129, i48 %zext_ln1271_129"   --->   Operation 2918 'mul' 'r_V_1747' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln1271_130 = zext i16 %tmpres_zr_V_703"   --->   Operation 2919 'zext' 'zext_ln1271_130' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i32 %tmpres_state_zr_V_514"   --->   Operation 2920 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2921 [2/2] (2.29ns)   --->   "%r_V_1749 = mul i48 %sext_ln1273_130, i48 %zext_ln1271_130"   --->   Operation 2921 'mul' 'r_V_1749' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln1271_131 = zext i16 %tmpres_zr_V_704"   --->   Operation 2922 'zext' 'zext_ln1271_131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i32 %tmpres_state_zr_V_515"   --->   Operation 2923 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2924 [2/2] (2.29ns)   --->   "%r_V_1751 = mul i48 %sext_ln1273_131, i48 %zext_ln1271_131"   --->   Operation 2924 'mul' 'r_V_1751' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln1271_132 = zext i16 %tmpres_zr_V_705"   --->   Operation 2925 'zext' 'zext_ln1271_132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i32 %tmpres_state_zr_V_516"   --->   Operation 2926 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2927 [2/2] (2.29ns)   --->   "%r_V_1753 = mul i48 %sext_ln1273_132, i48 %zext_ln1271_132"   --->   Operation 2927 'mul' 'r_V_1753' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln1271_133 = zext i16 %tmpres_zr_V_706"   --->   Operation 2928 'zext' 'zext_ln1271_133' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i32 %tmpres_state_zr_V_517"   --->   Operation 2929 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2930 [2/2] (2.29ns)   --->   "%r_V_1755 = mul i48 %sext_ln1273_133, i48 %zext_ln1271_133"   --->   Operation 2930 'mul' 'r_V_1755' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln1271_134 = zext i16 %tmpres_zr_V_707"   --->   Operation 2931 'zext' 'zext_ln1271_134' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i32 %tmpres_state_zr_V_518"   --->   Operation 2932 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2933 [2/2] (2.29ns)   --->   "%r_V_1757 = mul i48 %sext_ln1273_134, i48 %zext_ln1271_134"   --->   Operation 2933 'mul' 'r_V_1757' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln1271_135 = zext i16 %tmpres_zr_V_708"   --->   Operation 2934 'zext' 'zext_ln1271_135' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i32 %tmpres_state_zr_V_519"   --->   Operation 2935 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2936 [2/2] (2.29ns)   --->   "%r_V_1759 = mul i48 %sext_ln1273_135, i48 %zext_ln1271_135"   --->   Operation 2936 'mul' 'r_V_1759' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln1271_136 = zext i16 %tmpres_zr_V_709"   --->   Operation 2937 'zext' 'zext_ln1271_136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i32 %tmpres_state_zr_V_520"   --->   Operation 2938 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2939 [2/2] (2.29ns)   --->   "%r_V_1761 = mul i48 %sext_ln1273_136, i48 %zext_ln1271_136"   --->   Operation 2939 'mul' 'r_V_1761' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln1271_137 = zext i16 %tmpres_zr_V_710"   --->   Operation 2940 'zext' 'zext_ln1271_137' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2941 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i32 %tmpres_state_zr_V_521"   --->   Operation 2941 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2942 [2/2] (2.29ns)   --->   "%r_V_1763 = mul i48 %sext_ln1273_137, i48 %zext_ln1271_137"   --->   Operation 2942 'mul' 'r_V_1763' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln1271_138 = zext i16 %tmpres_zr_V_711"   --->   Operation 2943 'zext' 'zext_ln1271_138' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i32 %tmpres_state_zr_V_522"   --->   Operation 2944 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2945 [2/2] (2.29ns)   --->   "%r_V_1765 = mul i48 %sext_ln1273_138, i48 %zext_ln1271_138"   --->   Operation 2945 'mul' 'r_V_1765' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln1271_139 = zext i16 %tmpres_zr_V_712"   --->   Operation 2946 'zext' 'zext_ln1271_139' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i32 %tmpres_state_zr_V_523"   --->   Operation 2947 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2948 [2/2] (2.29ns)   --->   "%r_V_1767 = mul i48 %sext_ln1273_139, i48 %zext_ln1271_139"   --->   Operation 2948 'mul' 'r_V_1767' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln1271_140 = zext i16 %tmpres_zr_V_713"   --->   Operation 2949 'zext' 'zext_ln1271_140' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i32 %tmpres_state_zr_V_524"   --->   Operation 2950 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2951 [2/2] (2.29ns)   --->   "%r_V_1769 = mul i48 %sext_ln1273_140, i48 %zext_ln1271_140"   --->   Operation 2951 'mul' 'r_V_1769' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln1271_141 = zext i16 %tmpres_zr_V_714"   --->   Operation 2952 'zext' 'zext_ln1271_141' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i32 %tmpres_state_zr_V_525"   --->   Operation 2953 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2954 [2/2] (2.29ns)   --->   "%r_V_1771 = mul i48 %sext_ln1273_141, i48 %zext_ln1271_141"   --->   Operation 2954 'mul' 'r_V_1771' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2955 [1/1] (0.00ns)   --->   "%zext_ln1271_142 = zext i16 %tmpres_zr_V_715"   --->   Operation 2955 'zext' 'zext_ln1271_142' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i32 %tmpres_state_zr_V_526"   --->   Operation 2956 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2957 [2/2] (2.29ns)   --->   "%r_V_1773 = mul i48 %sext_ln1273_142, i48 %zext_ln1271_142"   --->   Operation 2957 'mul' 'r_V_1773' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2958 [1/1] (0.00ns)   --->   "%zext_ln1271_143 = zext i16 %tmpres_zr_V_716"   --->   Operation 2958 'zext' 'zext_ln1271_143' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i32 %tmpres_state_zr_V_527"   --->   Operation 2959 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2960 [2/2] (2.29ns)   --->   "%r_V_1775 = mul i48 %sext_ln1273_143, i48 %zext_ln1271_143"   --->   Operation 2960 'mul' 'r_V_1775' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2961 [1/1] (0.00ns)   --->   "%zext_ln1271_144 = zext i16 %tmpres_zr_V_717"   --->   Operation 2961 'zext' 'zext_ln1271_144' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i32 %tmpres_state_zr_V_528"   --->   Operation 2962 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2963 [2/2] (2.29ns)   --->   "%r_V_1777 = mul i48 %sext_ln1273_144, i48 %zext_ln1271_144"   --->   Operation 2963 'mul' 'r_V_1777' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln1271_145 = zext i16 %tmpres_zr_V_718"   --->   Operation 2964 'zext' 'zext_ln1271_145' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i32 %tmpres_state_zr_V_529"   --->   Operation 2965 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2966 [2/2] (2.29ns)   --->   "%r_V_1779 = mul i48 %sext_ln1273_145, i48 %zext_ln1271_145"   --->   Operation 2966 'mul' 'r_V_1779' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2967 [1/1] (0.00ns)   --->   "%zext_ln1271_146 = zext i16 %tmpres_zr_V_719"   --->   Operation 2967 'zext' 'zext_ln1271_146' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i32 %tmpres_state_zr_V_530"   --->   Operation 2968 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2969 [2/2] (2.29ns)   --->   "%r_V_1781 = mul i48 %sext_ln1273_146, i48 %zext_ln1271_146"   --->   Operation 2969 'mul' 'r_V_1781' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2970 [1/1] (0.00ns)   --->   "%zext_ln1271_147 = zext i16 %tmpres_zr_V_720"   --->   Operation 2970 'zext' 'zext_ln1271_147' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i32 %tmpres_state_zr_V_531"   --->   Operation 2971 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2972 [2/2] (2.29ns)   --->   "%r_V_1783 = mul i48 %sext_ln1273_147, i48 %zext_ln1271_147"   --->   Operation 2972 'mul' 'r_V_1783' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2973 [1/1] (0.00ns)   --->   "%zext_ln1271_148 = zext i16 %tmpres_zr_V_721"   --->   Operation 2973 'zext' 'zext_ln1271_148' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i32 %tmpres_state_zr_V_532"   --->   Operation 2974 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2975 [2/2] (2.29ns)   --->   "%r_V_1785 = mul i48 %sext_ln1273_148, i48 %zext_ln1271_148"   --->   Operation 2975 'mul' 'r_V_1785' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln1271_149 = zext i16 %tmpres_zr_V_722"   --->   Operation 2976 'zext' 'zext_ln1271_149' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i32 %tmpres_state_zr_V_533"   --->   Operation 2977 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2978 [2/2] (2.29ns)   --->   "%r_V_1787 = mul i48 %sext_ln1273_149, i48 %zext_ln1271_149"   --->   Operation 2978 'mul' 'r_V_1787' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln1271_150 = zext i16 %tmpres_zr_V_723"   --->   Operation 2979 'zext' 'zext_ln1271_150' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i32 %tmpres_state_zr_V_534"   --->   Operation 2980 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2981 [2/2] (2.29ns)   --->   "%r_V_1789 = mul i48 %sext_ln1273_150, i48 %zext_ln1271_150"   --->   Operation 2981 'mul' 'r_V_1789' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln1271_151 = zext i16 %tmpres_zr_V_724"   --->   Operation 2982 'zext' 'zext_ln1271_151' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i32 %tmpres_state_zr_V_535"   --->   Operation 2983 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2984 [2/2] (2.29ns)   --->   "%r_V_1791 = mul i48 %sext_ln1273_151, i48 %zext_ln1271_151"   --->   Operation 2984 'mul' 'r_V_1791' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln1271_152 = zext i16 %tmpres_zr_V_725"   --->   Operation 2985 'zext' 'zext_ln1271_152' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i32 %tmpres_state_zr_V_536"   --->   Operation 2986 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2987 [2/2] (2.29ns)   --->   "%r_V_1793 = mul i48 %sext_ln1273_152, i48 %zext_ln1271_152"   --->   Operation 2987 'mul' 'r_V_1793' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln1271_153 = zext i16 %tmpres_zr_V_726"   --->   Operation 2988 'zext' 'zext_ln1271_153' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i32 %tmpres_state_zr_V_537"   --->   Operation 2989 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2990 [2/2] (2.29ns)   --->   "%r_V_1795 = mul i48 %sext_ln1273_153, i48 %zext_ln1271_153"   --->   Operation 2990 'mul' 'r_V_1795' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln1271_154 = zext i16 %tmpres_zr_V_727"   --->   Operation 2991 'zext' 'zext_ln1271_154' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i32 %tmpres_state_zr_V_538"   --->   Operation 2992 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2993 [2/2] (2.29ns)   --->   "%r_V_1797 = mul i48 %sext_ln1273_154, i48 %zext_ln1271_154"   --->   Operation 2993 'mul' 'r_V_1797' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln1271_155 = zext i16 %tmpres_zr_V_728"   --->   Operation 2994 'zext' 'zext_ln1271_155' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i32 %tmpres_state_zr_V_539"   --->   Operation 2995 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2996 [2/2] (2.29ns)   --->   "%r_V_1799 = mul i48 %sext_ln1273_155, i48 %zext_ln1271_155"   --->   Operation 2996 'mul' 'r_V_1799' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln1271_156 = zext i16 %tmpres_zr_V_729"   --->   Operation 2997 'zext' 'zext_ln1271_156' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i32 %tmpres_state_zr_V_540"   --->   Operation 2998 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2999 [2/2] (2.29ns)   --->   "%r_V_1801 = mul i48 %sext_ln1273_156, i48 %zext_ln1271_156"   --->   Operation 2999 'mul' 'r_V_1801' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln1271_157 = zext i16 %tmpres_zr_V_730"   --->   Operation 3000 'zext' 'zext_ln1271_157' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i32 %tmpres_state_zr_V_541"   --->   Operation 3001 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3002 [2/2] (2.29ns)   --->   "%r_V_1803 = mul i48 %sext_ln1273_157, i48 %zext_ln1271_157"   --->   Operation 3002 'mul' 'r_V_1803' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln1271_158 = zext i16 %tmpres_zr_V_731"   --->   Operation 3003 'zext' 'zext_ln1271_158' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3004 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i32 %tmpres_state_zr_V_542"   --->   Operation 3004 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3005 [2/2] (2.29ns)   --->   "%r_V_1805 = mul i48 %sext_ln1273_158, i48 %zext_ln1271_158"   --->   Operation 3005 'mul' 'r_V_1805' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln1271_159 = zext i16 %tmpres_zr_V_732"   --->   Operation 3006 'zext' 'zext_ln1271_159' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3007 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i32 %tmpres_state_zr_V_543"   --->   Operation 3007 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3008 [2/2] (2.29ns)   --->   "%r_V_1807 = mul i48 %sext_ln1273_159, i48 %zext_ln1271_159"   --->   Operation 3008 'mul' 'r_V_1807' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3009 [1/1] (0.00ns)   --->   "%zext_ln1271_160 = zext i16 %tmpres_zr_V_733"   --->   Operation 3009 'zext' 'zext_ln1271_160' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i32 %tmpres_state_zr_V_544"   --->   Operation 3010 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3011 [2/2] (2.29ns)   --->   "%r_V_1809 = mul i48 %sext_ln1273_160, i48 %zext_ln1271_160"   --->   Operation 3011 'mul' 'r_V_1809' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln1271_161 = zext i16 %tmpres_zr_V_734"   --->   Operation 3012 'zext' 'zext_ln1271_161' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i32 %tmpres_state_zr_V_545"   --->   Operation 3013 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3014 [2/2] (2.29ns)   --->   "%r_V_1811 = mul i48 %sext_ln1273_161, i48 %zext_ln1271_161"   --->   Operation 3014 'mul' 'r_V_1811' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln1271_162 = zext i16 %tmpres_zr_V_735"   --->   Operation 3015 'zext' 'zext_ln1271_162' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i32 %tmpres_state_zr_V_546"   --->   Operation 3016 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3017 [2/2] (2.29ns)   --->   "%r_V_1813 = mul i48 %sext_ln1273_162, i48 %zext_ln1271_162"   --->   Operation 3017 'mul' 'r_V_1813' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln1271_163 = zext i16 %tmpres_zr_V_736"   --->   Operation 3018 'zext' 'zext_ln1271_163' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i32 %tmpres_state_zr_V_547"   --->   Operation 3019 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3020 [2/2] (2.29ns)   --->   "%r_V_1815 = mul i48 %sext_ln1273_163, i48 %zext_ln1271_163"   --->   Operation 3020 'mul' 'r_V_1815' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3021 [1/1] (0.00ns)   --->   "%zext_ln1271_164 = zext i16 %tmpres_zr_V_737"   --->   Operation 3021 'zext' 'zext_ln1271_164' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i32 %tmpres_state_zr_V_548"   --->   Operation 3022 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3023 [2/2] (2.29ns)   --->   "%r_V_1817 = mul i48 %sext_ln1273_164, i48 %zext_ln1271_164"   --->   Operation 3023 'mul' 'r_V_1817' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln1271_165 = zext i16 %tmpres_zr_V_738"   --->   Operation 3024 'zext' 'zext_ln1271_165' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i32 %tmpres_state_zr_V_549"   --->   Operation 3025 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3026 [2/2] (2.29ns)   --->   "%r_V_1819 = mul i48 %sext_ln1273_165, i48 %zext_ln1271_165"   --->   Operation 3026 'mul' 'r_V_1819' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln1271_166 = zext i16 %tmpres_zr_V_739"   --->   Operation 3027 'zext' 'zext_ln1271_166' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i32 %tmpres_state_zr_V_550"   --->   Operation 3028 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3029 [2/2] (2.29ns)   --->   "%r_V_1821 = mul i48 %sext_ln1273_166, i48 %zext_ln1271_166"   --->   Operation 3029 'mul' 'r_V_1821' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln1271_167 = zext i16 %tmpres_zr_V_740"   --->   Operation 3030 'zext' 'zext_ln1271_167' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i32 %tmpres_state_zr_V_551"   --->   Operation 3031 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3032 [2/2] (2.29ns)   --->   "%r_V_1823 = mul i48 %sext_ln1273_167, i48 %zext_ln1271_167"   --->   Operation 3032 'mul' 'r_V_1823' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln1271_168 = zext i16 %tmpres_zr_V_741"   --->   Operation 3033 'zext' 'zext_ln1271_168' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i32 %tmpres_state_zr_V_552"   --->   Operation 3034 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3035 [2/2] (2.29ns)   --->   "%r_V_1825 = mul i48 %sext_ln1273_168, i48 %zext_ln1271_168"   --->   Operation 3035 'mul' 'r_V_1825' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln1271_169 = zext i16 %tmpres_zr_V_742"   --->   Operation 3036 'zext' 'zext_ln1271_169' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i32 %tmpres_state_zr_V_553"   --->   Operation 3037 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3038 [2/2] (2.29ns)   --->   "%r_V_1827 = mul i48 %sext_ln1273_169, i48 %zext_ln1271_169"   --->   Operation 3038 'mul' 'r_V_1827' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln1271_170 = zext i16 %tmpres_zr_V_743"   --->   Operation 3039 'zext' 'zext_ln1271_170' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i32 %tmpres_state_zr_V_554"   --->   Operation 3040 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3041 [2/2] (2.29ns)   --->   "%r_V_1829 = mul i48 %sext_ln1273_170, i48 %zext_ln1271_170"   --->   Operation 3041 'mul' 'r_V_1829' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln1271_171 = zext i16 %tmpres_zr_V_744"   --->   Operation 3042 'zext' 'zext_ln1271_171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i32 %tmpres_state_zr_V_555"   --->   Operation 3043 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3044 [2/2] (2.29ns)   --->   "%r_V_1831 = mul i48 %sext_ln1273_171, i48 %zext_ln1271_171"   --->   Operation 3044 'mul' 'r_V_1831' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln1271_172 = zext i16 %tmpres_zr_V_745"   --->   Operation 3045 'zext' 'zext_ln1271_172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i32 %tmpres_state_zr_V_556"   --->   Operation 3046 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3047 [2/2] (2.29ns)   --->   "%r_V_1833 = mul i48 %sext_ln1273_172, i48 %zext_ln1271_172"   --->   Operation 3047 'mul' 'r_V_1833' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3048 [1/1] (0.00ns)   --->   "%zext_ln1271_173 = zext i16 %tmpres_zr_V_746"   --->   Operation 3048 'zext' 'zext_ln1271_173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i32 %tmpres_state_zr_V_557"   --->   Operation 3049 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3050 [2/2] (2.29ns)   --->   "%r_V_1835 = mul i48 %sext_ln1273_173, i48 %zext_ln1271_173"   --->   Operation 3050 'mul' 'r_V_1835' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3051 [1/1] (0.00ns)   --->   "%zext_ln1271_174 = zext i16 %tmpres_zr_V_747"   --->   Operation 3051 'zext' 'zext_ln1271_174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i32 %tmpres_state_zr_V_558"   --->   Operation 3052 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3053 [2/2] (2.29ns)   --->   "%r_V_1837 = mul i48 %sext_ln1273_174, i48 %zext_ln1271_174"   --->   Operation 3053 'mul' 'r_V_1837' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln1271_175 = zext i16 %tmpres_zr_V_748"   --->   Operation 3054 'zext' 'zext_ln1271_175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i32 %tmpres_state_zr_V_559"   --->   Operation 3055 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3056 [2/2] (2.29ns)   --->   "%r_V_1839 = mul i48 %sext_ln1273_175, i48 %zext_ln1271_175"   --->   Operation 3056 'mul' 'r_V_1839' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3057 [1/1] (0.00ns)   --->   "%zext_ln1271_176 = zext i16 %tmpres_zr_V_749"   --->   Operation 3057 'zext' 'zext_ln1271_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i32 %tmpres_state_zr_V_560"   --->   Operation 3058 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3059 [2/2] (2.29ns)   --->   "%r_V_1841 = mul i48 %sext_ln1273_176, i48 %zext_ln1271_176"   --->   Operation 3059 'mul' 'r_V_1841' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln1271_177 = zext i16 %tmpres_zr_V_750"   --->   Operation 3060 'zext' 'zext_ln1271_177' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i32 %tmpres_state_zr_V_561"   --->   Operation 3061 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3062 [2/2] (2.29ns)   --->   "%r_V_1843 = mul i48 %sext_ln1273_177, i48 %zext_ln1271_177"   --->   Operation 3062 'mul' 'r_V_1843' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3063 [1/1] (0.00ns)   --->   "%zext_ln1271_178 = zext i16 %tmpres_zr_V_751"   --->   Operation 3063 'zext' 'zext_ln1271_178' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i32 %tmpres_state_zr_V_562"   --->   Operation 3064 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3065 [2/2] (2.29ns)   --->   "%r_V_1845 = mul i48 %sext_ln1273_178, i48 %zext_ln1271_178"   --->   Operation 3065 'mul' 'r_V_1845' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln1271_179 = zext i16 %tmpres_zr_V_752"   --->   Operation 3066 'zext' 'zext_ln1271_179' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i32 %tmpres_state_zr_V_563"   --->   Operation 3067 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3068 [2/2] (2.29ns)   --->   "%r_V_1847 = mul i48 %sext_ln1273_179, i48 %zext_ln1271_179"   --->   Operation 3068 'mul' 'r_V_1847' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln1271_180 = zext i16 %tmpres_zr_V_753"   --->   Operation 3069 'zext' 'zext_ln1271_180' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i32 %tmpres_state_zr_V_564"   --->   Operation 3070 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3071 [2/2] (2.29ns)   --->   "%r_V_1849 = mul i48 %sext_ln1273_180, i48 %zext_ln1271_180"   --->   Operation 3071 'mul' 'r_V_1849' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln1271_181 = zext i16 %tmpres_zr_V_754"   --->   Operation 3072 'zext' 'zext_ln1271_181' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i32 %tmpres_state_zr_V_565"   --->   Operation 3073 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3074 [2/2] (2.29ns)   --->   "%r_V_1851 = mul i48 %sext_ln1273_181, i48 %zext_ln1271_181"   --->   Operation 3074 'mul' 'r_V_1851' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln1271_182 = zext i16 %tmpres_zr_V_755"   --->   Operation 3075 'zext' 'zext_ln1271_182' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i32 %tmpres_state_zr_V_566"   --->   Operation 3076 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3077 [2/2] (2.29ns)   --->   "%r_V_1853 = mul i48 %sext_ln1273_182, i48 %zext_ln1271_182"   --->   Operation 3077 'mul' 'r_V_1853' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln1271_183 = zext i16 %tmpres_zr_V_756"   --->   Operation 3078 'zext' 'zext_ln1271_183' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i32 %tmpres_state_zr_V_567"   --->   Operation 3079 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3080 [2/2] (2.29ns)   --->   "%r_V_1855 = mul i48 %sext_ln1273_183, i48 %zext_ln1271_183"   --->   Operation 3080 'mul' 'r_V_1855' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln1271_184 = zext i16 %tmpres_zr_V_757"   --->   Operation 3081 'zext' 'zext_ln1271_184' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i32 %tmpres_state_zr_V_568"   --->   Operation 3082 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3083 [2/2] (2.29ns)   --->   "%r_V_1857 = mul i48 %sext_ln1273_184, i48 %zext_ln1271_184"   --->   Operation 3083 'mul' 'r_V_1857' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln1271_185 = zext i16 %tmpres_zr_V_758"   --->   Operation 3084 'zext' 'zext_ln1271_185' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i32 %tmpres_state_zr_V_569"   --->   Operation 3085 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3086 [2/2] (2.29ns)   --->   "%r_V_1859 = mul i48 %sext_ln1273_185, i48 %zext_ln1271_185"   --->   Operation 3086 'mul' 'r_V_1859' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln1271_186 = zext i16 %tmpres_zr_V_759"   --->   Operation 3087 'zext' 'zext_ln1271_186' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i32 %tmpres_state_zr_V_570"   --->   Operation 3088 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3089 [2/2] (2.29ns)   --->   "%r_V_1861 = mul i48 %sext_ln1273_186, i48 %zext_ln1271_186"   --->   Operation 3089 'mul' 'r_V_1861' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln1271_187 = zext i16 %tmpres_zr_V_760"   --->   Operation 3090 'zext' 'zext_ln1271_187' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i32 %tmpres_state_zr_V_571"   --->   Operation 3091 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3092 [2/2] (2.29ns)   --->   "%r_V_1863 = mul i48 %sext_ln1273_187, i48 %zext_ln1271_187"   --->   Operation 3092 'mul' 'r_V_1863' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln1271_188 = zext i16 %tmpres_zr_V_761"   --->   Operation 3093 'zext' 'zext_ln1271_188' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i32 %tmpres_state_zr_V_572"   --->   Operation 3094 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3095 [2/2] (2.29ns)   --->   "%r_V_1865 = mul i48 %sext_ln1273_188, i48 %zext_ln1271_188"   --->   Operation 3095 'mul' 'r_V_1865' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln1271_189 = zext i16 %tmpres_zr_V_762"   --->   Operation 3096 'zext' 'zext_ln1271_189' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i32 %tmpres_state_zr_V_573"   --->   Operation 3097 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3098 [2/2] (2.29ns)   --->   "%r_V_1867 = mul i48 %sext_ln1273_189, i48 %zext_ln1271_189"   --->   Operation 3098 'mul' 'r_V_1867' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.29>
ST_39 : Operation 3099 [1/2] (2.29ns)   --->   "%r_V_1741 = mul i48 %sext_ln1273, i48 %zext_ln1271"   --->   Operation 3099 'mul' 'r_V_1741' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3100 [1/2] (2.29ns)   --->   "%r_V_1743 = mul i48 %sext_ln1273_127, i48 %zext_ln1271_127"   --->   Operation 3100 'mul' 'r_V_1743' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3101 [1/2] (2.29ns)   --->   "%r_V_1745 = mul i48 %sext_ln1273_128, i48 %zext_ln1271_128"   --->   Operation 3101 'mul' 'r_V_1745' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3102 [1/2] (2.29ns)   --->   "%r_V_1747 = mul i48 %sext_ln1273_129, i48 %zext_ln1271_129"   --->   Operation 3102 'mul' 'r_V_1747' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3103 [1/2] (2.29ns)   --->   "%r_V_1749 = mul i48 %sext_ln1273_130, i48 %zext_ln1271_130"   --->   Operation 3103 'mul' 'r_V_1749' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3104 [1/2] (2.29ns)   --->   "%r_V_1751 = mul i48 %sext_ln1273_131, i48 %zext_ln1271_131"   --->   Operation 3104 'mul' 'r_V_1751' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3105 [1/2] (2.29ns)   --->   "%r_V_1753 = mul i48 %sext_ln1273_132, i48 %zext_ln1271_132"   --->   Operation 3105 'mul' 'r_V_1753' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3106 [1/2] (2.29ns)   --->   "%r_V_1755 = mul i48 %sext_ln1273_133, i48 %zext_ln1271_133"   --->   Operation 3106 'mul' 'r_V_1755' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3107 [1/2] (2.29ns)   --->   "%r_V_1757 = mul i48 %sext_ln1273_134, i48 %zext_ln1271_134"   --->   Operation 3107 'mul' 'r_V_1757' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3108 [1/2] (2.29ns)   --->   "%r_V_1759 = mul i48 %sext_ln1273_135, i48 %zext_ln1271_135"   --->   Operation 3108 'mul' 'r_V_1759' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3109 [1/2] (2.29ns)   --->   "%r_V_1761 = mul i48 %sext_ln1273_136, i48 %zext_ln1271_136"   --->   Operation 3109 'mul' 'r_V_1761' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3110 [1/2] (2.29ns)   --->   "%r_V_1763 = mul i48 %sext_ln1273_137, i48 %zext_ln1271_137"   --->   Operation 3110 'mul' 'r_V_1763' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3111 [1/2] (2.29ns)   --->   "%r_V_1765 = mul i48 %sext_ln1273_138, i48 %zext_ln1271_138"   --->   Operation 3111 'mul' 'r_V_1765' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3112 [1/2] (2.29ns)   --->   "%r_V_1767 = mul i48 %sext_ln1273_139, i48 %zext_ln1271_139"   --->   Operation 3112 'mul' 'r_V_1767' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3113 [1/2] (2.29ns)   --->   "%r_V_1769 = mul i48 %sext_ln1273_140, i48 %zext_ln1271_140"   --->   Operation 3113 'mul' 'r_V_1769' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3114 [1/2] (2.29ns)   --->   "%r_V_1771 = mul i48 %sext_ln1273_141, i48 %zext_ln1271_141"   --->   Operation 3114 'mul' 'r_V_1771' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3115 [1/2] (2.29ns)   --->   "%r_V_1773 = mul i48 %sext_ln1273_142, i48 %zext_ln1271_142"   --->   Operation 3115 'mul' 'r_V_1773' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3116 [1/2] (2.29ns)   --->   "%r_V_1775 = mul i48 %sext_ln1273_143, i48 %zext_ln1271_143"   --->   Operation 3116 'mul' 'r_V_1775' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3117 [1/2] (2.29ns)   --->   "%r_V_1777 = mul i48 %sext_ln1273_144, i48 %zext_ln1271_144"   --->   Operation 3117 'mul' 'r_V_1777' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3118 [1/2] (2.29ns)   --->   "%r_V_1779 = mul i48 %sext_ln1273_145, i48 %zext_ln1271_145"   --->   Operation 3118 'mul' 'r_V_1779' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3119 [1/2] (2.29ns)   --->   "%r_V_1781 = mul i48 %sext_ln1273_146, i48 %zext_ln1271_146"   --->   Operation 3119 'mul' 'r_V_1781' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3120 [1/2] (2.29ns)   --->   "%r_V_1783 = mul i48 %sext_ln1273_147, i48 %zext_ln1271_147"   --->   Operation 3120 'mul' 'r_V_1783' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3121 [1/2] (2.29ns)   --->   "%r_V_1785 = mul i48 %sext_ln1273_148, i48 %zext_ln1271_148"   --->   Operation 3121 'mul' 'r_V_1785' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3122 [1/2] (2.29ns)   --->   "%r_V_1787 = mul i48 %sext_ln1273_149, i48 %zext_ln1271_149"   --->   Operation 3122 'mul' 'r_V_1787' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3123 [1/2] (2.29ns)   --->   "%r_V_1789 = mul i48 %sext_ln1273_150, i48 %zext_ln1271_150"   --->   Operation 3123 'mul' 'r_V_1789' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3124 [1/2] (2.29ns)   --->   "%r_V_1791 = mul i48 %sext_ln1273_151, i48 %zext_ln1271_151"   --->   Operation 3124 'mul' 'r_V_1791' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3125 [1/2] (2.29ns)   --->   "%r_V_1793 = mul i48 %sext_ln1273_152, i48 %zext_ln1271_152"   --->   Operation 3125 'mul' 'r_V_1793' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3126 [1/2] (2.29ns)   --->   "%r_V_1795 = mul i48 %sext_ln1273_153, i48 %zext_ln1271_153"   --->   Operation 3126 'mul' 'r_V_1795' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3127 [1/2] (2.29ns)   --->   "%r_V_1797 = mul i48 %sext_ln1273_154, i48 %zext_ln1271_154"   --->   Operation 3127 'mul' 'r_V_1797' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3128 [1/2] (2.29ns)   --->   "%r_V_1799 = mul i48 %sext_ln1273_155, i48 %zext_ln1271_155"   --->   Operation 3128 'mul' 'r_V_1799' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3129 [1/2] (2.29ns)   --->   "%r_V_1801 = mul i48 %sext_ln1273_156, i48 %zext_ln1271_156"   --->   Operation 3129 'mul' 'r_V_1801' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3130 [1/2] (2.29ns)   --->   "%r_V_1803 = mul i48 %sext_ln1273_157, i48 %zext_ln1271_157"   --->   Operation 3130 'mul' 'r_V_1803' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3131 [1/2] (2.29ns)   --->   "%r_V_1805 = mul i48 %sext_ln1273_158, i48 %zext_ln1271_158"   --->   Operation 3131 'mul' 'r_V_1805' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3132 [1/2] (2.29ns)   --->   "%r_V_1807 = mul i48 %sext_ln1273_159, i48 %zext_ln1271_159"   --->   Operation 3132 'mul' 'r_V_1807' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3133 [1/2] (2.29ns)   --->   "%r_V_1809 = mul i48 %sext_ln1273_160, i48 %zext_ln1271_160"   --->   Operation 3133 'mul' 'r_V_1809' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3134 [1/2] (2.29ns)   --->   "%r_V_1811 = mul i48 %sext_ln1273_161, i48 %zext_ln1271_161"   --->   Operation 3134 'mul' 'r_V_1811' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3135 [1/2] (2.29ns)   --->   "%r_V_1813 = mul i48 %sext_ln1273_162, i48 %zext_ln1271_162"   --->   Operation 3135 'mul' 'r_V_1813' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3136 [1/2] (2.29ns)   --->   "%r_V_1815 = mul i48 %sext_ln1273_163, i48 %zext_ln1271_163"   --->   Operation 3136 'mul' 'r_V_1815' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3137 [1/2] (2.29ns)   --->   "%r_V_1817 = mul i48 %sext_ln1273_164, i48 %zext_ln1271_164"   --->   Operation 3137 'mul' 'r_V_1817' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3138 [1/2] (2.29ns)   --->   "%r_V_1819 = mul i48 %sext_ln1273_165, i48 %zext_ln1271_165"   --->   Operation 3138 'mul' 'r_V_1819' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3139 [1/2] (2.29ns)   --->   "%r_V_1821 = mul i48 %sext_ln1273_166, i48 %zext_ln1271_166"   --->   Operation 3139 'mul' 'r_V_1821' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3140 [1/2] (2.29ns)   --->   "%r_V_1823 = mul i48 %sext_ln1273_167, i48 %zext_ln1271_167"   --->   Operation 3140 'mul' 'r_V_1823' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3141 [1/2] (2.29ns)   --->   "%r_V_1825 = mul i48 %sext_ln1273_168, i48 %zext_ln1271_168"   --->   Operation 3141 'mul' 'r_V_1825' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3142 [1/2] (2.29ns)   --->   "%r_V_1827 = mul i48 %sext_ln1273_169, i48 %zext_ln1271_169"   --->   Operation 3142 'mul' 'r_V_1827' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3143 [1/2] (2.29ns)   --->   "%r_V_1829 = mul i48 %sext_ln1273_170, i48 %zext_ln1271_170"   --->   Operation 3143 'mul' 'r_V_1829' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3144 [1/2] (2.29ns)   --->   "%r_V_1831 = mul i48 %sext_ln1273_171, i48 %zext_ln1271_171"   --->   Operation 3144 'mul' 'r_V_1831' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3145 [1/2] (2.29ns)   --->   "%r_V_1833 = mul i48 %sext_ln1273_172, i48 %zext_ln1271_172"   --->   Operation 3145 'mul' 'r_V_1833' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3146 [1/2] (2.29ns)   --->   "%r_V_1835 = mul i48 %sext_ln1273_173, i48 %zext_ln1271_173"   --->   Operation 3146 'mul' 'r_V_1835' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3147 [1/2] (2.29ns)   --->   "%r_V_1837 = mul i48 %sext_ln1273_174, i48 %zext_ln1271_174"   --->   Operation 3147 'mul' 'r_V_1837' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3148 [1/2] (2.29ns)   --->   "%r_V_1839 = mul i48 %sext_ln1273_175, i48 %zext_ln1271_175"   --->   Operation 3148 'mul' 'r_V_1839' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3149 [1/2] (2.29ns)   --->   "%r_V_1841 = mul i48 %sext_ln1273_176, i48 %zext_ln1271_176"   --->   Operation 3149 'mul' 'r_V_1841' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3150 [1/2] (2.29ns)   --->   "%r_V_1843 = mul i48 %sext_ln1273_177, i48 %zext_ln1271_177"   --->   Operation 3150 'mul' 'r_V_1843' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3151 [1/2] (2.29ns)   --->   "%r_V_1845 = mul i48 %sext_ln1273_178, i48 %zext_ln1271_178"   --->   Operation 3151 'mul' 'r_V_1845' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3152 [1/2] (2.29ns)   --->   "%r_V_1847 = mul i48 %sext_ln1273_179, i48 %zext_ln1271_179"   --->   Operation 3152 'mul' 'r_V_1847' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3153 [1/2] (2.29ns)   --->   "%r_V_1849 = mul i48 %sext_ln1273_180, i48 %zext_ln1271_180"   --->   Operation 3153 'mul' 'r_V_1849' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3154 [1/2] (2.29ns)   --->   "%r_V_1851 = mul i48 %sext_ln1273_181, i48 %zext_ln1271_181"   --->   Operation 3154 'mul' 'r_V_1851' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3155 [1/2] (2.29ns)   --->   "%r_V_1853 = mul i48 %sext_ln1273_182, i48 %zext_ln1271_182"   --->   Operation 3155 'mul' 'r_V_1853' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3156 [1/2] (2.29ns)   --->   "%r_V_1855 = mul i48 %sext_ln1273_183, i48 %zext_ln1271_183"   --->   Operation 3156 'mul' 'r_V_1855' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3157 [1/2] (2.29ns)   --->   "%r_V_1857 = mul i48 %sext_ln1273_184, i48 %zext_ln1271_184"   --->   Operation 3157 'mul' 'r_V_1857' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3158 [1/2] (2.29ns)   --->   "%r_V_1859 = mul i48 %sext_ln1273_185, i48 %zext_ln1271_185"   --->   Operation 3158 'mul' 'r_V_1859' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3159 [1/2] (2.29ns)   --->   "%r_V_1861 = mul i48 %sext_ln1273_186, i48 %zext_ln1271_186"   --->   Operation 3159 'mul' 'r_V_1861' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3160 [1/2] (2.29ns)   --->   "%r_V_1863 = mul i48 %sext_ln1273_187, i48 %zext_ln1271_187"   --->   Operation 3160 'mul' 'r_V_1863' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3161 [1/2] (2.29ns)   --->   "%r_V_1865 = mul i48 %sext_ln1273_188, i48 %zext_ln1271_188"   --->   Operation 3161 'mul' 'r_V_1865' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3162 [1/2] (2.29ns)   --->   "%r_V_1867 = mul i48 %sext_ln1273_189, i48 %zext_ln1271_189"   --->   Operation 3162 'mul' 'r_V_1867' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 0.88>
ST_40 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V)   --->   "%tmpres_V_510 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3163 'extractvalue' 'tmpres_V_510' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_127)   --->   "%tmpres_V_511 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3164 'extractvalue' 'tmpres_V_511' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_128)   --->   "%tmpres_V_512 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3165 'extractvalue' 'tmpres_V_512' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_129)   --->   "%tmpres_V_513 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3166 'extractvalue' 'tmpres_V_513' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_130)   --->   "%tmpres_V_514 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3167 'extractvalue' 'tmpres_V_514' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_131)   --->   "%tmpres_V_515 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3168 'extractvalue' 'tmpres_V_515' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_132)   --->   "%tmpres_V_516 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3169 'extractvalue' 'tmpres_V_516' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_133)   --->   "%tmpres_V_517 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3170 'extractvalue' 'tmpres_V_517' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_134)   --->   "%tmpres_V_518 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3171 'extractvalue' 'tmpres_V_518' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_135)   --->   "%tmpres_V_519 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3172 'extractvalue' 'tmpres_V_519' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_136)   --->   "%tmpres_V_520 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3173 'extractvalue' 'tmpres_V_520' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_137)   --->   "%tmpres_V_521 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3174 'extractvalue' 'tmpres_V_521' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_138)   --->   "%tmpres_V_522 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3175 'extractvalue' 'tmpres_V_522' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_139)   --->   "%tmpres_V_523 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3176 'extractvalue' 'tmpres_V_523' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_140)   --->   "%tmpres_V_524 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3177 'extractvalue' 'tmpres_V_524' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_141)   --->   "%tmpres_V_525 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3178 'extractvalue' 'tmpres_V_525' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_142)   --->   "%tmpres_V_526 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3179 'extractvalue' 'tmpres_V_526' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_143)   --->   "%tmpres_V_527 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3180 'extractvalue' 'tmpres_V_527' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_144)   --->   "%tmpres_V_528 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3181 'extractvalue' 'tmpres_V_528' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_145)   --->   "%tmpres_V_529 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3182 'extractvalue' 'tmpres_V_529' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_146)   --->   "%tmpres_V_530 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3183 'extractvalue' 'tmpres_V_530' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_147)   --->   "%tmpres_V_531 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3184 'extractvalue' 'tmpres_V_531' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_148)   --->   "%tmpres_V_532 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3185 'extractvalue' 'tmpres_V_532' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_149)   --->   "%tmpres_V_533 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3186 'extractvalue' 'tmpres_V_533' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_150)   --->   "%tmpres_V_534 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3187 'extractvalue' 'tmpres_V_534' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_151)   --->   "%tmpres_V_535 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3188 'extractvalue' 'tmpres_V_535' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_152)   --->   "%tmpres_V_536 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3189 'extractvalue' 'tmpres_V_536' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_153)   --->   "%tmpres_V_537 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3190 'extractvalue' 'tmpres_V_537' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_154)   --->   "%tmpres_V_538 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3191 'extractvalue' 'tmpres_V_538' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_155)   --->   "%tmpres_V_539 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3192 'extractvalue' 'tmpres_V_539' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_156)   --->   "%tmpres_V_540 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3193 'extractvalue' 'tmpres_V_540' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_157)   --->   "%tmpres_V_541 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3194 'extractvalue' 'tmpres_V_541' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_158)   --->   "%tmpres_V_542 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3195 'extractvalue' 'tmpres_V_542' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_159)   --->   "%tmpres_V_543 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3196 'extractvalue' 'tmpres_V_543' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_160)   --->   "%tmpres_V_544 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3197 'extractvalue' 'tmpres_V_544' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_161)   --->   "%tmpres_V_545 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3198 'extractvalue' 'tmpres_V_545' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_162)   --->   "%tmpres_V_546 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3199 'extractvalue' 'tmpres_V_546' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_163)   --->   "%tmpres_V_547 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3200 'extractvalue' 'tmpres_V_547' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_164)   --->   "%tmpres_V_548 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3201 'extractvalue' 'tmpres_V_548' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_165)   --->   "%tmpres_V_549 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3202 'extractvalue' 'tmpres_V_549' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_166)   --->   "%tmpres_V_550 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3203 'extractvalue' 'tmpres_V_550' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_167)   --->   "%tmpres_V_551 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3204 'extractvalue' 'tmpres_V_551' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_168)   --->   "%tmpres_V_552 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3205 'extractvalue' 'tmpres_V_552' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_169)   --->   "%tmpres_V_553 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3206 'extractvalue' 'tmpres_V_553' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_170)   --->   "%tmpres_V_554 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3207 'extractvalue' 'tmpres_V_554' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_171)   --->   "%tmpres_V_555 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3208 'extractvalue' 'tmpres_V_555' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_172)   --->   "%tmpres_V_556 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3209 'extractvalue' 'tmpres_V_556' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_173)   --->   "%tmpres_V_557 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3210 'extractvalue' 'tmpres_V_557' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_174)   --->   "%tmpres_V_558 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3211 'extractvalue' 'tmpres_V_558' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_175)   --->   "%tmpres_V_559 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3212 'extractvalue' 'tmpres_V_559' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_176)   --->   "%tmpres_V_560 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3213 'extractvalue' 'tmpres_V_560' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_177)   --->   "%tmpres_V_561 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3214 'extractvalue' 'tmpres_V_561' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_178)   --->   "%tmpres_V_562 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3215 'extractvalue' 'tmpres_V_562' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_179)   --->   "%tmpres_V_563 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3216 'extractvalue' 'tmpres_V_563' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_180)   --->   "%tmpres_V_564 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3217 'extractvalue' 'tmpres_V_564' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_181)   --->   "%tmpres_V_565 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3218 'extractvalue' 'tmpres_V_565' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_182)   --->   "%tmpres_V_566 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3219 'extractvalue' 'tmpres_V_566' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_183)   --->   "%tmpres_V_567 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3220 'extractvalue' 'tmpres_V_567' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_184)   --->   "%tmpres_V_568 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3221 'extractvalue' 'tmpres_V_568' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_185)   --->   "%tmpres_V_569 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3222 'extractvalue' 'tmpres_V_569' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_186)   --->   "%tmpres_V_570 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3223 'extractvalue' 'tmpres_V_570' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_187)   --->   "%tmpres_V_571 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3224 'extractvalue' 'tmpres_V_571' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_188)   --->   "%tmpres_V_572 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3225 'extractvalue' 'tmpres_V_572' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_189)   --->   "%tmpres_V_573 = extractvalue i6144 %call_ret5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3226 'extractvalue' 'tmpres_V_573' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1741, i32 16, i32 47"   --->   Operation 3227 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_127)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1743, i32 16, i32 47"   --->   Operation 3228 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_128)   --->   "%trunc_ln818_255 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1745, i32 16, i32 47"   --->   Operation 3229 'partselect' 'trunc_ln818_255' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_129)   --->   "%trunc_ln818_256 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1747, i32 16, i32 47"   --->   Operation 3230 'partselect' 'trunc_ln818_256' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_130)   --->   "%trunc_ln818_257 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1749, i32 16, i32 47"   --->   Operation 3231 'partselect' 'trunc_ln818_257' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_131)   --->   "%trunc_ln818_258 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1751, i32 16, i32 47"   --->   Operation 3232 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_132)   --->   "%trunc_ln818_259 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1753, i32 16, i32 47"   --->   Operation 3233 'partselect' 'trunc_ln818_259' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_133)   --->   "%trunc_ln818_260 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1755, i32 16, i32 47"   --->   Operation 3234 'partselect' 'trunc_ln818_260' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_134)   --->   "%trunc_ln818_261 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1757, i32 16, i32 47"   --->   Operation 3235 'partselect' 'trunc_ln818_261' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_135)   --->   "%trunc_ln818_262 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1759, i32 16, i32 47"   --->   Operation 3236 'partselect' 'trunc_ln818_262' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_136)   --->   "%trunc_ln818_263 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1761, i32 16, i32 47"   --->   Operation 3237 'partselect' 'trunc_ln818_263' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_137)   --->   "%trunc_ln818_264 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1763, i32 16, i32 47"   --->   Operation 3238 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_138)   --->   "%trunc_ln818_265 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1765, i32 16, i32 47"   --->   Operation 3239 'partselect' 'trunc_ln818_265' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_139)   --->   "%trunc_ln818_266 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1767, i32 16, i32 47"   --->   Operation 3240 'partselect' 'trunc_ln818_266' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_140)   --->   "%trunc_ln818_267 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1769, i32 16, i32 47"   --->   Operation 3241 'partselect' 'trunc_ln818_267' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_141)   --->   "%trunc_ln818_268 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1771, i32 16, i32 47"   --->   Operation 3242 'partselect' 'trunc_ln818_268' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_142)   --->   "%trunc_ln818_269 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1773, i32 16, i32 47"   --->   Operation 3243 'partselect' 'trunc_ln818_269' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_143)   --->   "%trunc_ln818_270 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1775, i32 16, i32 47"   --->   Operation 3244 'partselect' 'trunc_ln818_270' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_144)   --->   "%trunc_ln818_271 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1777, i32 16, i32 47"   --->   Operation 3245 'partselect' 'trunc_ln818_271' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_145)   --->   "%trunc_ln818_272 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1779, i32 16, i32 47"   --->   Operation 3246 'partselect' 'trunc_ln818_272' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_146)   --->   "%trunc_ln818_273 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1781, i32 16, i32 47"   --->   Operation 3247 'partselect' 'trunc_ln818_273' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_147)   --->   "%trunc_ln818_274 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1783, i32 16, i32 47"   --->   Operation 3248 'partselect' 'trunc_ln818_274' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_148)   --->   "%trunc_ln818_275 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1785, i32 16, i32 47"   --->   Operation 3249 'partselect' 'trunc_ln818_275' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_149)   --->   "%trunc_ln818_276 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1787, i32 16, i32 47"   --->   Operation 3250 'partselect' 'trunc_ln818_276' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_150)   --->   "%trunc_ln818_277 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1789, i32 16, i32 47"   --->   Operation 3251 'partselect' 'trunc_ln818_277' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_151)   --->   "%trunc_ln818_278 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1791, i32 16, i32 47"   --->   Operation 3252 'partselect' 'trunc_ln818_278' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_152)   --->   "%trunc_ln818_279 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1793, i32 16, i32 47"   --->   Operation 3253 'partselect' 'trunc_ln818_279' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_153)   --->   "%trunc_ln818_280 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1795, i32 16, i32 47"   --->   Operation 3254 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_154)   --->   "%trunc_ln818_281 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1797, i32 16, i32 47"   --->   Operation 3255 'partselect' 'trunc_ln818_281' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_155)   --->   "%trunc_ln818_282 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1799, i32 16, i32 47"   --->   Operation 3256 'partselect' 'trunc_ln818_282' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_156)   --->   "%trunc_ln818_283 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1801, i32 16, i32 47"   --->   Operation 3257 'partselect' 'trunc_ln818_283' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_157)   --->   "%trunc_ln818_284 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1803, i32 16, i32 47"   --->   Operation 3258 'partselect' 'trunc_ln818_284' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_158)   --->   "%trunc_ln818_285 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1805, i32 16, i32 47"   --->   Operation 3259 'partselect' 'trunc_ln818_285' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_159)   --->   "%trunc_ln818_286 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1807, i32 16, i32 47"   --->   Operation 3260 'partselect' 'trunc_ln818_286' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_160)   --->   "%trunc_ln818_287 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1809, i32 16, i32 47"   --->   Operation 3261 'partselect' 'trunc_ln818_287' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_161)   --->   "%trunc_ln818_288 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1811, i32 16, i32 47"   --->   Operation 3262 'partselect' 'trunc_ln818_288' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_162)   --->   "%trunc_ln818_289 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1813, i32 16, i32 47"   --->   Operation 3263 'partselect' 'trunc_ln818_289' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_163)   --->   "%trunc_ln818_290 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1815, i32 16, i32 47"   --->   Operation 3264 'partselect' 'trunc_ln818_290' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_164)   --->   "%trunc_ln818_291 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1817, i32 16, i32 47"   --->   Operation 3265 'partselect' 'trunc_ln818_291' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_165)   --->   "%trunc_ln818_292 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1819, i32 16, i32 47"   --->   Operation 3266 'partselect' 'trunc_ln818_292' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_166)   --->   "%trunc_ln818_293 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1821, i32 16, i32 47"   --->   Operation 3267 'partselect' 'trunc_ln818_293' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_167)   --->   "%trunc_ln818_294 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1823, i32 16, i32 47"   --->   Operation 3268 'partselect' 'trunc_ln818_294' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_168)   --->   "%trunc_ln818_295 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1825, i32 16, i32 47"   --->   Operation 3269 'partselect' 'trunc_ln818_295' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_169)   --->   "%trunc_ln818_296 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1827, i32 16, i32 47"   --->   Operation 3270 'partselect' 'trunc_ln818_296' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_170)   --->   "%trunc_ln818_297 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1829, i32 16, i32 47"   --->   Operation 3271 'partselect' 'trunc_ln818_297' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_171)   --->   "%trunc_ln818_298 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1831, i32 16, i32 47"   --->   Operation 3272 'partselect' 'trunc_ln818_298' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_172)   --->   "%trunc_ln818_299 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1833, i32 16, i32 47"   --->   Operation 3273 'partselect' 'trunc_ln818_299' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_173)   --->   "%trunc_ln818_300 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1835, i32 16, i32 47"   --->   Operation 3274 'partselect' 'trunc_ln818_300' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_174)   --->   "%trunc_ln818_301 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1837, i32 16, i32 47"   --->   Operation 3275 'partselect' 'trunc_ln818_301' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_175)   --->   "%trunc_ln818_302 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1839, i32 16, i32 47"   --->   Operation 3276 'partselect' 'trunc_ln818_302' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_176)   --->   "%trunc_ln818_303 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1841, i32 16, i32 47"   --->   Operation 3277 'partselect' 'trunc_ln818_303' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_177)   --->   "%trunc_ln818_304 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1843, i32 16, i32 47"   --->   Operation 3278 'partselect' 'trunc_ln818_304' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_178)   --->   "%trunc_ln818_305 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1845, i32 16, i32 47"   --->   Operation 3279 'partselect' 'trunc_ln818_305' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_179)   --->   "%trunc_ln818_306 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1847, i32 16, i32 47"   --->   Operation 3280 'partselect' 'trunc_ln818_306' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_180)   --->   "%trunc_ln818_307 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1849, i32 16, i32 47"   --->   Operation 3281 'partselect' 'trunc_ln818_307' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_181)   --->   "%trunc_ln818_308 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1851, i32 16, i32 47"   --->   Operation 3282 'partselect' 'trunc_ln818_308' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_182)   --->   "%trunc_ln818_309 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1853, i32 16, i32 47"   --->   Operation 3283 'partselect' 'trunc_ln818_309' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_183)   --->   "%trunc_ln818_310 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1855, i32 16, i32 47"   --->   Operation 3284 'partselect' 'trunc_ln818_310' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_184)   --->   "%trunc_ln818_311 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1857, i32 16, i32 47"   --->   Operation 3285 'partselect' 'trunc_ln818_311' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_185)   --->   "%trunc_ln818_312 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1859, i32 16, i32 47"   --->   Operation 3286 'partselect' 'trunc_ln818_312' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_186)   --->   "%trunc_ln818_313 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1861, i32 16, i32 47"   --->   Operation 3287 'partselect' 'trunc_ln818_313' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_187)   --->   "%trunc_ln818_314 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1863, i32 16, i32 47"   --->   Operation 3288 'partselect' 'trunc_ln818_314' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_188)   --->   "%trunc_ln818_315 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1865, i32 16, i32 47"   --->   Operation 3289 'partselect' 'trunc_ln818_315' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_189)   --->   "%trunc_ln818_316 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1867, i32 16, i32 47"   --->   Operation 3290 'partselect' 'trunc_ln818_316' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3291 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V = add i32 %tmpres_V_510, i32 %trunc_ln"   --->   Operation 3291 'add' 'inputacc_h_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3292 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_127 = add i32 %tmpres_V_511, i32 %trunc_ln818_s"   --->   Operation 3292 'add' 'inputacc_h_V_127' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3293 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_128 = add i32 %tmpres_V_512, i32 %trunc_ln818_255"   --->   Operation 3293 'add' 'inputacc_h_V_128' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3294 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_129 = add i32 %tmpres_V_513, i32 %trunc_ln818_256"   --->   Operation 3294 'add' 'inputacc_h_V_129' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3295 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_130 = add i32 %tmpres_V_514, i32 %trunc_ln818_257"   --->   Operation 3295 'add' 'inputacc_h_V_130' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3296 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_131 = add i32 %tmpres_V_515, i32 %trunc_ln818_258"   --->   Operation 3296 'add' 'inputacc_h_V_131' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3297 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_132 = add i32 %tmpres_V_516, i32 %trunc_ln818_259"   --->   Operation 3297 'add' 'inputacc_h_V_132' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3298 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_133 = add i32 %tmpres_V_517, i32 %trunc_ln818_260"   --->   Operation 3298 'add' 'inputacc_h_V_133' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3299 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_134 = add i32 %tmpres_V_518, i32 %trunc_ln818_261"   --->   Operation 3299 'add' 'inputacc_h_V_134' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3300 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_135 = add i32 %tmpres_V_519, i32 %trunc_ln818_262"   --->   Operation 3300 'add' 'inputacc_h_V_135' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3301 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_136 = add i32 %tmpres_V_520, i32 %trunc_ln818_263"   --->   Operation 3301 'add' 'inputacc_h_V_136' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3302 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_137 = add i32 %tmpres_V_521, i32 %trunc_ln818_264"   --->   Operation 3302 'add' 'inputacc_h_V_137' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3303 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_138 = add i32 %tmpres_V_522, i32 %trunc_ln818_265"   --->   Operation 3303 'add' 'inputacc_h_V_138' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3304 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_139 = add i32 %tmpres_V_523, i32 %trunc_ln818_266"   --->   Operation 3304 'add' 'inputacc_h_V_139' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3305 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_140 = add i32 %tmpres_V_524, i32 %trunc_ln818_267"   --->   Operation 3305 'add' 'inputacc_h_V_140' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3306 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_141 = add i32 %tmpres_V_525, i32 %trunc_ln818_268"   --->   Operation 3306 'add' 'inputacc_h_V_141' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3307 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_142 = add i32 %tmpres_V_526, i32 %trunc_ln818_269"   --->   Operation 3307 'add' 'inputacc_h_V_142' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3308 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_143 = add i32 %tmpres_V_527, i32 %trunc_ln818_270"   --->   Operation 3308 'add' 'inputacc_h_V_143' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3309 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_144 = add i32 %tmpres_V_528, i32 %trunc_ln818_271"   --->   Operation 3309 'add' 'inputacc_h_V_144' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3310 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_145 = add i32 %tmpres_V_529, i32 %trunc_ln818_272"   --->   Operation 3310 'add' 'inputacc_h_V_145' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3311 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_146 = add i32 %tmpres_V_530, i32 %trunc_ln818_273"   --->   Operation 3311 'add' 'inputacc_h_V_146' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3312 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_147 = add i32 %tmpres_V_531, i32 %trunc_ln818_274"   --->   Operation 3312 'add' 'inputacc_h_V_147' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3313 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_148 = add i32 %tmpres_V_532, i32 %trunc_ln818_275"   --->   Operation 3313 'add' 'inputacc_h_V_148' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3314 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_149 = add i32 %tmpres_V_533, i32 %trunc_ln818_276"   --->   Operation 3314 'add' 'inputacc_h_V_149' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3315 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_150 = add i32 %tmpres_V_534, i32 %trunc_ln818_277"   --->   Operation 3315 'add' 'inputacc_h_V_150' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3316 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_151 = add i32 %tmpres_V_535, i32 %trunc_ln818_278"   --->   Operation 3316 'add' 'inputacc_h_V_151' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3317 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_152 = add i32 %tmpres_V_536, i32 %trunc_ln818_279"   --->   Operation 3317 'add' 'inputacc_h_V_152' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3318 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_153 = add i32 %tmpres_V_537, i32 %trunc_ln818_280"   --->   Operation 3318 'add' 'inputacc_h_V_153' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3319 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_154 = add i32 %tmpres_V_538, i32 %trunc_ln818_281"   --->   Operation 3319 'add' 'inputacc_h_V_154' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3320 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_155 = add i32 %tmpres_V_539, i32 %trunc_ln818_282"   --->   Operation 3320 'add' 'inputacc_h_V_155' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3321 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_156 = add i32 %tmpres_V_540, i32 %trunc_ln818_283"   --->   Operation 3321 'add' 'inputacc_h_V_156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3322 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_157 = add i32 %tmpres_V_541, i32 %trunc_ln818_284"   --->   Operation 3322 'add' 'inputacc_h_V_157' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3323 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_158 = add i32 %tmpres_V_542, i32 %trunc_ln818_285"   --->   Operation 3323 'add' 'inputacc_h_V_158' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3324 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_159 = add i32 %tmpres_V_543, i32 %trunc_ln818_286"   --->   Operation 3324 'add' 'inputacc_h_V_159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3325 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_160 = add i32 %tmpres_V_544, i32 %trunc_ln818_287"   --->   Operation 3325 'add' 'inputacc_h_V_160' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3326 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_161 = add i32 %tmpres_V_545, i32 %trunc_ln818_288"   --->   Operation 3326 'add' 'inputacc_h_V_161' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3327 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_162 = add i32 %tmpres_V_546, i32 %trunc_ln818_289"   --->   Operation 3327 'add' 'inputacc_h_V_162' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3328 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_163 = add i32 %tmpres_V_547, i32 %trunc_ln818_290"   --->   Operation 3328 'add' 'inputacc_h_V_163' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3329 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_164 = add i32 %tmpres_V_548, i32 %trunc_ln818_291"   --->   Operation 3329 'add' 'inputacc_h_V_164' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3330 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_165 = add i32 %tmpres_V_549, i32 %trunc_ln818_292"   --->   Operation 3330 'add' 'inputacc_h_V_165' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3331 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_166 = add i32 %tmpres_V_550, i32 %trunc_ln818_293"   --->   Operation 3331 'add' 'inputacc_h_V_166' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3332 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_167 = add i32 %tmpres_V_551, i32 %trunc_ln818_294"   --->   Operation 3332 'add' 'inputacc_h_V_167' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3333 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_168 = add i32 %tmpres_V_552, i32 %trunc_ln818_295"   --->   Operation 3333 'add' 'inputacc_h_V_168' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3334 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_169 = add i32 %tmpres_V_553, i32 %trunc_ln818_296"   --->   Operation 3334 'add' 'inputacc_h_V_169' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3335 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_170 = add i32 %tmpres_V_554, i32 %trunc_ln818_297"   --->   Operation 3335 'add' 'inputacc_h_V_170' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3336 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_171 = add i32 %tmpres_V_555, i32 %trunc_ln818_298"   --->   Operation 3336 'add' 'inputacc_h_V_171' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3337 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_172 = add i32 %tmpres_V_556, i32 %trunc_ln818_299"   --->   Operation 3337 'add' 'inputacc_h_V_172' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3338 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_173 = add i32 %tmpres_V_557, i32 %trunc_ln818_300"   --->   Operation 3338 'add' 'inputacc_h_V_173' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3339 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_174 = add i32 %tmpres_V_558, i32 %trunc_ln818_301"   --->   Operation 3339 'add' 'inputacc_h_V_174' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3340 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_175 = add i32 %tmpres_V_559, i32 %trunc_ln818_302"   --->   Operation 3340 'add' 'inputacc_h_V_175' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3341 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_176 = add i32 %tmpres_V_560, i32 %trunc_ln818_303"   --->   Operation 3341 'add' 'inputacc_h_V_176' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3342 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_177 = add i32 %tmpres_V_561, i32 %trunc_ln818_304"   --->   Operation 3342 'add' 'inputacc_h_V_177' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3343 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_178 = add i32 %tmpres_V_562, i32 %trunc_ln818_305"   --->   Operation 3343 'add' 'inputacc_h_V_178' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3344 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_179 = add i32 %tmpres_V_563, i32 %trunc_ln818_306"   --->   Operation 3344 'add' 'inputacc_h_V_179' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3345 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_180 = add i32 %tmpres_V_564, i32 %trunc_ln818_307"   --->   Operation 3345 'add' 'inputacc_h_V_180' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3346 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_181 = add i32 %tmpres_V_565, i32 %trunc_ln818_308"   --->   Operation 3346 'add' 'inputacc_h_V_181' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3347 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_182 = add i32 %tmpres_V_566, i32 %trunc_ln818_309"   --->   Operation 3347 'add' 'inputacc_h_V_182' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3348 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_183 = add i32 %tmpres_V_567, i32 %trunc_ln818_310"   --->   Operation 3348 'add' 'inputacc_h_V_183' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3349 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_184 = add i32 %tmpres_V_568, i32 %trunc_ln818_311"   --->   Operation 3349 'add' 'inputacc_h_V_184' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3350 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_185 = add i32 %tmpres_V_569, i32 %trunc_ln818_312"   --->   Operation 3350 'add' 'inputacc_h_V_185' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3351 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_186 = add i32 %tmpres_V_570, i32 %trunc_ln818_313"   --->   Operation 3351 'add' 'inputacc_h_V_186' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3352 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_187 = add i32 %tmpres_V_571, i32 %trunc_ln818_314"   --->   Operation 3352 'add' 'inputacc_h_V_187' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3353 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_188 = add i32 %tmpres_V_572, i32 %trunc_ln818_315"   --->   Operation 3353 'add' 'inputacc_h_V_188' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3354 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_189 = add i32 %tmpres_V_573, i32 %trunc_ln818_316"   --->   Operation 3354 'add' 'inputacc_h_V_189' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3355 [1/1] (0.00ns)   --->   "%br_ln485 = br void %for.body.i.i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3355 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.75>
ST_41 : Operation 3356 [1/1] (0.00ns)   --->   "%ii_3 = load i7 %ii"   --->   Operation 3356 'load' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3357 [1/1] (0.59ns)   --->   "%icmp_ln485 = icmp_eq  i7 %ii_3, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3357 'icmp' 'icmp_ln485' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3358 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 3358 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3359 [1/1] (0.70ns)   --->   "%add_ln485 = add i7 %ii_3, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3359 'add' 'add_ln485' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3360 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %for.body.i.i.split_ifconv, void %_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE18hard_tanh_config19E10activationEPS5_PS6_.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3360 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3361 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i7 %ii_3"   --->   Operation 3361 'trunc' 'trunc_ln1273' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_41 : Operation 3362 [1/1] (0.75ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.64i32.i6, i32 %inputacc_h_V, i32 %inputacc_h_V_127, i32 %inputacc_h_V_128, i32 %inputacc_h_V_129, i32 %inputacc_h_V_130, i32 %inputacc_h_V_131, i32 %inputacc_h_V_132, i32 %inputacc_h_V_133, i32 %inputacc_h_V_134, i32 %inputacc_h_V_135, i32 %inputacc_h_V_136, i32 %inputacc_h_V_137, i32 %inputacc_h_V_138, i32 %inputacc_h_V_139, i32 %inputacc_h_V_140, i32 %inputacc_h_V_141, i32 %inputacc_h_V_142, i32 %inputacc_h_V_143, i32 %inputacc_h_V_144, i32 %inputacc_h_V_145, i32 %inputacc_h_V_146, i32 %inputacc_h_V_147, i32 %inputacc_h_V_148, i32 %inputacc_h_V_149, i32 %inputacc_h_V_150, i32 %inputacc_h_V_151, i32 %inputacc_h_V_152, i32 %inputacc_h_V_153, i32 %inputacc_h_V_154, i32 %inputacc_h_V_155, i32 %inputacc_h_V_156, i32 %inputacc_h_V_157, i32 %inputacc_h_V_158, i32 %inputacc_h_V_159, i32 %inputacc_h_V_160, i32 %inputacc_h_V_161, i32 %inputacc_h_V_162, i32 %inputacc_h_V_163, i32 %inputacc_h_V_164, i32 %inputacc_h_V_165, i32 %inputacc_h_V_166, i32 %inputacc_h_V_167, i32 %inputacc_h_V_168, i32 %inputacc_h_V_169, i32 %inputacc_h_V_170, i32 %inputacc_h_V_171, i32 %inputacc_h_V_172, i32 %inputacc_h_V_173, i32 %inputacc_h_V_174, i32 %inputacc_h_V_175, i32 %inputacc_h_V_176, i32 %inputacc_h_V_177, i32 %inputacc_h_V_178, i32 %inputacc_h_V_179, i32 %inputacc_h_V_180, i32 %inputacc_h_V_181, i32 %inputacc_h_V_182, i32 %inputacc_h_V_183, i32 %inputacc_h_V_184, i32 %inputacc_h_V_185, i32 %inputacc_h_V_186, i32 %inputacc_h_V_187, i32 %inputacc_h_V_188, i32 %inputacc_h_V_189, i6 %trunc_ln1273"   --->   Operation 3362 'mux' 'tmp_s' <Predicate = (!icmp_ln485)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3363 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i32 %tmp_s"   --->   Operation 3363 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_41 : Operation 3364 [2/2] (0.68ns)   --->   "%r_V_1869 = load i6 %qh_state_V_addr"   --->   Operation 3364 'load' 'r_V_1869' <Predicate = (icmp_ln485)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_41 : Operation 3365 [2/2] (0.68ns)   --->   "%r_V_1872 = load i6 %qh_state_V_addr_127"   --->   Operation 3365 'load' 'r_V_1872' <Predicate = (icmp_ln485)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 2.90>
ST_42 : Operation 3366 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_s, i1 0"   --->   Operation 3366 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln1270_573 = sext i33 %r_V"   --->   Operation 3367 'sext' 'sext_ln1270_573' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3368 [1/1] (0.00ns)   --->   "%trunc_ln1347_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %trunc_ln1347, i1 0"   --->   Operation 3368 'bitconcatenate' 'trunc_ln1347_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3369 [1/1] (0.89ns)   --->   "%ret_V_657 = add i34 %sext_ln1270_573, i34 131072"   --->   Operation 3369 'add' 'ret_V_657' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3370 [1/1] (0.80ns)   --->   "%add_ln1347_259 = add i19 %trunc_ln1347_s, i19 131072"   --->   Operation 3370 'add' 'add_ln1347_259' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3371 [1/1] (0.90ns)   --->   "%icmp_ln1649 = icmp_sgt  i34 %ret_V_657, i34 262144"   --->   Operation 3371 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_V_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ret_V_657, i32 33"   --->   Operation 3372 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_V_3)   --->   "%select_ln487 = select i1 %icmp_ln1649, i19 262144, i19 0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:487]   --->   Operation 3373 'select' 'select_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_V_3)   --->   "%or_ln487 = or i1 %icmp_ln1649, i1 %tmp" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:487]   --->   Operation 3374 'or' 'or_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3375 [1/1] (0.31ns) (out node of the LUT)   --->   "%sigmoid_V_3 = select i1 %or_ln487, i19 %select_ln487, i19 %add_ln1347_259"   --->   Operation 3375 'select' 'sigmoid_V_3' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2692)   --->   "%trunc_ln818_381 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sigmoid_V_3, i32 2, i32 17"   --->   Operation 3376 'partselect' 'trunc_ln818_381' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2692)   --->   "%p_Result_5498 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_3, i32 2"   --->   Operation 3377 'bitselect' 'p_Result_5498' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2692)   --->   "%p_Val2_2691 = xor i16 %trunc_ln818_381, i16 32768"   --->   Operation 3378 'xor' 'p_Val2_2691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2692)   --->   "%p_Result_5757 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_3, i32 1"   --->   Operation 3379 'bitselect' 'p_Result_5757' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3380 [1/1] (0.00ns)   --->   "%tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_3, i32 17"   --->   Operation 3380 'bitselect' 'tmp_2824' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2692)   --->   "%and_ln374_762 = and i1 %p_Result_5498, i1 %p_Result_5757"   --->   Operation 3381 'and' 'and_ln374_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2692)   --->   "%zext_ln377_762 = zext i1 %and_ln374_762"   --->   Operation 3382 'zext' 'zext_ln377_762' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3383 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2692 = add i16 %p_Val2_2691, i16 %zext_ln377_762"   --->   Operation 3383 'add' 'p_Val2_2692' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3384 [1/1] (0.00ns)   --->   "%p_Result_5759 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2692, i32 15"   --->   Operation 3384 'bitselect' 'p_Result_5759' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 3385 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:430]   --->   Operation 3385 'specloopname' 'specloopname_ln430' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3386 [1/1] (0.00ns)   --->   "%r_V_2060 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %sigmoid_V_3, i1 0"   --->   Operation 3386 'bitconcatenate' 'r_V_2060' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3387 [1/1] (0.80ns)   --->   "%ret_V_658 = add i20 %r_V_2060, i20 786432"   --->   Operation 3387 'add' 'ret_V_658' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3388 [1/1] (0.00ns)   --->   "%p_Result_5756 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_658, i32 19"   --->   Operation 3388 'bitselect' 'p_Result_5756' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_700)   --->   "%p_Result_5758 = xor i1 %tmp_2824, i1 1"   --->   Operation 3389 'xor' 'p_Result_5758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3390 [1/1] (0.12ns)   --->   "%xor_ln896_1214 = xor i1 %p_Result_5759, i1 1"   --->   Operation 3390 'xor' 'xor_ln896_1214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3391 [1/1] (0.00ns)   --->   "%Range2_all_ones = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_658, i32 19"   --->   Operation 3391 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node overflow_700)   --->   "%or_ln888 = or i1 %p_Result_5759, i1 %tmp_2824"   --->   Operation 3392 'or' 'or_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_700)   --->   "%tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_658, i32 19"   --->   Operation 3393 'bitselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_700)   --->   "%xor_ln890 = xor i1 %tmp_2827, i1 1"   --->   Operation 3394 'xor' 'xor_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_700)   --->   "%or_ln890 = or i1 %tmp_2824, i1 %xor_ln890"   --->   Operation 3395 'or' 'or_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_700)   --->   "%or_ln890_3 = or i1 %or_ln890, i1 %p_Result_5759"   --->   Operation 3396 'or' 'or_ln890_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_700)   --->   "%deleted_ones_508 = and i1 %Range2_all_ones, i1 %or_ln890_3"   --->   Operation 3397 'and' 'deleted_ones_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_700)   --->   "%and_ln891_129 = and i1 %Range2_all_ones, i1 %xor_ln896_1214"   --->   Operation 3398 'and' 'and_ln891_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_700)   --->   "%and_ln891 = and i1 %and_ln891_129, i1 %p_Result_5758"   --->   Operation 3399 'and' 'and_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node overflow_700)   --->   "%xor_ln895_832 = xor i1 %Range2_all_ones, i1 %or_ln888"   --->   Operation 3400 'xor' 'xor_ln895_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node overflow_700)   --->   "%xor_ln895_830 = xor i1 %xor_ln895_832, i1 1"   --->   Operation 3401 'xor' 'xor_ln895_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node overflow_700)   --->   "%or_ln895_700 = or i1 %p_Result_5759, i1 %xor_ln895_830"   --->   Operation 3402 'or' 'or_ln895_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node overflow_700)   --->   "%xor_ln895_831 = xor i1 %p_Result_5756, i1 1"   --->   Operation 3403 'xor' 'xor_ln895_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3404 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_700 = and i1 %or_ln895_700, i1 %xor_ln895_831"   --->   Operation 3404 'and' 'overflow_700' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_700)   --->   "%xor_ln896_1215 = xor i1 %deleted_ones_508, i1 1"   --->   Operation 3405 'xor' 'xor_ln896_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3406 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln896_700 = or i1 %xor_ln896_1214, i1 %xor_ln896_1215"   --->   Operation 3406 'or' 'or_ln896_700' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_700)   --->   "%xor_ln896_1216 = xor i1 %and_ln891, i1 %or_ln896_700"   --->   Operation 3407 'xor' 'xor_ln896_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_700)   --->   "%underflow_700 = and i1 %xor_ln896_1216, i1 %p_Result_5756"   --->   Operation 3408 'and' 'underflow_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node tmpres_h_V)   --->   "%select_ln346_830 = select i1 %overflow_700, i16 32767, i16 32768"   --->   Operation 3409 'select' 'select_ln346_830' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3410 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_700 = or i1 %overflow_700, i1 %underflow_700"   --->   Operation 3410 'or' 'or_ln346_700' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3411 [1/1] (0.24ns) (out node of the LUT)   --->   "%tmpres_h_V = select i1 %or_ln346_700, i16 %select_ln346_830, i16 %p_Val2_2692"   --->   Operation 3411 'select' 'tmpres_h_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3412 [1/1] (0.34ns)   --->   "%switch_ln491 = switch i6 %trunc_ln1273, void %arrayidx9.i.i710.case.63, i6 0, void %arrayidx9.i.i710.case.0, i6 1, void %arrayidx9.i.i710.case.1, i6 2, void %arrayidx9.i.i710.case.2, i6 3, void %arrayidx9.i.i710.case.3, i6 4, void %arrayidx9.i.i710.case.4, i6 5, void %arrayidx9.i.i710.case.5, i6 6, void %arrayidx9.i.i710.case.6, i6 7, void %arrayidx9.i.i710.case.7, i6 8, void %arrayidx9.i.i710.case.8, i6 9, void %arrayidx9.i.i710.case.9, i6 10, void %arrayidx9.i.i710.case.10, i6 11, void %arrayidx9.i.i710.case.11, i6 12, void %arrayidx9.i.i710.case.12, i6 13, void %arrayidx9.i.i710.case.13, i6 14, void %arrayidx9.i.i710.case.14, i6 15, void %arrayidx9.i.i710.case.15, i6 16, void %arrayidx9.i.i710.case.16, i6 17, void %arrayidx9.i.i710.case.17, i6 18, void %arrayidx9.i.i710.case.18, i6 19, void %arrayidx9.i.i710.case.19, i6 20, void %arrayidx9.i.i710.case.20, i6 21, void %arrayidx9.i.i710.case.21, i6 22, void %arrayidx9.i.i710.case.22, i6 23, void %arrayidx9.i.i710.case.23, i6 24, void %arrayidx9.i.i710.case.24, i6 25, void %arrayidx9.i.i710.case.25, i6 26, void %arrayidx9.i.i710.case.26, i6 27, void %arrayidx9.i.i710.case.27, i6 28, void %arrayidx9.i.i710.case.28, i6 29, void %arrayidx9.i.i710.case.29, i6 30, void %arrayidx9.i.i710.case.30, i6 31, void %arrayidx9.i.i710.case.31, i6 32, void %arrayidx9.i.i710.case.32, i6 33, void %arrayidx9.i.i710.case.33, i6 34, void %arrayidx9.i.i710.case.34, i6 35, void %arrayidx9.i.i710.case.35, i6 36, void %arrayidx9.i.i710.case.36, i6 37, void %arrayidx9.i.i710.case.37, i6 38, void %arrayidx9.i.i710.case.38, i6 39, void %arrayidx9.i.i710.case.39, i6 40, void %arrayidx9.i.i710.case.40, i6 41, void %arrayidx9.i.i710.case.41, i6 42, void %arrayidx9.i.i710.case.42, i6 43, void %arrayidx9.i.i710.case.43, i6 44, void %arrayidx9.i.i710.case.44, i6 45, void %arrayidx9.i.i710.case.45, i6 46, void %arrayidx9.i.i710.case.46, i6 47, void %arrayidx9.i.i710.case.47, i6 48, void %arrayidx9.i.i710.case.48, i6 49, void %arrayidx9.i.i710.case.49, i6 50, void %arrayidx9.i.i710.case.50, i6 51, void %arrayidx9.i.i710.case.51, i6 52, void %arrayidx9.i.i710.case.52, i6 53, void %arrayidx9.i.i710.case.53, i6 54, void %arrayidx9.i.i710.case.54, i6 55, void %arrayidx9.i.i710.case.55, i6 56, void %arrayidx9.i.i710.case.56, i6 57, void %arrayidx9.i.i710.case.57, i6 58, void %arrayidx9.i.i710.case.58, i6 59, void %arrayidx9.i.i710.case.59, i6 60, void %arrayidx9.i.i710.case.60, i6 61, void %arrayidx9.i.i710.case.61, i6 62, void %for.body.i.i.split_ifconv.arrayidx9.i.i710.exit_crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3412 'switch' 'switch_ln491' <Predicate = true> <Delay = 0.34>
ST_43 : Operation 3413 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1738" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3413 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 62)> <Delay = 0.00>
ST_43 : Operation 3414 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3414 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 62)> <Delay = 0.00>
ST_43 : Operation 3415 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1737" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3415 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 61)> <Delay = 0.00>
ST_43 : Operation 3416 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3416 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 61)> <Delay = 0.00>
ST_43 : Operation 3417 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1736" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3417 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 60)> <Delay = 0.00>
ST_43 : Operation 3418 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3418 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 60)> <Delay = 0.00>
ST_43 : Operation 3419 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1735" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3419 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 59)> <Delay = 0.00>
ST_43 : Operation 3420 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3420 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 59)> <Delay = 0.00>
ST_43 : Operation 3421 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1734" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3421 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 58)> <Delay = 0.00>
ST_43 : Operation 3422 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3422 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 58)> <Delay = 0.00>
ST_43 : Operation 3423 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1733" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3423 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 57)> <Delay = 0.00>
ST_43 : Operation 3424 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3424 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 57)> <Delay = 0.00>
ST_43 : Operation 3425 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1732" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3425 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 56)> <Delay = 0.00>
ST_43 : Operation 3426 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3426 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 56)> <Delay = 0.00>
ST_43 : Operation 3427 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1731" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3427 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 55)> <Delay = 0.00>
ST_43 : Operation 3428 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3428 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 55)> <Delay = 0.00>
ST_43 : Operation 3429 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1730" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3429 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 54)> <Delay = 0.00>
ST_43 : Operation 3430 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3430 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 54)> <Delay = 0.00>
ST_43 : Operation 3431 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1729" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3431 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 53)> <Delay = 0.00>
ST_43 : Operation 3432 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3432 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 53)> <Delay = 0.00>
ST_43 : Operation 3433 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1728" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3433 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 52)> <Delay = 0.00>
ST_43 : Operation 3434 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3434 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 52)> <Delay = 0.00>
ST_43 : Operation 3435 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1727" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3435 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 51)> <Delay = 0.00>
ST_43 : Operation 3436 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3436 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 51)> <Delay = 0.00>
ST_43 : Operation 3437 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1726" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3437 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 50)> <Delay = 0.00>
ST_43 : Operation 3438 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3438 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 50)> <Delay = 0.00>
ST_43 : Operation 3439 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1725" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3439 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 49)> <Delay = 0.00>
ST_43 : Operation 3440 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3440 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 49)> <Delay = 0.00>
ST_43 : Operation 3441 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1724" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3441 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 48)> <Delay = 0.00>
ST_43 : Operation 3442 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3442 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 48)> <Delay = 0.00>
ST_43 : Operation 3443 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1723" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3443 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 47)> <Delay = 0.00>
ST_43 : Operation 3444 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3444 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 47)> <Delay = 0.00>
ST_43 : Operation 3445 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1722" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3445 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 46)> <Delay = 0.00>
ST_43 : Operation 3446 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3446 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 46)> <Delay = 0.00>
ST_43 : Operation 3447 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1721" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3447 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 45)> <Delay = 0.00>
ST_43 : Operation 3448 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3448 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 45)> <Delay = 0.00>
ST_43 : Operation 3449 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1720" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3449 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 44)> <Delay = 0.00>
ST_43 : Operation 3450 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3450 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 44)> <Delay = 0.00>
ST_43 : Operation 3451 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1719" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3451 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 43)> <Delay = 0.00>
ST_43 : Operation 3452 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3452 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 43)> <Delay = 0.00>
ST_43 : Operation 3453 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1718" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3453 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 42)> <Delay = 0.00>
ST_43 : Operation 3454 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3454 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 42)> <Delay = 0.00>
ST_43 : Operation 3455 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1717" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3455 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 41)> <Delay = 0.00>
ST_43 : Operation 3456 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3456 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 41)> <Delay = 0.00>
ST_43 : Operation 3457 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1716" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3457 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 40)> <Delay = 0.00>
ST_43 : Operation 3458 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3458 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 40)> <Delay = 0.00>
ST_43 : Operation 3459 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1715" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3459 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 39)> <Delay = 0.00>
ST_43 : Operation 3460 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3460 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 39)> <Delay = 0.00>
ST_43 : Operation 3461 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1714" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3461 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 38)> <Delay = 0.00>
ST_43 : Operation 3462 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3462 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 38)> <Delay = 0.00>
ST_43 : Operation 3463 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1713" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3463 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 37)> <Delay = 0.00>
ST_43 : Operation 3464 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3464 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 37)> <Delay = 0.00>
ST_43 : Operation 3465 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1712" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3465 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 36)> <Delay = 0.00>
ST_43 : Operation 3466 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3466 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 36)> <Delay = 0.00>
ST_43 : Operation 3467 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1711" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3467 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 35)> <Delay = 0.00>
ST_43 : Operation 3468 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3468 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 35)> <Delay = 0.00>
ST_43 : Operation 3469 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1710" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3469 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 34)> <Delay = 0.00>
ST_43 : Operation 3470 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3470 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 34)> <Delay = 0.00>
ST_43 : Operation 3471 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1709" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3471 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 33)> <Delay = 0.00>
ST_43 : Operation 3472 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3472 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 33)> <Delay = 0.00>
ST_43 : Operation 3473 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1708" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3473 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 32)> <Delay = 0.00>
ST_43 : Operation 3474 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3474 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 32)> <Delay = 0.00>
ST_43 : Operation 3475 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1707" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3475 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 31)> <Delay = 0.00>
ST_43 : Operation 3476 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3476 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 31)> <Delay = 0.00>
ST_43 : Operation 3477 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1706" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3477 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 30)> <Delay = 0.00>
ST_43 : Operation 3478 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3478 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 30)> <Delay = 0.00>
ST_43 : Operation 3479 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1705" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3479 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 29)> <Delay = 0.00>
ST_43 : Operation 3480 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3480 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 29)> <Delay = 0.00>
ST_43 : Operation 3481 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1704" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3481 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 28)> <Delay = 0.00>
ST_43 : Operation 3482 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3482 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 28)> <Delay = 0.00>
ST_43 : Operation 3483 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1703" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3483 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 27)> <Delay = 0.00>
ST_43 : Operation 3484 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3484 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 27)> <Delay = 0.00>
ST_43 : Operation 3485 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1702" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3485 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 26)> <Delay = 0.00>
ST_43 : Operation 3486 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3486 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 26)> <Delay = 0.00>
ST_43 : Operation 3487 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1701" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3487 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 25)> <Delay = 0.00>
ST_43 : Operation 3488 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3488 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 25)> <Delay = 0.00>
ST_43 : Operation 3489 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1700" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3489 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 24)> <Delay = 0.00>
ST_43 : Operation 3490 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3490 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 24)> <Delay = 0.00>
ST_43 : Operation 3491 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1699" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3491 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 23)> <Delay = 0.00>
ST_43 : Operation 3492 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3492 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 23)> <Delay = 0.00>
ST_43 : Operation 3493 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1698" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3493 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 22)> <Delay = 0.00>
ST_43 : Operation 3494 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3494 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 22)> <Delay = 0.00>
ST_43 : Operation 3495 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1697" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3495 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 21)> <Delay = 0.00>
ST_43 : Operation 3496 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3496 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 21)> <Delay = 0.00>
ST_43 : Operation 3497 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1696" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3497 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 20)> <Delay = 0.00>
ST_43 : Operation 3498 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3498 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 20)> <Delay = 0.00>
ST_43 : Operation 3499 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1695" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3499 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 19)> <Delay = 0.00>
ST_43 : Operation 3500 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3500 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 19)> <Delay = 0.00>
ST_43 : Operation 3501 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1694" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3501 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 18)> <Delay = 0.00>
ST_43 : Operation 3502 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3502 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 18)> <Delay = 0.00>
ST_43 : Operation 3503 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1693" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3503 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 17)> <Delay = 0.00>
ST_43 : Operation 3504 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3504 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 17)> <Delay = 0.00>
ST_43 : Operation 3505 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1692" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3505 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 16)> <Delay = 0.00>
ST_43 : Operation 3506 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3506 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 16)> <Delay = 0.00>
ST_43 : Operation 3507 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1691" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3507 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 15)> <Delay = 0.00>
ST_43 : Operation 3508 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3508 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 15)> <Delay = 0.00>
ST_43 : Operation 3509 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1690" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3509 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 14)> <Delay = 0.00>
ST_43 : Operation 3510 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3510 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 14)> <Delay = 0.00>
ST_43 : Operation 3511 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1689" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3511 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 13)> <Delay = 0.00>
ST_43 : Operation 3512 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3512 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 13)> <Delay = 0.00>
ST_43 : Operation 3513 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1688" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3513 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 12)> <Delay = 0.00>
ST_43 : Operation 3514 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3514 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 12)> <Delay = 0.00>
ST_43 : Operation 3515 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1687" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3515 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 11)> <Delay = 0.00>
ST_43 : Operation 3516 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3516 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 11)> <Delay = 0.00>
ST_43 : Operation 3517 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1686" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3517 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 10)> <Delay = 0.00>
ST_43 : Operation 3518 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3518 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 10)> <Delay = 0.00>
ST_43 : Operation 3519 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1685" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3519 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 9)> <Delay = 0.00>
ST_43 : Operation 3520 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3520 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 9)> <Delay = 0.00>
ST_43 : Operation 3521 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1684" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3521 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 8)> <Delay = 0.00>
ST_43 : Operation 3522 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3522 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 8)> <Delay = 0.00>
ST_43 : Operation 3523 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1683" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3523 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 7)> <Delay = 0.00>
ST_43 : Operation 3524 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3524 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 7)> <Delay = 0.00>
ST_43 : Operation 3525 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1682" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3525 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 6)> <Delay = 0.00>
ST_43 : Operation 3526 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3526 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 6)> <Delay = 0.00>
ST_43 : Operation 3527 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1681" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3527 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 5)> <Delay = 0.00>
ST_43 : Operation 3528 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3528 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 5)> <Delay = 0.00>
ST_43 : Operation 3529 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1680" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3529 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 4)> <Delay = 0.00>
ST_43 : Operation 3530 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3530 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 4)> <Delay = 0.00>
ST_43 : Operation 3531 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1679" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3531 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 3)> <Delay = 0.00>
ST_43 : Operation 3532 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3532 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 3)> <Delay = 0.00>
ST_43 : Operation 3533 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1678" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3533 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 2)> <Delay = 0.00>
ST_43 : Operation 3534 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3534 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 2)> <Delay = 0.00>
ST_43 : Operation 3535 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1612" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3535 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 1)> <Delay = 0.00>
ST_43 : Operation 3536 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3536 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 1)> <Delay = 0.00>
ST_43 : Operation 3537 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1611" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3537 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 0)> <Delay = 0.00>
ST_43 : Operation 3538 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3538 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 0)> <Delay = 0.00>
ST_43 : Operation 3539 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1739" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3539 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 63)> <Delay = 0.00>
ST_43 : Operation 3540 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3540 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 63)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.38>
ST_44 : Operation 3541 [1/1] (0.38ns)   --->   "%store_ln485 = store i7 %add_ln485, i7 %ii" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3541 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>
ST_44 : Operation 3542 [1/1] (0.00ns)   --->   "%br_ln485 = br void %for.body.i.i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3542 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>

State 45 <SV = 41> <Delay = 0.68>
ST_45 : Operation 3543 [1/2] (0.68ns)   --->   "%r_V_1869 = load i6 %qh_state_V_addr"   --->   Operation 3543 'load' 'r_V_1869' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_45 : Operation 3544 [1/2] (0.68ns)   --->   "%r_V_1872 = load i6 %qh_state_V_addr_127"   --->   Operation 3544 'load' 'r_V_1872' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_45 : Operation 3545 [2/2] (0.68ns)   --->   "%r_V_1875 = load i6 %qh_state_V_addr_128"   --->   Operation 3545 'load' 'r_V_1875' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_45 : Operation 3546 [2/2] (0.68ns)   --->   "%r_V_1878 = load i6 %qh_state_V_addr_129"   --->   Operation 3546 'load' 'r_V_1878' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 46 <SV = 42> <Delay = 0.68>
ST_46 : Operation 3547 [1/2] (0.68ns)   --->   "%r_V_1875 = load i6 %qh_state_V_addr_128"   --->   Operation 3547 'load' 'r_V_1875' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_46 : Operation 3548 [1/2] (0.68ns)   --->   "%r_V_1878 = load i6 %qh_state_V_addr_129"   --->   Operation 3548 'load' 'r_V_1878' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_46 : Operation 3549 [2/2] (0.68ns)   --->   "%r_V_1881 = load i6 %qh_state_V_addr_130"   --->   Operation 3549 'load' 'r_V_1881' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_46 : Operation 3550 [2/2] (0.68ns)   --->   "%r_V_1884 = load i6 %qh_state_V_addr_131"   --->   Operation 3550 'load' 'r_V_1884' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 47 <SV = 43> <Delay = 0.68>
ST_47 : Operation 3551 [1/2] (0.68ns)   --->   "%r_V_1881 = load i6 %qh_state_V_addr_130"   --->   Operation 3551 'load' 'r_V_1881' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_47 : Operation 3552 [1/2] (0.68ns)   --->   "%r_V_1884 = load i6 %qh_state_V_addr_131"   --->   Operation 3552 'load' 'r_V_1884' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_47 : Operation 3553 [2/2] (0.68ns)   --->   "%r_V_1887 = load i6 %qh_state_V_addr_132"   --->   Operation 3553 'load' 'r_V_1887' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_47 : Operation 3554 [2/2] (0.68ns)   --->   "%r_V_1890 = load i6 %qh_state_V_addr_133"   --->   Operation 3554 'load' 'r_V_1890' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 48 <SV = 44> <Delay = 0.68>
ST_48 : Operation 3555 [1/2] (0.68ns)   --->   "%r_V_1887 = load i6 %qh_state_V_addr_132"   --->   Operation 3555 'load' 'r_V_1887' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_48 : Operation 3556 [1/2] (0.68ns)   --->   "%r_V_1890 = load i6 %qh_state_V_addr_133"   --->   Operation 3556 'load' 'r_V_1890' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_48 : Operation 3557 [2/2] (0.68ns)   --->   "%r_V_1893 = load i6 %qh_state_V_addr_134"   --->   Operation 3557 'load' 'r_V_1893' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_48 : Operation 3558 [2/2] (0.68ns)   --->   "%r_V_1896 = load i6 %qh_state_V_addr_135"   --->   Operation 3558 'load' 'r_V_1896' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 49 <SV = 45> <Delay = 0.68>
ST_49 : Operation 3559 [1/2] (0.68ns)   --->   "%r_V_1893 = load i6 %qh_state_V_addr_134"   --->   Operation 3559 'load' 'r_V_1893' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_49 : Operation 3560 [1/2] (0.68ns)   --->   "%r_V_1896 = load i6 %qh_state_V_addr_135"   --->   Operation 3560 'load' 'r_V_1896' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_49 : Operation 3561 [2/2] (0.68ns)   --->   "%r_V_1899 = load i6 %qh_state_V_addr_136"   --->   Operation 3561 'load' 'r_V_1899' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_49 : Operation 3562 [2/2] (0.68ns)   --->   "%r_V_1902 = load i6 %qh_state_V_addr_137"   --->   Operation 3562 'load' 'r_V_1902' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 50 <SV = 46> <Delay = 0.68>
ST_50 : Operation 3563 [1/2] (0.68ns)   --->   "%r_V_1899 = load i6 %qh_state_V_addr_136"   --->   Operation 3563 'load' 'r_V_1899' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_50 : Operation 3564 [1/2] (0.68ns)   --->   "%r_V_1902 = load i6 %qh_state_V_addr_137"   --->   Operation 3564 'load' 'r_V_1902' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_50 : Operation 3565 [2/2] (0.68ns)   --->   "%r_V_1905 = load i6 %qh_state_V_addr_138"   --->   Operation 3565 'load' 'r_V_1905' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_50 : Operation 3566 [2/2] (0.68ns)   --->   "%r_V_1908 = load i6 %qh_state_V_addr_139"   --->   Operation 3566 'load' 'r_V_1908' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 51 <SV = 47> <Delay = 0.68>
ST_51 : Operation 3567 [1/2] (0.68ns)   --->   "%r_V_1905 = load i6 %qh_state_V_addr_138"   --->   Operation 3567 'load' 'r_V_1905' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_51 : Operation 3568 [1/2] (0.68ns)   --->   "%r_V_1908 = load i6 %qh_state_V_addr_139"   --->   Operation 3568 'load' 'r_V_1908' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_51 : Operation 3569 [2/2] (0.68ns)   --->   "%r_V_1911 = load i6 %qh_state_V_addr_140"   --->   Operation 3569 'load' 'r_V_1911' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_51 : Operation 3570 [2/2] (0.68ns)   --->   "%r_V_1914 = load i6 %qh_state_V_addr_141"   --->   Operation 3570 'load' 'r_V_1914' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 52 <SV = 48> <Delay = 0.68>
ST_52 : Operation 3571 [1/2] (0.68ns)   --->   "%r_V_1911 = load i6 %qh_state_V_addr_140"   --->   Operation 3571 'load' 'r_V_1911' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_52 : Operation 3572 [1/2] (0.68ns)   --->   "%r_V_1914 = load i6 %qh_state_V_addr_141"   --->   Operation 3572 'load' 'r_V_1914' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_52 : Operation 3573 [2/2] (0.68ns)   --->   "%r_V_1917 = load i6 %qh_state_V_addr_142"   --->   Operation 3573 'load' 'r_V_1917' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_52 : Operation 3574 [2/2] (0.68ns)   --->   "%r_V_1920 = load i6 %qh_state_V_addr_143"   --->   Operation 3574 'load' 'r_V_1920' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 53 <SV = 49> <Delay = 0.68>
ST_53 : Operation 3575 [1/2] (0.68ns)   --->   "%r_V_1917 = load i6 %qh_state_V_addr_142"   --->   Operation 3575 'load' 'r_V_1917' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_53 : Operation 3576 [1/2] (0.68ns)   --->   "%r_V_1920 = load i6 %qh_state_V_addr_143"   --->   Operation 3576 'load' 'r_V_1920' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_53 : Operation 3577 [2/2] (0.68ns)   --->   "%r_V_1923 = load i6 %qh_state_V_addr_144"   --->   Operation 3577 'load' 'r_V_1923' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_53 : Operation 3578 [2/2] (0.68ns)   --->   "%r_V_1926 = load i6 %qh_state_V_addr_145"   --->   Operation 3578 'load' 'r_V_1926' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 54 <SV = 50> <Delay = 0.68>
ST_54 : Operation 3579 [1/2] (0.68ns)   --->   "%r_V_1923 = load i6 %qh_state_V_addr_144"   --->   Operation 3579 'load' 'r_V_1923' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_54 : Operation 3580 [1/2] (0.68ns)   --->   "%r_V_1926 = load i6 %qh_state_V_addr_145"   --->   Operation 3580 'load' 'r_V_1926' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_54 : Operation 3581 [2/2] (0.68ns)   --->   "%r_V_1929 = load i6 %qh_state_V_addr_146"   --->   Operation 3581 'load' 'r_V_1929' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_54 : Operation 3582 [2/2] (0.68ns)   --->   "%r_V_1932 = load i6 %qh_state_V_addr_147"   --->   Operation 3582 'load' 'r_V_1932' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 55 <SV = 51> <Delay = 0.68>
ST_55 : Operation 3583 [1/2] (0.68ns)   --->   "%r_V_1929 = load i6 %qh_state_V_addr_146"   --->   Operation 3583 'load' 'r_V_1929' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_55 : Operation 3584 [1/2] (0.68ns)   --->   "%r_V_1932 = load i6 %qh_state_V_addr_147"   --->   Operation 3584 'load' 'r_V_1932' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_55 : Operation 3585 [2/2] (0.68ns)   --->   "%r_V_1935 = load i6 %qh_state_V_addr_148"   --->   Operation 3585 'load' 'r_V_1935' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_55 : Operation 3586 [2/2] (0.68ns)   --->   "%r_V_1938 = load i6 %qh_state_V_addr_149"   --->   Operation 3586 'load' 'r_V_1938' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 56 <SV = 52> <Delay = 0.68>
ST_56 : Operation 3587 [1/2] (0.68ns)   --->   "%r_V_1935 = load i6 %qh_state_V_addr_148"   --->   Operation 3587 'load' 'r_V_1935' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_56 : Operation 3588 [1/2] (0.68ns)   --->   "%r_V_1938 = load i6 %qh_state_V_addr_149"   --->   Operation 3588 'load' 'r_V_1938' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_56 : Operation 3589 [2/2] (0.68ns)   --->   "%r_V_1941 = load i6 %qh_state_V_addr_150"   --->   Operation 3589 'load' 'r_V_1941' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_56 : Operation 3590 [2/2] (0.68ns)   --->   "%r_V_1944 = load i6 %qh_state_V_addr_151"   --->   Operation 3590 'load' 'r_V_1944' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 57 <SV = 53> <Delay = 0.68>
ST_57 : Operation 3591 [1/2] (0.68ns)   --->   "%r_V_1941 = load i6 %qh_state_V_addr_150"   --->   Operation 3591 'load' 'r_V_1941' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_57 : Operation 3592 [1/2] (0.68ns)   --->   "%r_V_1944 = load i6 %qh_state_V_addr_151"   --->   Operation 3592 'load' 'r_V_1944' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_57 : Operation 3593 [2/2] (0.68ns)   --->   "%r_V_1947 = load i6 %qh_state_V_addr_152"   --->   Operation 3593 'load' 'r_V_1947' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_57 : Operation 3594 [2/2] (0.68ns)   --->   "%r_V_1950 = load i6 %qh_state_V_addr_153"   --->   Operation 3594 'load' 'r_V_1950' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 58 <SV = 54> <Delay = 0.68>
ST_58 : Operation 3595 [1/2] (0.68ns)   --->   "%r_V_1947 = load i6 %qh_state_V_addr_152"   --->   Operation 3595 'load' 'r_V_1947' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_58 : Operation 3596 [1/2] (0.68ns)   --->   "%r_V_1950 = load i6 %qh_state_V_addr_153"   --->   Operation 3596 'load' 'r_V_1950' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_58 : Operation 3597 [2/2] (0.68ns)   --->   "%r_V_1953 = load i6 %qh_state_V_addr_154"   --->   Operation 3597 'load' 'r_V_1953' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_58 : Operation 3598 [2/2] (0.68ns)   --->   "%r_V_1956 = load i6 %qh_state_V_addr_155"   --->   Operation 3598 'load' 'r_V_1956' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 59 <SV = 55> <Delay = 0.68>
ST_59 : Operation 3599 [1/2] (0.68ns)   --->   "%r_V_1953 = load i6 %qh_state_V_addr_154"   --->   Operation 3599 'load' 'r_V_1953' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_59 : Operation 3600 [1/2] (0.68ns)   --->   "%r_V_1956 = load i6 %qh_state_V_addr_155"   --->   Operation 3600 'load' 'r_V_1956' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_59 : Operation 3601 [2/2] (0.68ns)   --->   "%r_V_1959 = load i6 %qh_state_V_addr_156"   --->   Operation 3601 'load' 'r_V_1959' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_59 : Operation 3602 [2/2] (0.68ns)   --->   "%r_V_1962 = load i6 %qh_state_V_addr_157"   --->   Operation 3602 'load' 'r_V_1962' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 60 <SV = 56> <Delay = 0.68>
ST_60 : Operation 3603 [1/2] (0.68ns)   --->   "%r_V_1959 = load i6 %qh_state_V_addr_156"   --->   Operation 3603 'load' 'r_V_1959' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_60 : Operation 3604 [1/2] (0.68ns)   --->   "%r_V_1962 = load i6 %qh_state_V_addr_157"   --->   Operation 3604 'load' 'r_V_1962' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_60 : Operation 3605 [2/2] (0.68ns)   --->   "%r_V_1965 = load i6 %qh_state_V_addr_158"   --->   Operation 3605 'load' 'r_V_1965' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_60 : Operation 3606 [2/2] (0.68ns)   --->   "%r_V_1968 = load i6 %qh_state_V_addr_159"   --->   Operation 3606 'load' 'r_V_1968' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 61 <SV = 57> <Delay = 0.68>
ST_61 : Operation 3607 [1/2] (0.68ns)   --->   "%r_V_1965 = load i6 %qh_state_V_addr_158"   --->   Operation 3607 'load' 'r_V_1965' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_61 : Operation 3608 [1/2] (0.68ns)   --->   "%r_V_1968 = load i6 %qh_state_V_addr_159"   --->   Operation 3608 'load' 'r_V_1968' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_61 : Operation 3609 [2/2] (0.68ns)   --->   "%r_V_1971 = load i6 %qh_state_V_addr_160"   --->   Operation 3609 'load' 'r_V_1971' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_61 : Operation 3610 [2/2] (0.68ns)   --->   "%r_V_1974 = load i6 %qh_state_V_addr_161"   --->   Operation 3610 'load' 'r_V_1974' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 62 <SV = 58> <Delay = 0.68>
ST_62 : Operation 3611 [1/2] (0.68ns)   --->   "%r_V_1971 = load i6 %qh_state_V_addr_160"   --->   Operation 3611 'load' 'r_V_1971' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_62 : Operation 3612 [1/2] (0.68ns)   --->   "%r_V_1974 = load i6 %qh_state_V_addr_161"   --->   Operation 3612 'load' 'r_V_1974' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_62 : Operation 3613 [2/2] (0.68ns)   --->   "%r_V_1977 = load i6 %qh_state_V_addr_162"   --->   Operation 3613 'load' 'r_V_1977' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_62 : Operation 3614 [2/2] (0.68ns)   --->   "%r_V_1980 = load i6 %qh_state_V_addr_163"   --->   Operation 3614 'load' 'r_V_1980' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 63 <SV = 59> <Delay = 0.68>
ST_63 : Operation 3615 [1/2] (0.68ns)   --->   "%r_V_1977 = load i6 %qh_state_V_addr_162"   --->   Operation 3615 'load' 'r_V_1977' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_63 : Operation 3616 [1/2] (0.68ns)   --->   "%r_V_1980 = load i6 %qh_state_V_addr_163"   --->   Operation 3616 'load' 'r_V_1980' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_63 : Operation 3617 [2/2] (0.68ns)   --->   "%r_V_1983 = load i6 %qh_state_V_addr_164"   --->   Operation 3617 'load' 'r_V_1983' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_63 : Operation 3618 [2/2] (0.68ns)   --->   "%r_V_1986 = load i6 %qh_state_V_addr_165"   --->   Operation 3618 'load' 'r_V_1986' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 64 <SV = 60> <Delay = 0.68>
ST_64 : Operation 3619 [1/2] (0.68ns)   --->   "%r_V_1983 = load i6 %qh_state_V_addr_164"   --->   Operation 3619 'load' 'r_V_1983' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_64 : Operation 3620 [1/2] (0.68ns)   --->   "%r_V_1986 = load i6 %qh_state_V_addr_165"   --->   Operation 3620 'load' 'r_V_1986' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_64 : Operation 3621 [2/2] (0.68ns)   --->   "%r_V_1989 = load i6 %qh_state_V_addr_166"   --->   Operation 3621 'load' 'r_V_1989' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_64 : Operation 3622 [2/2] (0.68ns)   --->   "%r_V_1992 = load i6 %qh_state_V_addr_167"   --->   Operation 3622 'load' 'r_V_1992' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 65 <SV = 61> <Delay = 0.68>
ST_65 : Operation 3623 [1/2] (0.68ns)   --->   "%r_V_1989 = load i6 %qh_state_V_addr_166"   --->   Operation 3623 'load' 'r_V_1989' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_65 : Operation 3624 [1/2] (0.68ns)   --->   "%r_V_1992 = load i6 %qh_state_V_addr_167"   --->   Operation 3624 'load' 'r_V_1992' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_65 : Operation 3625 [2/2] (0.68ns)   --->   "%r_V_1995 = load i6 %qh_state_V_addr_168"   --->   Operation 3625 'load' 'r_V_1995' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_65 : Operation 3626 [2/2] (0.68ns)   --->   "%r_V_1998 = load i6 %qh_state_V_addr_169"   --->   Operation 3626 'load' 'r_V_1998' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 66 <SV = 62> <Delay = 0.68>
ST_66 : Operation 3627 [1/2] (0.68ns)   --->   "%r_V_1995 = load i6 %qh_state_V_addr_168"   --->   Operation 3627 'load' 'r_V_1995' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_66 : Operation 3628 [1/2] (0.68ns)   --->   "%r_V_1998 = load i6 %qh_state_V_addr_169"   --->   Operation 3628 'load' 'r_V_1998' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_66 : Operation 3629 [2/2] (0.68ns)   --->   "%r_V_2001 = load i6 %qh_state_V_addr_170"   --->   Operation 3629 'load' 'r_V_2001' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_66 : Operation 3630 [2/2] (0.68ns)   --->   "%r_V_2004 = load i6 %qh_state_V_addr_171"   --->   Operation 3630 'load' 'r_V_2004' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 67 <SV = 63> <Delay = 0.68>
ST_67 : Operation 3631 [1/2] (0.68ns)   --->   "%r_V_2001 = load i6 %qh_state_V_addr_170"   --->   Operation 3631 'load' 'r_V_2001' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_67 : Operation 3632 [1/2] (0.68ns)   --->   "%r_V_2004 = load i6 %qh_state_V_addr_171"   --->   Operation 3632 'load' 'r_V_2004' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_67 : Operation 3633 [2/2] (0.68ns)   --->   "%r_V_2007 = load i6 %qh_state_V_addr_172"   --->   Operation 3633 'load' 'r_V_2007' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_67 : Operation 3634 [2/2] (0.68ns)   --->   "%r_V_2010 = load i6 %qh_state_V_addr_173"   --->   Operation 3634 'load' 'r_V_2010' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 68 <SV = 64> <Delay = 0.68>
ST_68 : Operation 3635 [1/2] (0.68ns)   --->   "%r_V_2007 = load i6 %qh_state_V_addr_172"   --->   Operation 3635 'load' 'r_V_2007' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_68 : Operation 3636 [1/2] (0.68ns)   --->   "%r_V_2010 = load i6 %qh_state_V_addr_173"   --->   Operation 3636 'load' 'r_V_2010' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_68 : Operation 3637 [2/2] (0.68ns)   --->   "%r_V_2013 = load i6 %qh_state_V_addr_174"   --->   Operation 3637 'load' 'r_V_2013' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_68 : Operation 3638 [2/2] (0.68ns)   --->   "%r_V_2016 = load i6 %qh_state_V_addr_175"   --->   Operation 3638 'load' 'r_V_2016' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 69 <SV = 65> <Delay = 0.68>
ST_69 : Operation 3639 [1/2] (0.68ns)   --->   "%r_V_2013 = load i6 %qh_state_V_addr_174"   --->   Operation 3639 'load' 'r_V_2013' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_69 : Operation 3640 [1/2] (0.68ns)   --->   "%r_V_2016 = load i6 %qh_state_V_addr_175"   --->   Operation 3640 'load' 'r_V_2016' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_69 : Operation 3641 [2/2] (0.68ns)   --->   "%r_V_2019 = load i6 %qh_state_V_addr_176"   --->   Operation 3641 'load' 'r_V_2019' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_69 : Operation 3642 [2/2] (0.68ns)   --->   "%r_V_2022 = load i6 %qh_state_V_addr_177"   --->   Operation 3642 'load' 'r_V_2022' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 70 <SV = 66> <Delay = 0.68>
ST_70 : Operation 3643 [1/2] (0.68ns)   --->   "%r_V_2019 = load i6 %qh_state_V_addr_176"   --->   Operation 3643 'load' 'r_V_2019' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_70 : Operation 3644 [1/2] (0.68ns)   --->   "%r_V_2022 = load i6 %qh_state_V_addr_177"   --->   Operation 3644 'load' 'r_V_2022' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_70 : Operation 3645 [2/2] (0.68ns)   --->   "%r_V_2025 = load i6 %qh_state_V_addr_178"   --->   Operation 3645 'load' 'r_V_2025' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_70 : Operation 3646 [2/2] (0.68ns)   --->   "%r_V_2028 = load i6 %qh_state_V_addr_179"   --->   Operation 3646 'load' 'r_V_2028' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 71 <SV = 67> <Delay = 0.68>
ST_71 : Operation 3647 [1/2] (0.68ns)   --->   "%r_V_2025 = load i6 %qh_state_V_addr_178"   --->   Operation 3647 'load' 'r_V_2025' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_71 : Operation 3648 [1/2] (0.68ns)   --->   "%r_V_2028 = load i6 %qh_state_V_addr_179"   --->   Operation 3648 'load' 'r_V_2028' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_71 : Operation 3649 [2/2] (0.68ns)   --->   "%r_V_2031 = load i6 %qh_state_V_addr_180"   --->   Operation 3649 'load' 'r_V_2031' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_71 : Operation 3650 [2/2] (0.68ns)   --->   "%r_V_2034 = load i6 %qh_state_V_addr_181"   --->   Operation 3650 'load' 'r_V_2034' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 72 <SV = 68> <Delay = 0.68>
ST_72 : Operation 3651 [1/2] (0.68ns)   --->   "%r_V_2031 = load i6 %qh_state_V_addr_180"   --->   Operation 3651 'load' 'r_V_2031' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_72 : Operation 3652 [1/2] (0.68ns)   --->   "%r_V_2034 = load i6 %qh_state_V_addr_181"   --->   Operation 3652 'load' 'r_V_2034' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_72 : Operation 3653 [2/2] (0.68ns)   --->   "%r_V_2037 = load i6 %qh_state_V_addr_182"   --->   Operation 3653 'load' 'r_V_2037' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_72 : Operation 3654 [2/2] (0.68ns)   --->   "%r_V_2040 = load i6 %qh_state_V_addr_183"   --->   Operation 3654 'load' 'r_V_2040' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 73 <SV = 69> <Delay = 0.68>
ST_73 : Operation 3655 [1/2] (0.68ns)   --->   "%r_V_2037 = load i6 %qh_state_V_addr_182"   --->   Operation 3655 'load' 'r_V_2037' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_73 : Operation 3656 [1/2] (0.68ns)   --->   "%r_V_2040 = load i6 %qh_state_V_addr_183"   --->   Operation 3656 'load' 'r_V_2040' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_73 : Operation 3657 [2/2] (0.68ns)   --->   "%r_V_2043 = load i6 %qh_state_V_addr_184"   --->   Operation 3657 'load' 'r_V_2043' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_73 : Operation 3658 [2/2] (0.68ns)   --->   "%r_V_2046 = load i6 %qh_state_V_addr_185"   --->   Operation 3658 'load' 'r_V_2046' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 74 <SV = 70> <Delay = 0.68>
ST_74 : Operation 3659 [1/2] (0.68ns)   --->   "%r_V_2043 = load i6 %qh_state_V_addr_184"   --->   Operation 3659 'load' 'r_V_2043' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_74 : Operation 3660 [1/2] (0.68ns)   --->   "%r_V_2046 = load i6 %qh_state_V_addr_185"   --->   Operation 3660 'load' 'r_V_2046' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_74 : Operation 3661 [2/2] (0.68ns)   --->   "%r_V_2049 = load i6 %qh_state_V_addr_186"   --->   Operation 3661 'load' 'r_V_2049' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_74 : Operation 3662 [2/2] (0.68ns)   --->   "%r_V_2052 = load i6 %qh_state_V_addr_187"   --->   Operation 3662 'load' 'r_V_2052' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 75 <SV = 71> <Delay = 1.21>
ST_75 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %r_V_1869"   --->   Operation 3663 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3664 [1/1] (0.00ns)   --->   "%zext_ln1273_255 = zext i16 %tmpres_zr_V"   --->   Operation 3664 'zext' 'zext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3665 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2061 = mul i32 %sext_ln1271, i32 %zext_ln1273_255"   --->   Operation 3665 'mul' 'r_V_2061' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln1271_127 = sext i16 %r_V_1872"   --->   Operation 3666 'sext' 'sext_ln1271_127' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3667 [1/1] (0.00ns)   --->   "%zext_ln1273_257 = zext i16 %tmpres_zr_V_636"   --->   Operation 3667 'zext' 'zext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3668 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2062 = mul i32 %sext_ln1271_127, i32 %zext_ln1273_257"   --->   Operation 3668 'mul' 'r_V_2062' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln1271_128 = sext i16 %r_V_1875"   --->   Operation 3669 'sext' 'sext_ln1271_128' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3670 [1/1] (0.00ns)   --->   "%zext_ln1273_259 = zext i16 %tmpres_zr_V_637"   --->   Operation 3670 'zext' 'zext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3671 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2063 = mul i32 %sext_ln1271_128, i32 %zext_ln1273_259"   --->   Operation 3671 'mul' 'r_V_2063' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln1271_129 = sext i16 %r_V_1878"   --->   Operation 3672 'sext' 'sext_ln1271_129' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3673 [1/1] (0.00ns)   --->   "%zext_ln1273_261 = zext i16 %tmpres_zr_V_638"   --->   Operation 3673 'zext' 'zext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3674 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2064 = mul i32 %sext_ln1271_129, i32 %zext_ln1273_261"   --->   Operation 3674 'mul' 'r_V_2064' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln1271_130 = sext i16 %r_V_1881"   --->   Operation 3675 'sext' 'sext_ln1271_130' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln1273_263 = zext i16 %tmpres_zr_V_639"   --->   Operation 3676 'zext' 'zext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3677 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2065 = mul i32 %sext_ln1271_130, i32 %zext_ln1273_263"   --->   Operation 3677 'mul' 'r_V_2065' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln1271_131 = sext i16 %r_V_1884"   --->   Operation 3678 'sext' 'sext_ln1271_131' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3679 [1/1] (0.00ns)   --->   "%zext_ln1273_265 = zext i16 %tmpres_zr_V_640"   --->   Operation 3679 'zext' 'zext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3680 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2066 = mul i32 %sext_ln1271_131, i32 %zext_ln1273_265"   --->   Operation 3680 'mul' 'r_V_2066' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln1271_132 = sext i16 %r_V_1887"   --->   Operation 3681 'sext' 'sext_ln1271_132' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3682 [1/1] (0.00ns)   --->   "%zext_ln1273_267 = zext i16 %tmpres_zr_V_641"   --->   Operation 3682 'zext' 'zext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3683 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2067 = mul i32 %sext_ln1271_132, i32 %zext_ln1273_267"   --->   Operation 3683 'mul' 'r_V_2067' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3684 [1/1] (0.00ns)   --->   "%sext_ln1271_133 = sext i16 %r_V_1890"   --->   Operation 3684 'sext' 'sext_ln1271_133' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3685 [1/1] (0.00ns)   --->   "%zext_ln1273_269 = zext i16 %tmpres_zr_V_642"   --->   Operation 3685 'zext' 'zext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3686 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2068 = mul i32 %sext_ln1271_133, i32 %zext_ln1273_269"   --->   Operation 3686 'mul' 'r_V_2068' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln1271_134 = sext i16 %r_V_1893"   --->   Operation 3687 'sext' 'sext_ln1271_134' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3688 [1/1] (0.00ns)   --->   "%zext_ln1273_271 = zext i16 %tmpres_zr_V_643"   --->   Operation 3688 'zext' 'zext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3689 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2069 = mul i32 %sext_ln1271_134, i32 %zext_ln1273_271"   --->   Operation 3689 'mul' 'r_V_2069' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln1271_135 = sext i16 %r_V_1896"   --->   Operation 3690 'sext' 'sext_ln1271_135' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3691 [1/1] (0.00ns)   --->   "%zext_ln1273_273 = zext i16 %tmpres_zr_V_644"   --->   Operation 3691 'zext' 'zext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3692 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2070 = mul i32 %sext_ln1271_135, i32 %zext_ln1273_273"   --->   Operation 3692 'mul' 'r_V_2070' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln1271_136 = sext i16 %r_V_1899"   --->   Operation 3693 'sext' 'sext_ln1271_136' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln1273_275 = zext i16 %tmpres_zr_V_645"   --->   Operation 3694 'zext' 'zext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3695 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2071 = mul i32 %sext_ln1271_136, i32 %zext_ln1273_275"   --->   Operation 3695 'mul' 'r_V_2071' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln1271_137 = sext i16 %r_V_1902"   --->   Operation 3696 'sext' 'sext_ln1271_137' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3697 [1/1] (0.00ns)   --->   "%zext_ln1273_277 = zext i16 %tmpres_zr_V_646"   --->   Operation 3697 'zext' 'zext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3698 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2072 = mul i32 %sext_ln1271_137, i32 %zext_ln1273_277"   --->   Operation 3698 'mul' 'r_V_2072' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln1271_138 = sext i16 %r_V_1905"   --->   Operation 3699 'sext' 'sext_ln1271_138' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3700 [1/1] (0.00ns)   --->   "%zext_ln1273_279 = zext i16 %tmpres_zr_V_647"   --->   Operation 3700 'zext' 'zext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3701 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2073 = mul i32 %sext_ln1271_138, i32 %zext_ln1273_279"   --->   Operation 3701 'mul' 'r_V_2073' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln1271_139 = sext i16 %r_V_1908"   --->   Operation 3702 'sext' 'sext_ln1271_139' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3703 [1/1] (0.00ns)   --->   "%zext_ln1273_281 = zext i16 %tmpres_zr_V_648"   --->   Operation 3703 'zext' 'zext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3704 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2074 = mul i32 %sext_ln1271_139, i32 %zext_ln1273_281"   --->   Operation 3704 'mul' 'r_V_2074' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln1271_140 = sext i16 %r_V_1911"   --->   Operation 3705 'sext' 'sext_ln1271_140' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln1273_283 = zext i16 %tmpres_zr_V_649"   --->   Operation 3706 'zext' 'zext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3707 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2075 = mul i32 %sext_ln1271_140, i32 %zext_ln1273_283"   --->   Operation 3707 'mul' 'r_V_2075' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln1271_141 = sext i16 %r_V_1914"   --->   Operation 3708 'sext' 'sext_ln1271_141' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3709 [1/1] (0.00ns)   --->   "%zext_ln1273_285 = zext i16 %tmpres_zr_V_650"   --->   Operation 3709 'zext' 'zext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3710 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2076 = mul i32 %sext_ln1271_141, i32 %zext_ln1273_285"   --->   Operation 3710 'mul' 'r_V_2076' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln1271_142 = sext i16 %r_V_1917"   --->   Operation 3711 'sext' 'sext_ln1271_142' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3712 [1/1] (0.00ns)   --->   "%zext_ln1273_287 = zext i16 %tmpres_zr_V_651"   --->   Operation 3712 'zext' 'zext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3713 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2077 = mul i32 %sext_ln1271_142, i32 %zext_ln1273_287"   --->   Operation 3713 'mul' 'r_V_2077' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln1271_143 = sext i16 %r_V_1920"   --->   Operation 3714 'sext' 'sext_ln1271_143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3715 [1/1] (0.00ns)   --->   "%zext_ln1273_289 = zext i16 %tmpres_zr_V_652"   --->   Operation 3715 'zext' 'zext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3716 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2078 = mul i32 %sext_ln1271_143, i32 %zext_ln1273_289"   --->   Operation 3716 'mul' 'r_V_2078' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln1271_144 = sext i16 %r_V_1923"   --->   Operation 3717 'sext' 'sext_ln1271_144' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3718 [1/1] (0.00ns)   --->   "%zext_ln1273_291 = zext i16 %tmpres_zr_V_653"   --->   Operation 3718 'zext' 'zext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3719 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2079 = mul i32 %sext_ln1271_144, i32 %zext_ln1273_291"   --->   Operation 3719 'mul' 'r_V_2079' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln1271_145 = sext i16 %r_V_1926"   --->   Operation 3720 'sext' 'sext_ln1271_145' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3721 [1/1] (0.00ns)   --->   "%zext_ln1273_293 = zext i16 %tmpres_zr_V_654"   --->   Operation 3721 'zext' 'zext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3722 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2080 = mul i32 %sext_ln1271_145, i32 %zext_ln1273_293"   --->   Operation 3722 'mul' 'r_V_2080' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln1271_146 = sext i16 %r_V_1929"   --->   Operation 3723 'sext' 'sext_ln1271_146' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3724 [1/1] (0.00ns)   --->   "%zext_ln1273_295 = zext i16 %tmpres_zr_V_655"   --->   Operation 3724 'zext' 'zext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3725 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2081 = mul i32 %sext_ln1271_146, i32 %zext_ln1273_295"   --->   Operation 3725 'mul' 'r_V_2081' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln1271_147 = sext i16 %r_V_1932"   --->   Operation 3726 'sext' 'sext_ln1271_147' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3727 [1/1] (0.00ns)   --->   "%zext_ln1273_297 = zext i16 %tmpres_zr_V_656"   --->   Operation 3727 'zext' 'zext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3728 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2082 = mul i32 %sext_ln1271_147, i32 %zext_ln1273_297"   --->   Operation 3728 'mul' 'r_V_2082' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln1271_148 = sext i16 %r_V_1935"   --->   Operation 3729 'sext' 'sext_ln1271_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3730 [1/1] (0.00ns)   --->   "%zext_ln1273_299 = zext i16 %tmpres_zr_V_657"   --->   Operation 3730 'zext' 'zext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3731 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2083 = mul i32 %sext_ln1271_148, i32 %zext_ln1273_299"   --->   Operation 3731 'mul' 'r_V_2083' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln1271_149 = sext i16 %r_V_1938"   --->   Operation 3732 'sext' 'sext_ln1271_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3733 [1/1] (0.00ns)   --->   "%zext_ln1273_301 = zext i16 %tmpres_zr_V_658"   --->   Operation 3733 'zext' 'zext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3734 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2084 = mul i32 %sext_ln1271_149, i32 %zext_ln1273_301"   --->   Operation 3734 'mul' 'r_V_2084' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln1271_150 = sext i16 %r_V_1941"   --->   Operation 3735 'sext' 'sext_ln1271_150' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3736 [1/1] (0.00ns)   --->   "%zext_ln1273_303 = zext i16 %tmpres_zr_V_659"   --->   Operation 3736 'zext' 'zext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3737 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2085 = mul i32 %sext_ln1271_150, i32 %zext_ln1273_303"   --->   Operation 3737 'mul' 'r_V_2085' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln1271_151 = sext i16 %r_V_1944"   --->   Operation 3738 'sext' 'sext_ln1271_151' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3739 [1/1] (0.00ns)   --->   "%zext_ln1273_305 = zext i16 %tmpres_zr_V_660"   --->   Operation 3739 'zext' 'zext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3740 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2086 = mul i32 %sext_ln1271_151, i32 %zext_ln1273_305"   --->   Operation 3740 'mul' 'r_V_2086' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln1271_152 = sext i16 %r_V_1947"   --->   Operation 3741 'sext' 'sext_ln1271_152' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3742 [1/1] (0.00ns)   --->   "%zext_ln1273_307 = zext i16 %tmpres_zr_V_661"   --->   Operation 3742 'zext' 'zext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3743 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2087 = mul i32 %sext_ln1271_152, i32 %zext_ln1273_307"   --->   Operation 3743 'mul' 'r_V_2087' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln1271_153 = sext i16 %r_V_1950"   --->   Operation 3744 'sext' 'sext_ln1271_153' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln1273_309 = zext i16 %tmpres_zr_V_662"   --->   Operation 3745 'zext' 'zext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3746 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2088 = mul i32 %sext_ln1271_153, i32 %zext_ln1273_309"   --->   Operation 3746 'mul' 'r_V_2088' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln1271_154 = sext i16 %r_V_1953"   --->   Operation 3747 'sext' 'sext_ln1271_154' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3748 [1/1] (0.00ns)   --->   "%zext_ln1273_311 = zext i16 %tmpres_zr_V_663"   --->   Operation 3748 'zext' 'zext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3749 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2089 = mul i32 %sext_ln1271_154, i32 %zext_ln1273_311"   --->   Operation 3749 'mul' 'r_V_2089' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln1271_155 = sext i16 %r_V_1956"   --->   Operation 3750 'sext' 'sext_ln1271_155' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3751 [1/1] (0.00ns)   --->   "%zext_ln1273_313 = zext i16 %tmpres_zr_V_664"   --->   Operation 3751 'zext' 'zext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3752 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2090 = mul i32 %sext_ln1271_155, i32 %zext_ln1273_313"   --->   Operation 3752 'mul' 'r_V_2090' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln1271_156 = sext i16 %r_V_1959"   --->   Operation 3753 'sext' 'sext_ln1271_156' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3754 [1/1] (0.00ns)   --->   "%zext_ln1273_315 = zext i16 %tmpres_zr_V_665"   --->   Operation 3754 'zext' 'zext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3755 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2091 = mul i32 %sext_ln1271_156, i32 %zext_ln1273_315"   --->   Operation 3755 'mul' 'r_V_2091' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln1271_157 = sext i16 %r_V_1962"   --->   Operation 3756 'sext' 'sext_ln1271_157' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3757 [1/1] (0.00ns)   --->   "%zext_ln1273_317 = zext i16 %tmpres_zr_V_666"   --->   Operation 3757 'zext' 'zext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3758 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2092 = mul i32 %sext_ln1271_157, i32 %zext_ln1273_317"   --->   Operation 3758 'mul' 'r_V_2092' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln1271_158 = sext i16 %r_V_1965"   --->   Operation 3759 'sext' 'sext_ln1271_158' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3760 [1/1] (0.00ns)   --->   "%zext_ln1273_319 = zext i16 %tmpres_zr_V_667"   --->   Operation 3760 'zext' 'zext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3761 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2093 = mul i32 %sext_ln1271_158, i32 %zext_ln1273_319"   --->   Operation 3761 'mul' 'r_V_2093' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln1271_159 = sext i16 %r_V_1968"   --->   Operation 3762 'sext' 'sext_ln1271_159' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3763 [1/1] (0.00ns)   --->   "%zext_ln1273_321 = zext i16 %tmpres_zr_V_668"   --->   Operation 3763 'zext' 'zext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3764 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2094 = mul i32 %sext_ln1271_159, i32 %zext_ln1273_321"   --->   Operation 3764 'mul' 'r_V_2094' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln1271_160 = sext i16 %r_V_1971"   --->   Operation 3765 'sext' 'sext_ln1271_160' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3766 [1/1] (0.00ns)   --->   "%zext_ln1273_323 = zext i16 %tmpres_zr_V_669"   --->   Operation 3766 'zext' 'zext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3767 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2095 = mul i32 %sext_ln1271_160, i32 %zext_ln1273_323"   --->   Operation 3767 'mul' 'r_V_2095' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln1271_161 = sext i16 %r_V_1974"   --->   Operation 3768 'sext' 'sext_ln1271_161' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3769 [1/1] (0.00ns)   --->   "%zext_ln1273_325 = zext i16 %tmpres_zr_V_670"   --->   Operation 3769 'zext' 'zext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3770 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2096 = mul i32 %sext_ln1271_161, i32 %zext_ln1273_325"   --->   Operation 3770 'mul' 'r_V_2096' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln1271_162 = sext i16 %r_V_1977"   --->   Operation 3771 'sext' 'sext_ln1271_162' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3772 [1/1] (0.00ns)   --->   "%zext_ln1273_327 = zext i16 %tmpres_zr_V_671"   --->   Operation 3772 'zext' 'zext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3773 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2097 = mul i32 %sext_ln1271_162, i32 %zext_ln1273_327"   --->   Operation 3773 'mul' 'r_V_2097' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln1271_163 = sext i16 %r_V_1980"   --->   Operation 3774 'sext' 'sext_ln1271_163' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3775 [1/1] (0.00ns)   --->   "%zext_ln1273_329 = zext i16 %tmpres_zr_V_672"   --->   Operation 3775 'zext' 'zext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3776 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2098 = mul i32 %sext_ln1271_163, i32 %zext_ln1273_329"   --->   Operation 3776 'mul' 'r_V_2098' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln1271_164 = sext i16 %r_V_1983"   --->   Operation 3777 'sext' 'sext_ln1271_164' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3778 [1/1] (0.00ns)   --->   "%zext_ln1273_331 = zext i16 %tmpres_zr_V_673"   --->   Operation 3778 'zext' 'zext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3779 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2099 = mul i32 %sext_ln1271_164, i32 %zext_ln1273_331"   --->   Operation 3779 'mul' 'r_V_2099' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln1271_165 = sext i16 %r_V_1986"   --->   Operation 3780 'sext' 'sext_ln1271_165' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3781 [1/1] (0.00ns)   --->   "%zext_ln1273_333 = zext i16 %tmpres_zr_V_674"   --->   Operation 3781 'zext' 'zext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3782 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2100 = mul i32 %sext_ln1271_165, i32 %zext_ln1273_333"   --->   Operation 3782 'mul' 'r_V_2100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln1271_166 = sext i16 %r_V_1989"   --->   Operation 3783 'sext' 'sext_ln1271_166' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3784 [1/1] (0.00ns)   --->   "%zext_ln1273_335 = zext i16 %tmpres_zr_V_675"   --->   Operation 3784 'zext' 'zext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3785 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2101 = mul i32 %sext_ln1271_166, i32 %zext_ln1273_335"   --->   Operation 3785 'mul' 'r_V_2101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln1271_167 = sext i16 %r_V_1992"   --->   Operation 3786 'sext' 'sext_ln1271_167' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3787 [1/1] (0.00ns)   --->   "%zext_ln1273_337 = zext i16 %tmpres_zr_V_676"   --->   Operation 3787 'zext' 'zext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3788 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2102 = mul i32 %sext_ln1271_167, i32 %zext_ln1273_337"   --->   Operation 3788 'mul' 'r_V_2102' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln1271_168 = sext i16 %r_V_1995"   --->   Operation 3789 'sext' 'sext_ln1271_168' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3790 [1/1] (0.00ns)   --->   "%zext_ln1273_339 = zext i16 %tmpres_zr_V_677"   --->   Operation 3790 'zext' 'zext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3791 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2103 = mul i32 %sext_ln1271_168, i32 %zext_ln1273_339"   --->   Operation 3791 'mul' 'r_V_2103' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln1271_169 = sext i16 %r_V_1998"   --->   Operation 3792 'sext' 'sext_ln1271_169' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3793 [1/1] (0.00ns)   --->   "%zext_ln1273_341 = zext i16 %tmpres_zr_V_678"   --->   Operation 3793 'zext' 'zext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3794 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2104 = mul i32 %sext_ln1271_169, i32 %zext_ln1273_341"   --->   Operation 3794 'mul' 'r_V_2104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln1271_170 = sext i16 %r_V_2001"   --->   Operation 3795 'sext' 'sext_ln1271_170' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln1273_343 = zext i16 %tmpres_zr_V_679"   --->   Operation 3796 'zext' 'zext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3797 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2105 = mul i32 %sext_ln1271_170, i32 %zext_ln1273_343"   --->   Operation 3797 'mul' 'r_V_2105' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln1271_171 = sext i16 %r_V_2004"   --->   Operation 3798 'sext' 'sext_ln1271_171' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3799 [1/1] (0.00ns)   --->   "%zext_ln1273_345 = zext i16 %tmpres_zr_V_680"   --->   Operation 3799 'zext' 'zext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3800 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2106 = mul i32 %sext_ln1271_171, i32 %zext_ln1273_345"   --->   Operation 3800 'mul' 'r_V_2106' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln1271_172 = sext i16 %r_V_2007"   --->   Operation 3801 'sext' 'sext_ln1271_172' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3802 [1/1] (0.00ns)   --->   "%zext_ln1273_347 = zext i16 %tmpres_zr_V_681"   --->   Operation 3802 'zext' 'zext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3803 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2107 = mul i32 %sext_ln1271_172, i32 %zext_ln1273_347"   --->   Operation 3803 'mul' 'r_V_2107' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln1271_173 = sext i16 %r_V_2010"   --->   Operation 3804 'sext' 'sext_ln1271_173' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln1273_349 = zext i16 %tmpres_zr_V_682"   --->   Operation 3805 'zext' 'zext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3806 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2108 = mul i32 %sext_ln1271_173, i32 %zext_ln1273_349"   --->   Operation 3806 'mul' 'r_V_2108' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln1271_174 = sext i16 %r_V_2013"   --->   Operation 3807 'sext' 'sext_ln1271_174' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln1273_351 = zext i16 %tmpres_zr_V_683"   --->   Operation 3808 'zext' 'zext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3809 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2109 = mul i32 %sext_ln1271_174, i32 %zext_ln1273_351"   --->   Operation 3809 'mul' 'r_V_2109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln1271_175 = sext i16 %r_V_2016"   --->   Operation 3810 'sext' 'sext_ln1271_175' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3811 [1/1] (0.00ns)   --->   "%zext_ln1273_353 = zext i16 %tmpres_zr_V_684"   --->   Operation 3811 'zext' 'zext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3812 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2110 = mul i32 %sext_ln1271_175, i32 %zext_ln1273_353"   --->   Operation 3812 'mul' 'r_V_2110' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln1271_176 = sext i16 %r_V_2019"   --->   Operation 3813 'sext' 'sext_ln1271_176' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln1273_355 = zext i16 %tmpres_zr_V_685"   --->   Operation 3814 'zext' 'zext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3815 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2111 = mul i32 %sext_ln1271_176, i32 %zext_ln1273_355"   --->   Operation 3815 'mul' 'r_V_2111' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln1271_177 = sext i16 %r_V_2022"   --->   Operation 3816 'sext' 'sext_ln1271_177' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3817 [1/1] (0.00ns)   --->   "%zext_ln1273_357 = zext i16 %tmpres_zr_V_686"   --->   Operation 3817 'zext' 'zext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3818 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2112 = mul i32 %sext_ln1271_177, i32 %zext_ln1273_357"   --->   Operation 3818 'mul' 'r_V_2112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln1271_178 = sext i16 %r_V_2025"   --->   Operation 3819 'sext' 'sext_ln1271_178' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln1273_359 = zext i16 %tmpres_zr_V_687"   --->   Operation 3820 'zext' 'zext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3821 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2113 = mul i32 %sext_ln1271_178, i32 %zext_ln1273_359"   --->   Operation 3821 'mul' 'r_V_2113' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln1271_179 = sext i16 %r_V_2028"   --->   Operation 3822 'sext' 'sext_ln1271_179' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln1273_361 = zext i16 %tmpres_zr_V_688"   --->   Operation 3823 'zext' 'zext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3824 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2114 = mul i32 %sext_ln1271_179, i32 %zext_ln1273_361"   --->   Operation 3824 'mul' 'r_V_2114' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln1271_180 = sext i16 %r_V_2031"   --->   Operation 3825 'sext' 'sext_ln1271_180' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3826 [1/1] (0.00ns)   --->   "%zext_ln1273_363 = zext i16 %tmpres_zr_V_689"   --->   Operation 3826 'zext' 'zext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3827 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2115 = mul i32 %sext_ln1271_180, i32 %zext_ln1273_363"   --->   Operation 3827 'mul' 'r_V_2115' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln1271_181 = sext i16 %r_V_2034"   --->   Operation 3828 'sext' 'sext_ln1271_181' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3829 [1/1] (0.00ns)   --->   "%zext_ln1273_365 = zext i16 %tmpres_zr_V_690"   --->   Operation 3829 'zext' 'zext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3830 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2116 = mul i32 %sext_ln1271_181, i32 %zext_ln1273_365"   --->   Operation 3830 'mul' 'r_V_2116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3831 [1/1] (0.00ns)   --->   "%sext_ln1271_182 = sext i16 %r_V_2037"   --->   Operation 3831 'sext' 'sext_ln1271_182' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3832 [1/1] (0.00ns)   --->   "%zext_ln1273_367 = zext i16 %tmpres_zr_V_691"   --->   Operation 3832 'zext' 'zext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3833 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2117 = mul i32 %sext_ln1271_182, i32 %zext_ln1273_367"   --->   Operation 3833 'mul' 'r_V_2117' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln1271_183 = sext i16 %r_V_2040"   --->   Operation 3834 'sext' 'sext_ln1271_183' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3835 [1/1] (0.00ns)   --->   "%zext_ln1273_369 = zext i16 %tmpres_zr_V_692"   --->   Operation 3835 'zext' 'zext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3836 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2118 = mul i32 %sext_ln1271_183, i32 %zext_ln1273_369"   --->   Operation 3836 'mul' 'r_V_2118' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln1271_184 = sext i16 %r_V_2043"   --->   Operation 3837 'sext' 'sext_ln1271_184' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3838 [1/1] (0.00ns)   --->   "%zext_ln1273_371 = zext i16 %tmpres_zr_V_693"   --->   Operation 3838 'zext' 'zext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3839 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2119 = mul i32 %sext_ln1271_184, i32 %zext_ln1273_371"   --->   Operation 3839 'mul' 'r_V_2119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln1271_185 = sext i16 %r_V_2046"   --->   Operation 3840 'sext' 'sext_ln1271_185' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3841 [1/1] (0.00ns)   --->   "%zext_ln1273_373 = zext i16 %tmpres_zr_V_694"   --->   Operation 3841 'zext' 'zext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3842 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2120 = mul i32 %sext_ln1271_185, i32 %zext_ln1273_373"   --->   Operation 3842 'mul' 'r_V_2120' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3843 [1/2] (0.68ns)   --->   "%r_V_2049 = load i6 %qh_state_V_addr_186"   --->   Operation 3843 'load' 'r_V_2049' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_75 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln1271_186 = sext i16 %r_V_2049"   --->   Operation 3844 'sext' 'sext_ln1271_186' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln1273_375 = zext i16 %tmpres_zr_V_695"   --->   Operation 3845 'zext' 'zext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3846 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2121 = mul i32 %sext_ln1271_186, i32 %zext_ln1273_375"   --->   Operation 3846 'mul' 'r_V_2121' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3847 [1/2] (0.68ns)   --->   "%r_V_2052 = load i6 %qh_state_V_addr_187"   --->   Operation 3847 'load' 'r_V_2052' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_75 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln1271_187 = sext i16 %r_V_2052"   --->   Operation 3848 'sext' 'sext_ln1271_187' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3849 [1/1] (0.00ns)   --->   "%zext_ln1273_377 = zext i16 %tmpres_zr_V_696"   --->   Operation 3849 'zext' 'zext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3850 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2122 = mul i32 %sext_ln1271_187, i32 %zext_ln1273_377"   --->   Operation 3850 'mul' 'r_V_2122' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln1271_188 = sext i16 %r_V_2055"   --->   Operation 3851 'sext' 'sext_ln1271_188' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3852 [1/1] (0.00ns)   --->   "%zext_ln1273_379 = zext i16 %tmpres_zr_V_697"   --->   Operation 3852 'zext' 'zext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3853 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2123 = mul i32 %sext_ln1271_188, i32 %zext_ln1273_379"   --->   Operation 3853 'mul' 'r_V_2123' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln1271_189 = sext i16 %r_V_2058"   --->   Operation 3854 'sext' 'sext_ln1271_189' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3855 [1/1] (0.00ns)   --->   "%zext_ln1273_381 = zext i16 %tmpres_zr_V_698"   --->   Operation 3855 'zext' 'zext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3856 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2124 = mul i32 %sext_ln1271_189, i32 %zext_ln1273_381"   --->   Operation 3856 'mul' 'r_V_2124' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 72> <Delay = 1.78>
ST_76 : Operation 3857 [1/1] (0.00ns)   --->   "%r_V_1611_load = load i16 %r_V_1611"   --->   Operation 3857 'load' 'r_V_1611_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3858 [1/1] (0.00ns)   --->   "%r_V_1612_load = load i16 %r_V_1612"   --->   Operation 3858 'load' 'r_V_1612_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3859 [1/1] (0.00ns)   --->   "%r_V_1678_load = load i16 %r_V_1678"   --->   Operation 3859 'load' 'r_V_1678_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3860 [1/1] (0.00ns)   --->   "%r_V_1679_load = load i16 %r_V_1679"   --->   Operation 3860 'load' 'r_V_1679_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3861 [1/1] (0.00ns)   --->   "%r_V_1680_load = load i16 %r_V_1680"   --->   Operation 3861 'load' 'r_V_1680_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3862 [1/1] (0.00ns)   --->   "%r_V_1681_load = load i16 %r_V_1681"   --->   Operation 3862 'load' 'r_V_1681_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3863 [1/1] (0.00ns)   --->   "%r_V_1682_load = load i16 %r_V_1682"   --->   Operation 3863 'load' 'r_V_1682_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3864 [1/1] (0.00ns)   --->   "%r_V_1683_load = load i16 %r_V_1683"   --->   Operation 3864 'load' 'r_V_1683_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3865 [1/1] (0.00ns)   --->   "%r_V_1684_load = load i16 %r_V_1684"   --->   Operation 3865 'load' 'r_V_1684_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3866 [1/1] (0.00ns)   --->   "%r_V_1685_load = load i16 %r_V_1685"   --->   Operation 3866 'load' 'r_V_1685_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3867 [1/1] (0.00ns)   --->   "%r_V_1686_load = load i16 %r_V_1686"   --->   Operation 3867 'load' 'r_V_1686_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3868 [1/1] (0.00ns)   --->   "%r_V_1687_load = load i16 %r_V_1687"   --->   Operation 3868 'load' 'r_V_1687_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3869 [1/1] (0.00ns)   --->   "%r_V_1688_load = load i16 %r_V_1688"   --->   Operation 3869 'load' 'r_V_1688_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3870 [1/1] (0.00ns)   --->   "%r_V_1689_load = load i16 %r_V_1689"   --->   Operation 3870 'load' 'r_V_1689_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3871 [1/1] (0.00ns)   --->   "%r_V_1690_load = load i16 %r_V_1690"   --->   Operation 3871 'load' 'r_V_1690_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3872 [1/1] (0.00ns)   --->   "%r_V_1691_load = load i16 %r_V_1691"   --->   Operation 3872 'load' 'r_V_1691_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3873 [1/1] (0.00ns)   --->   "%r_V_1692_load = load i16 %r_V_1692"   --->   Operation 3873 'load' 'r_V_1692_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3874 [1/1] (0.00ns)   --->   "%r_V_1693_load = load i16 %r_V_1693"   --->   Operation 3874 'load' 'r_V_1693_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3875 [1/1] (0.00ns)   --->   "%r_V_1694_load = load i16 %r_V_1694"   --->   Operation 3875 'load' 'r_V_1694_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3876 [1/1] (0.00ns)   --->   "%r_V_1695_load = load i16 %r_V_1695"   --->   Operation 3876 'load' 'r_V_1695_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3877 [1/1] (0.00ns)   --->   "%r_V_1696_load = load i16 %r_V_1696"   --->   Operation 3877 'load' 'r_V_1696_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3878 [1/1] (0.00ns)   --->   "%r_V_1697_load = load i16 %r_V_1697"   --->   Operation 3878 'load' 'r_V_1697_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3879 [1/1] (0.00ns)   --->   "%r_V_1698_load = load i16 %r_V_1698"   --->   Operation 3879 'load' 'r_V_1698_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3880 [1/1] (0.00ns)   --->   "%r_V_1699_load = load i16 %r_V_1699"   --->   Operation 3880 'load' 'r_V_1699_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3881 [1/1] (0.00ns)   --->   "%r_V_1700_load = load i16 %r_V_1700"   --->   Operation 3881 'load' 'r_V_1700_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3882 [1/1] (0.00ns)   --->   "%r_V_1701_load = load i16 %r_V_1701"   --->   Operation 3882 'load' 'r_V_1701_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3883 [1/1] (0.00ns)   --->   "%r_V_1702_load = load i16 %r_V_1702"   --->   Operation 3883 'load' 'r_V_1702_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3884 [1/1] (0.00ns)   --->   "%r_V_1703_load = load i16 %r_V_1703"   --->   Operation 3884 'load' 'r_V_1703_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3885 [1/1] (0.00ns)   --->   "%r_V_1704_load = load i16 %r_V_1704"   --->   Operation 3885 'load' 'r_V_1704_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3886 [1/1] (0.00ns)   --->   "%r_V_1705_load = load i16 %r_V_1705"   --->   Operation 3886 'load' 'r_V_1705_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3887 [1/1] (0.00ns)   --->   "%r_V_1706_load = load i16 %r_V_1706"   --->   Operation 3887 'load' 'r_V_1706_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3888 [1/1] (0.00ns)   --->   "%r_V_1707_load = load i16 %r_V_1707"   --->   Operation 3888 'load' 'r_V_1707_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3889 [1/1] (0.00ns)   --->   "%r_V_1708_load = load i16 %r_V_1708"   --->   Operation 3889 'load' 'r_V_1708_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3890 [1/1] (0.00ns)   --->   "%r_V_1709_load = load i16 %r_V_1709"   --->   Operation 3890 'load' 'r_V_1709_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3891 [1/1] (0.00ns)   --->   "%r_V_1710_load = load i16 %r_V_1710"   --->   Operation 3891 'load' 'r_V_1710_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3892 [1/1] (0.00ns)   --->   "%r_V_1711_load = load i16 %r_V_1711"   --->   Operation 3892 'load' 'r_V_1711_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3893 [1/1] (0.00ns)   --->   "%r_V_1712_load = load i16 %r_V_1712"   --->   Operation 3893 'load' 'r_V_1712_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3894 [1/1] (0.00ns)   --->   "%r_V_1713_load = load i16 %r_V_1713"   --->   Operation 3894 'load' 'r_V_1713_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3895 [1/1] (0.00ns)   --->   "%r_V_1714_load = load i16 %r_V_1714"   --->   Operation 3895 'load' 'r_V_1714_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3896 [1/1] (0.00ns)   --->   "%r_V_1715_load = load i16 %r_V_1715"   --->   Operation 3896 'load' 'r_V_1715_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3897 [1/1] (0.00ns)   --->   "%r_V_1716_load = load i16 %r_V_1716"   --->   Operation 3897 'load' 'r_V_1716_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3898 [1/1] (0.00ns)   --->   "%r_V_1717_load = load i16 %r_V_1717"   --->   Operation 3898 'load' 'r_V_1717_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3899 [1/1] (0.00ns)   --->   "%r_V_1718_load = load i16 %r_V_1718"   --->   Operation 3899 'load' 'r_V_1718_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3900 [1/1] (0.00ns)   --->   "%r_V_1719_load = load i16 %r_V_1719"   --->   Operation 3900 'load' 'r_V_1719_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3901 [1/1] (0.00ns)   --->   "%r_V_1720_load = load i16 %r_V_1720"   --->   Operation 3901 'load' 'r_V_1720_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3902 [1/1] (0.00ns)   --->   "%r_V_1721_load = load i16 %r_V_1721"   --->   Operation 3902 'load' 'r_V_1721_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3903 [1/1] (0.00ns)   --->   "%r_V_1722_load = load i16 %r_V_1722"   --->   Operation 3903 'load' 'r_V_1722_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3904 [1/1] (0.00ns)   --->   "%r_V_1723_load = load i16 %r_V_1723"   --->   Operation 3904 'load' 'r_V_1723_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3905 [1/1] (0.00ns)   --->   "%r_V_1724_load = load i16 %r_V_1724"   --->   Operation 3905 'load' 'r_V_1724_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3906 [1/1] (0.00ns)   --->   "%r_V_1725_load = load i16 %r_V_1725"   --->   Operation 3906 'load' 'r_V_1725_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3907 [1/1] (0.00ns)   --->   "%r_V_1726_load = load i16 %r_V_1726"   --->   Operation 3907 'load' 'r_V_1726_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3908 [1/1] (0.00ns)   --->   "%r_V_1727_load = load i16 %r_V_1727"   --->   Operation 3908 'load' 'r_V_1727_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3909 [1/1] (0.00ns)   --->   "%r_V_1728_load = load i16 %r_V_1728"   --->   Operation 3909 'load' 'r_V_1728_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3910 [1/1] (0.00ns)   --->   "%r_V_1729_load = load i16 %r_V_1729"   --->   Operation 3910 'load' 'r_V_1729_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3911 [1/1] (0.00ns)   --->   "%r_V_1730_load = load i16 %r_V_1730"   --->   Operation 3911 'load' 'r_V_1730_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3912 [1/1] (0.00ns)   --->   "%r_V_1731_load = load i16 %r_V_1731"   --->   Operation 3912 'load' 'r_V_1731_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3913 [1/1] (0.00ns)   --->   "%r_V_1732_load = load i16 %r_V_1732"   --->   Operation 3913 'load' 'r_V_1732_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3914 [1/1] (0.00ns)   --->   "%r_V_1733_load = load i16 %r_V_1733"   --->   Operation 3914 'load' 'r_V_1733_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3915 [1/1] (0.00ns)   --->   "%r_V_1734_load = load i16 %r_V_1734"   --->   Operation 3915 'load' 'r_V_1734_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3916 [1/1] (0.00ns)   --->   "%r_V_1735_load = load i16 %r_V_1735"   --->   Operation 3916 'load' 'r_V_1735_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3917 [1/1] (0.00ns)   --->   "%r_V_1736_load = load i16 %r_V_1736"   --->   Operation 3917 'load' 'r_V_1736_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3918 [1/1] (0.00ns)   --->   "%r_V_1737_load = load i16 %r_V_1737"   --->   Operation 3918 'load' 'r_V_1737_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3919 [1/1] (0.00ns)   --->   "%r_V_1738_load = load i16 %r_V_1738"   --->   Operation 3919 'load' 'r_V_1738_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3920 [1/1] (0.00ns)   --->   "%r_V_1739_load = load i16 %r_V_1739"   --->   Operation 3920 'load' 'r_V_1739_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3921 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i16 %tmpres_zr_V"   --->   Operation 3921 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3922 [1/1] (0.79ns)   --->   "%ret_V = sub i17 65536, i17 %zext_ln1348"   --->   Operation 3922 'sub' 'ret_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %r_V_1611_load"   --->   Operation 3923 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3924 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i17 %ret_V"   --->   Operation 3924 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3925 [3/3] (0.99ns) (grouped into DSP with root node ret_V_528)   --->   "%r_V_1868 = mul i33 %zext_ln1273, i33 %sext_ln1270"   --->   Operation 3925 'mul' 'r_V_1868' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3926 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2061 = mul i32 %sext_ln1271, i32 %zext_ln1273_255"   --->   Operation 3926 'mul' 'r_V_2061' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3927 [1/1] (0.00ns)   --->   "%zext_ln1348_127 = zext i16 %tmpres_zr_V_636"   --->   Operation 3927 'zext' 'zext_ln1348_127' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3928 [1/1] (0.79ns)   --->   "%ret_V_529 = sub i17 65536, i17 %zext_ln1348_127"   --->   Operation 3928 'sub' 'ret_V_529' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln1270_510 = sext i16 %r_V_1612_load"   --->   Operation 3929 'sext' 'sext_ln1270_510' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3930 [1/1] (0.00ns)   --->   "%zext_ln1273_256 = zext i17 %ret_V_529"   --->   Operation 3930 'zext' 'zext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3931 [3/3] (0.99ns) (grouped into DSP with root node ret_V_530)   --->   "%r_V_1871 = mul i33 %zext_ln1273_256, i33 %sext_ln1270_510"   --->   Operation 3931 'mul' 'r_V_1871' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3932 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2062 = mul i32 %sext_ln1271_127, i32 %zext_ln1273_257"   --->   Operation 3932 'mul' 'r_V_2062' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3933 [1/1] (0.00ns)   --->   "%zext_ln1348_128 = zext i16 %tmpres_zr_V_637"   --->   Operation 3933 'zext' 'zext_ln1348_128' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3934 [1/1] (0.79ns)   --->   "%ret_V_531 = sub i17 65536, i17 %zext_ln1348_128"   --->   Operation 3934 'sub' 'ret_V_531' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln1270_511 = sext i16 %r_V_1678_load"   --->   Operation 3935 'sext' 'sext_ln1270_511' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3936 [1/1] (0.00ns)   --->   "%zext_ln1273_258 = zext i17 %ret_V_531"   --->   Operation 3936 'zext' 'zext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3937 [3/3] (0.99ns) (grouped into DSP with root node ret_V_532)   --->   "%r_V_1874 = mul i33 %zext_ln1273_258, i33 %sext_ln1270_511"   --->   Operation 3937 'mul' 'r_V_1874' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3938 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2063 = mul i32 %sext_ln1271_128, i32 %zext_ln1273_259"   --->   Operation 3938 'mul' 'r_V_2063' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3939 [1/1] (0.00ns)   --->   "%zext_ln1348_129 = zext i16 %tmpres_zr_V_638"   --->   Operation 3939 'zext' 'zext_ln1348_129' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3940 [1/1] (0.79ns)   --->   "%ret_V_533 = sub i17 65536, i17 %zext_ln1348_129"   --->   Operation 3940 'sub' 'ret_V_533' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln1270_512 = sext i16 %r_V_1679_load"   --->   Operation 3941 'sext' 'sext_ln1270_512' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3942 [1/1] (0.00ns)   --->   "%zext_ln1273_260 = zext i17 %ret_V_533"   --->   Operation 3942 'zext' 'zext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3943 [3/3] (0.99ns) (grouped into DSP with root node ret_V_534)   --->   "%r_V_1877 = mul i33 %zext_ln1273_260, i33 %sext_ln1270_512"   --->   Operation 3943 'mul' 'r_V_1877' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3944 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2064 = mul i32 %sext_ln1271_129, i32 %zext_ln1273_261"   --->   Operation 3944 'mul' 'r_V_2064' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln1348_130 = zext i16 %tmpres_zr_V_639"   --->   Operation 3945 'zext' 'zext_ln1348_130' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3946 [1/1] (0.79ns)   --->   "%ret_V_535 = sub i17 65536, i17 %zext_ln1348_130"   --->   Operation 3946 'sub' 'ret_V_535' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln1270_513 = sext i16 %r_V_1680_load"   --->   Operation 3947 'sext' 'sext_ln1270_513' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3948 [1/1] (0.00ns)   --->   "%zext_ln1273_262 = zext i17 %ret_V_535"   --->   Operation 3948 'zext' 'zext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3949 [3/3] (0.99ns) (grouped into DSP with root node ret_V_536)   --->   "%r_V_1880 = mul i33 %zext_ln1273_262, i33 %sext_ln1270_513"   --->   Operation 3949 'mul' 'r_V_1880' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3950 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2065 = mul i32 %sext_ln1271_130, i32 %zext_ln1273_263"   --->   Operation 3950 'mul' 'r_V_2065' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3951 [1/1] (0.00ns)   --->   "%zext_ln1348_131 = zext i16 %tmpres_zr_V_640"   --->   Operation 3951 'zext' 'zext_ln1348_131' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3952 [1/1] (0.79ns)   --->   "%ret_V_537 = sub i17 65536, i17 %zext_ln1348_131"   --->   Operation 3952 'sub' 'ret_V_537' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln1270_514 = sext i16 %r_V_1681_load"   --->   Operation 3953 'sext' 'sext_ln1270_514' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3954 [1/1] (0.00ns)   --->   "%zext_ln1273_264 = zext i17 %ret_V_537"   --->   Operation 3954 'zext' 'zext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3955 [3/3] (0.99ns) (grouped into DSP with root node ret_V_538)   --->   "%r_V_1883 = mul i33 %zext_ln1273_264, i33 %sext_ln1270_514"   --->   Operation 3955 'mul' 'r_V_1883' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3956 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2066 = mul i32 %sext_ln1271_131, i32 %zext_ln1273_265"   --->   Operation 3956 'mul' 'r_V_2066' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3957 [1/1] (0.00ns)   --->   "%zext_ln1348_132 = zext i16 %tmpres_zr_V_641"   --->   Operation 3957 'zext' 'zext_ln1348_132' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3958 [1/1] (0.79ns)   --->   "%ret_V_539 = sub i17 65536, i17 %zext_ln1348_132"   --->   Operation 3958 'sub' 'ret_V_539' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln1270_515 = sext i16 %r_V_1682_load"   --->   Operation 3959 'sext' 'sext_ln1270_515' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3960 [1/1] (0.00ns)   --->   "%zext_ln1273_266 = zext i17 %ret_V_539"   --->   Operation 3960 'zext' 'zext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3961 [3/3] (0.99ns) (grouped into DSP with root node ret_V_540)   --->   "%r_V_1886 = mul i33 %zext_ln1273_266, i33 %sext_ln1270_515"   --->   Operation 3961 'mul' 'r_V_1886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3962 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2067 = mul i32 %sext_ln1271_132, i32 %zext_ln1273_267"   --->   Operation 3962 'mul' 'r_V_2067' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3963 [1/1] (0.00ns)   --->   "%zext_ln1348_133 = zext i16 %tmpres_zr_V_642"   --->   Operation 3963 'zext' 'zext_ln1348_133' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3964 [1/1] (0.79ns)   --->   "%ret_V_541 = sub i17 65536, i17 %zext_ln1348_133"   --->   Operation 3964 'sub' 'ret_V_541' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln1270_516 = sext i16 %r_V_1683_load"   --->   Operation 3965 'sext' 'sext_ln1270_516' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3966 [1/1] (0.00ns)   --->   "%zext_ln1273_268 = zext i17 %ret_V_541"   --->   Operation 3966 'zext' 'zext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3967 [3/3] (0.99ns) (grouped into DSP with root node ret_V_542)   --->   "%r_V_1889 = mul i33 %zext_ln1273_268, i33 %sext_ln1270_516"   --->   Operation 3967 'mul' 'r_V_1889' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3968 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2068 = mul i32 %sext_ln1271_133, i32 %zext_ln1273_269"   --->   Operation 3968 'mul' 'r_V_2068' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3969 [1/1] (0.00ns)   --->   "%zext_ln1348_134 = zext i16 %tmpres_zr_V_643"   --->   Operation 3969 'zext' 'zext_ln1348_134' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3970 [1/1] (0.79ns)   --->   "%ret_V_543 = sub i17 65536, i17 %zext_ln1348_134"   --->   Operation 3970 'sub' 'ret_V_543' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln1270_517 = sext i16 %r_V_1684_load"   --->   Operation 3971 'sext' 'sext_ln1270_517' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3972 [1/1] (0.00ns)   --->   "%zext_ln1273_270 = zext i17 %ret_V_543"   --->   Operation 3972 'zext' 'zext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3973 [3/3] (0.99ns) (grouped into DSP with root node ret_V_544)   --->   "%r_V_1892 = mul i33 %zext_ln1273_270, i33 %sext_ln1270_517"   --->   Operation 3973 'mul' 'r_V_1892' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3974 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2069 = mul i32 %sext_ln1271_134, i32 %zext_ln1273_271"   --->   Operation 3974 'mul' 'r_V_2069' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln1348_135 = zext i16 %tmpres_zr_V_644"   --->   Operation 3975 'zext' 'zext_ln1348_135' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3976 [1/1] (0.79ns)   --->   "%ret_V_545 = sub i17 65536, i17 %zext_ln1348_135"   --->   Operation 3976 'sub' 'ret_V_545' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln1270_518 = sext i16 %r_V_1685_load"   --->   Operation 3977 'sext' 'sext_ln1270_518' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3978 [1/1] (0.00ns)   --->   "%zext_ln1273_272 = zext i17 %ret_V_545"   --->   Operation 3978 'zext' 'zext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3979 [3/3] (0.99ns) (grouped into DSP with root node ret_V_546)   --->   "%r_V_1895 = mul i33 %zext_ln1273_272, i33 %sext_ln1270_518"   --->   Operation 3979 'mul' 'r_V_1895' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3980 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2070 = mul i32 %sext_ln1271_135, i32 %zext_ln1273_273"   --->   Operation 3980 'mul' 'r_V_2070' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3981 [1/1] (0.00ns)   --->   "%zext_ln1348_136 = zext i16 %tmpres_zr_V_645"   --->   Operation 3981 'zext' 'zext_ln1348_136' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3982 [1/1] (0.79ns)   --->   "%ret_V_547 = sub i17 65536, i17 %zext_ln1348_136"   --->   Operation 3982 'sub' 'ret_V_547' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln1270_519 = sext i16 %r_V_1686_load"   --->   Operation 3983 'sext' 'sext_ln1270_519' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3984 [1/1] (0.00ns)   --->   "%zext_ln1273_274 = zext i17 %ret_V_547"   --->   Operation 3984 'zext' 'zext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3985 [3/3] (0.99ns) (grouped into DSP with root node ret_V_548)   --->   "%r_V_1898 = mul i33 %zext_ln1273_274, i33 %sext_ln1270_519"   --->   Operation 3985 'mul' 'r_V_1898' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3986 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2071 = mul i32 %sext_ln1271_136, i32 %zext_ln1273_275"   --->   Operation 3986 'mul' 'r_V_2071' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3987 [1/1] (0.00ns)   --->   "%zext_ln1348_137 = zext i16 %tmpres_zr_V_646"   --->   Operation 3987 'zext' 'zext_ln1348_137' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3988 [1/1] (0.79ns)   --->   "%ret_V_549 = sub i17 65536, i17 %zext_ln1348_137"   --->   Operation 3988 'sub' 'ret_V_549' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln1270_520 = sext i16 %r_V_1687_load"   --->   Operation 3989 'sext' 'sext_ln1270_520' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3990 [1/1] (0.00ns)   --->   "%zext_ln1273_276 = zext i17 %ret_V_549"   --->   Operation 3990 'zext' 'zext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3991 [3/3] (0.99ns) (grouped into DSP with root node ret_V_550)   --->   "%r_V_1901 = mul i33 %zext_ln1273_276, i33 %sext_ln1270_520"   --->   Operation 3991 'mul' 'r_V_1901' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3992 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2072 = mul i32 %sext_ln1271_137, i32 %zext_ln1273_277"   --->   Operation 3992 'mul' 'r_V_2072' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3993 [1/1] (0.00ns)   --->   "%zext_ln1348_138 = zext i16 %tmpres_zr_V_647"   --->   Operation 3993 'zext' 'zext_ln1348_138' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3994 [1/1] (0.79ns)   --->   "%ret_V_551 = sub i17 65536, i17 %zext_ln1348_138"   --->   Operation 3994 'sub' 'ret_V_551' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln1270_521 = sext i16 %r_V_1688_load"   --->   Operation 3995 'sext' 'sext_ln1270_521' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3996 [1/1] (0.00ns)   --->   "%zext_ln1273_278 = zext i17 %ret_V_551"   --->   Operation 3996 'zext' 'zext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3997 [3/3] (0.99ns) (grouped into DSP with root node ret_V_552)   --->   "%r_V_1904 = mul i33 %zext_ln1273_278, i33 %sext_ln1270_521"   --->   Operation 3997 'mul' 'r_V_1904' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3998 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2073 = mul i32 %sext_ln1271_138, i32 %zext_ln1273_279"   --->   Operation 3998 'mul' 'r_V_2073' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3999 [1/1] (0.00ns)   --->   "%zext_ln1348_139 = zext i16 %tmpres_zr_V_648"   --->   Operation 3999 'zext' 'zext_ln1348_139' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4000 [1/1] (0.79ns)   --->   "%ret_V_553 = sub i17 65536, i17 %zext_ln1348_139"   --->   Operation 4000 'sub' 'ret_V_553' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln1270_522 = sext i16 %r_V_1689_load"   --->   Operation 4001 'sext' 'sext_ln1270_522' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4002 [1/1] (0.00ns)   --->   "%zext_ln1273_280 = zext i17 %ret_V_553"   --->   Operation 4002 'zext' 'zext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4003 [3/3] (0.99ns) (grouped into DSP with root node ret_V_554)   --->   "%r_V_1907 = mul i33 %zext_ln1273_280, i33 %sext_ln1270_522"   --->   Operation 4003 'mul' 'r_V_1907' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4004 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2074 = mul i32 %sext_ln1271_139, i32 %zext_ln1273_281"   --->   Operation 4004 'mul' 'r_V_2074' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4005 [1/1] (0.00ns)   --->   "%zext_ln1348_140 = zext i16 %tmpres_zr_V_649"   --->   Operation 4005 'zext' 'zext_ln1348_140' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4006 [1/1] (0.79ns)   --->   "%ret_V_555 = sub i17 65536, i17 %zext_ln1348_140"   --->   Operation 4006 'sub' 'ret_V_555' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln1270_523 = sext i16 %r_V_1690_load"   --->   Operation 4007 'sext' 'sext_ln1270_523' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4008 [1/1] (0.00ns)   --->   "%zext_ln1273_282 = zext i17 %ret_V_555"   --->   Operation 4008 'zext' 'zext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4009 [3/3] (0.99ns) (grouped into DSP with root node ret_V_556)   --->   "%r_V_1910 = mul i33 %zext_ln1273_282, i33 %sext_ln1270_523"   --->   Operation 4009 'mul' 'r_V_1910' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4010 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2075 = mul i32 %sext_ln1271_140, i32 %zext_ln1273_283"   --->   Operation 4010 'mul' 'r_V_2075' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4011 [1/1] (0.00ns)   --->   "%zext_ln1348_141 = zext i16 %tmpres_zr_V_650"   --->   Operation 4011 'zext' 'zext_ln1348_141' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4012 [1/1] (0.79ns)   --->   "%ret_V_557 = sub i17 65536, i17 %zext_ln1348_141"   --->   Operation 4012 'sub' 'ret_V_557' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln1270_524 = sext i16 %r_V_1691_load"   --->   Operation 4013 'sext' 'sext_ln1270_524' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln1273_284 = zext i17 %ret_V_557"   --->   Operation 4014 'zext' 'zext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4015 [3/3] (0.99ns) (grouped into DSP with root node ret_V_558)   --->   "%r_V_1913 = mul i33 %zext_ln1273_284, i33 %sext_ln1270_524"   --->   Operation 4015 'mul' 'r_V_1913' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4016 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2076 = mul i32 %sext_ln1271_141, i32 %zext_ln1273_285"   --->   Operation 4016 'mul' 'r_V_2076' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4017 [1/1] (0.00ns)   --->   "%zext_ln1348_142 = zext i16 %tmpres_zr_V_651"   --->   Operation 4017 'zext' 'zext_ln1348_142' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4018 [1/1] (0.79ns)   --->   "%ret_V_559 = sub i17 65536, i17 %zext_ln1348_142"   --->   Operation 4018 'sub' 'ret_V_559' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln1270_525 = sext i16 %r_V_1692_load"   --->   Operation 4019 'sext' 'sext_ln1270_525' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4020 [1/1] (0.00ns)   --->   "%zext_ln1273_286 = zext i17 %ret_V_559"   --->   Operation 4020 'zext' 'zext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4021 [3/3] (0.99ns) (grouped into DSP with root node ret_V_560)   --->   "%r_V_1916 = mul i33 %zext_ln1273_286, i33 %sext_ln1270_525"   --->   Operation 4021 'mul' 'r_V_1916' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4022 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2077 = mul i32 %sext_ln1271_142, i32 %zext_ln1273_287"   --->   Operation 4022 'mul' 'r_V_2077' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4023 [1/1] (0.00ns)   --->   "%zext_ln1348_143 = zext i16 %tmpres_zr_V_652"   --->   Operation 4023 'zext' 'zext_ln1348_143' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4024 [1/1] (0.79ns)   --->   "%ret_V_561 = sub i17 65536, i17 %zext_ln1348_143"   --->   Operation 4024 'sub' 'ret_V_561' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln1270_526 = sext i16 %r_V_1693_load"   --->   Operation 4025 'sext' 'sext_ln1270_526' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4026 [1/1] (0.00ns)   --->   "%zext_ln1273_288 = zext i17 %ret_V_561"   --->   Operation 4026 'zext' 'zext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4027 [3/3] (0.99ns) (grouped into DSP with root node ret_V_562)   --->   "%r_V_1919 = mul i33 %zext_ln1273_288, i33 %sext_ln1270_526"   --->   Operation 4027 'mul' 'r_V_1919' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4028 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2078 = mul i32 %sext_ln1271_143, i32 %zext_ln1273_289"   --->   Operation 4028 'mul' 'r_V_2078' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4029 [1/1] (0.00ns)   --->   "%zext_ln1348_144 = zext i16 %tmpres_zr_V_653"   --->   Operation 4029 'zext' 'zext_ln1348_144' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4030 [1/1] (0.79ns)   --->   "%ret_V_563 = sub i17 65536, i17 %zext_ln1348_144"   --->   Operation 4030 'sub' 'ret_V_563' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln1270_527 = sext i16 %r_V_1694_load"   --->   Operation 4031 'sext' 'sext_ln1270_527' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4032 [1/1] (0.00ns)   --->   "%zext_ln1273_290 = zext i17 %ret_V_563"   --->   Operation 4032 'zext' 'zext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4033 [3/3] (0.99ns) (grouped into DSP with root node ret_V_564)   --->   "%r_V_1922 = mul i33 %zext_ln1273_290, i33 %sext_ln1270_527"   --->   Operation 4033 'mul' 'r_V_1922' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4034 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2079 = mul i32 %sext_ln1271_144, i32 %zext_ln1273_291"   --->   Operation 4034 'mul' 'r_V_2079' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4035 [1/1] (0.00ns)   --->   "%zext_ln1348_145 = zext i16 %tmpres_zr_V_654"   --->   Operation 4035 'zext' 'zext_ln1348_145' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4036 [1/1] (0.79ns)   --->   "%ret_V_565 = sub i17 65536, i17 %zext_ln1348_145"   --->   Operation 4036 'sub' 'ret_V_565' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln1270_528 = sext i16 %r_V_1695_load"   --->   Operation 4037 'sext' 'sext_ln1270_528' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4038 [1/1] (0.00ns)   --->   "%zext_ln1273_292 = zext i17 %ret_V_565"   --->   Operation 4038 'zext' 'zext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4039 [3/3] (0.99ns) (grouped into DSP with root node ret_V_566)   --->   "%r_V_1925 = mul i33 %zext_ln1273_292, i33 %sext_ln1270_528"   --->   Operation 4039 'mul' 'r_V_1925' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4040 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2080 = mul i32 %sext_ln1271_145, i32 %zext_ln1273_293"   --->   Operation 4040 'mul' 'r_V_2080' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4041 [1/1] (0.00ns)   --->   "%zext_ln1348_146 = zext i16 %tmpres_zr_V_655"   --->   Operation 4041 'zext' 'zext_ln1348_146' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4042 [1/1] (0.79ns)   --->   "%ret_V_567 = sub i17 65536, i17 %zext_ln1348_146"   --->   Operation 4042 'sub' 'ret_V_567' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln1270_529 = sext i16 %r_V_1696_load"   --->   Operation 4043 'sext' 'sext_ln1270_529' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4044 [1/1] (0.00ns)   --->   "%zext_ln1273_294 = zext i17 %ret_V_567"   --->   Operation 4044 'zext' 'zext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4045 [3/3] (0.99ns) (grouped into DSP with root node ret_V_568)   --->   "%r_V_1928 = mul i33 %zext_ln1273_294, i33 %sext_ln1270_529"   --->   Operation 4045 'mul' 'r_V_1928' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4046 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2081 = mul i32 %sext_ln1271_146, i32 %zext_ln1273_295"   --->   Operation 4046 'mul' 'r_V_2081' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4047 [1/1] (0.00ns)   --->   "%zext_ln1348_147 = zext i16 %tmpres_zr_V_656"   --->   Operation 4047 'zext' 'zext_ln1348_147' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4048 [1/1] (0.79ns)   --->   "%ret_V_569 = sub i17 65536, i17 %zext_ln1348_147"   --->   Operation 4048 'sub' 'ret_V_569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln1270_530 = sext i16 %r_V_1697_load"   --->   Operation 4049 'sext' 'sext_ln1270_530' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4050 [1/1] (0.00ns)   --->   "%zext_ln1273_296 = zext i17 %ret_V_569"   --->   Operation 4050 'zext' 'zext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4051 [3/3] (0.99ns) (grouped into DSP with root node ret_V_570)   --->   "%r_V_1931 = mul i33 %zext_ln1273_296, i33 %sext_ln1270_530"   --->   Operation 4051 'mul' 'r_V_1931' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4052 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2082 = mul i32 %sext_ln1271_147, i32 %zext_ln1273_297"   --->   Operation 4052 'mul' 'r_V_2082' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4053 [1/1] (0.00ns)   --->   "%zext_ln1348_148 = zext i16 %tmpres_zr_V_657"   --->   Operation 4053 'zext' 'zext_ln1348_148' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4054 [1/1] (0.79ns)   --->   "%ret_V_571 = sub i17 65536, i17 %zext_ln1348_148"   --->   Operation 4054 'sub' 'ret_V_571' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln1270_531 = sext i16 %r_V_1698_load"   --->   Operation 4055 'sext' 'sext_ln1270_531' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4056 [1/1] (0.00ns)   --->   "%zext_ln1273_298 = zext i17 %ret_V_571"   --->   Operation 4056 'zext' 'zext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4057 [3/3] (0.99ns) (grouped into DSP with root node ret_V_572)   --->   "%r_V_1934 = mul i33 %zext_ln1273_298, i33 %sext_ln1270_531"   --->   Operation 4057 'mul' 'r_V_1934' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4058 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2083 = mul i32 %sext_ln1271_148, i32 %zext_ln1273_299"   --->   Operation 4058 'mul' 'r_V_2083' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4059 [1/1] (0.00ns)   --->   "%zext_ln1348_149 = zext i16 %tmpres_zr_V_658"   --->   Operation 4059 'zext' 'zext_ln1348_149' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4060 [1/1] (0.79ns)   --->   "%ret_V_573 = sub i17 65536, i17 %zext_ln1348_149"   --->   Operation 4060 'sub' 'ret_V_573' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln1270_532 = sext i16 %r_V_1699_load"   --->   Operation 4061 'sext' 'sext_ln1270_532' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4062 [1/1] (0.00ns)   --->   "%zext_ln1273_300 = zext i17 %ret_V_573"   --->   Operation 4062 'zext' 'zext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4063 [3/3] (0.99ns) (grouped into DSP with root node ret_V_574)   --->   "%r_V_1937 = mul i33 %zext_ln1273_300, i33 %sext_ln1270_532"   --->   Operation 4063 'mul' 'r_V_1937' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4064 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2084 = mul i32 %sext_ln1271_149, i32 %zext_ln1273_301"   --->   Operation 4064 'mul' 'r_V_2084' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4065 [1/1] (0.00ns)   --->   "%zext_ln1348_150 = zext i16 %tmpres_zr_V_659"   --->   Operation 4065 'zext' 'zext_ln1348_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4066 [1/1] (0.79ns)   --->   "%ret_V_575 = sub i17 65536, i17 %zext_ln1348_150"   --->   Operation 4066 'sub' 'ret_V_575' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln1270_533 = sext i16 %r_V_1700_load"   --->   Operation 4067 'sext' 'sext_ln1270_533' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4068 [1/1] (0.00ns)   --->   "%zext_ln1273_302 = zext i17 %ret_V_575"   --->   Operation 4068 'zext' 'zext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4069 [3/3] (0.99ns) (grouped into DSP with root node ret_V_576)   --->   "%r_V_1940 = mul i33 %zext_ln1273_302, i33 %sext_ln1270_533"   --->   Operation 4069 'mul' 'r_V_1940' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4070 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2085 = mul i32 %sext_ln1271_150, i32 %zext_ln1273_303"   --->   Operation 4070 'mul' 'r_V_2085' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4071 [1/1] (0.00ns)   --->   "%zext_ln1348_151 = zext i16 %tmpres_zr_V_660"   --->   Operation 4071 'zext' 'zext_ln1348_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4072 [1/1] (0.79ns)   --->   "%ret_V_577 = sub i17 65536, i17 %zext_ln1348_151"   --->   Operation 4072 'sub' 'ret_V_577' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln1270_534 = sext i16 %r_V_1701_load"   --->   Operation 4073 'sext' 'sext_ln1270_534' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4074 [1/1] (0.00ns)   --->   "%zext_ln1273_304 = zext i17 %ret_V_577"   --->   Operation 4074 'zext' 'zext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4075 [3/3] (0.99ns) (grouped into DSP with root node ret_V_578)   --->   "%r_V_1943 = mul i33 %zext_ln1273_304, i33 %sext_ln1270_534"   --->   Operation 4075 'mul' 'r_V_1943' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4076 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2086 = mul i32 %sext_ln1271_151, i32 %zext_ln1273_305"   --->   Operation 4076 'mul' 'r_V_2086' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4077 [1/1] (0.00ns)   --->   "%zext_ln1348_152 = zext i16 %tmpres_zr_V_661"   --->   Operation 4077 'zext' 'zext_ln1348_152' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4078 [1/1] (0.79ns)   --->   "%ret_V_579 = sub i17 65536, i17 %zext_ln1348_152"   --->   Operation 4078 'sub' 'ret_V_579' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln1270_535 = sext i16 %r_V_1702_load"   --->   Operation 4079 'sext' 'sext_ln1270_535' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4080 [1/1] (0.00ns)   --->   "%zext_ln1273_306 = zext i17 %ret_V_579"   --->   Operation 4080 'zext' 'zext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4081 [3/3] (0.99ns) (grouped into DSP with root node ret_V_580)   --->   "%r_V_1946 = mul i33 %zext_ln1273_306, i33 %sext_ln1270_535"   --->   Operation 4081 'mul' 'r_V_1946' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4082 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2087 = mul i32 %sext_ln1271_152, i32 %zext_ln1273_307"   --->   Operation 4082 'mul' 'r_V_2087' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4083 [1/1] (0.00ns)   --->   "%zext_ln1348_153 = zext i16 %tmpres_zr_V_662"   --->   Operation 4083 'zext' 'zext_ln1348_153' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4084 [1/1] (0.79ns)   --->   "%ret_V_581 = sub i17 65536, i17 %zext_ln1348_153"   --->   Operation 4084 'sub' 'ret_V_581' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln1270_536 = sext i16 %r_V_1703_load"   --->   Operation 4085 'sext' 'sext_ln1270_536' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln1273_308 = zext i17 %ret_V_581"   --->   Operation 4086 'zext' 'zext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4087 [3/3] (0.99ns) (grouped into DSP with root node ret_V_582)   --->   "%r_V_1949 = mul i33 %zext_ln1273_308, i33 %sext_ln1270_536"   --->   Operation 4087 'mul' 'r_V_1949' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4088 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2088 = mul i32 %sext_ln1271_153, i32 %zext_ln1273_309"   --->   Operation 4088 'mul' 'r_V_2088' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4089 [1/1] (0.00ns)   --->   "%zext_ln1348_154 = zext i16 %tmpres_zr_V_663"   --->   Operation 4089 'zext' 'zext_ln1348_154' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4090 [1/1] (0.79ns)   --->   "%ret_V_583 = sub i17 65536, i17 %zext_ln1348_154"   --->   Operation 4090 'sub' 'ret_V_583' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln1270_537 = sext i16 %r_V_1704_load"   --->   Operation 4091 'sext' 'sext_ln1270_537' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln1273_310 = zext i17 %ret_V_583"   --->   Operation 4092 'zext' 'zext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4093 [3/3] (0.99ns) (grouped into DSP with root node ret_V_584)   --->   "%r_V_1952 = mul i33 %zext_ln1273_310, i33 %sext_ln1270_537"   --->   Operation 4093 'mul' 'r_V_1952' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4094 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2089 = mul i32 %sext_ln1271_154, i32 %zext_ln1273_311"   --->   Operation 4094 'mul' 'r_V_2089' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4095 [1/1] (0.00ns)   --->   "%zext_ln1348_155 = zext i16 %tmpres_zr_V_664"   --->   Operation 4095 'zext' 'zext_ln1348_155' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4096 [1/1] (0.79ns)   --->   "%ret_V_585 = sub i17 65536, i17 %zext_ln1348_155"   --->   Operation 4096 'sub' 'ret_V_585' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln1270_538 = sext i16 %r_V_1705_load"   --->   Operation 4097 'sext' 'sext_ln1270_538' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4098 [1/1] (0.00ns)   --->   "%zext_ln1273_312 = zext i17 %ret_V_585"   --->   Operation 4098 'zext' 'zext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4099 [3/3] (0.99ns) (grouped into DSP with root node ret_V_586)   --->   "%r_V_1955 = mul i33 %zext_ln1273_312, i33 %sext_ln1270_538"   --->   Operation 4099 'mul' 'r_V_1955' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4100 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2090 = mul i32 %sext_ln1271_155, i32 %zext_ln1273_313"   --->   Operation 4100 'mul' 'r_V_2090' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4101 [1/1] (0.00ns)   --->   "%zext_ln1348_156 = zext i16 %tmpres_zr_V_665"   --->   Operation 4101 'zext' 'zext_ln1348_156' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4102 [1/1] (0.79ns)   --->   "%ret_V_587 = sub i17 65536, i17 %zext_ln1348_156"   --->   Operation 4102 'sub' 'ret_V_587' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4103 [1/1] (0.00ns)   --->   "%sext_ln1270_539 = sext i16 %r_V_1706_load"   --->   Operation 4103 'sext' 'sext_ln1270_539' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4104 [1/1] (0.00ns)   --->   "%zext_ln1273_314 = zext i17 %ret_V_587"   --->   Operation 4104 'zext' 'zext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4105 [3/3] (0.99ns) (grouped into DSP with root node ret_V_588)   --->   "%r_V_1958 = mul i33 %zext_ln1273_314, i33 %sext_ln1270_539"   --->   Operation 4105 'mul' 'r_V_1958' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4106 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2091 = mul i32 %sext_ln1271_156, i32 %zext_ln1273_315"   --->   Operation 4106 'mul' 'r_V_2091' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4107 [1/1] (0.00ns)   --->   "%zext_ln1348_157 = zext i16 %tmpres_zr_V_666"   --->   Operation 4107 'zext' 'zext_ln1348_157' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4108 [1/1] (0.79ns)   --->   "%ret_V_589 = sub i17 65536, i17 %zext_ln1348_157"   --->   Operation 4108 'sub' 'ret_V_589' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln1270_540 = sext i16 %r_V_1707_load"   --->   Operation 4109 'sext' 'sext_ln1270_540' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4110 [1/1] (0.00ns)   --->   "%zext_ln1273_316 = zext i17 %ret_V_589"   --->   Operation 4110 'zext' 'zext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4111 [3/3] (0.99ns) (grouped into DSP with root node ret_V_590)   --->   "%r_V_1961 = mul i33 %zext_ln1273_316, i33 %sext_ln1270_540"   --->   Operation 4111 'mul' 'r_V_1961' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4112 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2092 = mul i32 %sext_ln1271_157, i32 %zext_ln1273_317"   --->   Operation 4112 'mul' 'r_V_2092' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4113 [1/1] (0.00ns)   --->   "%zext_ln1348_158 = zext i16 %tmpres_zr_V_667"   --->   Operation 4113 'zext' 'zext_ln1348_158' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4114 [1/1] (0.79ns)   --->   "%ret_V_591 = sub i17 65536, i17 %zext_ln1348_158"   --->   Operation 4114 'sub' 'ret_V_591' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln1270_541 = sext i16 %r_V_1708_load"   --->   Operation 4115 'sext' 'sext_ln1270_541' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4116 [1/1] (0.00ns)   --->   "%zext_ln1273_318 = zext i17 %ret_V_591"   --->   Operation 4116 'zext' 'zext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4117 [3/3] (0.99ns) (grouped into DSP with root node ret_V_592)   --->   "%r_V_1964 = mul i33 %zext_ln1273_318, i33 %sext_ln1270_541"   --->   Operation 4117 'mul' 'r_V_1964' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4118 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2093 = mul i32 %sext_ln1271_158, i32 %zext_ln1273_319"   --->   Operation 4118 'mul' 'r_V_2093' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4119 [1/1] (0.00ns)   --->   "%zext_ln1348_159 = zext i16 %tmpres_zr_V_668"   --->   Operation 4119 'zext' 'zext_ln1348_159' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4120 [1/1] (0.79ns)   --->   "%ret_V_593 = sub i17 65536, i17 %zext_ln1348_159"   --->   Operation 4120 'sub' 'ret_V_593' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln1270_542 = sext i16 %r_V_1709_load"   --->   Operation 4121 'sext' 'sext_ln1270_542' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4122 [1/1] (0.00ns)   --->   "%zext_ln1273_320 = zext i17 %ret_V_593"   --->   Operation 4122 'zext' 'zext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4123 [3/3] (0.99ns) (grouped into DSP with root node ret_V_594)   --->   "%r_V_1967 = mul i33 %zext_ln1273_320, i33 %sext_ln1270_542"   --->   Operation 4123 'mul' 'r_V_1967' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4124 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2094 = mul i32 %sext_ln1271_159, i32 %zext_ln1273_321"   --->   Operation 4124 'mul' 'r_V_2094' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4125 [1/1] (0.00ns)   --->   "%zext_ln1348_160 = zext i16 %tmpres_zr_V_669"   --->   Operation 4125 'zext' 'zext_ln1348_160' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4126 [1/1] (0.79ns)   --->   "%ret_V_595 = sub i17 65536, i17 %zext_ln1348_160"   --->   Operation 4126 'sub' 'ret_V_595' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln1270_543 = sext i16 %r_V_1710_load"   --->   Operation 4127 'sext' 'sext_ln1270_543' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln1273_322 = zext i17 %ret_V_595"   --->   Operation 4128 'zext' 'zext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4129 [3/3] (0.99ns) (grouped into DSP with root node ret_V_596)   --->   "%r_V_1970 = mul i33 %zext_ln1273_322, i33 %sext_ln1270_543"   --->   Operation 4129 'mul' 'r_V_1970' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4130 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2095 = mul i32 %sext_ln1271_160, i32 %zext_ln1273_323"   --->   Operation 4130 'mul' 'r_V_2095' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln1348_161 = zext i16 %tmpres_zr_V_670"   --->   Operation 4131 'zext' 'zext_ln1348_161' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4132 [1/1] (0.79ns)   --->   "%ret_V_597 = sub i17 65536, i17 %zext_ln1348_161"   --->   Operation 4132 'sub' 'ret_V_597' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln1270_544 = sext i16 %r_V_1711_load"   --->   Operation 4133 'sext' 'sext_ln1270_544' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4134 [1/1] (0.00ns)   --->   "%zext_ln1273_324 = zext i17 %ret_V_597"   --->   Operation 4134 'zext' 'zext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4135 [3/3] (0.99ns) (grouped into DSP with root node ret_V_598)   --->   "%r_V_1973 = mul i33 %zext_ln1273_324, i33 %sext_ln1270_544"   --->   Operation 4135 'mul' 'r_V_1973' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4136 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2096 = mul i32 %sext_ln1271_161, i32 %zext_ln1273_325"   --->   Operation 4136 'mul' 'r_V_2096' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4137 [1/1] (0.00ns)   --->   "%zext_ln1348_162 = zext i16 %tmpres_zr_V_671"   --->   Operation 4137 'zext' 'zext_ln1348_162' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4138 [1/1] (0.79ns)   --->   "%ret_V_599 = sub i17 65536, i17 %zext_ln1348_162"   --->   Operation 4138 'sub' 'ret_V_599' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln1270_545 = sext i16 %r_V_1712_load"   --->   Operation 4139 'sext' 'sext_ln1270_545' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4140 [1/1] (0.00ns)   --->   "%zext_ln1273_326 = zext i17 %ret_V_599"   --->   Operation 4140 'zext' 'zext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4141 [3/3] (0.99ns) (grouped into DSP with root node ret_V_600)   --->   "%r_V_1976 = mul i33 %zext_ln1273_326, i33 %sext_ln1270_545"   --->   Operation 4141 'mul' 'r_V_1976' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4142 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2097 = mul i32 %sext_ln1271_162, i32 %zext_ln1273_327"   --->   Operation 4142 'mul' 'r_V_2097' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln1348_163 = zext i16 %tmpres_zr_V_672"   --->   Operation 4143 'zext' 'zext_ln1348_163' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4144 [1/1] (0.79ns)   --->   "%ret_V_601 = sub i17 65536, i17 %zext_ln1348_163"   --->   Operation 4144 'sub' 'ret_V_601' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln1270_546 = sext i16 %r_V_1713_load"   --->   Operation 4145 'sext' 'sext_ln1270_546' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4146 [1/1] (0.00ns)   --->   "%zext_ln1273_328 = zext i17 %ret_V_601"   --->   Operation 4146 'zext' 'zext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4147 [3/3] (0.99ns) (grouped into DSP with root node ret_V_602)   --->   "%r_V_1979 = mul i33 %zext_ln1273_328, i33 %sext_ln1270_546"   --->   Operation 4147 'mul' 'r_V_1979' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4148 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2098 = mul i32 %sext_ln1271_163, i32 %zext_ln1273_329"   --->   Operation 4148 'mul' 'r_V_2098' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4149 [1/1] (0.00ns)   --->   "%zext_ln1348_164 = zext i16 %tmpres_zr_V_673"   --->   Operation 4149 'zext' 'zext_ln1348_164' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4150 [1/1] (0.79ns)   --->   "%ret_V_603 = sub i17 65536, i17 %zext_ln1348_164"   --->   Operation 4150 'sub' 'ret_V_603' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln1270_547 = sext i16 %r_V_1714_load"   --->   Operation 4151 'sext' 'sext_ln1270_547' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4152 [1/1] (0.00ns)   --->   "%zext_ln1273_330 = zext i17 %ret_V_603"   --->   Operation 4152 'zext' 'zext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4153 [3/3] (0.99ns) (grouped into DSP with root node ret_V_604)   --->   "%r_V_1982 = mul i33 %zext_ln1273_330, i33 %sext_ln1270_547"   --->   Operation 4153 'mul' 'r_V_1982' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4154 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2099 = mul i32 %sext_ln1271_164, i32 %zext_ln1273_331"   --->   Operation 4154 'mul' 'r_V_2099' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln1348_165 = zext i16 %tmpres_zr_V_674"   --->   Operation 4155 'zext' 'zext_ln1348_165' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4156 [1/1] (0.79ns)   --->   "%ret_V_605 = sub i17 65536, i17 %zext_ln1348_165"   --->   Operation 4156 'sub' 'ret_V_605' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln1270_548 = sext i16 %r_V_1715_load"   --->   Operation 4157 'sext' 'sext_ln1270_548' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln1273_332 = zext i17 %ret_V_605"   --->   Operation 4158 'zext' 'zext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4159 [3/3] (0.99ns) (grouped into DSP with root node ret_V_606)   --->   "%r_V_1985 = mul i33 %zext_ln1273_332, i33 %sext_ln1270_548"   --->   Operation 4159 'mul' 'r_V_1985' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4160 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2100 = mul i32 %sext_ln1271_165, i32 %zext_ln1273_333"   --->   Operation 4160 'mul' 'r_V_2100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4161 [1/1] (0.00ns)   --->   "%zext_ln1348_166 = zext i16 %tmpres_zr_V_675"   --->   Operation 4161 'zext' 'zext_ln1348_166' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4162 [1/1] (0.79ns)   --->   "%ret_V_607 = sub i17 65536, i17 %zext_ln1348_166"   --->   Operation 4162 'sub' 'ret_V_607' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln1270_549 = sext i16 %r_V_1716_load"   --->   Operation 4163 'sext' 'sext_ln1270_549' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4164 [1/1] (0.00ns)   --->   "%zext_ln1273_334 = zext i17 %ret_V_607"   --->   Operation 4164 'zext' 'zext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4165 [3/3] (0.99ns) (grouped into DSP with root node ret_V_608)   --->   "%r_V_1988 = mul i33 %zext_ln1273_334, i33 %sext_ln1270_549"   --->   Operation 4165 'mul' 'r_V_1988' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4166 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2101 = mul i32 %sext_ln1271_166, i32 %zext_ln1273_335"   --->   Operation 4166 'mul' 'r_V_2101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4167 [1/1] (0.00ns)   --->   "%zext_ln1348_167 = zext i16 %tmpres_zr_V_676"   --->   Operation 4167 'zext' 'zext_ln1348_167' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4168 [1/1] (0.79ns)   --->   "%ret_V_609 = sub i17 65536, i17 %zext_ln1348_167"   --->   Operation 4168 'sub' 'ret_V_609' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln1270_550 = sext i16 %r_V_1717_load"   --->   Operation 4169 'sext' 'sext_ln1270_550' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4170 [1/1] (0.00ns)   --->   "%zext_ln1273_336 = zext i17 %ret_V_609"   --->   Operation 4170 'zext' 'zext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4171 [3/3] (0.99ns) (grouped into DSP with root node ret_V_610)   --->   "%r_V_1991 = mul i33 %zext_ln1273_336, i33 %sext_ln1270_550"   --->   Operation 4171 'mul' 'r_V_1991' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4172 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2102 = mul i32 %sext_ln1271_167, i32 %zext_ln1273_337"   --->   Operation 4172 'mul' 'r_V_2102' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4173 [1/1] (0.00ns)   --->   "%zext_ln1348_168 = zext i16 %tmpres_zr_V_677"   --->   Operation 4173 'zext' 'zext_ln1348_168' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4174 [1/1] (0.79ns)   --->   "%ret_V_611 = sub i17 65536, i17 %zext_ln1348_168"   --->   Operation 4174 'sub' 'ret_V_611' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln1270_551 = sext i16 %r_V_1718_load"   --->   Operation 4175 'sext' 'sext_ln1270_551' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4176 [1/1] (0.00ns)   --->   "%zext_ln1273_338 = zext i17 %ret_V_611"   --->   Operation 4176 'zext' 'zext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4177 [3/3] (0.99ns) (grouped into DSP with root node ret_V_612)   --->   "%r_V_1994 = mul i33 %zext_ln1273_338, i33 %sext_ln1270_551"   --->   Operation 4177 'mul' 'r_V_1994' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4178 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2103 = mul i32 %sext_ln1271_168, i32 %zext_ln1273_339"   --->   Operation 4178 'mul' 'r_V_2103' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4179 [1/1] (0.00ns)   --->   "%zext_ln1348_169 = zext i16 %tmpres_zr_V_678"   --->   Operation 4179 'zext' 'zext_ln1348_169' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4180 [1/1] (0.79ns)   --->   "%ret_V_613 = sub i17 65536, i17 %zext_ln1348_169"   --->   Operation 4180 'sub' 'ret_V_613' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4181 [1/1] (0.00ns)   --->   "%sext_ln1270_552 = sext i16 %r_V_1719_load"   --->   Operation 4181 'sext' 'sext_ln1270_552' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4182 [1/1] (0.00ns)   --->   "%zext_ln1273_340 = zext i17 %ret_V_613"   --->   Operation 4182 'zext' 'zext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4183 [3/3] (0.99ns) (grouped into DSP with root node ret_V_614)   --->   "%r_V_1997 = mul i33 %zext_ln1273_340, i33 %sext_ln1270_552"   --->   Operation 4183 'mul' 'r_V_1997' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4184 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2104 = mul i32 %sext_ln1271_169, i32 %zext_ln1273_341"   --->   Operation 4184 'mul' 'r_V_2104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4185 [1/1] (0.00ns)   --->   "%zext_ln1348_170 = zext i16 %tmpres_zr_V_679"   --->   Operation 4185 'zext' 'zext_ln1348_170' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4186 [1/1] (0.79ns)   --->   "%ret_V_615 = sub i17 65536, i17 %zext_ln1348_170"   --->   Operation 4186 'sub' 'ret_V_615' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4187 [1/1] (0.00ns)   --->   "%sext_ln1270_553 = sext i16 %r_V_1720_load"   --->   Operation 4187 'sext' 'sext_ln1270_553' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln1273_342 = zext i17 %ret_V_615"   --->   Operation 4188 'zext' 'zext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4189 [3/3] (0.99ns) (grouped into DSP with root node ret_V_616)   --->   "%r_V_2000 = mul i33 %zext_ln1273_342, i33 %sext_ln1270_553"   --->   Operation 4189 'mul' 'r_V_2000' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4190 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2105 = mul i32 %sext_ln1271_170, i32 %zext_ln1273_343"   --->   Operation 4190 'mul' 'r_V_2105' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4191 [1/1] (0.00ns)   --->   "%zext_ln1348_171 = zext i16 %tmpres_zr_V_680"   --->   Operation 4191 'zext' 'zext_ln1348_171' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4192 [1/1] (0.79ns)   --->   "%ret_V_617 = sub i17 65536, i17 %zext_ln1348_171"   --->   Operation 4192 'sub' 'ret_V_617' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4193 [1/1] (0.00ns)   --->   "%sext_ln1270_554 = sext i16 %r_V_1721_load"   --->   Operation 4193 'sext' 'sext_ln1270_554' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4194 [1/1] (0.00ns)   --->   "%zext_ln1273_344 = zext i17 %ret_V_617"   --->   Operation 4194 'zext' 'zext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4195 [3/3] (0.99ns) (grouped into DSP with root node ret_V_618)   --->   "%r_V_2003 = mul i33 %zext_ln1273_344, i33 %sext_ln1270_554"   --->   Operation 4195 'mul' 'r_V_2003' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4196 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2106 = mul i32 %sext_ln1271_171, i32 %zext_ln1273_345"   --->   Operation 4196 'mul' 'r_V_2106' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4197 [1/1] (0.00ns)   --->   "%zext_ln1348_172 = zext i16 %tmpres_zr_V_681"   --->   Operation 4197 'zext' 'zext_ln1348_172' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4198 [1/1] (0.79ns)   --->   "%ret_V_619 = sub i17 65536, i17 %zext_ln1348_172"   --->   Operation 4198 'sub' 'ret_V_619' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln1270_555 = sext i16 %r_V_1722_load"   --->   Operation 4199 'sext' 'sext_ln1270_555' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4200 [1/1] (0.00ns)   --->   "%zext_ln1273_346 = zext i17 %ret_V_619"   --->   Operation 4200 'zext' 'zext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4201 [3/3] (0.99ns) (grouped into DSP with root node ret_V_620)   --->   "%r_V_2006 = mul i33 %zext_ln1273_346, i33 %sext_ln1270_555"   --->   Operation 4201 'mul' 'r_V_2006' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4202 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2107 = mul i32 %sext_ln1271_172, i32 %zext_ln1273_347"   --->   Operation 4202 'mul' 'r_V_2107' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4203 [1/1] (0.00ns)   --->   "%zext_ln1348_173 = zext i16 %tmpres_zr_V_682"   --->   Operation 4203 'zext' 'zext_ln1348_173' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4204 [1/1] (0.79ns)   --->   "%ret_V_621 = sub i17 65536, i17 %zext_ln1348_173"   --->   Operation 4204 'sub' 'ret_V_621' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln1270_556 = sext i16 %r_V_1723_load"   --->   Operation 4205 'sext' 'sext_ln1270_556' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4206 [1/1] (0.00ns)   --->   "%zext_ln1273_348 = zext i17 %ret_V_621"   --->   Operation 4206 'zext' 'zext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4207 [3/3] (0.99ns) (grouped into DSP with root node ret_V_622)   --->   "%r_V_2009 = mul i33 %zext_ln1273_348, i33 %sext_ln1270_556"   --->   Operation 4207 'mul' 'r_V_2009' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4208 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2108 = mul i32 %sext_ln1271_173, i32 %zext_ln1273_349"   --->   Operation 4208 'mul' 'r_V_2108' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln1348_174 = zext i16 %tmpres_zr_V_683"   --->   Operation 4209 'zext' 'zext_ln1348_174' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4210 [1/1] (0.79ns)   --->   "%ret_V_623 = sub i17 65536, i17 %zext_ln1348_174"   --->   Operation 4210 'sub' 'ret_V_623' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln1270_557 = sext i16 %r_V_1724_load"   --->   Operation 4211 'sext' 'sext_ln1270_557' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4212 [1/1] (0.00ns)   --->   "%zext_ln1273_350 = zext i17 %ret_V_623"   --->   Operation 4212 'zext' 'zext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4213 [3/3] (0.99ns) (grouped into DSP with root node ret_V_624)   --->   "%r_V_2012 = mul i33 %zext_ln1273_350, i33 %sext_ln1270_557"   --->   Operation 4213 'mul' 'r_V_2012' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4214 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2109 = mul i32 %sext_ln1271_174, i32 %zext_ln1273_351"   --->   Operation 4214 'mul' 'r_V_2109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4215 [1/1] (0.00ns)   --->   "%zext_ln1348_175 = zext i16 %tmpres_zr_V_684"   --->   Operation 4215 'zext' 'zext_ln1348_175' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4216 [1/1] (0.79ns)   --->   "%ret_V_625 = sub i17 65536, i17 %zext_ln1348_175"   --->   Operation 4216 'sub' 'ret_V_625' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln1270_558 = sext i16 %r_V_1725_load"   --->   Operation 4217 'sext' 'sext_ln1270_558' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4218 [1/1] (0.00ns)   --->   "%zext_ln1273_352 = zext i17 %ret_V_625"   --->   Operation 4218 'zext' 'zext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4219 [3/3] (0.99ns) (grouped into DSP with root node ret_V_626)   --->   "%r_V_2015 = mul i33 %zext_ln1273_352, i33 %sext_ln1270_558"   --->   Operation 4219 'mul' 'r_V_2015' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4220 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2110 = mul i32 %sext_ln1271_175, i32 %zext_ln1273_353"   --->   Operation 4220 'mul' 'r_V_2110' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4221 [1/1] (0.00ns)   --->   "%zext_ln1348_176 = zext i16 %tmpres_zr_V_685"   --->   Operation 4221 'zext' 'zext_ln1348_176' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4222 [1/1] (0.79ns)   --->   "%ret_V_627 = sub i17 65536, i17 %zext_ln1348_176"   --->   Operation 4222 'sub' 'ret_V_627' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln1270_559 = sext i16 %r_V_1726_load"   --->   Operation 4223 'sext' 'sext_ln1270_559' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4224 [1/1] (0.00ns)   --->   "%zext_ln1273_354 = zext i17 %ret_V_627"   --->   Operation 4224 'zext' 'zext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4225 [3/3] (0.99ns) (grouped into DSP with root node ret_V_628)   --->   "%r_V_2018 = mul i33 %zext_ln1273_354, i33 %sext_ln1270_559"   --->   Operation 4225 'mul' 'r_V_2018' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4226 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2111 = mul i32 %sext_ln1271_176, i32 %zext_ln1273_355"   --->   Operation 4226 'mul' 'r_V_2111' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4227 [1/1] (0.00ns)   --->   "%zext_ln1348_177 = zext i16 %tmpres_zr_V_686"   --->   Operation 4227 'zext' 'zext_ln1348_177' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4228 [1/1] (0.79ns)   --->   "%ret_V_629 = sub i17 65536, i17 %zext_ln1348_177"   --->   Operation 4228 'sub' 'ret_V_629' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln1270_560 = sext i16 %r_V_1727_load"   --->   Operation 4229 'sext' 'sext_ln1270_560' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4230 [1/1] (0.00ns)   --->   "%zext_ln1273_356 = zext i17 %ret_V_629"   --->   Operation 4230 'zext' 'zext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4231 [3/3] (0.99ns) (grouped into DSP with root node ret_V_630)   --->   "%r_V_2021 = mul i33 %zext_ln1273_356, i33 %sext_ln1270_560"   --->   Operation 4231 'mul' 'r_V_2021' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4232 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2112 = mul i32 %sext_ln1271_177, i32 %zext_ln1273_357"   --->   Operation 4232 'mul' 'r_V_2112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln1348_178 = zext i16 %tmpres_zr_V_687"   --->   Operation 4233 'zext' 'zext_ln1348_178' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4234 [1/1] (0.79ns)   --->   "%ret_V_631 = sub i17 65536, i17 %zext_ln1348_178"   --->   Operation 4234 'sub' 'ret_V_631' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln1270_561 = sext i16 %r_V_1728_load"   --->   Operation 4235 'sext' 'sext_ln1270_561' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4236 [1/1] (0.00ns)   --->   "%zext_ln1273_358 = zext i17 %ret_V_631"   --->   Operation 4236 'zext' 'zext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4237 [3/3] (0.99ns) (grouped into DSP with root node ret_V_632)   --->   "%r_V_2024 = mul i33 %zext_ln1273_358, i33 %sext_ln1270_561"   --->   Operation 4237 'mul' 'r_V_2024' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4238 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2113 = mul i32 %sext_ln1271_178, i32 %zext_ln1273_359"   --->   Operation 4238 'mul' 'r_V_2113' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln1348_179 = zext i16 %tmpres_zr_V_688"   --->   Operation 4239 'zext' 'zext_ln1348_179' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4240 [1/1] (0.79ns)   --->   "%ret_V_633 = sub i17 65536, i17 %zext_ln1348_179"   --->   Operation 4240 'sub' 'ret_V_633' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4241 [1/1] (0.00ns)   --->   "%sext_ln1270_562 = sext i16 %r_V_1729_load"   --->   Operation 4241 'sext' 'sext_ln1270_562' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4242 [1/1] (0.00ns)   --->   "%zext_ln1273_360 = zext i17 %ret_V_633"   --->   Operation 4242 'zext' 'zext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4243 [3/3] (0.99ns) (grouped into DSP with root node ret_V_634)   --->   "%r_V_2027 = mul i33 %zext_ln1273_360, i33 %sext_ln1270_562"   --->   Operation 4243 'mul' 'r_V_2027' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4244 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2114 = mul i32 %sext_ln1271_179, i32 %zext_ln1273_361"   --->   Operation 4244 'mul' 'r_V_2114' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4245 [1/1] (0.00ns)   --->   "%zext_ln1348_180 = zext i16 %tmpres_zr_V_689"   --->   Operation 4245 'zext' 'zext_ln1348_180' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4246 [1/1] (0.79ns)   --->   "%ret_V_635 = sub i17 65536, i17 %zext_ln1348_180"   --->   Operation 4246 'sub' 'ret_V_635' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4247 [1/1] (0.00ns)   --->   "%sext_ln1270_563 = sext i16 %r_V_1730_load"   --->   Operation 4247 'sext' 'sext_ln1270_563' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4248 [1/1] (0.00ns)   --->   "%zext_ln1273_362 = zext i17 %ret_V_635"   --->   Operation 4248 'zext' 'zext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4249 [3/3] (0.99ns) (grouped into DSP with root node ret_V_636)   --->   "%r_V_2030 = mul i33 %zext_ln1273_362, i33 %sext_ln1270_563"   --->   Operation 4249 'mul' 'r_V_2030' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4250 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2115 = mul i32 %sext_ln1271_180, i32 %zext_ln1273_363"   --->   Operation 4250 'mul' 'r_V_2115' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4251 [1/1] (0.00ns)   --->   "%zext_ln1348_181 = zext i16 %tmpres_zr_V_690"   --->   Operation 4251 'zext' 'zext_ln1348_181' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4252 [1/1] (0.79ns)   --->   "%ret_V_637 = sub i17 65536, i17 %zext_ln1348_181"   --->   Operation 4252 'sub' 'ret_V_637' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln1270_564 = sext i16 %r_V_1731_load"   --->   Operation 4253 'sext' 'sext_ln1270_564' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4254 [1/1] (0.00ns)   --->   "%zext_ln1273_364 = zext i17 %ret_V_637"   --->   Operation 4254 'zext' 'zext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4255 [3/3] (0.99ns) (grouped into DSP with root node ret_V_638)   --->   "%r_V_2033 = mul i33 %zext_ln1273_364, i33 %sext_ln1270_564"   --->   Operation 4255 'mul' 'r_V_2033' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4256 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2116 = mul i32 %sext_ln1271_181, i32 %zext_ln1273_365"   --->   Operation 4256 'mul' 'r_V_2116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4257 [1/1] (0.00ns)   --->   "%zext_ln1348_182 = zext i16 %tmpres_zr_V_691"   --->   Operation 4257 'zext' 'zext_ln1348_182' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4258 [1/1] (0.79ns)   --->   "%ret_V_639 = sub i17 65536, i17 %zext_ln1348_182"   --->   Operation 4258 'sub' 'ret_V_639' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4259 [1/1] (0.00ns)   --->   "%sext_ln1270_565 = sext i16 %r_V_1732_load"   --->   Operation 4259 'sext' 'sext_ln1270_565' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4260 [1/1] (0.00ns)   --->   "%zext_ln1273_366 = zext i17 %ret_V_639"   --->   Operation 4260 'zext' 'zext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4261 [3/3] (0.99ns) (grouped into DSP with root node ret_V_640)   --->   "%r_V_2036 = mul i33 %zext_ln1273_366, i33 %sext_ln1270_565"   --->   Operation 4261 'mul' 'r_V_2036' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4262 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2117 = mul i32 %sext_ln1271_182, i32 %zext_ln1273_367"   --->   Operation 4262 'mul' 'r_V_2117' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4263 [1/1] (0.00ns)   --->   "%zext_ln1348_183 = zext i16 %tmpres_zr_V_692"   --->   Operation 4263 'zext' 'zext_ln1348_183' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4264 [1/1] (0.79ns)   --->   "%ret_V_641 = sub i17 65536, i17 %zext_ln1348_183"   --->   Operation 4264 'sub' 'ret_V_641' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln1270_566 = sext i16 %r_V_1733_load"   --->   Operation 4265 'sext' 'sext_ln1270_566' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4266 [1/1] (0.00ns)   --->   "%zext_ln1273_368 = zext i17 %ret_V_641"   --->   Operation 4266 'zext' 'zext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4267 [3/3] (0.99ns) (grouped into DSP with root node ret_V_642)   --->   "%r_V_2039 = mul i33 %zext_ln1273_368, i33 %sext_ln1270_566"   --->   Operation 4267 'mul' 'r_V_2039' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4268 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2118 = mul i32 %sext_ln1271_183, i32 %zext_ln1273_369"   --->   Operation 4268 'mul' 'r_V_2118' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln1348_184 = zext i16 %tmpres_zr_V_693"   --->   Operation 4269 'zext' 'zext_ln1348_184' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4270 [1/1] (0.79ns)   --->   "%ret_V_643 = sub i17 65536, i17 %zext_ln1348_184"   --->   Operation 4270 'sub' 'ret_V_643' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln1270_567 = sext i16 %r_V_1734_load"   --->   Operation 4271 'sext' 'sext_ln1270_567' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln1273_370 = zext i17 %ret_V_643"   --->   Operation 4272 'zext' 'zext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4273 [3/3] (0.99ns) (grouped into DSP with root node ret_V_644)   --->   "%r_V_2042 = mul i33 %zext_ln1273_370, i33 %sext_ln1270_567"   --->   Operation 4273 'mul' 'r_V_2042' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4274 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2119 = mul i32 %sext_ln1271_184, i32 %zext_ln1273_371"   --->   Operation 4274 'mul' 'r_V_2119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4275 [1/1] (0.00ns)   --->   "%zext_ln1348_185 = zext i16 %tmpres_zr_V_694"   --->   Operation 4275 'zext' 'zext_ln1348_185' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4276 [1/1] (0.79ns)   --->   "%ret_V_645 = sub i17 65536, i17 %zext_ln1348_185"   --->   Operation 4276 'sub' 'ret_V_645' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln1270_568 = sext i16 %r_V_1735_load"   --->   Operation 4277 'sext' 'sext_ln1270_568' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4278 [1/1] (0.00ns)   --->   "%zext_ln1273_372 = zext i17 %ret_V_645"   --->   Operation 4278 'zext' 'zext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4279 [3/3] (0.99ns) (grouped into DSP with root node ret_V_646)   --->   "%r_V_2045 = mul i33 %zext_ln1273_372, i33 %sext_ln1270_568"   --->   Operation 4279 'mul' 'r_V_2045' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4280 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2120 = mul i32 %sext_ln1271_185, i32 %zext_ln1273_373"   --->   Operation 4280 'mul' 'r_V_2120' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4281 [1/1] (0.00ns)   --->   "%zext_ln1348_186 = zext i16 %tmpres_zr_V_695"   --->   Operation 4281 'zext' 'zext_ln1348_186' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4282 [1/1] (0.79ns)   --->   "%ret_V_647 = sub i17 65536, i17 %zext_ln1348_186"   --->   Operation 4282 'sub' 'ret_V_647' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln1270_569 = sext i16 %r_V_1736_load"   --->   Operation 4283 'sext' 'sext_ln1270_569' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4284 [1/1] (0.00ns)   --->   "%zext_ln1273_374 = zext i17 %ret_V_647"   --->   Operation 4284 'zext' 'zext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4285 [3/3] (0.99ns) (grouped into DSP with root node ret_V_648)   --->   "%r_V_2048 = mul i33 %zext_ln1273_374, i33 %sext_ln1270_569"   --->   Operation 4285 'mul' 'r_V_2048' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4286 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2121 = mul i32 %sext_ln1271_186, i32 %zext_ln1273_375"   --->   Operation 4286 'mul' 'r_V_2121' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4287 [1/1] (0.00ns)   --->   "%zext_ln1348_187 = zext i16 %tmpres_zr_V_696"   --->   Operation 4287 'zext' 'zext_ln1348_187' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4288 [1/1] (0.79ns)   --->   "%ret_V_649 = sub i17 65536, i17 %zext_ln1348_187"   --->   Operation 4288 'sub' 'ret_V_649' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln1270_570 = sext i16 %r_V_1737_load"   --->   Operation 4289 'sext' 'sext_ln1270_570' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4290 [1/1] (0.00ns)   --->   "%zext_ln1273_376 = zext i17 %ret_V_649"   --->   Operation 4290 'zext' 'zext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4291 [3/3] (0.99ns) (grouped into DSP with root node ret_V_650)   --->   "%r_V_2051 = mul i33 %zext_ln1273_376, i33 %sext_ln1270_570"   --->   Operation 4291 'mul' 'r_V_2051' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4292 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2122 = mul i32 %sext_ln1271_187, i32 %zext_ln1273_377"   --->   Operation 4292 'mul' 'r_V_2122' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4293 [1/1] (0.00ns)   --->   "%zext_ln1348_188 = zext i16 %tmpres_zr_V_697"   --->   Operation 4293 'zext' 'zext_ln1348_188' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4294 [1/1] (0.79ns)   --->   "%ret_V_651 = sub i17 65536, i17 %zext_ln1348_188"   --->   Operation 4294 'sub' 'ret_V_651' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln1270_571 = sext i16 %r_V_1738_load"   --->   Operation 4295 'sext' 'sext_ln1270_571' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4296 [1/1] (0.00ns)   --->   "%zext_ln1273_378 = zext i17 %ret_V_651"   --->   Operation 4296 'zext' 'zext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4297 [3/3] (0.99ns) (grouped into DSP with root node ret_V_652)   --->   "%r_V_2054 = mul i33 %zext_ln1273_378, i33 %sext_ln1270_571"   --->   Operation 4297 'mul' 'r_V_2054' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4298 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2123 = mul i32 %sext_ln1271_188, i32 %zext_ln1273_379"   --->   Operation 4298 'mul' 'r_V_2123' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4299 [1/1] (0.00ns)   --->   "%zext_ln1348_189 = zext i16 %tmpres_zr_V_698"   --->   Operation 4299 'zext' 'zext_ln1348_189' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4300 [1/1] (0.79ns)   --->   "%ret_V_653 = sub i17 65536, i17 %zext_ln1348_189"   --->   Operation 4300 'sub' 'ret_V_653' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln1270_572 = sext i16 %r_V_1739_load"   --->   Operation 4301 'sext' 'sext_ln1270_572' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4302 [1/1] (0.00ns)   --->   "%zext_ln1273_380 = zext i17 %ret_V_653"   --->   Operation 4302 'zext' 'zext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 4303 [3/3] (0.99ns) (grouped into DSP with root node ret_V_654)   --->   "%r_V_2057 = mul i33 %zext_ln1273_380, i33 %sext_ln1270_572"   --->   Operation 4303 'mul' 'r_V_2057' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 4304 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2124 = mul i32 %sext_ln1271_189, i32 %zext_ln1273_381"   --->   Operation 4304 'mul' 'r_V_2124' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 73> <Delay = 0.99>
ST_77 : Operation 4305 [2/3] (0.99ns) (grouped into DSP with root node ret_V_528)   --->   "%r_V_1868 = mul i33 %zext_ln1273, i33 %sext_ln1270"   --->   Operation 4305 'mul' 'r_V_1868' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4306 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2061 = mul i32 %sext_ln1271, i32 %zext_ln1273_255"   --->   Operation 4306 'mul' 'r_V_2061' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4307 [2/3] (0.99ns) (grouped into DSP with root node ret_V_530)   --->   "%r_V_1871 = mul i33 %zext_ln1273_256, i33 %sext_ln1270_510"   --->   Operation 4307 'mul' 'r_V_1871' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4308 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2062 = mul i32 %sext_ln1271_127, i32 %zext_ln1273_257"   --->   Operation 4308 'mul' 'r_V_2062' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4309 [2/3] (0.99ns) (grouped into DSP with root node ret_V_532)   --->   "%r_V_1874 = mul i33 %zext_ln1273_258, i33 %sext_ln1270_511"   --->   Operation 4309 'mul' 'r_V_1874' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4310 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2063 = mul i32 %sext_ln1271_128, i32 %zext_ln1273_259"   --->   Operation 4310 'mul' 'r_V_2063' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4311 [2/3] (0.99ns) (grouped into DSP with root node ret_V_534)   --->   "%r_V_1877 = mul i33 %zext_ln1273_260, i33 %sext_ln1270_512"   --->   Operation 4311 'mul' 'r_V_1877' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4312 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2064 = mul i32 %sext_ln1271_129, i32 %zext_ln1273_261"   --->   Operation 4312 'mul' 'r_V_2064' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4313 [2/3] (0.99ns) (grouped into DSP with root node ret_V_536)   --->   "%r_V_1880 = mul i33 %zext_ln1273_262, i33 %sext_ln1270_513"   --->   Operation 4313 'mul' 'r_V_1880' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4314 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2065 = mul i32 %sext_ln1271_130, i32 %zext_ln1273_263"   --->   Operation 4314 'mul' 'r_V_2065' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4315 [2/3] (0.99ns) (grouped into DSP with root node ret_V_538)   --->   "%r_V_1883 = mul i33 %zext_ln1273_264, i33 %sext_ln1270_514"   --->   Operation 4315 'mul' 'r_V_1883' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4316 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2066 = mul i32 %sext_ln1271_131, i32 %zext_ln1273_265"   --->   Operation 4316 'mul' 'r_V_2066' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4317 [2/3] (0.99ns) (grouped into DSP with root node ret_V_540)   --->   "%r_V_1886 = mul i33 %zext_ln1273_266, i33 %sext_ln1270_515"   --->   Operation 4317 'mul' 'r_V_1886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4318 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2067 = mul i32 %sext_ln1271_132, i32 %zext_ln1273_267"   --->   Operation 4318 'mul' 'r_V_2067' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4319 [2/3] (0.99ns) (grouped into DSP with root node ret_V_542)   --->   "%r_V_1889 = mul i33 %zext_ln1273_268, i33 %sext_ln1270_516"   --->   Operation 4319 'mul' 'r_V_1889' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4320 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2068 = mul i32 %sext_ln1271_133, i32 %zext_ln1273_269"   --->   Operation 4320 'mul' 'r_V_2068' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4321 [2/3] (0.99ns) (grouped into DSP with root node ret_V_544)   --->   "%r_V_1892 = mul i33 %zext_ln1273_270, i33 %sext_ln1270_517"   --->   Operation 4321 'mul' 'r_V_1892' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4322 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2069 = mul i32 %sext_ln1271_134, i32 %zext_ln1273_271"   --->   Operation 4322 'mul' 'r_V_2069' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4323 [2/3] (0.99ns) (grouped into DSP with root node ret_V_546)   --->   "%r_V_1895 = mul i33 %zext_ln1273_272, i33 %sext_ln1270_518"   --->   Operation 4323 'mul' 'r_V_1895' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4324 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2070 = mul i32 %sext_ln1271_135, i32 %zext_ln1273_273"   --->   Operation 4324 'mul' 'r_V_2070' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4325 [2/3] (0.99ns) (grouped into DSP with root node ret_V_548)   --->   "%r_V_1898 = mul i33 %zext_ln1273_274, i33 %sext_ln1270_519"   --->   Operation 4325 'mul' 'r_V_1898' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4326 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2071 = mul i32 %sext_ln1271_136, i32 %zext_ln1273_275"   --->   Operation 4326 'mul' 'r_V_2071' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4327 [2/3] (0.99ns) (grouped into DSP with root node ret_V_550)   --->   "%r_V_1901 = mul i33 %zext_ln1273_276, i33 %sext_ln1270_520"   --->   Operation 4327 'mul' 'r_V_1901' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4328 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2072 = mul i32 %sext_ln1271_137, i32 %zext_ln1273_277"   --->   Operation 4328 'mul' 'r_V_2072' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4329 [2/3] (0.99ns) (grouped into DSP with root node ret_V_552)   --->   "%r_V_1904 = mul i33 %zext_ln1273_278, i33 %sext_ln1270_521"   --->   Operation 4329 'mul' 'r_V_1904' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4330 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2073 = mul i32 %sext_ln1271_138, i32 %zext_ln1273_279"   --->   Operation 4330 'mul' 'r_V_2073' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4331 [2/3] (0.99ns) (grouped into DSP with root node ret_V_554)   --->   "%r_V_1907 = mul i33 %zext_ln1273_280, i33 %sext_ln1270_522"   --->   Operation 4331 'mul' 'r_V_1907' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4332 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2074 = mul i32 %sext_ln1271_139, i32 %zext_ln1273_281"   --->   Operation 4332 'mul' 'r_V_2074' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4333 [2/3] (0.99ns) (grouped into DSP with root node ret_V_556)   --->   "%r_V_1910 = mul i33 %zext_ln1273_282, i33 %sext_ln1270_523"   --->   Operation 4333 'mul' 'r_V_1910' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4334 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2075 = mul i32 %sext_ln1271_140, i32 %zext_ln1273_283"   --->   Operation 4334 'mul' 'r_V_2075' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4335 [2/3] (0.99ns) (grouped into DSP with root node ret_V_558)   --->   "%r_V_1913 = mul i33 %zext_ln1273_284, i33 %sext_ln1270_524"   --->   Operation 4335 'mul' 'r_V_1913' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4336 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2076 = mul i32 %sext_ln1271_141, i32 %zext_ln1273_285"   --->   Operation 4336 'mul' 'r_V_2076' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4337 [2/3] (0.99ns) (grouped into DSP with root node ret_V_560)   --->   "%r_V_1916 = mul i33 %zext_ln1273_286, i33 %sext_ln1270_525"   --->   Operation 4337 'mul' 'r_V_1916' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4338 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2077 = mul i32 %sext_ln1271_142, i32 %zext_ln1273_287"   --->   Operation 4338 'mul' 'r_V_2077' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4339 [2/3] (0.99ns) (grouped into DSP with root node ret_V_562)   --->   "%r_V_1919 = mul i33 %zext_ln1273_288, i33 %sext_ln1270_526"   --->   Operation 4339 'mul' 'r_V_1919' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4340 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2078 = mul i32 %sext_ln1271_143, i32 %zext_ln1273_289"   --->   Operation 4340 'mul' 'r_V_2078' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4341 [2/3] (0.99ns) (grouped into DSP with root node ret_V_564)   --->   "%r_V_1922 = mul i33 %zext_ln1273_290, i33 %sext_ln1270_527"   --->   Operation 4341 'mul' 'r_V_1922' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4342 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2079 = mul i32 %sext_ln1271_144, i32 %zext_ln1273_291"   --->   Operation 4342 'mul' 'r_V_2079' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4343 [2/3] (0.99ns) (grouped into DSP with root node ret_V_566)   --->   "%r_V_1925 = mul i33 %zext_ln1273_292, i33 %sext_ln1270_528"   --->   Operation 4343 'mul' 'r_V_1925' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4344 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2080 = mul i32 %sext_ln1271_145, i32 %zext_ln1273_293"   --->   Operation 4344 'mul' 'r_V_2080' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4345 [2/3] (0.99ns) (grouped into DSP with root node ret_V_568)   --->   "%r_V_1928 = mul i33 %zext_ln1273_294, i33 %sext_ln1270_529"   --->   Operation 4345 'mul' 'r_V_1928' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4346 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2081 = mul i32 %sext_ln1271_146, i32 %zext_ln1273_295"   --->   Operation 4346 'mul' 'r_V_2081' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4347 [2/3] (0.99ns) (grouped into DSP with root node ret_V_570)   --->   "%r_V_1931 = mul i33 %zext_ln1273_296, i33 %sext_ln1270_530"   --->   Operation 4347 'mul' 'r_V_1931' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4348 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2082 = mul i32 %sext_ln1271_147, i32 %zext_ln1273_297"   --->   Operation 4348 'mul' 'r_V_2082' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4349 [2/3] (0.99ns) (grouped into DSP with root node ret_V_572)   --->   "%r_V_1934 = mul i33 %zext_ln1273_298, i33 %sext_ln1270_531"   --->   Operation 4349 'mul' 'r_V_1934' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4350 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2083 = mul i32 %sext_ln1271_148, i32 %zext_ln1273_299"   --->   Operation 4350 'mul' 'r_V_2083' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4351 [2/3] (0.99ns) (grouped into DSP with root node ret_V_574)   --->   "%r_V_1937 = mul i33 %zext_ln1273_300, i33 %sext_ln1270_532"   --->   Operation 4351 'mul' 'r_V_1937' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4352 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2084 = mul i32 %sext_ln1271_149, i32 %zext_ln1273_301"   --->   Operation 4352 'mul' 'r_V_2084' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4353 [2/3] (0.99ns) (grouped into DSP with root node ret_V_576)   --->   "%r_V_1940 = mul i33 %zext_ln1273_302, i33 %sext_ln1270_533"   --->   Operation 4353 'mul' 'r_V_1940' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4354 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2085 = mul i32 %sext_ln1271_150, i32 %zext_ln1273_303"   --->   Operation 4354 'mul' 'r_V_2085' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4355 [2/3] (0.99ns) (grouped into DSP with root node ret_V_578)   --->   "%r_V_1943 = mul i33 %zext_ln1273_304, i33 %sext_ln1270_534"   --->   Operation 4355 'mul' 'r_V_1943' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4356 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2086 = mul i32 %sext_ln1271_151, i32 %zext_ln1273_305"   --->   Operation 4356 'mul' 'r_V_2086' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4357 [2/3] (0.99ns) (grouped into DSP with root node ret_V_580)   --->   "%r_V_1946 = mul i33 %zext_ln1273_306, i33 %sext_ln1270_535"   --->   Operation 4357 'mul' 'r_V_1946' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4358 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2087 = mul i32 %sext_ln1271_152, i32 %zext_ln1273_307"   --->   Operation 4358 'mul' 'r_V_2087' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4359 [2/3] (0.99ns) (grouped into DSP with root node ret_V_582)   --->   "%r_V_1949 = mul i33 %zext_ln1273_308, i33 %sext_ln1270_536"   --->   Operation 4359 'mul' 'r_V_1949' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4360 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2088 = mul i32 %sext_ln1271_153, i32 %zext_ln1273_309"   --->   Operation 4360 'mul' 'r_V_2088' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4361 [2/3] (0.99ns) (grouped into DSP with root node ret_V_584)   --->   "%r_V_1952 = mul i33 %zext_ln1273_310, i33 %sext_ln1270_537"   --->   Operation 4361 'mul' 'r_V_1952' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4362 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2089 = mul i32 %sext_ln1271_154, i32 %zext_ln1273_311"   --->   Operation 4362 'mul' 'r_V_2089' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4363 [2/3] (0.99ns) (grouped into DSP with root node ret_V_586)   --->   "%r_V_1955 = mul i33 %zext_ln1273_312, i33 %sext_ln1270_538"   --->   Operation 4363 'mul' 'r_V_1955' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4364 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2090 = mul i32 %sext_ln1271_155, i32 %zext_ln1273_313"   --->   Operation 4364 'mul' 'r_V_2090' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4365 [2/3] (0.99ns) (grouped into DSP with root node ret_V_588)   --->   "%r_V_1958 = mul i33 %zext_ln1273_314, i33 %sext_ln1270_539"   --->   Operation 4365 'mul' 'r_V_1958' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4366 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2091 = mul i32 %sext_ln1271_156, i32 %zext_ln1273_315"   --->   Operation 4366 'mul' 'r_V_2091' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4367 [2/3] (0.99ns) (grouped into DSP with root node ret_V_590)   --->   "%r_V_1961 = mul i33 %zext_ln1273_316, i33 %sext_ln1270_540"   --->   Operation 4367 'mul' 'r_V_1961' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4368 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2092 = mul i32 %sext_ln1271_157, i32 %zext_ln1273_317"   --->   Operation 4368 'mul' 'r_V_2092' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4369 [2/3] (0.99ns) (grouped into DSP with root node ret_V_592)   --->   "%r_V_1964 = mul i33 %zext_ln1273_318, i33 %sext_ln1270_541"   --->   Operation 4369 'mul' 'r_V_1964' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4370 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2093 = mul i32 %sext_ln1271_158, i32 %zext_ln1273_319"   --->   Operation 4370 'mul' 'r_V_2093' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4371 [2/3] (0.99ns) (grouped into DSP with root node ret_V_594)   --->   "%r_V_1967 = mul i33 %zext_ln1273_320, i33 %sext_ln1270_542"   --->   Operation 4371 'mul' 'r_V_1967' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4372 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2094 = mul i32 %sext_ln1271_159, i32 %zext_ln1273_321"   --->   Operation 4372 'mul' 'r_V_2094' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4373 [2/3] (0.99ns) (grouped into DSP with root node ret_V_596)   --->   "%r_V_1970 = mul i33 %zext_ln1273_322, i33 %sext_ln1270_543"   --->   Operation 4373 'mul' 'r_V_1970' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4374 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2095 = mul i32 %sext_ln1271_160, i32 %zext_ln1273_323"   --->   Operation 4374 'mul' 'r_V_2095' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4375 [2/3] (0.99ns) (grouped into DSP with root node ret_V_598)   --->   "%r_V_1973 = mul i33 %zext_ln1273_324, i33 %sext_ln1270_544"   --->   Operation 4375 'mul' 'r_V_1973' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4376 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2096 = mul i32 %sext_ln1271_161, i32 %zext_ln1273_325"   --->   Operation 4376 'mul' 'r_V_2096' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4377 [2/3] (0.99ns) (grouped into DSP with root node ret_V_600)   --->   "%r_V_1976 = mul i33 %zext_ln1273_326, i33 %sext_ln1270_545"   --->   Operation 4377 'mul' 'r_V_1976' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4378 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2097 = mul i32 %sext_ln1271_162, i32 %zext_ln1273_327"   --->   Operation 4378 'mul' 'r_V_2097' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4379 [2/3] (0.99ns) (grouped into DSP with root node ret_V_602)   --->   "%r_V_1979 = mul i33 %zext_ln1273_328, i33 %sext_ln1270_546"   --->   Operation 4379 'mul' 'r_V_1979' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4380 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2098 = mul i32 %sext_ln1271_163, i32 %zext_ln1273_329"   --->   Operation 4380 'mul' 'r_V_2098' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4381 [2/3] (0.99ns) (grouped into DSP with root node ret_V_604)   --->   "%r_V_1982 = mul i33 %zext_ln1273_330, i33 %sext_ln1270_547"   --->   Operation 4381 'mul' 'r_V_1982' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4382 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2099 = mul i32 %sext_ln1271_164, i32 %zext_ln1273_331"   --->   Operation 4382 'mul' 'r_V_2099' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4383 [2/3] (0.99ns) (grouped into DSP with root node ret_V_606)   --->   "%r_V_1985 = mul i33 %zext_ln1273_332, i33 %sext_ln1270_548"   --->   Operation 4383 'mul' 'r_V_1985' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4384 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2100 = mul i32 %sext_ln1271_165, i32 %zext_ln1273_333"   --->   Operation 4384 'mul' 'r_V_2100' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4385 [2/3] (0.99ns) (grouped into DSP with root node ret_V_608)   --->   "%r_V_1988 = mul i33 %zext_ln1273_334, i33 %sext_ln1270_549"   --->   Operation 4385 'mul' 'r_V_1988' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4386 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2101 = mul i32 %sext_ln1271_166, i32 %zext_ln1273_335"   --->   Operation 4386 'mul' 'r_V_2101' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4387 [2/3] (0.99ns) (grouped into DSP with root node ret_V_610)   --->   "%r_V_1991 = mul i33 %zext_ln1273_336, i33 %sext_ln1270_550"   --->   Operation 4387 'mul' 'r_V_1991' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4388 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2102 = mul i32 %sext_ln1271_167, i32 %zext_ln1273_337"   --->   Operation 4388 'mul' 'r_V_2102' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4389 [2/3] (0.99ns) (grouped into DSP with root node ret_V_612)   --->   "%r_V_1994 = mul i33 %zext_ln1273_338, i33 %sext_ln1270_551"   --->   Operation 4389 'mul' 'r_V_1994' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4390 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2103 = mul i32 %sext_ln1271_168, i32 %zext_ln1273_339"   --->   Operation 4390 'mul' 'r_V_2103' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4391 [2/3] (0.99ns) (grouped into DSP with root node ret_V_614)   --->   "%r_V_1997 = mul i33 %zext_ln1273_340, i33 %sext_ln1270_552"   --->   Operation 4391 'mul' 'r_V_1997' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4392 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2104 = mul i32 %sext_ln1271_169, i32 %zext_ln1273_341"   --->   Operation 4392 'mul' 'r_V_2104' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4393 [2/3] (0.99ns) (grouped into DSP with root node ret_V_616)   --->   "%r_V_2000 = mul i33 %zext_ln1273_342, i33 %sext_ln1270_553"   --->   Operation 4393 'mul' 'r_V_2000' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4394 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2105 = mul i32 %sext_ln1271_170, i32 %zext_ln1273_343"   --->   Operation 4394 'mul' 'r_V_2105' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4395 [2/3] (0.99ns) (grouped into DSP with root node ret_V_618)   --->   "%r_V_2003 = mul i33 %zext_ln1273_344, i33 %sext_ln1270_554"   --->   Operation 4395 'mul' 'r_V_2003' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4396 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2106 = mul i32 %sext_ln1271_171, i32 %zext_ln1273_345"   --->   Operation 4396 'mul' 'r_V_2106' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4397 [2/3] (0.99ns) (grouped into DSP with root node ret_V_620)   --->   "%r_V_2006 = mul i33 %zext_ln1273_346, i33 %sext_ln1270_555"   --->   Operation 4397 'mul' 'r_V_2006' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4398 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2107 = mul i32 %sext_ln1271_172, i32 %zext_ln1273_347"   --->   Operation 4398 'mul' 'r_V_2107' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4399 [2/3] (0.99ns) (grouped into DSP with root node ret_V_622)   --->   "%r_V_2009 = mul i33 %zext_ln1273_348, i33 %sext_ln1270_556"   --->   Operation 4399 'mul' 'r_V_2009' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4400 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2108 = mul i32 %sext_ln1271_173, i32 %zext_ln1273_349"   --->   Operation 4400 'mul' 'r_V_2108' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4401 [2/3] (0.99ns) (grouped into DSP with root node ret_V_624)   --->   "%r_V_2012 = mul i33 %zext_ln1273_350, i33 %sext_ln1270_557"   --->   Operation 4401 'mul' 'r_V_2012' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4402 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2109 = mul i32 %sext_ln1271_174, i32 %zext_ln1273_351"   --->   Operation 4402 'mul' 'r_V_2109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4403 [2/3] (0.99ns) (grouped into DSP with root node ret_V_626)   --->   "%r_V_2015 = mul i33 %zext_ln1273_352, i33 %sext_ln1270_558"   --->   Operation 4403 'mul' 'r_V_2015' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4404 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2110 = mul i32 %sext_ln1271_175, i32 %zext_ln1273_353"   --->   Operation 4404 'mul' 'r_V_2110' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4405 [2/3] (0.99ns) (grouped into DSP with root node ret_V_628)   --->   "%r_V_2018 = mul i33 %zext_ln1273_354, i33 %sext_ln1270_559"   --->   Operation 4405 'mul' 'r_V_2018' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4406 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2111 = mul i32 %sext_ln1271_176, i32 %zext_ln1273_355"   --->   Operation 4406 'mul' 'r_V_2111' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4407 [2/3] (0.99ns) (grouped into DSP with root node ret_V_630)   --->   "%r_V_2021 = mul i33 %zext_ln1273_356, i33 %sext_ln1270_560"   --->   Operation 4407 'mul' 'r_V_2021' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4408 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2112 = mul i32 %sext_ln1271_177, i32 %zext_ln1273_357"   --->   Operation 4408 'mul' 'r_V_2112' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4409 [2/3] (0.99ns) (grouped into DSP with root node ret_V_632)   --->   "%r_V_2024 = mul i33 %zext_ln1273_358, i33 %sext_ln1270_561"   --->   Operation 4409 'mul' 'r_V_2024' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4410 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2113 = mul i32 %sext_ln1271_178, i32 %zext_ln1273_359"   --->   Operation 4410 'mul' 'r_V_2113' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4411 [2/3] (0.99ns) (grouped into DSP with root node ret_V_634)   --->   "%r_V_2027 = mul i33 %zext_ln1273_360, i33 %sext_ln1270_562"   --->   Operation 4411 'mul' 'r_V_2027' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4412 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2114 = mul i32 %sext_ln1271_179, i32 %zext_ln1273_361"   --->   Operation 4412 'mul' 'r_V_2114' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4413 [2/3] (0.99ns) (grouped into DSP with root node ret_V_636)   --->   "%r_V_2030 = mul i33 %zext_ln1273_362, i33 %sext_ln1270_563"   --->   Operation 4413 'mul' 'r_V_2030' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4414 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2115 = mul i32 %sext_ln1271_180, i32 %zext_ln1273_363"   --->   Operation 4414 'mul' 'r_V_2115' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4415 [2/3] (0.99ns) (grouped into DSP with root node ret_V_638)   --->   "%r_V_2033 = mul i33 %zext_ln1273_364, i33 %sext_ln1270_564"   --->   Operation 4415 'mul' 'r_V_2033' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4416 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2116 = mul i32 %sext_ln1271_181, i32 %zext_ln1273_365"   --->   Operation 4416 'mul' 'r_V_2116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4417 [2/3] (0.99ns) (grouped into DSP with root node ret_V_640)   --->   "%r_V_2036 = mul i33 %zext_ln1273_366, i33 %sext_ln1270_565"   --->   Operation 4417 'mul' 'r_V_2036' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4418 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2117 = mul i32 %sext_ln1271_182, i32 %zext_ln1273_367"   --->   Operation 4418 'mul' 'r_V_2117' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4419 [2/3] (0.99ns) (grouped into DSP with root node ret_V_642)   --->   "%r_V_2039 = mul i33 %zext_ln1273_368, i33 %sext_ln1270_566"   --->   Operation 4419 'mul' 'r_V_2039' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4420 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2118 = mul i32 %sext_ln1271_183, i32 %zext_ln1273_369"   --->   Operation 4420 'mul' 'r_V_2118' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4421 [2/3] (0.99ns) (grouped into DSP with root node ret_V_644)   --->   "%r_V_2042 = mul i33 %zext_ln1273_370, i33 %sext_ln1270_567"   --->   Operation 4421 'mul' 'r_V_2042' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4422 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2119 = mul i32 %sext_ln1271_184, i32 %zext_ln1273_371"   --->   Operation 4422 'mul' 'r_V_2119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4423 [2/3] (0.99ns) (grouped into DSP with root node ret_V_646)   --->   "%r_V_2045 = mul i33 %zext_ln1273_372, i33 %sext_ln1270_568"   --->   Operation 4423 'mul' 'r_V_2045' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4424 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2120 = mul i32 %sext_ln1271_185, i32 %zext_ln1273_373"   --->   Operation 4424 'mul' 'r_V_2120' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4425 [2/3] (0.99ns) (grouped into DSP with root node ret_V_648)   --->   "%r_V_2048 = mul i33 %zext_ln1273_374, i33 %sext_ln1270_569"   --->   Operation 4425 'mul' 'r_V_2048' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4426 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2121 = mul i32 %sext_ln1271_186, i32 %zext_ln1273_375"   --->   Operation 4426 'mul' 'r_V_2121' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4427 [2/3] (0.99ns) (grouped into DSP with root node ret_V_650)   --->   "%r_V_2051 = mul i33 %zext_ln1273_376, i33 %sext_ln1270_570"   --->   Operation 4427 'mul' 'r_V_2051' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4428 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2122 = mul i32 %sext_ln1271_187, i32 %zext_ln1273_377"   --->   Operation 4428 'mul' 'r_V_2122' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4429 [2/3] (0.99ns) (grouped into DSP with root node ret_V_652)   --->   "%r_V_2054 = mul i33 %zext_ln1273_378, i33 %sext_ln1270_571"   --->   Operation 4429 'mul' 'r_V_2054' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4430 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2123 = mul i32 %sext_ln1271_188, i32 %zext_ln1273_379"   --->   Operation 4430 'mul' 'r_V_2123' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4431 [2/3] (0.99ns) (grouped into DSP with root node ret_V_654)   --->   "%r_V_2057 = mul i33 %zext_ln1273_380, i33 %sext_ln1270_572"   --->   Operation 4431 'mul' 'r_V_2057' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4432 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2124 = mul i32 %sext_ln1271_189, i32 %zext_ln1273_381"   --->   Operation 4432 'mul' 'r_V_2124' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 74> <Delay = 0.64>
ST_78 : Operation 4433 [1/3] (0.00ns) (grouped into DSP with root node ret_V_528)   --->   "%r_V_1868 = mul i33 %zext_ln1273, i33 %sext_ln1270"   --->   Operation 4433 'mul' 'r_V_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4434 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2061 = mul i32 %sext_ln1271, i32 %zext_ln1273_255"   --->   Operation 4434 'mul' 'r_V_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4435 [1/1] (0.00ns) (grouped into DSP with root node ret_V_528)   --->   "%sext_ln813 = sext i33 %r_V_1868"   --->   Operation 4435 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4436 [1/1] (0.00ns)   --->   "%rhs_384 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2061, i2 0"   --->   Operation 4436 'bitconcatenate' 'rhs_384' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i34 %rhs_384"   --->   Operation 4437 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4438 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_528 = add i35 %sext_ln1347, i35 %sext_ln813"   --->   Operation 4438 'add' 'ret_V_528' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4439 [1/3] (0.00ns) (grouped into DSP with root node ret_V_530)   --->   "%r_V_1871 = mul i33 %zext_ln1273_256, i33 %sext_ln1270_510"   --->   Operation 4439 'mul' 'r_V_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4440 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2062 = mul i32 %sext_ln1271_127, i32 %zext_ln1273_257"   --->   Operation 4440 'mul' 'r_V_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4441 [1/1] (0.00ns) (grouped into DSP with root node ret_V_530)   --->   "%sext_ln813_190 = sext i33 %r_V_1871"   --->   Operation 4441 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4442 [1/1] (0.00ns)   --->   "%rhs_387 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2062, i2 0"   --->   Operation 4442 'bitconcatenate' 'rhs_387' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln1347_127 = sext i34 %rhs_387"   --->   Operation 4443 'sext' 'sext_ln1347_127' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4444 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_530 = add i35 %sext_ln1347_127, i35 %sext_ln813_190"   --->   Operation 4444 'add' 'ret_V_530' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4445 [1/3] (0.00ns) (grouped into DSP with root node ret_V_532)   --->   "%r_V_1874 = mul i33 %zext_ln1273_258, i33 %sext_ln1270_511"   --->   Operation 4445 'mul' 'r_V_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4446 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2063 = mul i32 %sext_ln1271_128, i32 %zext_ln1273_259"   --->   Operation 4446 'mul' 'r_V_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4447 [1/1] (0.00ns) (grouped into DSP with root node ret_V_532)   --->   "%sext_ln813_191 = sext i33 %r_V_1874"   --->   Operation 4447 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4448 [1/1] (0.00ns)   --->   "%rhs_390 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2063, i2 0"   --->   Operation 4448 'bitconcatenate' 'rhs_390' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln1347_128 = sext i34 %rhs_390"   --->   Operation 4449 'sext' 'sext_ln1347_128' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4450 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_532 = add i35 %sext_ln1347_128, i35 %sext_ln813_191"   --->   Operation 4450 'add' 'ret_V_532' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4451 [1/3] (0.00ns) (grouped into DSP with root node ret_V_534)   --->   "%r_V_1877 = mul i33 %zext_ln1273_260, i33 %sext_ln1270_512"   --->   Operation 4451 'mul' 'r_V_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4452 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2064 = mul i32 %sext_ln1271_129, i32 %zext_ln1273_261"   --->   Operation 4452 'mul' 'r_V_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4453 [1/1] (0.00ns) (grouped into DSP with root node ret_V_534)   --->   "%sext_ln813_192 = sext i33 %r_V_1877"   --->   Operation 4453 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4454 [1/1] (0.00ns)   --->   "%rhs_393 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2064, i2 0"   --->   Operation 4454 'bitconcatenate' 'rhs_393' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln1347_129 = sext i34 %rhs_393"   --->   Operation 4455 'sext' 'sext_ln1347_129' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4456 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_534 = add i35 %sext_ln1347_129, i35 %sext_ln813_192"   --->   Operation 4456 'add' 'ret_V_534' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4457 [1/3] (0.00ns) (grouped into DSP with root node ret_V_536)   --->   "%r_V_1880 = mul i33 %zext_ln1273_262, i33 %sext_ln1270_513"   --->   Operation 4457 'mul' 'r_V_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4458 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2065 = mul i32 %sext_ln1271_130, i32 %zext_ln1273_263"   --->   Operation 4458 'mul' 'r_V_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4459 [1/1] (0.00ns) (grouped into DSP with root node ret_V_536)   --->   "%sext_ln813_193 = sext i33 %r_V_1880"   --->   Operation 4459 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4460 [1/1] (0.00ns)   --->   "%rhs_396 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2065, i2 0"   --->   Operation 4460 'bitconcatenate' 'rhs_396' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln1347_130 = sext i34 %rhs_396"   --->   Operation 4461 'sext' 'sext_ln1347_130' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4462 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_536 = add i35 %sext_ln1347_130, i35 %sext_ln813_193"   --->   Operation 4462 'add' 'ret_V_536' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4463 [1/3] (0.00ns) (grouped into DSP with root node ret_V_538)   --->   "%r_V_1883 = mul i33 %zext_ln1273_264, i33 %sext_ln1270_514"   --->   Operation 4463 'mul' 'r_V_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4464 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2066 = mul i32 %sext_ln1271_131, i32 %zext_ln1273_265"   --->   Operation 4464 'mul' 'r_V_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4465 [1/1] (0.00ns) (grouped into DSP with root node ret_V_538)   --->   "%sext_ln813_194 = sext i33 %r_V_1883"   --->   Operation 4465 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4466 [1/1] (0.00ns)   --->   "%rhs_399 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2066, i2 0"   --->   Operation 4466 'bitconcatenate' 'rhs_399' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4467 [1/1] (0.00ns)   --->   "%sext_ln1347_131 = sext i34 %rhs_399"   --->   Operation 4467 'sext' 'sext_ln1347_131' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4468 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_538 = add i35 %sext_ln1347_131, i35 %sext_ln813_194"   --->   Operation 4468 'add' 'ret_V_538' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4469 [1/3] (0.00ns) (grouped into DSP with root node ret_V_540)   --->   "%r_V_1886 = mul i33 %zext_ln1273_266, i33 %sext_ln1270_515"   --->   Operation 4469 'mul' 'r_V_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4470 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2067 = mul i32 %sext_ln1271_132, i32 %zext_ln1273_267"   --->   Operation 4470 'mul' 'r_V_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4471 [1/1] (0.00ns) (grouped into DSP with root node ret_V_540)   --->   "%sext_ln813_195 = sext i33 %r_V_1886"   --->   Operation 4471 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4472 [1/1] (0.00ns)   --->   "%rhs_402 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2067, i2 0"   --->   Operation 4472 'bitconcatenate' 'rhs_402' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4473 [1/1] (0.00ns)   --->   "%sext_ln1347_132 = sext i34 %rhs_402"   --->   Operation 4473 'sext' 'sext_ln1347_132' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4474 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_540 = add i35 %sext_ln1347_132, i35 %sext_ln813_195"   --->   Operation 4474 'add' 'ret_V_540' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4475 [1/3] (0.00ns) (grouped into DSP with root node ret_V_542)   --->   "%r_V_1889 = mul i33 %zext_ln1273_268, i33 %sext_ln1270_516"   --->   Operation 4475 'mul' 'r_V_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4476 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2068 = mul i32 %sext_ln1271_133, i32 %zext_ln1273_269"   --->   Operation 4476 'mul' 'r_V_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4477 [1/1] (0.00ns) (grouped into DSP with root node ret_V_542)   --->   "%sext_ln813_196 = sext i33 %r_V_1889"   --->   Operation 4477 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4478 [1/1] (0.00ns)   --->   "%rhs_405 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2068, i2 0"   --->   Operation 4478 'bitconcatenate' 'rhs_405' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln1347_133 = sext i34 %rhs_405"   --->   Operation 4479 'sext' 'sext_ln1347_133' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4480 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_542 = add i35 %sext_ln1347_133, i35 %sext_ln813_196"   --->   Operation 4480 'add' 'ret_V_542' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4481 [1/3] (0.00ns) (grouped into DSP with root node ret_V_544)   --->   "%r_V_1892 = mul i33 %zext_ln1273_270, i33 %sext_ln1270_517"   --->   Operation 4481 'mul' 'r_V_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4482 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2069 = mul i32 %sext_ln1271_134, i32 %zext_ln1273_271"   --->   Operation 4482 'mul' 'r_V_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4483 [1/1] (0.00ns) (grouped into DSP with root node ret_V_544)   --->   "%sext_ln813_197 = sext i33 %r_V_1892"   --->   Operation 4483 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4484 [1/1] (0.00ns)   --->   "%rhs_408 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2069, i2 0"   --->   Operation 4484 'bitconcatenate' 'rhs_408' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln1347_134 = sext i34 %rhs_408"   --->   Operation 4485 'sext' 'sext_ln1347_134' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4486 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_544 = add i35 %sext_ln1347_134, i35 %sext_ln813_197"   --->   Operation 4486 'add' 'ret_V_544' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4487 [1/3] (0.00ns) (grouped into DSP with root node ret_V_546)   --->   "%r_V_1895 = mul i33 %zext_ln1273_272, i33 %sext_ln1270_518"   --->   Operation 4487 'mul' 'r_V_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4488 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2070 = mul i32 %sext_ln1271_135, i32 %zext_ln1273_273"   --->   Operation 4488 'mul' 'r_V_2070' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4489 [1/1] (0.00ns) (grouped into DSP with root node ret_V_546)   --->   "%sext_ln813_198 = sext i33 %r_V_1895"   --->   Operation 4489 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4490 [1/1] (0.00ns)   --->   "%rhs_411 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2070, i2 0"   --->   Operation 4490 'bitconcatenate' 'rhs_411' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln1347_135 = sext i34 %rhs_411"   --->   Operation 4491 'sext' 'sext_ln1347_135' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4492 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_546 = add i35 %sext_ln1347_135, i35 %sext_ln813_198"   --->   Operation 4492 'add' 'ret_V_546' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4493 [1/3] (0.00ns) (grouped into DSP with root node ret_V_548)   --->   "%r_V_1898 = mul i33 %zext_ln1273_274, i33 %sext_ln1270_519"   --->   Operation 4493 'mul' 'r_V_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4494 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2071 = mul i32 %sext_ln1271_136, i32 %zext_ln1273_275"   --->   Operation 4494 'mul' 'r_V_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4495 [1/1] (0.00ns) (grouped into DSP with root node ret_V_548)   --->   "%sext_ln813_199 = sext i33 %r_V_1898"   --->   Operation 4495 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4496 [1/1] (0.00ns)   --->   "%rhs_414 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2071, i2 0"   --->   Operation 4496 'bitconcatenate' 'rhs_414' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln1347_136 = sext i34 %rhs_414"   --->   Operation 4497 'sext' 'sext_ln1347_136' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4498 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_548 = add i35 %sext_ln1347_136, i35 %sext_ln813_199"   --->   Operation 4498 'add' 'ret_V_548' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4499 [1/3] (0.00ns) (grouped into DSP with root node ret_V_550)   --->   "%r_V_1901 = mul i33 %zext_ln1273_276, i33 %sext_ln1270_520"   --->   Operation 4499 'mul' 'r_V_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4500 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2072 = mul i32 %sext_ln1271_137, i32 %zext_ln1273_277"   --->   Operation 4500 'mul' 'r_V_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4501 [1/1] (0.00ns) (grouped into DSP with root node ret_V_550)   --->   "%sext_ln813_200 = sext i33 %r_V_1901"   --->   Operation 4501 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4502 [1/1] (0.00ns)   --->   "%rhs_417 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2072, i2 0"   --->   Operation 4502 'bitconcatenate' 'rhs_417' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln1347_137 = sext i34 %rhs_417"   --->   Operation 4503 'sext' 'sext_ln1347_137' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4504 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_550 = add i35 %sext_ln1347_137, i35 %sext_ln813_200"   --->   Operation 4504 'add' 'ret_V_550' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4505 [1/3] (0.00ns) (grouped into DSP with root node ret_V_552)   --->   "%r_V_1904 = mul i33 %zext_ln1273_278, i33 %sext_ln1270_521"   --->   Operation 4505 'mul' 'r_V_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4506 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2073 = mul i32 %sext_ln1271_138, i32 %zext_ln1273_279"   --->   Operation 4506 'mul' 'r_V_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4507 [1/1] (0.00ns) (grouped into DSP with root node ret_V_552)   --->   "%sext_ln813_201 = sext i33 %r_V_1904"   --->   Operation 4507 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4508 [1/1] (0.00ns)   --->   "%rhs_420 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2073, i2 0"   --->   Operation 4508 'bitconcatenate' 'rhs_420' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln1347_138 = sext i34 %rhs_420"   --->   Operation 4509 'sext' 'sext_ln1347_138' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4510 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_552 = add i35 %sext_ln1347_138, i35 %sext_ln813_201"   --->   Operation 4510 'add' 'ret_V_552' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4511 [1/3] (0.00ns) (grouped into DSP with root node ret_V_554)   --->   "%r_V_1907 = mul i33 %zext_ln1273_280, i33 %sext_ln1270_522"   --->   Operation 4511 'mul' 'r_V_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4512 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2074 = mul i32 %sext_ln1271_139, i32 %zext_ln1273_281"   --->   Operation 4512 'mul' 'r_V_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4513 [1/1] (0.00ns) (grouped into DSP with root node ret_V_554)   --->   "%sext_ln813_202 = sext i33 %r_V_1907"   --->   Operation 4513 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4514 [1/1] (0.00ns)   --->   "%rhs_423 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2074, i2 0"   --->   Operation 4514 'bitconcatenate' 'rhs_423' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln1347_139 = sext i34 %rhs_423"   --->   Operation 4515 'sext' 'sext_ln1347_139' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4516 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_554 = add i35 %sext_ln1347_139, i35 %sext_ln813_202"   --->   Operation 4516 'add' 'ret_V_554' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4517 [1/3] (0.00ns) (grouped into DSP with root node ret_V_556)   --->   "%r_V_1910 = mul i33 %zext_ln1273_282, i33 %sext_ln1270_523"   --->   Operation 4517 'mul' 'r_V_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4518 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2075 = mul i32 %sext_ln1271_140, i32 %zext_ln1273_283"   --->   Operation 4518 'mul' 'r_V_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4519 [1/1] (0.00ns) (grouped into DSP with root node ret_V_556)   --->   "%sext_ln813_203 = sext i33 %r_V_1910"   --->   Operation 4519 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4520 [1/1] (0.00ns)   --->   "%rhs_426 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2075, i2 0"   --->   Operation 4520 'bitconcatenate' 'rhs_426' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln1347_140 = sext i34 %rhs_426"   --->   Operation 4521 'sext' 'sext_ln1347_140' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4522 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_556 = add i35 %sext_ln1347_140, i35 %sext_ln813_203"   --->   Operation 4522 'add' 'ret_V_556' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4523 [1/3] (0.00ns) (grouped into DSP with root node ret_V_558)   --->   "%r_V_1913 = mul i33 %zext_ln1273_284, i33 %sext_ln1270_524"   --->   Operation 4523 'mul' 'r_V_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4524 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2076 = mul i32 %sext_ln1271_141, i32 %zext_ln1273_285"   --->   Operation 4524 'mul' 'r_V_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4525 [1/1] (0.00ns) (grouped into DSP with root node ret_V_558)   --->   "%sext_ln813_204 = sext i33 %r_V_1913"   --->   Operation 4525 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4526 [1/1] (0.00ns)   --->   "%rhs_429 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2076, i2 0"   --->   Operation 4526 'bitconcatenate' 'rhs_429' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln1347_141 = sext i34 %rhs_429"   --->   Operation 4527 'sext' 'sext_ln1347_141' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4528 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_558 = add i35 %sext_ln1347_141, i35 %sext_ln813_204"   --->   Operation 4528 'add' 'ret_V_558' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4529 [1/3] (0.00ns) (grouped into DSP with root node ret_V_560)   --->   "%r_V_1916 = mul i33 %zext_ln1273_286, i33 %sext_ln1270_525"   --->   Operation 4529 'mul' 'r_V_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4530 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2077 = mul i32 %sext_ln1271_142, i32 %zext_ln1273_287"   --->   Operation 4530 'mul' 'r_V_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4531 [1/1] (0.00ns) (grouped into DSP with root node ret_V_560)   --->   "%sext_ln813_205 = sext i33 %r_V_1916"   --->   Operation 4531 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4532 [1/1] (0.00ns)   --->   "%rhs_432 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2077, i2 0"   --->   Operation 4532 'bitconcatenate' 'rhs_432' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln1347_142 = sext i34 %rhs_432"   --->   Operation 4533 'sext' 'sext_ln1347_142' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4534 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_560 = add i35 %sext_ln1347_142, i35 %sext_ln813_205"   --->   Operation 4534 'add' 'ret_V_560' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4535 [1/3] (0.00ns) (grouped into DSP with root node ret_V_562)   --->   "%r_V_1919 = mul i33 %zext_ln1273_288, i33 %sext_ln1270_526"   --->   Operation 4535 'mul' 'r_V_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4536 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2078 = mul i32 %sext_ln1271_143, i32 %zext_ln1273_289"   --->   Operation 4536 'mul' 'r_V_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4537 [1/1] (0.00ns) (grouped into DSP with root node ret_V_562)   --->   "%sext_ln813_206 = sext i33 %r_V_1919"   --->   Operation 4537 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4538 [1/1] (0.00ns)   --->   "%rhs_435 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2078, i2 0"   --->   Operation 4538 'bitconcatenate' 'rhs_435' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4539 [1/1] (0.00ns)   --->   "%sext_ln1347_143 = sext i34 %rhs_435"   --->   Operation 4539 'sext' 'sext_ln1347_143' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4540 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_562 = add i35 %sext_ln1347_143, i35 %sext_ln813_206"   --->   Operation 4540 'add' 'ret_V_562' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4541 [1/3] (0.00ns) (grouped into DSP with root node ret_V_564)   --->   "%r_V_1922 = mul i33 %zext_ln1273_290, i33 %sext_ln1270_527"   --->   Operation 4541 'mul' 'r_V_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4542 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2079 = mul i32 %sext_ln1271_144, i32 %zext_ln1273_291"   --->   Operation 4542 'mul' 'r_V_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4543 [1/1] (0.00ns) (grouped into DSP with root node ret_V_564)   --->   "%sext_ln813_207 = sext i33 %r_V_1922"   --->   Operation 4543 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4544 [1/1] (0.00ns)   --->   "%rhs_438 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2079, i2 0"   --->   Operation 4544 'bitconcatenate' 'rhs_438' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln1347_144 = sext i34 %rhs_438"   --->   Operation 4545 'sext' 'sext_ln1347_144' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4546 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_564 = add i35 %sext_ln1347_144, i35 %sext_ln813_207"   --->   Operation 4546 'add' 'ret_V_564' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4547 [1/3] (0.00ns) (grouped into DSP with root node ret_V_566)   --->   "%r_V_1925 = mul i33 %zext_ln1273_292, i33 %sext_ln1270_528"   --->   Operation 4547 'mul' 'r_V_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4548 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2080 = mul i32 %sext_ln1271_145, i32 %zext_ln1273_293"   --->   Operation 4548 'mul' 'r_V_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4549 [1/1] (0.00ns) (grouped into DSP with root node ret_V_566)   --->   "%sext_ln813_208 = sext i33 %r_V_1925"   --->   Operation 4549 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4550 [1/1] (0.00ns)   --->   "%rhs_441 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2080, i2 0"   --->   Operation 4550 'bitconcatenate' 'rhs_441' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln1347_145 = sext i34 %rhs_441"   --->   Operation 4551 'sext' 'sext_ln1347_145' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4552 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_566 = add i35 %sext_ln1347_145, i35 %sext_ln813_208"   --->   Operation 4552 'add' 'ret_V_566' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4553 [1/3] (0.00ns) (grouped into DSP with root node ret_V_568)   --->   "%r_V_1928 = mul i33 %zext_ln1273_294, i33 %sext_ln1270_529"   --->   Operation 4553 'mul' 'r_V_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4554 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2081 = mul i32 %sext_ln1271_146, i32 %zext_ln1273_295"   --->   Operation 4554 'mul' 'r_V_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4555 [1/1] (0.00ns) (grouped into DSP with root node ret_V_568)   --->   "%sext_ln813_209 = sext i33 %r_V_1928"   --->   Operation 4555 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4556 [1/1] (0.00ns)   --->   "%rhs_444 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2081, i2 0"   --->   Operation 4556 'bitconcatenate' 'rhs_444' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4557 [1/1] (0.00ns)   --->   "%sext_ln1347_146 = sext i34 %rhs_444"   --->   Operation 4557 'sext' 'sext_ln1347_146' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4558 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_568 = add i35 %sext_ln1347_146, i35 %sext_ln813_209"   --->   Operation 4558 'add' 'ret_V_568' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4559 [1/3] (0.00ns) (grouped into DSP with root node ret_V_570)   --->   "%r_V_1931 = mul i33 %zext_ln1273_296, i33 %sext_ln1270_530"   --->   Operation 4559 'mul' 'r_V_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4560 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2082 = mul i32 %sext_ln1271_147, i32 %zext_ln1273_297"   --->   Operation 4560 'mul' 'r_V_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4561 [1/1] (0.00ns) (grouped into DSP with root node ret_V_570)   --->   "%sext_ln813_210 = sext i33 %r_V_1931"   --->   Operation 4561 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4562 [1/1] (0.00ns)   --->   "%rhs_447 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2082, i2 0"   --->   Operation 4562 'bitconcatenate' 'rhs_447' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln1347_147 = sext i34 %rhs_447"   --->   Operation 4563 'sext' 'sext_ln1347_147' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4564 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_570 = add i35 %sext_ln1347_147, i35 %sext_ln813_210"   --->   Operation 4564 'add' 'ret_V_570' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4565 [1/3] (0.00ns) (grouped into DSP with root node ret_V_572)   --->   "%r_V_1934 = mul i33 %zext_ln1273_298, i33 %sext_ln1270_531"   --->   Operation 4565 'mul' 'r_V_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4566 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2083 = mul i32 %sext_ln1271_148, i32 %zext_ln1273_299"   --->   Operation 4566 'mul' 'r_V_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4567 [1/1] (0.00ns) (grouped into DSP with root node ret_V_572)   --->   "%sext_ln813_211 = sext i33 %r_V_1934"   --->   Operation 4567 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4568 [1/1] (0.00ns)   --->   "%rhs_450 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2083, i2 0"   --->   Operation 4568 'bitconcatenate' 'rhs_450' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln1347_148 = sext i34 %rhs_450"   --->   Operation 4569 'sext' 'sext_ln1347_148' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4570 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_572 = add i35 %sext_ln1347_148, i35 %sext_ln813_211"   --->   Operation 4570 'add' 'ret_V_572' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4571 [1/3] (0.00ns) (grouped into DSP with root node ret_V_574)   --->   "%r_V_1937 = mul i33 %zext_ln1273_300, i33 %sext_ln1270_532"   --->   Operation 4571 'mul' 'r_V_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4572 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2084 = mul i32 %sext_ln1271_149, i32 %zext_ln1273_301"   --->   Operation 4572 'mul' 'r_V_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4573 [1/1] (0.00ns) (grouped into DSP with root node ret_V_574)   --->   "%sext_ln813_212 = sext i33 %r_V_1937"   --->   Operation 4573 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4574 [1/1] (0.00ns)   --->   "%rhs_453 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2084, i2 0"   --->   Operation 4574 'bitconcatenate' 'rhs_453' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln1347_149 = sext i34 %rhs_453"   --->   Operation 4575 'sext' 'sext_ln1347_149' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4576 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_574 = add i35 %sext_ln1347_149, i35 %sext_ln813_212"   --->   Operation 4576 'add' 'ret_V_574' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4577 [1/3] (0.00ns) (grouped into DSP with root node ret_V_576)   --->   "%r_V_1940 = mul i33 %zext_ln1273_302, i33 %sext_ln1270_533"   --->   Operation 4577 'mul' 'r_V_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4578 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2085 = mul i32 %sext_ln1271_150, i32 %zext_ln1273_303"   --->   Operation 4578 'mul' 'r_V_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4579 [1/1] (0.00ns) (grouped into DSP with root node ret_V_576)   --->   "%sext_ln813_213 = sext i33 %r_V_1940"   --->   Operation 4579 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4580 [1/1] (0.00ns)   --->   "%rhs_456 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2085, i2 0"   --->   Operation 4580 'bitconcatenate' 'rhs_456' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4581 [1/1] (0.00ns)   --->   "%sext_ln1347_150 = sext i34 %rhs_456"   --->   Operation 4581 'sext' 'sext_ln1347_150' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4582 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_576 = add i35 %sext_ln1347_150, i35 %sext_ln813_213"   --->   Operation 4582 'add' 'ret_V_576' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4583 [1/3] (0.00ns) (grouped into DSP with root node ret_V_578)   --->   "%r_V_1943 = mul i33 %zext_ln1273_304, i33 %sext_ln1270_534"   --->   Operation 4583 'mul' 'r_V_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4584 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2086 = mul i32 %sext_ln1271_151, i32 %zext_ln1273_305"   --->   Operation 4584 'mul' 'r_V_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4585 [1/1] (0.00ns) (grouped into DSP with root node ret_V_578)   --->   "%sext_ln813_214 = sext i33 %r_V_1943"   --->   Operation 4585 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4586 [1/1] (0.00ns)   --->   "%rhs_459 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2086, i2 0"   --->   Operation 4586 'bitconcatenate' 'rhs_459' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln1347_151 = sext i34 %rhs_459"   --->   Operation 4587 'sext' 'sext_ln1347_151' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4588 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_578 = add i35 %sext_ln1347_151, i35 %sext_ln813_214"   --->   Operation 4588 'add' 'ret_V_578' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4589 [1/3] (0.00ns) (grouped into DSP with root node ret_V_580)   --->   "%r_V_1946 = mul i33 %zext_ln1273_306, i33 %sext_ln1270_535"   --->   Operation 4589 'mul' 'r_V_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4590 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2087 = mul i32 %sext_ln1271_152, i32 %zext_ln1273_307"   --->   Operation 4590 'mul' 'r_V_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4591 [1/1] (0.00ns) (grouped into DSP with root node ret_V_580)   --->   "%sext_ln813_215 = sext i33 %r_V_1946"   --->   Operation 4591 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4592 [1/1] (0.00ns)   --->   "%rhs_462 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2087, i2 0"   --->   Operation 4592 'bitconcatenate' 'rhs_462' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln1347_152 = sext i34 %rhs_462"   --->   Operation 4593 'sext' 'sext_ln1347_152' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4594 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_580 = add i35 %sext_ln1347_152, i35 %sext_ln813_215"   --->   Operation 4594 'add' 'ret_V_580' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4595 [1/3] (0.00ns) (grouped into DSP with root node ret_V_582)   --->   "%r_V_1949 = mul i33 %zext_ln1273_308, i33 %sext_ln1270_536"   --->   Operation 4595 'mul' 'r_V_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4596 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2088 = mul i32 %sext_ln1271_153, i32 %zext_ln1273_309"   --->   Operation 4596 'mul' 'r_V_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4597 [1/1] (0.00ns) (grouped into DSP with root node ret_V_582)   --->   "%sext_ln813_216 = sext i33 %r_V_1949"   --->   Operation 4597 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4598 [1/1] (0.00ns)   --->   "%rhs_465 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2088, i2 0"   --->   Operation 4598 'bitconcatenate' 'rhs_465' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln1347_153 = sext i34 %rhs_465"   --->   Operation 4599 'sext' 'sext_ln1347_153' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4600 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_582 = add i35 %sext_ln1347_153, i35 %sext_ln813_216"   --->   Operation 4600 'add' 'ret_V_582' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4601 [1/3] (0.00ns) (grouped into DSP with root node ret_V_584)   --->   "%r_V_1952 = mul i33 %zext_ln1273_310, i33 %sext_ln1270_537"   --->   Operation 4601 'mul' 'r_V_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4602 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2089 = mul i32 %sext_ln1271_154, i32 %zext_ln1273_311"   --->   Operation 4602 'mul' 'r_V_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4603 [1/1] (0.00ns) (grouped into DSP with root node ret_V_584)   --->   "%sext_ln813_217 = sext i33 %r_V_1952"   --->   Operation 4603 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4604 [1/1] (0.00ns)   --->   "%rhs_468 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2089, i2 0"   --->   Operation 4604 'bitconcatenate' 'rhs_468' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln1347_154 = sext i34 %rhs_468"   --->   Operation 4605 'sext' 'sext_ln1347_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4606 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_584 = add i35 %sext_ln1347_154, i35 %sext_ln813_217"   --->   Operation 4606 'add' 'ret_V_584' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4607 [1/3] (0.00ns) (grouped into DSP with root node ret_V_586)   --->   "%r_V_1955 = mul i33 %zext_ln1273_312, i33 %sext_ln1270_538"   --->   Operation 4607 'mul' 'r_V_1955' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4608 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2090 = mul i32 %sext_ln1271_155, i32 %zext_ln1273_313"   --->   Operation 4608 'mul' 'r_V_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4609 [1/1] (0.00ns) (grouped into DSP with root node ret_V_586)   --->   "%sext_ln813_218 = sext i33 %r_V_1955"   --->   Operation 4609 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4610 [1/1] (0.00ns)   --->   "%rhs_471 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2090, i2 0"   --->   Operation 4610 'bitconcatenate' 'rhs_471' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln1347_155 = sext i34 %rhs_471"   --->   Operation 4611 'sext' 'sext_ln1347_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4612 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_586 = add i35 %sext_ln1347_155, i35 %sext_ln813_218"   --->   Operation 4612 'add' 'ret_V_586' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4613 [1/3] (0.00ns) (grouped into DSP with root node ret_V_588)   --->   "%r_V_1958 = mul i33 %zext_ln1273_314, i33 %sext_ln1270_539"   --->   Operation 4613 'mul' 'r_V_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4614 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2091 = mul i32 %sext_ln1271_156, i32 %zext_ln1273_315"   --->   Operation 4614 'mul' 'r_V_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4615 [1/1] (0.00ns) (grouped into DSP with root node ret_V_588)   --->   "%sext_ln813_219 = sext i33 %r_V_1958"   --->   Operation 4615 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4616 [1/1] (0.00ns)   --->   "%rhs_474 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2091, i2 0"   --->   Operation 4616 'bitconcatenate' 'rhs_474' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln1347_156 = sext i34 %rhs_474"   --->   Operation 4617 'sext' 'sext_ln1347_156' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4618 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_588 = add i35 %sext_ln1347_156, i35 %sext_ln813_219"   --->   Operation 4618 'add' 'ret_V_588' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4619 [1/3] (0.00ns) (grouped into DSP with root node ret_V_590)   --->   "%r_V_1961 = mul i33 %zext_ln1273_316, i33 %sext_ln1270_540"   --->   Operation 4619 'mul' 'r_V_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4620 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2092 = mul i32 %sext_ln1271_157, i32 %zext_ln1273_317"   --->   Operation 4620 'mul' 'r_V_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4621 [1/1] (0.00ns) (grouped into DSP with root node ret_V_590)   --->   "%sext_ln813_220 = sext i33 %r_V_1961"   --->   Operation 4621 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4622 [1/1] (0.00ns)   --->   "%rhs_477 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2092, i2 0"   --->   Operation 4622 'bitconcatenate' 'rhs_477' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln1347_157 = sext i34 %rhs_477"   --->   Operation 4623 'sext' 'sext_ln1347_157' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4624 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_590 = add i35 %sext_ln1347_157, i35 %sext_ln813_220"   --->   Operation 4624 'add' 'ret_V_590' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4625 [1/3] (0.00ns) (grouped into DSP with root node ret_V_592)   --->   "%r_V_1964 = mul i33 %zext_ln1273_318, i33 %sext_ln1270_541"   --->   Operation 4625 'mul' 'r_V_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4626 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2093 = mul i32 %sext_ln1271_158, i32 %zext_ln1273_319"   --->   Operation 4626 'mul' 'r_V_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4627 [1/1] (0.00ns) (grouped into DSP with root node ret_V_592)   --->   "%sext_ln813_221 = sext i33 %r_V_1964"   --->   Operation 4627 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4628 [1/1] (0.00ns)   --->   "%rhs_480 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2093, i2 0"   --->   Operation 4628 'bitconcatenate' 'rhs_480' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4629 [1/1] (0.00ns)   --->   "%sext_ln1347_158 = sext i34 %rhs_480"   --->   Operation 4629 'sext' 'sext_ln1347_158' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4630 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_592 = add i35 %sext_ln1347_158, i35 %sext_ln813_221"   --->   Operation 4630 'add' 'ret_V_592' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4631 [1/3] (0.00ns) (grouped into DSP with root node ret_V_594)   --->   "%r_V_1967 = mul i33 %zext_ln1273_320, i33 %sext_ln1270_542"   --->   Operation 4631 'mul' 'r_V_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4632 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2094 = mul i32 %sext_ln1271_159, i32 %zext_ln1273_321"   --->   Operation 4632 'mul' 'r_V_2094' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4633 [1/1] (0.00ns) (grouped into DSP with root node ret_V_594)   --->   "%sext_ln813_222 = sext i33 %r_V_1967"   --->   Operation 4633 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4634 [1/1] (0.00ns)   --->   "%rhs_483 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2094, i2 0"   --->   Operation 4634 'bitconcatenate' 'rhs_483' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln1347_159 = sext i34 %rhs_483"   --->   Operation 4635 'sext' 'sext_ln1347_159' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4636 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_594 = add i35 %sext_ln1347_159, i35 %sext_ln813_222"   --->   Operation 4636 'add' 'ret_V_594' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4637 [1/3] (0.00ns) (grouped into DSP with root node ret_V_596)   --->   "%r_V_1970 = mul i33 %zext_ln1273_322, i33 %sext_ln1270_543"   --->   Operation 4637 'mul' 'r_V_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4638 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2095 = mul i32 %sext_ln1271_160, i32 %zext_ln1273_323"   --->   Operation 4638 'mul' 'r_V_2095' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4639 [1/1] (0.00ns) (grouped into DSP with root node ret_V_596)   --->   "%sext_ln813_223 = sext i33 %r_V_1970"   --->   Operation 4639 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4640 [1/1] (0.00ns)   --->   "%rhs_486 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2095, i2 0"   --->   Operation 4640 'bitconcatenate' 'rhs_486' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4641 [1/1] (0.00ns)   --->   "%sext_ln1347_160 = sext i34 %rhs_486"   --->   Operation 4641 'sext' 'sext_ln1347_160' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4642 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_596 = add i35 %sext_ln1347_160, i35 %sext_ln813_223"   --->   Operation 4642 'add' 'ret_V_596' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4643 [1/3] (0.00ns) (grouped into DSP with root node ret_V_598)   --->   "%r_V_1973 = mul i33 %zext_ln1273_324, i33 %sext_ln1270_544"   --->   Operation 4643 'mul' 'r_V_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4644 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2096 = mul i32 %sext_ln1271_161, i32 %zext_ln1273_325"   --->   Operation 4644 'mul' 'r_V_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4645 [1/1] (0.00ns) (grouped into DSP with root node ret_V_598)   --->   "%sext_ln813_224 = sext i33 %r_V_1973"   --->   Operation 4645 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4646 [1/1] (0.00ns)   --->   "%rhs_489 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2096, i2 0"   --->   Operation 4646 'bitconcatenate' 'rhs_489' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln1347_161 = sext i34 %rhs_489"   --->   Operation 4647 'sext' 'sext_ln1347_161' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4648 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_598 = add i35 %sext_ln1347_161, i35 %sext_ln813_224"   --->   Operation 4648 'add' 'ret_V_598' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4649 [1/3] (0.00ns) (grouped into DSP with root node ret_V_600)   --->   "%r_V_1976 = mul i33 %zext_ln1273_326, i33 %sext_ln1270_545"   --->   Operation 4649 'mul' 'r_V_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4650 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2097 = mul i32 %sext_ln1271_162, i32 %zext_ln1273_327"   --->   Operation 4650 'mul' 'r_V_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4651 [1/1] (0.00ns) (grouped into DSP with root node ret_V_600)   --->   "%sext_ln813_225 = sext i33 %r_V_1976"   --->   Operation 4651 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4652 [1/1] (0.00ns)   --->   "%rhs_492 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2097, i2 0"   --->   Operation 4652 'bitconcatenate' 'rhs_492' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln1347_162 = sext i34 %rhs_492"   --->   Operation 4653 'sext' 'sext_ln1347_162' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4654 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_600 = add i35 %sext_ln1347_162, i35 %sext_ln813_225"   --->   Operation 4654 'add' 'ret_V_600' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4655 [1/3] (0.00ns) (grouped into DSP with root node ret_V_602)   --->   "%r_V_1979 = mul i33 %zext_ln1273_328, i33 %sext_ln1270_546"   --->   Operation 4655 'mul' 'r_V_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4656 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2098 = mul i32 %sext_ln1271_163, i32 %zext_ln1273_329"   --->   Operation 4656 'mul' 'r_V_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4657 [1/1] (0.00ns) (grouped into DSP with root node ret_V_602)   --->   "%sext_ln813_226 = sext i33 %r_V_1979"   --->   Operation 4657 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4658 [1/1] (0.00ns)   --->   "%rhs_495 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2098, i2 0"   --->   Operation 4658 'bitconcatenate' 'rhs_495' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln1347_163 = sext i34 %rhs_495"   --->   Operation 4659 'sext' 'sext_ln1347_163' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4660 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_602 = add i35 %sext_ln1347_163, i35 %sext_ln813_226"   --->   Operation 4660 'add' 'ret_V_602' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4661 [1/3] (0.00ns) (grouped into DSP with root node ret_V_604)   --->   "%r_V_1982 = mul i33 %zext_ln1273_330, i33 %sext_ln1270_547"   --->   Operation 4661 'mul' 'r_V_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4662 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2099 = mul i32 %sext_ln1271_164, i32 %zext_ln1273_331"   --->   Operation 4662 'mul' 'r_V_2099' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4663 [1/1] (0.00ns) (grouped into DSP with root node ret_V_604)   --->   "%sext_ln813_227 = sext i33 %r_V_1982"   --->   Operation 4663 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4664 [1/1] (0.00ns)   --->   "%rhs_498 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2099, i2 0"   --->   Operation 4664 'bitconcatenate' 'rhs_498' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln1347_164 = sext i34 %rhs_498"   --->   Operation 4665 'sext' 'sext_ln1347_164' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4666 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_604 = add i35 %sext_ln1347_164, i35 %sext_ln813_227"   --->   Operation 4666 'add' 'ret_V_604' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4667 [1/3] (0.00ns) (grouped into DSP with root node ret_V_606)   --->   "%r_V_1985 = mul i33 %zext_ln1273_332, i33 %sext_ln1270_548"   --->   Operation 4667 'mul' 'r_V_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4668 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2100 = mul i32 %sext_ln1271_165, i32 %zext_ln1273_333"   --->   Operation 4668 'mul' 'r_V_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4669 [1/1] (0.00ns) (grouped into DSP with root node ret_V_606)   --->   "%sext_ln813_228 = sext i33 %r_V_1985"   --->   Operation 4669 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4670 [1/1] (0.00ns)   --->   "%rhs_501 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2100, i2 0"   --->   Operation 4670 'bitconcatenate' 'rhs_501' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln1347_165 = sext i34 %rhs_501"   --->   Operation 4671 'sext' 'sext_ln1347_165' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4672 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_606 = add i35 %sext_ln1347_165, i35 %sext_ln813_228"   --->   Operation 4672 'add' 'ret_V_606' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4673 [1/3] (0.00ns) (grouped into DSP with root node ret_V_608)   --->   "%r_V_1988 = mul i33 %zext_ln1273_334, i33 %sext_ln1270_549"   --->   Operation 4673 'mul' 'r_V_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4674 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2101 = mul i32 %sext_ln1271_166, i32 %zext_ln1273_335"   --->   Operation 4674 'mul' 'r_V_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4675 [1/1] (0.00ns) (grouped into DSP with root node ret_V_608)   --->   "%sext_ln813_229 = sext i33 %r_V_1988"   --->   Operation 4675 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4676 [1/1] (0.00ns)   --->   "%rhs_504 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2101, i2 0"   --->   Operation 4676 'bitconcatenate' 'rhs_504' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4677 [1/1] (0.00ns)   --->   "%sext_ln1347_166 = sext i34 %rhs_504"   --->   Operation 4677 'sext' 'sext_ln1347_166' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4678 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_608 = add i35 %sext_ln1347_166, i35 %sext_ln813_229"   --->   Operation 4678 'add' 'ret_V_608' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4679 [1/3] (0.00ns) (grouped into DSP with root node ret_V_610)   --->   "%r_V_1991 = mul i33 %zext_ln1273_336, i33 %sext_ln1270_550"   --->   Operation 4679 'mul' 'r_V_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4680 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2102 = mul i32 %sext_ln1271_167, i32 %zext_ln1273_337"   --->   Operation 4680 'mul' 'r_V_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4681 [1/1] (0.00ns) (grouped into DSP with root node ret_V_610)   --->   "%sext_ln813_230 = sext i33 %r_V_1991"   --->   Operation 4681 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4682 [1/1] (0.00ns)   --->   "%rhs_507 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2102, i2 0"   --->   Operation 4682 'bitconcatenate' 'rhs_507' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln1347_167 = sext i34 %rhs_507"   --->   Operation 4683 'sext' 'sext_ln1347_167' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4684 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_610 = add i35 %sext_ln1347_167, i35 %sext_ln813_230"   --->   Operation 4684 'add' 'ret_V_610' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4685 [1/3] (0.00ns) (grouped into DSP with root node ret_V_612)   --->   "%r_V_1994 = mul i33 %zext_ln1273_338, i33 %sext_ln1270_551"   --->   Operation 4685 'mul' 'r_V_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4686 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2103 = mul i32 %sext_ln1271_168, i32 %zext_ln1273_339"   --->   Operation 4686 'mul' 'r_V_2103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4687 [1/1] (0.00ns) (grouped into DSP with root node ret_V_612)   --->   "%sext_ln813_231 = sext i33 %r_V_1994"   --->   Operation 4687 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4688 [1/1] (0.00ns)   --->   "%rhs_510 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2103, i2 0"   --->   Operation 4688 'bitconcatenate' 'rhs_510' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln1347_168 = sext i34 %rhs_510"   --->   Operation 4689 'sext' 'sext_ln1347_168' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4690 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_612 = add i35 %sext_ln1347_168, i35 %sext_ln813_231"   --->   Operation 4690 'add' 'ret_V_612' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4691 [1/3] (0.00ns) (grouped into DSP with root node ret_V_614)   --->   "%r_V_1997 = mul i33 %zext_ln1273_340, i33 %sext_ln1270_552"   --->   Operation 4691 'mul' 'r_V_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4692 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2104 = mul i32 %sext_ln1271_169, i32 %zext_ln1273_341"   --->   Operation 4692 'mul' 'r_V_2104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4693 [1/1] (0.00ns) (grouped into DSP with root node ret_V_614)   --->   "%sext_ln813_232 = sext i33 %r_V_1997"   --->   Operation 4693 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4694 [1/1] (0.00ns)   --->   "%rhs_513 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2104, i2 0"   --->   Operation 4694 'bitconcatenate' 'rhs_513' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln1347_169 = sext i34 %rhs_513"   --->   Operation 4695 'sext' 'sext_ln1347_169' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4696 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_614 = add i35 %sext_ln1347_169, i35 %sext_ln813_232"   --->   Operation 4696 'add' 'ret_V_614' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4697 [1/3] (0.00ns) (grouped into DSP with root node ret_V_616)   --->   "%r_V_2000 = mul i33 %zext_ln1273_342, i33 %sext_ln1270_553"   --->   Operation 4697 'mul' 'r_V_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4698 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2105 = mul i32 %sext_ln1271_170, i32 %zext_ln1273_343"   --->   Operation 4698 'mul' 'r_V_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4699 [1/1] (0.00ns) (grouped into DSP with root node ret_V_616)   --->   "%sext_ln813_233 = sext i33 %r_V_2000"   --->   Operation 4699 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4700 [1/1] (0.00ns)   --->   "%rhs_516 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2105, i2 0"   --->   Operation 4700 'bitconcatenate' 'rhs_516' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln1347_170 = sext i34 %rhs_516"   --->   Operation 4701 'sext' 'sext_ln1347_170' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4702 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_616 = add i35 %sext_ln1347_170, i35 %sext_ln813_233"   --->   Operation 4702 'add' 'ret_V_616' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4703 [1/3] (0.00ns) (grouped into DSP with root node ret_V_618)   --->   "%r_V_2003 = mul i33 %zext_ln1273_344, i33 %sext_ln1270_554"   --->   Operation 4703 'mul' 'r_V_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4704 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2106 = mul i32 %sext_ln1271_171, i32 %zext_ln1273_345"   --->   Operation 4704 'mul' 'r_V_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4705 [1/1] (0.00ns) (grouped into DSP with root node ret_V_618)   --->   "%sext_ln813_234 = sext i33 %r_V_2003"   --->   Operation 4705 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4706 [1/1] (0.00ns)   --->   "%rhs_519 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2106, i2 0"   --->   Operation 4706 'bitconcatenate' 'rhs_519' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln1347_171 = sext i34 %rhs_519"   --->   Operation 4707 'sext' 'sext_ln1347_171' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4708 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_618 = add i35 %sext_ln1347_171, i35 %sext_ln813_234"   --->   Operation 4708 'add' 'ret_V_618' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4709 [1/3] (0.00ns) (grouped into DSP with root node ret_V_620)   --->   "%r_V_2006 = mul i33 %zext_ln1273_346, i33 %sext_ln1270_555"   --->   Operation 4709 'mul' 'r_V_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4710 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2107 = mul i32 %sext_ln1271_172, i32 %zext_ln1273_347"   --->   Operation 4710 'mul' 'r_V_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4711 [1/1] (0.00ns) (grouped into DSP with root node ret_V_620)   --->   "%sext_ln813_235 = sext i33 %r_V_2006"   --->   Operation 4711 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4712 [1/1] (0.00ns)   --->   "%rhs_522 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2107, i2 0"   --->   Operation 4712 'bitconcatenate' 'rhs_522' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4713 [1/1] (0.00ns)   --->   "%sext_ln1347_172 = sext i34 %rhs_522"   --->   Operation 4713 'sext' 'sext_ln1347_172' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4714 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_620 = add i35 %sext_ln1347_172, i35 %sext_ln813_235"   --->   Operation 4714 'add' 'ret_V_620' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4715 [1/3] (0.00ns) (grouped into DSP with root node ret_V_622)   --->   "%r_V_2009 = mul i33 %zext_ln1273_348, i33 %sext_ln1270_556"   --->   Operation 4715 'mul' 'r_V_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4716 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2108 = mul i32 %sext_ln1271_173, i32 %zext_ln1273_349"   --->   Operation 4716 'mul' 'r_V_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4717 [1/1] (0.00ns) (grouped into DSP with root node ret_V_622)   --->   "%sext_ln813_236 = sext i33 %r_V_2009"   --->   Operation 4717 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4718 [1/1] (0.00ns)   --->   "%rhs_525 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2108, i2 0"   --->   Operation 4718 'bitconcatenate' 'rhs_525' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln1347_173 = sext i34 %rhs_525"   --->   Operation 4719 'sext' 'sext_ln1347_173' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4720 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_622 = add i35 %sext_ln1347_173, i35 %sext_ln813_236"   --->   Operation 4720 'add' 'ret_V_622' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4721 [1/3] (0.00ns) (grouped into DSP with root node ret_V_624)   --->   "%r_V_2012 = mul i33 %zext_ln1273_350, i33 %sext_ln1270_557"   --->   Operation 4721 'mul' 'r_V_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4722 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2109 = mul i32 %sext_ln1271_174, i32 %zext_ln1273_351"   --->   Operation 4722 'mul' 'r_V_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4723 [1/1] (0.00ns) (grouped into DSP with root node ret_V_624)   --->   "%sext_ln813_237 = sext i33 %r_V_2012"   --->   Operation 4723 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4724 [1/1] (0.00ns)   --->   "%rhs_528 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2109, i2 0"   --->   Operation 4724 'bitconcatenate' 'rhs_528' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln1347_174 = sext i34 %rhs_528"   --->   Operation 4725 'sext' 'sext_ln1347_174' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4726 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_624 = add i35 %sext_ln1347_174, i35 %sext_ln813_237"   --->   Operation 4726 'add' 'ret_V_624' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4727 [1/3] (0.00ns) (grouped into DSP with root node ret_V_626)   --->   "%r_V_2015 = mul i33 %zext_ln1273_352, i33 %sext_ln1270_558"   --->   Operation 4727 'mul' 'r_V_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4728 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2110 = mul i32 %sext_ln1271_175, i32 %zext_ln1273_353"   --->   Operation 4728 'mul' 'r_V_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4729 [1/1] (0.00ns) (grouped into DSP with root node ret_V_626)   --->   "%sext_ln813_238 = sext i33 %r_V_2015"   --->   Operation 4729 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4730 [1/1] (0.00ns)   --->   "%rhs_531 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2110, i2 0"   --->   Operation 4730 'bitconcatenate' 'rhs_531' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4731 [1/1] (0.00ns)   --->   "%sext_ln1347_175 = sext i34 %rhs_531"   --->   Operation 4731 'sext' 'sext_ln1347_175' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4732 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_626 = add i35 %sext_ln1347_175, i35 %sext_ln813_238"   --->   Operation 4732 'add' 'ret_V_626' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4733 [1/3] (0.00ns) (grouped into DSP with root node ret_V_628)   --->   "%r_V_2018 = mul i33 %zext_ln1273_354, i33 %sext_ln1270_559"   --->   Operation 4733 'mul' 'r_V_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4734 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2111 = mul i32 %sext_ln1271_176, i32 %zext_ln1273_355"   --->   Operation 4734 'mul' 'r_V_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4735 [1/1] (0.00ns) (grouped into DSP with root node ret_V_628)   --->   "%sext_ln813_239 = sext i33 %r_V_2018"   --->   Operation 4735 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4736 [1/1] (0.00ns)   --->   "%rhs_534 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2111, i2 0"   --->   Operation 4736 'bitconcatenate' 'rhs_534' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln1347_176 = sext i34 %rhs_534"   --->   Operation 4737 'sext' 'sext_ln1347_176' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4738 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_628 = add i35 %sext_ln1347_176, i35 %sext_ln813_239"   --->   Operation 4738 'add' 'ret_V_628' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4739 [1/3] (0.00ns) (grouped into DSP with root node ret_V_630)   --->   "%r_V_2021 = mul i33 %zext_ln1273_356, i33 %sext_ln1270_560"   --->   Operation 4739 'mul' 'r_V_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4740 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2112 = mul i32 %sext_ln1271_177, i32 %zext_ln1273_357"   --->   Operation 4740 'mul' 'r_V_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4741 [1/1] (0.00ns) (grouped into DSP with root node ret_V_630)   --->   "%sext_ln813_240 = sext i33 %r_V_2021"   --->   Operation 4741 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4742 [1/1] (0.00ns)   --->   "%rhs_537 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2112, i2 0"   --->   Operation 4742 'bitconcatenate' 'rhs_537' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln1347_177 = sext i34 %rhs_537"   --->   Operation 4743 'sext' 'sext_ln1347_177' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4744 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_630 = add i35 %sext_ln1347_177, i35 %sext_ln813_240"   --->   Operation 4744 'add' 'ret_V_630' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4745 [1/3] (0.00ns) (grouped into DSP with root node ret_V_632)   --->   "%r_V_2024 = mul i33 %zext_ln1273_358, i33 %sext_ln1270_561"   --->   Operation 4745 'mul' 'r_V_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4746 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2113 = mul i32 %sext_ln1271_178, i32 %zext_ln1273_359"   --->   Operation 4746 'mul' 'r_V_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4747 [1/1] (0.00ns) (grouped into DSP with root node ret_V_632)   --->   "%sext_ln813_241 = sext i33 %r_V_2024"   --->   Operation 4747 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4748 [1/1] (0.00ns)   --->   "%rhs_540 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2113, i2 0"   --->   Operation 4748 'bitconcatenate' 'rhs_540' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4749 [1/1] (0.00ns)   --->   "%sext_ln1347_178 = sext i34 %rhs_540"   --->   Operation 4749 'sext' 'sext_ln1347_178' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4750 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_632 = add i35 %sext_ln1347_178, i35 %sext_ln813_241"   --->   Operation 4750 'add' 'ret_V_632' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4751 [1/3] (0.00ns) (grouped into DSP with root node ret_V_634)   --->   "%r_V_2027 = mul i33 %zext_ln1273_360, i33 %sext_ln1270_562"   --->   Operation 4751 'mul' 'r_V_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4752 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2114 = mul i32 %sext_ln1271_179, i32 %zext_ln1273_361"   --->   Operation 4752 'mul' 'r_V_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4753 [1/1] (0.00ns) (grouped into DSP with root node ret_V_634)   --->   "%sext_ln813_242 = sext i33 %r_V_2027"   --->   Operation 4753 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4754 [1/1] (0.00ns)   --->   "%rhs_543 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2114, i2 0"   --->   Operation 4754 'bitconcatenate' 'rhs_543' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4755 [1/1] (0.00ns)   --->   "%sext_ln1347_179 = sext i34 %rhs_543"   --->   Operation 4755 'sext' 'sext_ln1347_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4756 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_634 = add i35 %sext_ln1347_179, i35 %sext_ln813_242"   --->   Operation 4756 'add' 'ret_V_634' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4757 [1/3] (0.00ns) (grouped into DSP with root node ret_V_636)   --->   "%r_V_2030 = mul i33 %zext_ln1273_362, i33 %sext_ln1270_563"   --->   Operation 4757 'mul' 'r_V_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4758 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2115 = mul i32 %sext_ln1271_180, i32 %zext_ln1273_363"   --->   Operation 4758 'mul' 'r_V_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4759 [1/1] (0.00ns) (grouped into DSP with root node ret_V_636)   --->   "%sext_ln813_243 = sext i33 %r_V_2030"   --->   Operation 4759 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4760 [1/1] (0.00ns)   --->   "%rhs_546 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2115, i2 0"   --->   Operation 4760 'bitconcatenate' 'rhs_546' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln1347_180 = sext i34 %rhs_546"   --->   Operation 4761 'sext' 'sext_ln1347_180' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4762 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_636 = add i35 %sext_ln1347_180, i35 %sext_ln813_243"   --->   Operation 4762 'add' 'ret_V_636' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4763 [1/3] (0.00ns) (grouped into DSP with root node ret_V_638)   --->   "%r_V_2033 = mul i33 %zext_ln1273_364, i33 %sext_ln1270_564"   --->   Operation 4763 'mul' 'r_V_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4764 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2116 = mul i32 %sext_ln1271_181, i32 %zext_ln1273_365"   --->   Operation 4764 'mul' 'r_V_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4765 [1/1] (0.00ns) (grouped into DSP with root node ret_V_638)   --->   "%sext_ln813_244 = sext i33 %r_V_2033"   --->   Operation 4765 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4766 [1/1] (0.00ns)   --->   "%rhs_549 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2116, i2 0"   --->   Operation 4766 'bitconcatenate' 'rhs_549' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln1347_181 = sext i34 %rhs_549"   --->   Operation 4767 'sext' 'sext_ln1347_181' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4768 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_638 = add i35 %sext_ln1347_181, i35 %sext_ln813_244"   --->   Operation 4768 'add' 'ret_V_638' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4769 [1/3] (0.00ns) (grouped into DSP with root node ret_V_640)   --->   "%r_V_2036 = mul i33 %zext_ln1273_366, i33 %sext_ln1270_565"   --->   Operation 4769 'mul' 'r_V_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4770 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2117 = mul i32 %sext_ln1271_182, i32 %zext_ln1273_367"   --->   Operation 4770 'mul' 'r_V_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4771 [1/1] (0.00ns) (grouped into DSP with root node ret_V_640)   --->   "%sext_ln813_245 = sext i33 %r_V_2036"   --->   Operation 4771 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4772 [1/1] (0.00ns)   --->   "%rhs_552 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2117, i2 0"   --->   Operation 4772 'bitconcatenate' 'rhs_552' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln1347_182 = sext i34 %rhs_552"   --->   Operation 4773 'sext' 'sext_ln1347_182' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4774 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_640 = add i35 %sext_ln1347_182, i35 %sext_ln813_245"   --->   Operation 4774 'add' 'ret_V_640' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4775 [1/3] (0.00ns) (grouped into DSP with root node ret_V_642)   --->   "%r_V_2039 = mul i33 %zext_ln1273_368, i33 %sext_ln1270_566"   --->   Operation 4775 'mul' 'r_V_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4776 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2118 = mul i32 %sext_ln1271_183, i32 %zext_ln1273_369"   --->   Operation 4776 'mul' 'r_V_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4777 [1/1] (0.00ns) (grouped into DSP with root node ret_V_642)   --->   "%sext_ln813_246 = sext i33 %r_V_2039"   --->   Operation 4777 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4778 [1/1] (0.00ns)   --->   "%rhs_555 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2118, i2 0"   --->   Operation 4778 'bitconcatenate' 'rhs_555' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln1347_183 = sext i34 %rhs_555"   --->   Operation 4779 'sext' 'sext_ln1347_183' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4780 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_642 = add i35 %sext_ln1347_183, i35 %sext_ln813_246"   --->   Operation 4780 'add' 'ret_V_642' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4781 [1/3] (0.00ns) (grouped into DSP with root node ret_V_644)   --->   "%r_V_2042 = mul i33 %zext_ln1273_370, i33 %sext_ln1270_567"   --->   Operation 4781 'mul' 'r_V_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4782 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2119 = mul i32 %sext_ln1271_184, i32 %zext_ln1273_371"   --->   Operation 4782 'mul' 'r_V_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4783 [1/1] (0.00ns) (grouped into DSP with root node ret_V_644)   --->   "%sext_ln813_247 = sext i33 %r_V_2042"   --->   Operation 4783 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4784 [1/1] (0.00ns)   --->   "%rhs_558 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2119, i2 0"   --->   Operation 4784 'bitconcatenate' 'rhs_558' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln1347_184 = sext i34 %rhs_558"   --->   Operation 4785 'sext' 'sext_ln1347_184' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4786 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_644 = add i35 %sext_ln1347_184, i35 %sext_ln813_247"   --->   Operation 4786 'add' 'ret_V_644' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4787 [1/3] (0.00ns) (grouped into DSP with root node ret_V_646)   --->   "%r_V_2045 = mul i33 %zext_ln1273_372, i33 %sext_ln1270_568"   --->   Operation 4787 'mul' 'r_V_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4788 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2120 = mul i32 %sext_ln1271_185, i32 %zext_ln1273_373"   --->   Operation 4788 'mul' 'r_V_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4789 [1/1] (0.00ns) (grouped into DSP with root node ret_V_646)   --->   "%sext_ln813_248 = sext i33 %r_V_2045"   --->   Operation 4789 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4790 [1/1] (0.00ns)   --->   "%rhs_561 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2120, i2 0"   --->   Operation 4790 'bitconcatenate' 'rhs_561' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln1347_185 = sext i34 %rhs_561"   --->   Operation 4791 'sext' 'sext_ln1347_185' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4792 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_646 = add i35 %sext_ln1347_185, i35 %sext_ln813_248"   --->   Operation 4792 'add' 'ret_V_646' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4793 [1/3] (0.00ns) (grouped into DSP with root node ret_V_648)   --->   "%r_V_2048 = mul i33 %zext_ln1273_374, i33 %sext_ln1270_569"   --->   Operation 4793 'mul' 'r_V_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4794 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2121 = mul i32 %sext_ln1271_186, i32 %zext_ln1273_375"   --->   Operation 4794 'mul' 'r_V_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4795 [1/1] (0.00ns) (grouped into DSP with root node ret_V_648)   --->   "%sext_ln813_249 = sext i33 %r_V_2048"   --->   Operation 4795 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4796 [1/1] (0.00ns)   --->   "%rhs_564 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2121, i2 0"   --->   Operation 4796 'bitconcatenate' 'rhs_564' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln1347_186 = sext i34 %rhs_564"   --->   Operation 4797 'sext' 'sext_ln1347_186' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4798 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_648 = add i35 %sext_ln1347_186, i35 %sext_ln813_249"   --->   Operation 4798 'add' 'ret_V_648' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4799 [1/3] (0.00ns) (grouped into DSP with root node ret_V_650)   --->   "%r_V_2051 = mul i33 %zext_ln1273_376, i33 %sext_ln1270_570"   --->   Operation 4799 'mul' 'r_V_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4800 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2122 = mul i32 %sext_ln1271_187, i32 %zext_ln1273_377"   --->   Operation 4800 'mul' 'r_V_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4801 [1/1] (0.00ns) (grouped into DSP with root node ret_V_650)   --->   "%sext_ln813_250 = sext i33 %r_V_2051"   --->   Operation 4801 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4802 [1/1] (0.00ns)   --->   "%rhs_567 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2122, i2 0"   --->   Operation 4802 'bitconcatenate' 'rhs_567' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln1347_187 = sext i34 %rhs_567"   --->   Operation 4803 'sext' 'sext_ln1347_187' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4804 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_650 = add i35 %sext_ln1347_187, i35 %sext_ln813_250"   --->   Operation 4804 'add' 'ret_V_650' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4805 [1/3] (0.00ns) (grouped into DSP with root node ret_V_652)   --->   "%r_V_2054 = mul i33 %zext_ln1273_378, i33 %sext_ln1270_571"   --->   Operation 4805 'mul' 'r_V_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4806 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2123 = mul i32 %sext_ln1271_188, i32 %zext_ln1273_379"   --->   Operation 4806 'mul' 'r_V_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4807 [1/1] (0.00ns) (grouped into DSP with root node ret_V_652)   --->   "%sext_ln813_251 = sext i33 %r_V_2054"   --->   Operation 4807 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4808 [1/1] (0.00ns)   --->   "%rhs_570 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2123, i2 0"   --->   Operation 4808 'bitconcatenate' 'rhs_570' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4809 [1/1] (0.00ns)   --->   "%sext_ln1347_188 = sext i34 %rhs_570"   --->   Operation 4809 'sext' 'sext_ln1347_188' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4810 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_652 = add i35 %sext_ln1347_188, i35 %sext_ln813_251"   --->   Operation 4810 'add' 'ret_V_652' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4811 [1/3] (0.00ns) (grouped into DSP with root node ret_V_654)   --->   "%r_V_2057 = mul i33 %zext_ln1273_380, i33 %sext_ln1270_572"   --->   Operation 4811 'mul' 'r_V_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4812 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2124 = mul i32 %sext_ln1271_189, i32 %zext_ln1273_381"   --->   Operation 4812 'mul' 'r_V_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4813 [1/1] (0.00ns) (grouped into DSP with root node ret_V_654)   --->   "%sext_ln813_252 = sext i33 %r_V_2057"   --->   Operation 4813 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4814 [1/1] (0.00ns)   --->   "%rhs_573 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_2124, i2 0"   --->   Operation 4814 'bitconcatenate' 'rhs_573' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln1347_189 = sext i34 %rhs_573"   --->   Operation 4815 'sext' 'sext_ln1347_189' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 4816 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_654 = add i35 %sext_ln1347_189, i35 %sext_ln813_252"   --->   Operation 4816 'add' 'ret_V_654' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 75> <Delay = 0.64>
ST_79 : Operation 4817 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_528 = add i35 %sext_ln1347, i35 %sext_ln813"   --->   Operation 4817 'add' 'ret_V_528' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4818 [1/1] (0.00ns)   --->   "%trunc_ln818_317 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_528, i32 2, i32 34"   --->   Operation 4818 'partselect' 'trunc_ln818_317' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4819 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_530 = add i35 %sext_ln1347_127, i35 %sext_ln813_190"   --->   Operation 4819 'add' 'ret_V_530' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4820 [1/1] (0.00ns)   --->   "%trunc_ln818_318 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_530, i32 2, i32 34"   --->   Operation 4820 'partselect' 'trunc_ln818_318' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4821 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_532 = add i35 %sext_ln1347_128, i35 %sext_ln813_191"   --->   Operation 4821 'add' 'ret_V_532' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4822 [1/1] (0.00ns)   --->   "%trunc_ln818_319 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_532, i32 2, i32 34"   --->   Operation 4822 'partselect' 'trunc_ln818_319' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4823 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_534 = add i35 %sext_ln1347_129, i35 %sext_ln813_192"   --->   Operation 4823 'add' 'ret_V_534' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4824 [1/1] (0.00ns)   --->   "%trunc_ln818_320 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_534, i32 2, i32 34"   --->   Operation 4824 'partselect' 'trunc_ln818_320' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4825 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_536 = add i35 %sext_ln1347_130, i35 %sext_ln813_193"   --->   Operation 4825 'add' 'ret_V_536' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4826 [1/1] (0.00ns)   --->   "%trunc_ln818_321 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_536, i32 2, i32 34"   --->   Operation 4826 'partselect' 'trunc_ln818_321' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4827 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_538 = add i35 %sext_ln1347_131, i35 %sext_ln813_194"   --->   Operation 4827 'add' 'ret_V_538' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4828 [1/1] (0.00ns)   --->   "%trunc_ln818_322 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_538, i32 2, i32 34"   --->   Operation 4828 'partselect' 'trunc_ln818_322' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4829 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_540 = add i35 %sext_ln1347_132, i35 %sext_ln813_195"   --->   Operation 4829 'add' 'ret_V_540' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4830 [1/1] (0.00ns)   --->   "%trunc_ln818_323 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_540, i32 2, i32 34"   --->   Operation 4830 'partselect' 'trunc_ln818_323' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4831 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_542 = add i35 %sext_ln1347_133, i35 %sext_ln813_196"   --->   Operation 4831 'add' 'ret_V_542' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4832 [1/1] (0.00ns)   --->   "%trunc_ln818_324 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_542, i32 2, i32 34"   --->   Operation 4832 'partselect' 'trunc_ln818_324' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4833 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_544 = add i35 %sext_ln1347_134, i35 %sext_ln813_197"   --->   Operation 4833 'add' 'ret_V_544' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4834 [1/1] (0.00ns)   --->   "%trunc_ln818_325 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_544, i32 2, i32 34"   --->   Operation 4834 'partselect' 'trunc_ln818_325' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4835 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_546 = add i35 %sext_ln1347_135, i35 %sext_ln813_198"   --->   Operation 4835 'add' 'ret_V_546' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4836 [1/1] (0.00ns)   --->   "%trunc_ln818_326 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_546, i32 2, i32 34"   --->   Operation 4836 'partselect' 'trunc_ln818_326' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4837 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_548 = add i35 %sext_ln1347_136, i35 %sext_ln813_199"   --->   Operation 4837 'add' 'ret_V_548' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4838 [1/1] (0.00ns)   --->   "%trunc_ln818_327 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_548, i32 2, i32 34"   --->   Operation 4838 'partselect' 'trunc_ln818_327' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4839 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_550 = add i35 %sext_ln1347_137, i35 %sext_ln813_200"   --->   Operation 4839 'add' 'ret_V_550' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4840 [1/1] (0.00ns)   --->   "%trunc_ln818_328 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_550, i32 2, i32 34"   --->   Operation 4840 'partselect' 'trunc_ln818_328' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4841 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_552 = add i35 %sext_ln1347_138, i35 %sext_ln813_201"   --->   Operation 4841 'add' 'ret_V_552' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4842 [1/1] (0.00ns)   --->   "%trunc_ln818_329 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_552, i32 2, i32 34"   --->   Operation 4842 'partselect' 'trunc_ln818_329' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4843 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_554 = add i35 %sext_ln1347_139, i35 %sext_ln813_202"   --->   Operation 4843 'add' 'ret_V_554' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4844 [1/1] (0.00ns)   --->   "%trunc_ln818_330 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_554, i32 2, i32 34"   --->   Operation 4844 'partselect' 'trunc_ln818_330' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4845 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_556 = add i35 %sext_ln1347_140, i35 %sext_ln813_203"   --->   Operation 4845 'add' 'ret_V_556' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4846 [1/1] (0.00ns)   --->   "%trunc_ln818_331 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_556, i32 2, i32 34"   --->   Operation 4846 'partselect' 'trunc_ln818_331' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4847 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_558 = add i35 %sext_ln1347_141, i35 %sext_ln813_204"   --->   Operation 4847 'add' 'ret_V_558' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4848 [1/1] (0.00ns)   --->   "%trunc_ln818_332 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_558, i32 2, i32 34"   --->   Operation 4848 'partselect' 'trunc_ln818_332' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4849 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_560 = add i35 %sext_ln1347_142, i35 %sext_ln813_205"   --->   Operation 4849 'add' 'ret_V_560' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4850 [1/1] (0.00ns)   --->   "%trunc_ln818_333 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_560, i32 2, i32 34"   --->   Operation 4850 'partselect' 'trunc_ln818_333' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4851 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_562 = add i35 %sext_ln1347_143, i35 %sext_ln813_206"   --->   Operation 4851 'add' 'ret_V_562' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4852 [1/1] (0.00ns)   --->   "%trunc_ln818_334 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_562, i32 2, i32 34"   --->   Operation 4852 'partselect' 'trunc_ln818_334' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4853 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_564 = add i35 %sext_ln1347_144, i35 %sext_ln813_207"   --->   Operation 4853 'add' 'ret_V_564' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4854 [1/1] (0.00ns)   --->   "%trunc_ln818_335 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_564, i32 2, i32 34"   --->   Operation 4854 'partselect' 'trunc_ln818_335' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4855 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_566 = add i35 %sext_ln1347_145, i35 %sext_ln813_208"   --->   Operation 4855 'add' 'ret_V_566' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln818_336 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_566, i32 2, i32 34"   --->   Operation 4856 'partselect' 'trunc_ln818_336' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4857 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_568 = add i35 %sext_ln1347_146, i35 %sext_ln813_209"   --->   Operation 4857 'add' 'ret_V_568' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4858 [1/1] (0.00ns)   --->   "%trunc_ln818_337 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_568, i32 2, i32 34"   --->   Operation 4858 'partselect' 'trunc_ln818_337' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4859 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_570 = add i35 %sext_ln1347_147, i35 %sext_ln813_210"   --->   Operation 4859 'add' 'ret_V_570' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4860 [1/1] (0.00ns)   --->   "%trunc_ln818_338 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_570, i32 2, i32 34"   --->   Operation 4860 'partselect' 'trunc_ln818_338' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4861 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_572 = add i35 %sext_ln1347_148, i35 %sext_ln813_211"   --->   Operation 4861 'add' 'ret_V_572' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4862 [1/1] (0.00ns)   --->   "%trunc_ln818_339 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_572, i32 2, i32 34"   --->   Operation 4862 'partselect' 'trunc_ln818_339' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4863 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_574 = add i35 %sext_ln1347_149, i35 %sext_ln813_212"   --->   Operation 4863 'add' 'ret_V_574' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4864 [1/1] (0.00ns)   --->   "%trunc_ln818_340 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_574, i32 2, i32 34"   --->   Operation 4864 'partselect' 'trunc_ln818_340' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4865 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_576 = add i35 %sext_ln1347_150, i35 %sext_ln813_213"   --->   Operation 4865 'add' 'ret_V_576' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4866 [1/1] (0.00ns)   --->   "%trunc_ln818_341 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_576, i32 2, i32 34"   --->   Operation 4866 'partselect' 'trunc_ln818_341' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4867 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_578 = add i35 %sext_ln1347_151, i35 %sext_ln813_214"   --->   Operation 4867 'add' 'ret_V_578' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4868 [1/1] (0.00ns)   --->   "%trunc_ln818_342 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_578, i32 2, i32 34"   --->   Operation 4868 'partselect' 'trunc_ln818_342' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4869 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_580 = add i35 %sext_ln1347_152, i35 %sext_ln813_215"   --->   Operation 4869 'add' 'ret_V_580' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4870 [1/1] (0.00ns)   --->   "%trunc_ln818_343 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_580, i32 2, i32 34"   --->   Operation 4870 'partselect' 'trunc_ln818_343' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4871 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_582 = add i35 %sext_ln1347_153, i35 %sext_ln813_216"   --->   Operation 4871 'add' 'ret_V_582' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4872 [1/1] (0.00ns)   --->   "%trunc_ln818_344 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_582, i32 2, i32 34"   --->   Operation 4872 'partselect' 'trunc_ln818_344' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4873 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_584 = add i35 %sext_ln1347_154, i35 %sext_ln813_217"   --->   Operation 4873 'add' 'ret_V_584' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4874 [1/1] (0.00ns)   --->   "%trunc_ln818_345 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_584, i32 2, i32 34"   --->   Operation 4874 'partselect' 'trunc_ln818_345' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4875 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_586 = add i35 %sext_ln1347_155, i35 %sext_ln813_218"   --->   Operation 4875 'add' 'ret_V_586' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4876 [1/1] (0.00ns)   --->   "%trunc_ln818_346 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_586, i32 2, i32 34"   --->   Operation 4876 'partselect' 'trunc_ln818_346' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4877 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_588 = add i35 %sext_ln1347_156, i35 %sext_ln813_219"   --->   Operation 4877 'add' 'ret_V_588' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4878 [1/1] (0.00ns)   --->   "%trunc_ln818_347 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_588, i32 2, i32 34"   --->   Operation 4878 'partselect' 'trunc_ln818_347' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4879 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_590 = add i35 %sext_ln1347_157, i35 %sext_ln813_220"   --->   Operation 4879 'add' 'ret_V_590' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4880 [1/1] (0.00ns)   --->   "%trunc_ln818_348 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_590, i32 2, i32 34"   --->   Operation 4880 'partselect' 'trunc_ln818_348' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4881 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_592 = add i35 %sext_ln1347_158, i35 %sext_ln813_221"   --->   Operation 4881 'add' 'ret_V_592' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4882 [1/1] (0.00ns)   --->   "%trunc_ln818_349 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_592, i32 2, i32 34"   --->   Operation 4882 'partselect' 'trunc_ln818_349' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4883 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_594 = add i35 %sext_ln1347_159, i35 %sext_ln813_222"   --->   Operation 4883 'add' 'ret_V_594' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4884 [1/1] (0.00ns)   --->   "%trunc_ln818_350 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_594, i32 2, i32 34"   --->   Operation 4884 'partselect' 'trunc_ln818_350' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4885 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_596 = add i35 %sext_ln1347_160, i35 %sext_ln813_223"   --->   Operation 4885 'add' 'ret_V_596' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4886 [1/1] (0.00ns)   --->   "%trunc_ln818_351 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_596, i32 2, i32 34"   --->   Operation 4886 'partselect' 'trunc_ln818_351' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4887 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_598 = add i35 %sext_ln1347_161, i35 %sext_ln813_224"   --->   Operation 4887 'add' 'ret_V_598' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4888 [1/1] (0.00ns)   --->   "%trunc_ln818_352 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_598, i32 2, i32 34"   --->   Operation 4888 'partselect' 'trunc_ln818_352' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4889 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_600 = add i35 %sext_ln1347_162, i35 %sext_ln813_225"   --->   Operation 4889 'add' 'ret_V_600' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4890 [1/1] (0.00ns)   --->   "%trunc_ln818_353 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_600, i32 2, i32 34"   --->   Operation 4890 'partselect' 'trunc_ln818_353' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4891 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_602 = add i35 %sext_ln1347_163, i35 %sext_ln813_226"   --->   Operation 4891 'add' 'ret_V_602' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4892 [1/1] (0.00ns)   --->   "%trunc_ln818_354 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_602, i32 2, i32 34"   --->   Operation 4892 'partselect' 'trunc_ln818_354' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4893 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_604 = add i35 %sext_ln1347_164, i35 %sext_ln813_227"   --->   Operation 4893 'add' 'ret_V_604' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4894 [1/1] (0.00ns)   --->   "%trunc_ln818_355 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_604, i32 2, i32 34"   --->   Operation 4894 'partselect' 'trunc_ln818_355' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4895 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_606 = add i35 %sext_ln1347_165, i35 %sext_ln813_228"   --->   Operation 4895 'add' 'ret_V_606' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4896 [1/1] (0.00ns)   --->   "%trunc_ln818_356 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_606, i32 2, i32 34"   --->   Operation 4896 'partselect' 'trunc_ln818_356' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4897 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_608 = add i35 %sext_ln1347_166, i35 %sext_ln813_229"   --->   Operation 4897 'add' 'ret_V_608' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4898 [1/1] (0.00ns)   --->   "%trunc_ln818_357 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_608, i32 2, i32 34"   --->   Operation 4898 'partselect' 'trunc_ln818_357' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4899 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_610 = add i35 %sext_ln1347_167, i35 %sext_ln813_230"   --->   Operation 4899 'add' 'ret_V_610' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4900 [1/1] (0.00ns)   --->   "%trunc_ln818_358 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_610, i32 2, i32 34"   --->   Operation 4900 'partselect' 'trunc_ln818_358' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4901 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_612 = add i35 %sext_ln1347_168, i35 %sext_ln813_231"   --->   Operation 4901 'add' 'ret_V_612' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4902 [1/1] (0.00ns)   --->   "%trunc_ln818_359 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_612, i32 2, i32 34"   --->   Operation 4902 'partselect' 'trunc_ln818_359' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4903 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_614 = add i35 %sext_ln1347_169, i35 %sext_ln813_232"   --->   Operation 4903 'add' 'ret_V_614' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4904 [1/1] (0.00ns)   --->   "%trunc_ln818_360 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_614, i32 2, i32 34"   --->   Operation 4904 'partselect' 'trunc_ln818_360' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4905 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_616 = add i35 %sext_ln1347_170, i35 %sext_ln813_233"   --->   Operation 4905 'add' 'ret_V_616' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4906 [1/1] (0.00ns)   --->   "%trunc_ln818_361 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_616, i32 2, i32 34"   --->   Operation 4906 'partselect' 'trunc_ln818_361' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4907 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_618 = add i35 %sext_ln1347_171, i35 %sext_ln813_234"   --->   Operation 4907 'add' 'ret_V_618' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4908 [1/1] (0.00ns)   --->   "%trunc_ln818_362 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_618, i32 2, i32 34"   --->   Operation 4908 'partselect' 'trunc_ln818_362' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4909 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_620 = add i35 %sext_ln1347_172, i35 %sext_ln813_235"   --->   Operation 4909 'add' 'ret_V_620' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4910 [1/1] (0.00ns)   --->   "%trunc_ln818_363 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_620, i32 2, i32 34"   --->   Operation 4910 'partselect' 'trunc_ln818_363' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4911 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_622 = add i35 %sext_ln1347_173, i35 %sext_ln813_236"   --->   Operation 4911 'add' 'ret_V_622' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4912 [1/1] (0.00ns)   --->   "%trunc_ln818_364 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_622, i32 2, i32 34"   --->   Operation 4912 'partselect' 'trunc_ln818_364' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4913 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_624 = add i35 %sext_ln1347_174, i35 %sext_ln813_237"   --->   Operation 4913 'add' 'ret_V_624' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4914 [1/1] (0.00ns)   --->   "%trunc_ln818_365 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_624, i32 2, i32 34"   --->   Operation 4914 'partselect' 'trunc_ln818_365' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4915 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_626 = add i35 %sext_ln1347_175, i35 %sext_ln813_238"   --->   Operation 4915 'add' 'ret_V_626' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4916 [1/1] (0.00ns)   --->   "%trunc_ln818_366 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_626, i32 2, i32 34"   --->   Operation 4916 'partselect' 'trunc_ln818_366' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4917 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_628 = add i35 %sext_ln1347_176, i35 %sext_ln813_239"   --->   Operation 4917 'add' 'ret_V_628' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4918 [1/1] (0.00ns)   --->   "%trunc_ln818_367 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_628, i32 2, i32 34"   --->   Operation 4918 'partselect' 'trunc_ln818_367' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4919 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_630 = add i35 %sext_ln1347_177, i35 %sext_ln813_240"   --->   Operation 4919 'add' 'ret_V_630' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4920 [1/1] (0.00ns)   --->   "%trunc_ln818_368 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_630, i32 2, i32 34"   --->   Operation 4920 'partselect' 'trunc_ln818_368' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4921 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_632 = add i35 %sext_ln1347_178, i35 %sext_ln813_241"   --->   Operation 4921 'add' 'ret_V_632' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4922 [1/1] (0.00ns)   --->   "%trunc_ln818_369 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_632, i32 2, i32 34"   --->   Operation 4922 'partselect' 'trunc_ln818_369' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4923 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_634 = add i35 %sext_ln1347_179, i35 %sext_ln813_242"   --->   Operation 4923 'add' 'ret_V_634' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4924 [1/1] (0.00ns)   --->   "%trunc_ln818_370 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_634, i32 2, i32 34"   --->   Operation 4924 'partselect' 'trunc_ln818_370' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4925 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_636 = add i35 %sext_ln1347_180, i35 %sext_ln813_243"   --->   Operation 4925 'add' 'ret_V_636' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4926 [1/1] (0.00ns)   --->   "%trunc_ln818_371 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_636, i32 2, i32 34"   --->   Operation 4926 'partselect' 'trunc_ln818_371' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4927 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_638 = add i35 %sext_ln1347_181, i35 %sext_ln813_244"   --->   Operation 4927 'add' 'ret_V_638' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4928 [1/1] (0.00ns)   --->   "%trunc_ln818_372 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_638, i32 2, i32 34"   --->   Operation 4928 'partselect' 'trunc_ln818_372' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4929 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_640 = add i35 %sext_ln1347_182, i35 %sext_ln813_245"   --->   Operation 4929 'add' 'ret_V_640' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4930 [1/1] (0.00ns)   --->   "%trunc_ln818_373 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_640, i32 2, i32 34"   --->   Operation 4930 'partselect' 'trunc_ln818_373' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4931 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_642 = add i35 %sext_ln1347_183, i35 %sext_ln813_246"   --->   Operation 4931 'add' 'ret_V_642' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4932 [1/1] (0.00ns)   --->   "%trunc_ln818_374 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_642, i32 2, i32 34"   --->   Operation 4932 'partselect' 'trunc_ln818_374' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4933 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_644 = add i35 %sext_ln1347_184, i35 %sext_ln813_247"   --->   Operation 4933 'add' 'ret_V_644' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4934 [1/1] (0.00ns)   --->   "%trunc_ln818_375 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_644, i32 2, i32 34"   --->   Operation 4934 'partselect' 'trunc_ln818_375' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4935 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_646 = add i35 %sext_ln1347_185, i35 %sext_ln813_248"   --->   Operation 4935 'add' 'ret_V_646' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4936 [1/1] (0.00ns)   --->   "%trunc_ln818_376 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_646, i32 2, i32 34"   --->   Operation 4936 'partselect' 'trunc_ln818_376' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4937 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_648 = add i35 %sext_ln1347_186, i35 %sext_ln813_249"   --->   Operation 4937 'add' 'ret_V_648' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4938 [1/1] (0.00ns)   --->   "%trunc_ln818_377 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_648, i32 2, i32 34"   --->   Operation 4938 'partselect' 'trunc_ln818_377' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4939 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_650 = add i35 %sext_ln1347_187, i35 %sext_ln813_250"   --->   Operation 4939 'add' 'ret_V_650' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4940 [1/1] (0.00ns)   --->   "%trunc_ln818_378 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_650, i32 2, i32 34"   --->   Operation 4940 'partselect' 'trunc_ln818_378' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4941 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_652 = add i35 %sext_ln1347_188, i35 %sext_ln813_251"   --->   Operation 4941 'add' 'ret_V_652' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4942 [1/1] (0.00ns)   --->   "%trunc_ln818_379 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_652, i32 2, i32 34"   --->   Operation 4942 'partselect' 'trunc_ln818_379' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4943 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_654 = add i35 %sext_ln1347_189, i35 %sext_ln813_252"   --->   Operation 4943 'add' 'ret_V_654' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4944 [1/1] (0.00ns)   --->   "%trunc_ln818_380 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_654, i32 2, i32 34"   --->   Operation 4944 'partselect' 'trunc_ln818_380' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4945 [1/1] (0.00ns)   --->   "%mrv = insertvalue i2112 <undef>, i33 %trunc_ln818_317" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4945 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4946 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i2112 %mrv, i33 %trunc_ln818_318" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4946 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4947 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i2112 %mrv_1, i33 %trunc_ln818_319" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4947 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4948 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i2112 %mrv_2, i33 %trunc_ln818_320" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4948 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4949 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i2112 %mrv_3, i33 %trunc_ln818_321" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4949 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4950 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i2112 %mrv_4, i33 %trunc_ln818_322" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4950 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4951 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i2112 %mrv_5, i33 %trunc_ln818_323" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4951 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4952 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i2112 %mrv_6, i33 %trunc_ln818_324" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4952 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4953 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i2112 %mrv_7, i33 %trunc_ln818_325" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4953 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4954 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i2112 %mrv_8, i33 %trunc_ln818_326" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4954 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4955 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i2112 %mrv_9, i33 %trunc_ln818_327" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4955 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4956 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i2112 %mrv_10, i33 %trunc_ln818_328" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4956 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4957 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i2112 %mrv_11, i33 %trunc_ln818_329" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4957 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4958 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i2112 %mrv_12, i33 %trunc_ln818_330" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4958 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4959 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i2112 %mrv_13, i33 %trunc_ln818_331" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4959 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4960 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i2112 %mrv_14, i33 %trunc_ln818_332" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4960 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4961 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i2112 %mrv_15, i33 %trunc_ln818_333" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4961 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4962 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i2112 %mrv_16, i33 %trunc_ln818_334" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4962 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4963 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i2112 %mrv_17, i33 %trunc_ln818_335" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4963 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4964 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i2112 %mrv_18, i33 %trunc_ln818_336" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4964 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4965 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i2112 %mrv_19, i33 %trunc_ln818_337" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4965 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4966 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i2112 %mrv_20, i33 %trunc_ln818_338" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4966 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4967 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i2112 %mrv_21, i33 %trunc_ln818_339" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4967 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4968 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i2112 %mrv_22, i33 %trunc_ln818_340" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4968 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4969 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i2112 %mrv_23, i33 %trunc_ln818_341" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4969 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4970 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i2112 %mrv_24, i33 %trunc_ln818_342" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4970 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4971 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i2112 %mrv_25, i33 %trunc_ln818_343" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4971 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4972 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i2112 %mrv_26, i33 %trunc_ln818_344" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4972 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4973 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i2112 %mrv_27, i33 %trunc_ln818_345" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4973 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4974 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i2112 %mrv_28, i33 %trunc_ln818_346" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4974 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4975 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i2112 %mrv_29, i33 %trunc_ln818_347" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4975 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4976 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i2112 %mrv_30, i33 %trunc_ln818_348" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4976 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4977 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i2112 %mrv_31, i33 %trunc_ln818_349" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4977 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4978 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i2112 %mrv_32, i33 %trunc_ln818_350" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4978 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4979 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i2112 %mrv_33, i33 %trunc_ln818_351" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4979 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4980 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i2112 %mrv_34, i33 %trunc_ln818_352" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4980 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4981 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i2112 %mrv_35, i33 %trunc_ln818_353" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4981 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4982 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i2112 %mrv_36, i33 %trunc_ln818_354" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4982 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4983 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i2112 %mrv_37, i33 %trunc_ln818_355" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4983 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4984 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i2112 %mrv_38, i33 %trunc_ln818_356" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4984 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4985 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i2112 %mrv_39, i33 %trunc_ln818_357" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4985 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4986 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i2112 %mrv_40, i33 %trunc_ln818_358" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4986 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4987 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i2112 %mrv_41, i33 %trunc_ln818_359" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4987 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4988 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i2112 %mrv_42, i33 %trunc_ln818_360" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4988 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4989 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i2112 %mrv_43, i33 %trunc_ln818_361" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4989 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4990 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i2112 %mrv_44, i33 %trunc_ln818_362" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4990 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4991 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i2112 %mrv_45, i33 %trunc_ln818_363" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4991 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4992 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i2112 %mrv_46, i33 %trunc_ln818_364" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4992 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4993 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i2112 %mrv_47, i33 %trunc_ln818_365" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4993 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4994 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i2112 %mrv_48, i33 %trunc_ln818_366" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4994 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4995 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i2112 %mrv_49, i33 %trunc_ln818_367" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4995 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4996 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i2112 %mrv_50, i33 %trunc_ln818_368" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4996 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4997 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i2112 %mrv_51, i33 %trunc_ln818_369" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4997 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4998 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i2112 %mrv_52, i33 %trunc_ln818_370" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4998 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4999 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i2112 %mrv_53, i33 %trunc_ln818_371" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4999 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5000 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i2112 %mrv_54, i33 %trunc_ln818_372" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5000 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5001 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i2112 %mrv_55, i33 %trunc_ln818_373" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5001 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5002 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i2112 %mrv_56, i33 %trunc_ln818_374" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5002 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5003 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i2112 %mrv_57, i33 %trunc_ln818_375" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5003 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5004 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i2112 %mrv_58, i33 %trunc_ln818_376" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5004 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5005 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i2112 %mrv_59, i33 %trunc_ln818_377" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5005 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5006 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i2112 %mrv_60, i33 %trunc_ln818_378" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5006 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5007 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i2112 %mrv_61, i33 %trunc_ln818_379" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5007 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5008 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i2112 %mrv_62, i33 %trunc_ln818_380" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5008 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5009 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_380, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_214" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5009 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5010 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_379, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_213" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5010 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5011 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_378, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_212" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5011 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5012 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_377, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_211" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5012 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5013 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_376, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_210" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5013 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5014 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_375, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_209" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5014 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5015 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_374, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_208" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5015 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5016 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_373, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_207" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5016 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5017 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_372, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_206" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5017 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5018 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_371, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_205" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5018 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5019 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_370, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_204" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5019 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5020 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_369, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_203" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5020 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5021 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_368, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_202" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5021 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5022 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_367, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_201" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5022 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5023 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_366, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_200" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5023 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5024 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_365, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_199" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5024 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5025 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_364, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_198" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5025 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5026 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_363, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_197" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5026 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5027 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_362, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_196" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5027 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5028 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_361, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_195" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5028 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5029 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_360, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_194" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5029 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5030 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_359, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_193" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5030 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5031 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_358, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_192" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5031 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5032 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_357, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_191" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5032 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5033 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_356, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_190" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5033 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5034 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_355, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_189" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5034 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5035 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_354, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_188" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5035 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5036 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_353, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_187" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5036 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5037 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_352, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_186" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5037 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5038 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_351, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_185" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5038 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5039 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_350, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_184" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5039 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5040 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_349, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_183" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5040 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5041 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_348, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_182" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5041 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5042 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_347, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_181" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5042 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5043 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_346, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_180" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5043 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5044 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_345, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_179" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5044 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5045 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_344, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_178" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5045 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5046 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_343, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_177" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5046 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5047 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_342, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_176" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5047 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5048 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_341, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_175" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5048 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5049 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_340, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_174" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5049 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5050 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_339, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_173" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5050 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5051 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_338, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_172" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5051 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5052 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_337, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_171" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5052 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5053 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_336, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_170" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5053 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5054 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_335, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_169" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5054 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5055 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_334, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_168" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5055 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5056 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_333, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_167" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5056 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5057 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_332, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_166" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5057 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5058 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_331, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_165" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5058 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5059 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_330, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_164" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5059 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5060 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_329, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_163" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5060 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5061 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_328, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_162" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5061 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5062 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_327, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_161" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5062 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5063 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_326, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5063 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5064 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_325, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5064 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5065 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_324, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5065 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5066 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_323, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5066 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5067 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_322, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5067 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5068 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_321, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5068 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5069 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_320, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5069 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5070 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_319, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5070 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5071 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_318, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5071 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5072 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_317, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5072 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5073 [1/1] (0.00ns)   --->   "%ret_ln499 = ret i2112 %mrv_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5073 'ret' 'ret_ln499' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_0_read_3') on port 'h_newstate_0_read' [261]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [329]  (0.227 ns)
	'icmp' operation ('r') [398]  (0.664 ns)
	'or' operation ('or_ln374') [400]  (0 ns)
	'and' operation ('qb') [401]  (0 ns)
	'add' operation ('__Val2__') [403]  (0.785 ns)
	'xor' operation ('xor_ln896') [405]  (0.122 ns)
	'and' operation ('carry') [406]  (0.122 ns)
	'select' operation ('deleted_zeros') [408]  (0 ns)
	'xor' operation ('xor_ln895') [412]  (0 ns)
	'or' operation ('or_ln895') [413]  (0 ns)
	'and' operation ('overflow') [414]  (0.278 ns)
	'select' operation ('select_ln346_766') [419]  (0 ns)
	'select' operation ('select_ln346') [421]  (0.243 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_2_read_3') on port 'h_newstate_2_read' [259]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [331]  (0.227 ns)
	'icmp' operation ('r') [460]  (0.664 ns)
	'or' operation ('or_ln374_444') [462]  (0 ns)
	'and' operation ('qb') [463]  (0 ns)
	'add' operation ('__Val2__') [465]  (0.785 ns)
	'xor' operation ('xor_ln896_1090') [467]  (0.122 ns)
	'and' operation ('carry') [468]  (0.122 ns)
	'select' operation ('deleted_zeros') [470]  (0 ns)
	'xor' operation ('xor_ln895_768') [474]  (0 ns)
	'or' operation ('or_ln895_638') [475]  (0 ns)
	'and' operation ('overflow') [476]  (0.278 ns)
	'select' operation ('select_ln346_768') [481]  (0 ns)
	'select' operation ('select_ln346_638') [483]  (0.243 ns)

 <State 3>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_4_read_3') on port 'h_newstate_4_read' [257]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [333]  (0.227 ns)
	'icmp' operation ('r') [522]  (0.664 ns)
	'or' operation ('or_ln374_446') [524]  (0 ns)
	'and' operation ('qb') [525]  (0 ns)
	'add' operation ('__Val2__') [527]  (0.785 ns)
	'xor' operation ('xor_ln896_1094') [529]  (0.122 ns)
	'and' operation ('carry') [530]  (0.122 ns)
	'select' operation ('deleted_zeros') [532]  (0 ns)
	'xor' operation ('xor_ln895_770') [536]  (0 ns)
	'or' operation ('or_ln895_640') [537]  (0 ns)
	'and' operation ('overflow') [538]  (0.278 ns)
	'select' operation ('select_ln346_770') [543]  (0 ns)
	'select' operation ('select_ln346_640') [545]  (0.243 ns)

 <State 4>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_6_read_3') on port 'h_newstate_6_read' [255]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [335]  (0.227 ns)
	'icmp' operation ('r') [584]  (0.664 ns)
	'or' operation ('or_ln374_448') [586]  (0 ns)
	'and' operation ('qb') [587]  (0 ns)
	'add' operation ('__Val2__') [589]  (0.785 ns)
	'xor' operation ('xor_ln896_1098') [591]  (0.122 ns)
	'and' operation ('carry') [592]  (0.122 ns)
	'select' operation ('deleted_ones') [595]  (0 ns)
	'xor' operation ('xor_ln896_1099') [601]  (0 ns)
	'or' operation ('or_ln896_642') [602]  (0 ns)
	'and' operation ('and_ln896_650') [603]  (0.278 ns)
	'and' operation ('underflow') [604]  (0 ns)
	'or' operation ('or_ln346_642') [606]  (0 ns)
	'select' operation ('select_ln346_642') [607]  (0.243 ns)

 <State 5>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_8_read_3') on port 'h_newstate_8_read' [253]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [337]  (0.227 ns)
	'icmp' operation ('r') [646]  (0.664 ns)
	'or' operation ('or_ln374_450') [648]  (0 ns)
	'and' operation ('qb') [649]  (0 ns)
	'add' operation ('__Val2__') [651]  (0.785 ns)
	'xor' operation ('xor_ln896_1102') [653]  (0.122 ns)
	'and' operation ('carry') [654]  (0.122 ns)
	'select' operation ('deleted_ones') [657]  (0 ns)
	'xor' operation ('xor_ln896_1103') [663]  (0 ns)
	'or' operation ('or_ln896_644') [664]  (0 ns)
	'and' operation ('and_ln896_654') [665]  (0.278 ns)
	'and' operation ('underflow') [666]  (0 ns)
	'or' operation ('or_ln346_644') [668]  (0 ns)
	'select' operation ('select_ln346_644') [669]  (0.243 ns)

 <State 6>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_10_read_3') on port 'h_newstate_10_read' [251]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [339]  (0.227 ns)
	'icmp' operation ('r') [708]  (0.664 ns)
	'or' operation ('or_ln374_452') [710]  (0 ns)
	'and' operation ('qb') [711]  (0 ns)
	'add' operation ('__Val2__') [713]  (0.785 ns)
	'xor' operation ('xor_ln896_1106') [715]  (0.122 ns)
	'and' operation ('carry') [716]  (0.122 ns)
	'select' operation ('deleted_zeros') [718]  (0 ns)
	'xor' operation ('xor_ln895_776') [722]  (0 ns)
	'or' operation ('or_ln895_646') [723]  (0 ns)
	'and' operation ('overflow') [724]  (0.278 ns)
	'select' operation ('select_ln346_776') [729]  (0 ns)
	'select' operation ('select_ln346_646') [731]  (0.243 ns)

 <State 7>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_1213_read_3') on port 'h_newstate_1213_read' [249]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [341]  (0.227 ns)
	'icmp' operation ('r') [770]  (0.664 ns)
	'or' operation ('or_ln374_454') [772]  (0 ns)
	'and' operation ('qb') [773]  (0 ns)
	'add' operation ('__Val2__') [775]  (0.785 ns)
	'xor' operation ('xor_ln896_1110') [777]  (0.122 ns)
	'and' operation ('carry') [778]  (0.122 ns)
	'select' operation ('deleted_zeros') [780]  (0 ns)
	'xor' operation ('xor_ln895_778') [784]  (0 ns)
	'or' operation ('or_ln895_648') [785]  (0 ns)
	'and' operation ('overflow') [786]  (0.278 ns)
	'select' operation ('select_ln346_778') [791]  (0 ns)
	'select' operation ('select_ln346_648') [793]  (0.243 ns)

 <State 8>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_14_read_3') on port 'h_newstate_14_read' [247]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [343]  (0.227 ns)
	'icmp' operation ('r') [832]  (0.664 ns)
	'or' operation ('or_ln374_456') [834]  (0 ns)
	'and' operation ('qb') [835]  (0 ns)
	'add' operation ('__Val2__') [837]  (0.785 ns)
	'xor' operation ('xor_ln896_1114') [839]  (0.122 ns)
	'and' operation ('carry') [840]  (0.122 ns)
	'select' operation ('deleted_zeros') [842]  (0 ns)
	'xor' operation ('xor_ln895_780') [846]  (0 ns)
	'or' operation ('or_ln895_650') [847]  (0 ns)
	'and' operation ('overflow') [848]  (0.278 ns)
	'select' operation ('select_ln346_780') [853]  (0 ns)
	'select' operation ('select_ln346_650') [855]  (0.243 ns)

 <State 9>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_16_read_3') on port 'h_newstate_16_read' [245]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [345]  (0.227 ns)
	'icmp' operation ('r') [894]  (0.664 ns)
	'or' operation ('or_ln374_458') [896]  (0 ns)
	'and' operation ('qb') [897]  (0 ns)
	'add' operation ('__Val2__') [899]  (0.785 ns)
	'xor' operation ('xor_ln896_1118') [901]  (0.122 ns)
	'and' operation ('carry') [902]  (0.122 ns)
	'select' operation ('deleted_zeros') [904]  (0 ns)
	'xor' operation ('xor_ln895_782') [908]  (0 ns)
	'or' operation ('or_ln895_652') [909]  (0 ns)
	'and' operation ('overflow') [910]  (0.278 ns)
	'select' operation ('select_ln346_782') [915]  (0 ns)
	'select' operation ('select_ln346_652') [917]  (0.243 ns)

 <State 10>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_18_read401') on port 'h_newstate_18_read' [243]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [347]  (0.227 ns)
	'icmp' operation ('r') [956]  (0.664 ns)
	'or' operation ('or_ln374_460') [958]  (0 ns)
	'and' operation ('qb') [959]  (0 ns)
	'add' operation ('__Val2__') [961]  (0.785 ns)
	'xor' operation ('xor_ln896_1122') [963]  (0.122 ns)
	'and' operation ('carry') [964]  (0.122 ns)
	'select' operation ('deleted_zeros') [966]  (0 ns)
	'xor' operation ('xor_ln895_784') [970]  (0 ns)
	'or' operation ('or_ln895_654') [971]  (0 ns)
	'and' operation ('overflow') [972]  (0.278 ns)
	'select' operation ('select_ln346_784') [977]  (0 ns)
	'select' operation ('select_ln346_654') [979]  (0.243 ns)

 <State 11>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_20_read_3') on port 'h_newstate_20_read' [241]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [349]  (0.227 ns)
	'icmp' operation ('r') [1018]  (0.664 ns)
	'or' operation ('or_ln374_462') [1020]  (0 ns)
	'and' operation ('qb') [1021]  (0 ns)
	'add' operation ('__Val2__') [1023]  (0.785 ns)
	'xor' operation ('xor_ln896_1126') [1025]  (0.122 ns)
	'and' operation ('carry') [1026]  (0.122 ns)
	'select' operation ('deleted_zeros') [1028]  (0 ns)
	'xor' operation ('xor_ln895_786') [1032]  (0 ns)
	'or' operation ('or_ln895_656') [1033]  (0 ns)
	'and' operation ('overflow') [1034]  (0.278 ns)
	'select' operation ('select_ln346_786') [1039]  (0 ns)
	'select' operation ('select_ln346_656') [1041]  (0.243 ns)

 <State 12>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_22_read_3') on port 'h_newstate_22_read' [239]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [351]  (0.227 ns)
	'icmp' operation ('r') [1080]  (0.664 ns)
	'or' operation ('or_ln374_464') [1082]  (0 ns)
	'and' operation ('qb') [1083]  (0 ns)
	'add' operation ('__Val2__') [1085]  (0.785 ns)
	'xor' operation ('xor_ln896_1130') [1087]  (0.122 ns)
	'and' operation ('carry') [1088]  (0.122 ns)
	'select' operation ('deleted_ones') [1091]  (0 ns)
	'xor' operation ('xor_ln896_1131') [1097]  (0 ns)
	'or' operation ('or_ln896_658') [1098]  (0 ns)
	'and' operation ('and_ln896_682') [1099]  (0.278 ns)
	'and' operation ('underflow') [1100]  (0 ns)
	'or' operation ('or_ln346_658') [1102]  (0 ns)
	'select' operation ('select_ln346_658') [1103]  (0.243 ns)

 <State 13>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_24_read_3') on port 'h_newstate_24_read' [237]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [353]  (0.227 ns)
	'icmp' operation ('r') [1142]  (0.664 ns)
	'or' operation ('or_ln374_466') [1144]  (0 ns)
	'and' operation ('qb') [1145]  (0 ns)
	'add' operation ('__Val2__') [1147]  (0.785 ns)
	'xor' operation ('xor_ln896_1134') [1149]  (0.122 ns)
	'and' operation ('carry') [1150]  (0.122 ns)
	'select' operation ('deleted_zeros') [1152]  (0 ns)
	'xor' operation ('xor_ln895_790') [1156]  (0 ns)
	'or' operation ('or_ln895_660') [1157]  (0 ns)
	'and' operation ('overflow') [1158]  (0.278 ns)
	'select' operation ('select_ln346_790') [1163]  (0 ns)
	'select' operation ('select_ln346_660') [1165]  (0.243 ns)

 <State 14>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_26_read_3') on port 'h_newstate_26_read' [235]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [355]  (0.227 ns)
	'icmp' operation ('r') [1204]  (0.664 ns)
	'or' operation ('or_ln374_468') [1206]  (0 ns)
	'and' operation ('qb') [1207]  (0 ns)
	'add' operation ('__Val2__') [1209]  (0.785 ns)
	'xor' operation ('xor_ln896_1138') [1211]  (0.122 ns)
	'and' operation ('carry') [1212]  (0.122 ns)
	'select' operation ('deleted_zeros') [1214]  (0 ns)
	'xor' operation ('xor_ln895_792') [1218]  (0 ns)
	'or' operation ('or_ln895_662') [1219]  (0 ns)
	'and' operation ('overflow') [1220]  (0.278 ns)
	'select' operation ('select_ln346_792') [1225]  (0 ns)
	'select' operation ('select_ln346_662') [1227]  (0.243 ns)

 <State 15>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_28_read_3') on port 'h_newstate_28_read' [233]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [357]  (0.227 ns)
	'icmp' operation ('r') [1266]  (0.664 ns)
	'or' operation ('or_ln374_470') [1268]  (0 ns)
	'and' operation ('qb') [1269]  (0 ns)
	'add' operation ('__Val2__') [1271]  (0.785 ns)
	'xor' operation ('xor_ln896_1142') [1273]  (0.122 ns)
	'and' operation ('carry') [1274]  (0.122 ns)
	'select' operation ('deleted_zeros') [1276]  (0 ns)
	'xor' operation ('xor_ln895_794') [1280]  (0 ns)
	'or' operation ('or_ln895_664') [1281]  (0 ns)
	'and' operation ('overflow') [1282]  (0.278 ns)
	'select' operation ('select_ln346_794') [1287]  (0 ns)
	'select' operation ('select_ln346_664') [1289]  (0.243 ns)

 <State 16>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_30_read_3') on port 'h_newstate_30_read' [231]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [359]  (0.227 ns)
	'icmp' operation ('r') [1328]  (0.664 ns)
	'or' operation ('or_ln374_472') [1330]  (0 ns)
	'and' operation ('qb') [1331]  (0 ns)
	'add' operation ('__Val2__') [1333]  (0.785 ns)
	'xor' operation ('xor_ln896_1146') [1335]  (0.122 ns)
	'and' operation ('carry') [1336]  (0.122 ns)
	'select' operation ('deleted_zeros') [1338]  (0 ns)
	'xor' operation ('xor_ln895_796') [1342]  (0 ns)
	'or' operation ('or_ln895_666') [1343]  (0 ns)
	'and' operation ('overflow') [1344]  (0.278 ns)
	'select' operation ('select_ln346_796') [1349]  (0 ns)
	'select' operation ('select_ln346_666') [1351]  (0.243 ns)

 <State 17>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_32_read_3') on port 'h_newstate_32_read' [229]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [361]  (0.227 ns)
	'icmp' operation ('r') [1390]  (0.664 ns)
	'or' operation ('or_ln374_474') [1392]  (0 ns)
	'and' operation ('qb') [1393]  (0 ns)
	'add' operation ('__Val2__') [1395]  (0.785 ns)
	'xor' operation ('xor_ln896_1150') [1397]  (0.122 ns)
	'and' operation ('carry') [1398]  (0.122 ns)
	'select' operation ('deleted_ones') [1401]  (0 ns)
	'xor' operation ('xor_ln896_1151') [1407]  (0 ns)
	'or' operation ('or_ln896_668') [1408]  (0 ns)
	'and' operation ('and_ln896_702') [1409]  (0.278 ns)
	'and' operation ('underflow') [1410]  (0 ns)
	'or' operation ('or_ln346_668') [1412]  (0 ns)
	'select' operation ('select_ln346_668') [1413]  (0.243 ns)

 <State 18>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_3437_read_3') on port 'h_newstate_3437_read' [227]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [363]  (0.227 ns)
	'icmp' operation ('r') [1452]  (0.664 ns)
	'or' operation ('or_ln374_476') [1454]  (0 ns)
	'and' operation ('qb') [1455]  (0 ns)
	'add' operation ('__Val2__') [1457]  (0.785 ns)
	'xor' operation ('xor_ln896_1154') [1459]  (0.122 ns)
	'and' operation ('carry') [1460]  (0.122 ns)
	'select' operation ('deleted_zeros') [1462]  (0 ns)
	'xor' operation ('xor_ln895_800') [1466]  (0 ns)
	'or' operation ('or_ln895_670') [1467]  (0 ns)
	'and' operation ('overflow') [1468]  (0.278 ns)
	'or' operation ('or_ln346_670') [1474]  (0 ns)
	'select' operation ('select_ln346_670') [1475]  (0.243 ns)

 <State 19>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_36_read_3') on port 'h_newstate_36_read' [225]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [365]  (0.227 ns)
	'icmp' operation ('r') [1514]  (0.664 ns)
	'or' operation ('or_ln374_478') [1516]  (0 ns)
	'and' operation ('qb') [1517]  (0 ns)
	'add' operation ('__Val2__') [1519]  (0.785 ns)
	'xor' operation ('xor_ln896_1158') [1521]  (0.122 ns)
	'and' operation ('carry') [1522]  (0.122 ns)
	'select' operation ('deleted_zeros') [1524]  (0 ns)
	'xor' operation ('xor_ln895_802') [1528]  (0 ns)
	'or' operation ('or_ln895_672') [1529]  (0 ns)
	'and' operation ('overflow') [1530]  (0.278 ns)
	'select' operation ('select_ln346_802') [1535]  (0 ns)
	'select' operation ('select_ln346_672') [1537]  (0.243 ns)

 <State 20>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_38_read_3') on port 'h_newstate_38_read' [223]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [367]  (0.227 ns)
	'icmp' operation ('r') [1576]  (0.664 ns)
	'or' operation ('or_ln374_480') [1578]  (0 ns)
	'and' operation ('qb') [1579]  (0 ns)
	'add' operation ('__Val2__') [1581]  (0.785 ns)
	'xor' operation ('xor_ln896_1162') [1583]  (0.122 ns)
	'and' operation ('carry') [1584]  (0.122 ns)
	'select' operation ('deleted_zeros') [1586]  (0 ns)
	'xor' operation ('xor_ln895_804') [1590]  (0 ns)
	'or' operation ('or_ln895_674') [1591]  (0 ns)
	'and' operation ('overflow') [1592]  (0.278 ns)
	'select' operation ('select_ln346_804') [1597]  (0 ns)
	'select' operation ('select_ln346_674') [1599]  (0.243 ns)

 <State 21>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_40_read_3') on port 'h_newstate_40_read' [221]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [369]  (0.227 ns)
	'icmp' operation ('r') [1638]  (0.664 ns)
	'or' operation ('or_ln374_482') [1640]  (0 ns)
	'and' operation ('qb') [1641]  (0 ns)
	'add' operation ('__Val2__') [1643]  (0.785 ns)
	'xor' operation ('xor_ln896_1166') [1645]  (0.122 ns)
	'and' operation ('carry') [1646]  (0.122 ns)
	'select' operation ('deleted_zeros') [1648]  (0 ns)
	'xor' operation ('xor_ln895_806') [1652]  (0 ns)
	'or' operation ('or_ln895_676') [1653]  (0 ns)
	'and' operation ('overflow') [1654]  (0.278 ns)
	'select' operation ('select_ln346_806') [1659]  (0 ns)
	'select' operation ('select_ln346_676') [1661]  (0.243 ns)

 <State 22>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_42_read_3') on port 'h_newstate_42_read' [219]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [371]  (0.227 ns)
	'icmp' operation ('r') [1700]  (0.664 ns)
	'or' operation ('or_ln374_484') [1702]  (0 ns)
	'and' operation ('qb') [1703]  (0 ns)
	'add' operation ('__Val2__') [1705]  (0.785 ns)
	'xor' operation ('xor_ln896_1170') [1707]  (0.122 ns)
	'and' operation ('carry') [1708]  (0.122 ns)
	'select' operation ('deleted_zeros') [1710]  (0 ns)
	'xor' operation ('xor_ln895_808') [1714]  (0 ns)
	'or' operation ('or_ln895_678') [1715]  (0 ns)
	'and' operation ('overflow') [1716]  (0.278 ns)
	'select' operation ('select_ln346_808') [1721]  (0 ns)
	'select' operation ('select_ln346_678') [1723]  (0.243 ns)

 <State 23>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_44_read_3') on port 'h_newstate_44_read' [217]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [373]  (0.227 ns)
	'icmp' operation ('r') [1762]  (0.664 ns)
	'or' operation ('or_ln374_486') [1764]  (0 ns)
	'and' operation ('qb') [1765]  (0 ns)
	'add' operation ('__Val2__') [1767]  (0.785 ns)
	'xor' operation ('xor_ln896_1174') [1769]  (0.122 ns)
	'and' operation ('carry') [1770]  (0.122 ns)
	'select' operation ('deleted_zeros') [1772]  (0 ns)
	'xor' operation ('xor_ln895_810') [1776]  (0 ns)
	'or' operation ('or_ln895_680') [1777]  (0 ns)
	'and' operation ('overflow') [1778]  (0.278 ns)
	'select' operation ('select_ln346_810') [1783]  (0 ns)
	'select' operation ('select_ln346_680') [1785]  (0.243 ns)

 <State 24>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_46_read_3') on port 'h_newstate_46_read' [215]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [375]  (0.227 ns)
	'icmp' operation ('r') [1824]  (0.664 ns)
	'or' operation ('or_ln374_488') [1826]  (0 ns)
	'and' operation ('qb') [1827]  (0 ns)
	'add' operation ('__Val2__') [1829]  (0.785 ns)
	'xor' operation ('xor_ln896_1178') [1831]  (0.122 ns)
	'and' operation ('carry') [1832]  (0.122 ns)
	'select' operation ('deleted_zeros') [1834]  (0 ns)
	'xor' operation ('xor_ln895_812') [1838]  (0 ns)
	'or' operation ('or_ln895_682') [1839]  (0 ns)
	'and' operation ('overflow') [1840]  (0.278 ns)
	'select' operation ('select_ln346_812') [1845]  (0 ns)
	'select' operation ('select_ln346_682') [1847]  (0.243 ns)

 <State 25>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_48_read_3') on port 'h_newstate_48_read' [213]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [377]  (0.227 ns)
	'icmp' operation ('r') [1886]  (0.664 ns)
	'or' operation ('or_ln374_490') [1888]  (0 ns)
	'and' operation ('qb') [1889]  (0 ns)
	'add' operation ('__Val2__') [1891]  (0.785 ns)
	'xor' operation ('xor_ln896_1182') [1893]  (0.122 ns)
	'and' operation ('carry') [1894]  (0.122 ns)
	'select' operation ('deleted_zeros') [1896]  (0 ns)
	'xor' operation ('xor_ln895_814') [1900]  (0 ns)
	'or' operation ('or_ln895_684') [1901]  (0 ns)
	'and' operation ('overflow') [1902]  (0.278 ns)
	'select' operation ('select_ln346_814') [1907]  (0 ns)
	'select' operation ('select_ln346_684') [1909]  (0.243 ns)

 <State 26>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_50_read_3') on port 'h_newstate_50_read' [211]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [379]  (0.227 ns)
	'icmp' operation ('r') [1948]  (0.664 ns)
	'or' operation ('or_ln374_492') [1950]  (0 ns)
	'and' operation ('qb') [1951]  (0 ns)
	'add' operation ('__Val2__') [1953]  (0.785 ns)
	'xor' operation ('xor_ln896_1186') [1955]  (0.122 ns)
	'and' operation ('carry') [1956]  (0.122 ns)
	'select' operation ('deleted_zeros') [1958]  (0 ns)
	'xor' operation ('xor_ln895_816') [1962]  (0 ns)
	'or' operation ('or_ln895_686') [1963]  (0 ns)
	'and' operation ('overflow') [1964]  (0.278 ns)
	'select' operation ('select_ln346_816') [1969]  (0 ns)
	'select' operation ('select_ln346_686') [1971]  (0.243 ns)

 <State 27>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_52_read_3') on port 'h_newstate_52_read' [209]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [381]  (0.227 ns)
	'icmp' operation ('r') [2010]  (0.664 ns)
	'or' operation ('or_ln374_494') [2012]  (0 ns)
	'and' operation ('qb') [2013]  (0 ns)
	'add' operation ('__Val2__') [2015]  (0.785 ns)
	'xor' operation ('xor_ln896_1190') [2017]  (0.122 ns)
	'and' operation ('carry') [2018]  (0.122 ns)
	'select' operation ('deleted_zeros') [2020]  (0 ns)
	'xor' operation ('xor_ln895_818') [2024]  (0 ns)
	'or' operation ('or_ln895_688') [2025]  (0 ns)
	'and' operation ('overflow') [2026]  (0.278 ns)
	'select' operation ('select_ln346_818') [2031]  (0 ns)
	'select' operation ('select_ln346_688') [2033]  (0.243 ns)

 <State 28>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_54_read_3') on port 'h_newstate_54_read' [207]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [383]  (0.227 ns)
	'icmp' operation ('r') [2072]  (0.664 ns)
	'or' operation ('or_ln374_496') [2074]  (0 ns)
	'and' operation ('qb') [2075]  (0 ns)
	'add' operation ('__Val2__') [2077]  (0.785 ns)
	'xor' operation ('xor_ln896_1194') [2079]  (0.122 ns)
	'and' operation ('carry') [2080]  (0.122 ns)
	'select' operation ('deleted_zeros') [2082]  (0 ns)
	'xor' operation ('xor_ln895_820') [2086]  (0 ns)
	'or' operation ('or_ln895_690') [2087]  (0 ns)
	'and' operation ('overflow') [2088]  (0.278 ns)
	'or' operation ('or_ln346_690') [2094]  (0 ns)
	'select' operation ('select_ln346_690') [2095]  (0.243 ns)

 <State 29>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_5661_read_3') on port 'h_newstate_5661_read' [205]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [385]  (0.227 ns)
	'icmp' operation ('r') [2134]  (0.664 ns)
	'or' operation ('or_ln374_498') [2136]  (0 ns)
	'and' operation ('qb') [2137]  (0 ns)
	'add' operation ('__Val2__') [2139]  (0.785 ns)
	'xor' operation ('xor_ln896_1198') [2141]  (0.122 ns)
	'and' operation ('carry') [2142]  (0.122 ns)
	'select' operation ('deleted_zeros') [2144]  (0 ns)
	'xor' operation ('xor_ln895_822') [2148]  (0 ns)
	'or' operation ('or_ln895_692') [2149]  (0 ns)
	'and' operation ('overflow') [2150]  (0.278 ns)
	'select' operation ('select_ln346_822') [2155]  (0 ns)
	'select' operation ('select_ln346_692') [2157]  (0.243 ns)

 <State 30>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_58_read_3') on port 'h_newstate_58_read' [203]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [387]  (0.227 ns)
	'icmp' operation ('r') [2196]  (0.664 ns)
	'or' operation ('or_ln374_500') [2198]  (0 ns)
	'and' operation ('qb') [2199]  (0 ns)
	'add' operation ('__Val2__') [2201]  (0.785 ns)
	'xor' operation ('xor_ln896_1202') [2203]  (0.122 ns)
	'and' operation ('carry') [2204]  (0.122 ns)
	'select' operation ('deleted_zeros') [2206]  (0 ns)
	'xor' operation ('xor_ln895_824') [2210]  (0 ns)
	'or' operation ('or_ln895_694') [2211]  (0 ns)
	'and' operation ('overflow') [2212]  (0.278 ns)
	'select' operation ('select_ln346_824') [2217]  (0 ns)
	'select' operation ('select_ln346_694') [2219]  (0.243 ns)

 <State 31>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_60_read_3') on port 'h_newstate_60_read' [201]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [389]  (0.227 ns)
	'icmp' operation ('r') [2258]  (0.664 ns)
	'or' operation ('or_ln374_502') [2260]  (0 ns)
	'and' operation ('qb') [2261]  (0 ns)
	'add' operation ('__Val2__') [2263]  (0.785 ns)
	'xor' operation ('xor_ln896_1206') [2265]  (0.122 ns)
	'and' operation ('carry') [2266]  (0.122 ns)
	'select' operation ('deleted_zeros') [2268]  (0 ns)
	'xor' operation ('xor_ln895_826') [2272]  (0 ns)
	'or' operation ('or_ln895_696') [2273]  (0 ns)
	'and' operation ('overflow') [2274]  (0.278 ns)
	'select' operation ('select_ln346_826') [2279]  (0 ns)
	'select' operation ('select_ln346_696') [2281]  (0.243 ns)

 <State 32>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_62_read_3') on port 'h_newstate_62_read' [199]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [391]  (0.227 ns)
	'icmp' operation ('r') [2320]  (0.664 ns)
	'or' operation ('or_ln374_504') [2322]  (0 ns)
	'and' operation ('qb') [2323]  (0 ns)
	'add' operation ('__Val2__') [2325]  (0.785 ns)
	'xor' operation ('xor_ln896_1210') [2327]  (0.122 ns)
	'and' operation ('carry') [2328]  (0.122 ns)
	'select' operation ('deleted_zeros') [2330]  (0 ns)
	'xor' operation ('xor_ln895_828') [2334]  (0 ns)
	'or' operation ('or_ln895_698') [2335]  (0 ns)
	'and' operation ('overflow') [2336]  (0.278 ns)
	'select' operation ('select_ln346_828') [2341]  (0 ns)
	'select' operation ('r.V') [2343]  (0.243 ns)

 <State 33>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('qh_state_V_addr_188', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455) [2344]  (0 ns)
	'store' operation ('store_ln455', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455) of variable 'r.V' on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [2345]  (0.683 ns)

 <State 34>: 0.387ns
The critical path consists of the following:
	wire read operation ('p_read382') on port 'p_read' [262]  (0 ns)
	'call' operation ('call_ret5', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43) to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>' [2377]  (0.387 ns)

 <State 35>: 2.28ns
The critical path consists of the following:
	'call' operation ('call_ret5', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43) to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>' [2377]  (1.4 ns)
	'add' operation ('inputacc_zr.V') [2763]  (0.88 ns)

 <State 36>: 2.46ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48) to 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config19_recr>' [2891]  (2.46 ns)

 <State 37>: 1.03ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48) to 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config19_recr>' [2891]  (1.03 ns)

 <State 38>: 2.29ns
The critical path consists of the following:
	'mul' operation ('r.V') [3022]  (2.29 ns)

 <State 39>: 2.29ns
The critical path consists of the following:
	'mul' operation ('r.V') [3022]  (2.29 ns)

 <State 40>: 0.88ns
The critical path consists of the following:
	'add' operation ('inputacc_h.V') [3276]  (0.88 ns)

 <State 41>: 0.751ns
The critical path consists of the following:
	'load' operation ('ii') on local variable 'ii' [3343]  (0 ns)
	'mux' operation ('tmp_s') [3351]  (0.751 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'add' operation ('ret.V') [3356]  (0.89 ns)
	'icmp' operation ('icmp_ln1649') [3358]  (0.909 ns)
	'select' operation ('select_ln487', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:487) [3360]  (0 ns)
	'select' operation ('sigmoid.V') [3362]  (0.319 ns)
	'xor' operation ('__Val2__') [3368]  (0 ns)
	'add' operation ('__Val2__') [3374]  (0.785 ns)

 <State 43>: 1.3ns
The critical path consists of the following:
	'add' operation ('ret.V') [3364]  (0.809 ns)
	'xor' operation ('xor_ln895_832') [3386]  (0 ns)
	'xor' operation ('xor_ln895_830') [3387]  (0 ns)
	'or' operation ('or_ln895_700') [3388]  (0 ns)
	'and' operation ('overflow') [3390]  (0.122 ns)
	'or' operation ('or_ln346_700') [3396]  (0.122 ns)
	'select' operation ('tmpres_h.V') [3397]  (0.243 ns)
	'store' operation ('store_ln491', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491) of variable 'tmpres_h.V' on local variable 'r.V' [3400]  (0 ns)

 <State 44>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln485', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485) of variable 'add_ln485', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485 on local variable 'ii' [3592]  (0.387 ns)

 <State 45>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3664]  (0.683 ns)

 <State 46>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3692]  (0.683 ns)

 <State 47>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3720]  (0.683 ns)

 <State 48>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3748]  (0.683 ns)

 <State 49>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3776]  (0.683 ns)

 <State 50>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3804]  (0.683 ns)

 <State 51>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3832]  (0.683 ns)

 <State 52>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3860]  (0.683 ns)

 <State 53>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3888]  (0.683 ns)

 <State 54>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3916]  (0.683 ns)

 <State 55>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3944]  (0.683 ns)

 <State 56>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3972]  (0.683 ns)

 <State 57>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4000]  (0.683 ns)

 <State 58>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4028]  (0.683 ns)

 <State 59>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4056]  (0.683 ns)

 <State 60>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4084]  (0.683 ns)

 <State 61>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4112]  (0.683 ns)

 <State 62>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4140]  (0.683 ns)

 <State 63>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4168]  (0.683 ns)

 <State 64>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4196]  (0.683 ns)

 <State 65>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4224]  (0.683 ns)

 <State 66>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4252]  (0.683 ns)

 <State 67>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4280]  (0.683 ns)

 <State 68>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4308]  (0.683 ns)

 <State 69>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4336]  (0.683 ns)

 <State 70>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4364]  (0.683 ns)

 <State 71>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4392]  (0.683 ns)

 <State 72>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4420]  (0.683 ns)

 <State 73>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4448]  (0.683 ns)

 <State 74>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4476]  (0.683 ns)

 <State 75>: 1.22ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4504]  (0.683 ns)
	'mul' operation of DSP[4507] ('r.V') [4507]  (0.535 ns)

 <State 76>: 1.79ns
The critical path consists of the following:
	'sub' operation ('ret.V') [3660]  (0.791 ns)
	'mul' operation of DSP[3671] ('r.V') [3663]  (0.996 ns)

 <State 77>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3671] ('r.V') [3663]  (0.996 ns)

 <State 78>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[3671] ('r.V') [3663]  (0 ns)
	'add' operation of DSP[3671] ('ret.V') [3671]  (0.645 ns)

 <State 79>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3671] ('ret.V') [3671]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
