// Seed: 2458110275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_3 = 32'd39,
    parameter id_6 = 32'd69
) (
    input wand _id_0,
    input wand id_1,
    input tri id_2
    , _id_6,
    input tri _id_3,
    input supply0 id_4
);
  wire [ 1 : id_6] id_7;
  wire [1 : 1 'h0] id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7
  );
  logic [id_3 : id_0] id_9;
endmodule
