Simulator report for Secador
Thu Nov  8 08:07:20 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 192 nodes    ;
; Simulation Coverage         ;      17.10 % ;
; Total Number of Transitions ; 282          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+-------------------------------------------+---------------+
; Option                                                                                     ; Setting                                   ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                ; Timing        ;
; Start time                                                                                 ; 0 ns                                      ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                       ;               ;
; Vector input source                                                                        ; /home/lnsnow/workspace/SDPU3/fpga/SPI.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                        ; On            ;
; Check outputs                                                                              ; Off                                       ; Off           ;
; Report simulation coverage                                                                 ; On                                        ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                        ; On            ;
; Display missing 1-value coverage report                                                    ; On                                        ; On            ;
; Display missing 0-value coverage report                                                    ; On                                        ; On            ;
; Detect setup and hold time violations                                                      ; Off                                       ; Off           ;
; Detect glitches                                                                            ; Off                                       ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                       ; Off           ;
; Generate Signal Activity File                                                              ; Off                                       ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                       ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                       ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                        ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                       ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                      ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      17.10 % ;
; Total nodes checked                                 ; 192          ;
; Total output ports checked                          ; 193          ;
; Total output ports with complete 1/0-value coverage ; 33           ;
; Total output ports with no 1/0-value coverage       ; 105          ;
; Total output ports with no 1-value coverage         ; 106          ;
; Total output ports with no 0-value coverage         ; 159          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                     ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |Secador|FINISH                                                                               ; |Secador|FINISH                                                                               ; out              ;
; |Secador|CLK                                                                                  ; |Secador|CLK                                                                                  ; out              ;
; |Secador|CSK                                                                                  ; |Secador|CSK                                                                                  ; out              ;
; |Secador|DATA_MOSI                                                                            ; |Secador|DATA_MOSI                                                                            ; out              ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~14                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~14                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~15                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~15                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~16                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~16                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~17                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~17                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~18                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~18                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~19                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~19                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~20                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~20                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~21                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~21                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~24                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~24                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~25                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~25                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~26                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~26                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~27                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~27                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~28                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~28                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~29                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~29                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~30                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~30                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~31                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~31                  ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]               ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]               ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]               ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]               ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]               ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                    ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                    ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                    ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                    ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                    ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                    ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                    ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~31 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~31 ; out0             ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |Secador|S1[9]                                                                                              ; |Secador|S1[9]                                                                                              ; pin_out          ;
; |Secador|S1[8]                                                                                              ; |Secador|S1[8]                                                                                              ; pin_out          ;
; |Secador|S1[7]                                                                                              ; |Secador|S1[7]                                                                                              ; pin_out          ;
; |Secador|S1[6]                                                                                              ; |Secador|S1[6]                                                                                              ; pin_out          ;
; |Secador|S1[5]                                                                                              ; |Secador|S1[5]                                                                                              ; pin_out          ;
; |Secador|S1[4]                                                                                              ; |Secador|S1[4]                                                                                              ; pin_out          ;
; |Secador|S1[3]                                                                                              ; |Secador|S1[3]                                                                                              ; pin_out          ;
; |Secador|S1[2]                                                                                              ; |Secador|S1[2]                                                                                              ; pin_out          ;
; |Secador|S1[1]                                                                                              ; |Secador|S1[1]                                                                                              ; pin_out          ;
; |Secador|S1[0]                                                                                              ; |Secador|S1[0]                                                                                              ; pin_out          ;
; |Secador|S2[9]                                                                                              ; |Secador|S2[9]                                                                                              ; pin_out          ;
; |Secador|S2[8]                                                                                              ; |Secador|S2[8]                                                                                              ; pin_out          ;
; |Secador|S2[6]                                                                                              ; |Secador|S2[6]                                                                                              ; pin_out          ;
; |Secador|S2[4]                                                                                              ; |Secador|S2[4]                                                                                              ; pin_out          ;
; |Secador|S2[1]                                                                                              ; |Secador|S2[1]                                                                                              ; pin_out          ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                 ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                 ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                 ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                 ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                             ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                             ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                             ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                             ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~2                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~2                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~3                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~3                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~4                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~4                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~5                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~5                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~6                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~6                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~7                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~7                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~8                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~8                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~9                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~9                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~10               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~10               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~12               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~12               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~13               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~13               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~15               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~15               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~17               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~17               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~20               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~20               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~22               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~22               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~23               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~23               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~25               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~25               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~27               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~27               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~30               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~30               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~31               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~31               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                 ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                 ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                             ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                             ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                             ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                             ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; regout           ;
; |Secador|lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|counter_comb_bita0 ; |Secador|lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|counter_comb_bita0 ; combout          ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~6                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~6                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~8                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~8                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~9                ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~9                ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~15               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~15               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~17               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~17               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~22               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~22               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~23               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~23               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~25               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~25               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~27               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~27               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~30               ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~30               ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]            ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]            ; regout           ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                                 ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |Secador|S1[9]                                                                                                ; |Secador|S1[9]                                                                                                   ; pin_out          ;
; |Secador|S1[8]                                                                                                ; |Secador|S1[8]                                                                                                   ; pin_out          ;
; |Secador|S1[7]                                                                                                ; |Secador|S1[7]                                                                                                   ; pin_out          ;
; |Secador|S1[6]                                                                                                ; |Secador|S1[6]                                                                                                   ; pin_out          ;
; |Secador|S1[5]                                                                                                ; |Secador|S1[5]                                                                                                   ; pin_out          ;
; |Secador|S1[4]                                                                                                ; |Secador|S1[4]                                                                                                   ; pin_out          ;
; |Secador|S1[3]                                                                                                ; |Secador|S1[3]                                                                                                   ; pin_out          ;
; |Secador|S1[2]                                                                                                ; |Secador|S1[2]                                                                                                   ; pin_out          ;
; |Secador|S1[1]                                                                                                ; |Secador|S1[1]                                                                                                   ; pin_out          ;
; |Secador|S1[0]                                                                                                ; |Secador|S1[0]                                                                                                   ; pin_out          ;
; |Secador|S2[9]                                                                                                ; |Secador|S2[9]                                                                                                   ; pin_out          ;
; |Secador|S2[8]                                                                                                ; |Secador|S2[8]                                                                                                   ; pin_out          ;
; |Secador|S2[7]                                                                                                ; |Secador|S2[7]                                                                                                   ; pin_out          ;
; |Secador|S2[6]                                                                                                ; |Secador|S2[6]                                                                                                   ; pin_out          ;
; |Secador|S2[5]                                                                                                ; |Secador|S2[5]                                                                                                   ; pin_out          ;
; |Secador|S2[4]                                                                                                ; |Secador|S2[4]                                                                                                   ; pin_out          ;
; |Secador|S2[3]                                                                                                ; |Secador|S2[3]                                                                                                   ; pin_out          ;
; |Secador|S2[2]                                                                                                ; |Secador|S2[2]                                                                                                   ; pin_out          ;
; |Secador|S2[1]                                                                                                ; |Secador|S2[1]                                                                                                   ; pin_out          ;
; |Secador|S2[0]                                                                                                ; |Secador|S2[0]                                                                                                   ; pin_out          ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                   ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                  ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; |Secador|lpm_shiftreg_SENSOR1:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~2                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~2                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~3                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~3                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~4                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~4                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~5                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~5                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~6                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~6                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~7                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~7                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~8                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~8                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~9                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~9                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~10                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~10                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~12                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~12                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~13                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~13                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~14                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~14                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~15                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~15                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~16                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~16                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~17                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~17                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~18                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~18                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~19                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~19                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~20                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~20                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~21                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~21                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~22                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~22                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~23                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~23                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~24                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~24                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~25                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~25                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~26                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~26                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~27                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~27                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~28                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~28                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~29                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~29                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~30                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~30                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~31                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|_~31                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                       ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                       ; regout           ;
; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; |Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                   ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                      ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~26                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~26                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~28                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~28                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                  ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; |Secador|lpm_shiftreg_SENSOR1:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; regout           ;
; |Secador|lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|counter_comb_bita0   ; |Secador|lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Secador|lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|counter_reg_bit1a[0] ; |Secador|lpm_counter_SPI:inst2|lpm_counter:LPM_COUNTER_component|cntr_g3i:auto_generated|safe_q[0]               ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~2                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~3                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~4                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~5                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~6                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~6                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~7                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~8                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~8                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~9                  ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~9                     ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~10                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~12                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~13                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~14                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~14                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~15                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~15                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~16                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~16                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~17                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~17                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~18                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~18                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~19                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~19                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~20                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~21                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~21                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~22                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~22                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~23                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~23                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~24                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~24                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~25                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~25                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~26                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~26                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~27                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~27                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~28                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~28                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~29                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~29                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~30                 ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|_~30                    ; out0             ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                 ; regout           ;
; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]              ; |Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                 ; regout           ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov  8 08:07:19 2018
Info: Command: quartus_sim --simulation_results_format=VWF Secador -c Secador
Info (324025): Using vector source file "/home/lnsnow/workspace/SDPU3/fpga/SPI.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|Secador|lpm_shiftreg_SPI:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 200.0 ns on register "|Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]"
Warning (324036): Found clock-sensitive change during active clock edge at time 200.0 ns on register "|Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]"
Warning (324036): Found clock-sensitive change during active clock edge at time 200.0 ns on register "|Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 200.0 ns on register "|Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 200.0 ns on register "|Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst11|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 200.0 ns on register "|Secador|lpm_shiftreg_SENSOR1_SINCRONIZADOR_1:inst10|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      17.10 %
Info (328052): Number of transitions in simulation is 282
Info (324045): Vector file Secador.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 647 megabytes
    Info: Processing ended: Thu Nov  8 08:07:20 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


