//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Aug  1 10:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64

// _Z21bilateralFilterKernelPfS_iiiff$__cuda_local_var_34308_35_non_const_tile has been demoted

.visible .entry _Z21bilateralFilterKernelPfS_iiiff(
	.param .u64 _Z21bilateralFilterKernelPfS_iiiff_param_0,
	.param .u64 _Z21bilateralFilterKernelPfS_iiiff_param_1,
	.param .u32 _Z21bilateralFilterKernelPfS_iiiff_param_2,
	.param .u32 _Z21bilateralFilterKernelPfS_iiiff_param_3,
	.param .u32 _Z21bilateralFilterKernelPfS_iiiff_param_4,
	.param .f32 _Z21bilateralFilterKernelPfS_iiiff_param_5,
	.param .f32 _Z21bilateralFilterKernelPfS_iiiff_param_6
)
{
	.reg .pred 	%p<11>;
	.reg .s32 	%r<41>;
	.reg .f32 	%f<69>;
	.reg .s64 	%rd<25>;
	// demoted variable
	.shared .align 4 .b8 _Z21bilateralFilterKernelPfS_iiiff$__cuda_local_var_34308_35_non_const_tile[12288];

	ld.param.u64 	%rd2, [_Z21bilateralFilterKernelPfS_iiiff_param_0];
	ld.param.u64 	%rd3, [_Z21bilateralFilterKernelPfS_iiiff_param_1];
	ld.param.u32 	%r8, [_Z21bilateralFilterKernelPfS_iiiff_param_2];
	ld.param.u32 	%r9, [_Z21bilateralFilterKernelPfS_iiiff_param_3];
	ld.param.u32 	%r10, [_Z21bilateralFilterKernelPfS_iiiff_param_4];
	ld.param.f32 	%f24, [_Z21bilateralFilterKernelPfS_iiiff_param_5];
	ld.param.f32 	%f25, [_Z21bilateralFilterKernelPfS_iiiff_param_6];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	mad.lo.s32 	%r19, %r18, %r9, %r14;
	mul.wide.s32 	%rd5, %r19, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.s32 	%rd7, %r17, 128;
	mov.u64 	%rd8, _Z21bilateralFilterKernelPfS_iiiff$__cuda_local_var_34308_35_non_const_tile;
	add.s64 	%rd9, %rd8, %rd7;
	mul.wide.s32 	%rd10, %r13, 4;
	add.s64 	%rd1, %rd9, %rd10;
	ld.global.f32 	%f26, [%rd6];
	st.shared.f32 	[%rd1], %f26;
	mul.lo.s32 	%r20, %r9, %r8;
	mul.wide.s32 	%rd11, %r20, 4;
	add.s64 	%rd12, %rd6, %rd11;
	ld.global.f32 	%f27, [%rd12];
	st.shared.f32 	[%rd1+4096], %f27;
	add.s64 	%rd13, %rd12, %rd11;
	ld.global.f32 	%f28, [%rd13];
	st.shared.f32 	[%rd1+8192], %f28;
	bar.sync 	0;
	ld.shared.f32 	%f1, [%rd1];
	ld.shared.f32 	%f2, [%rd1+4096];
	ld.shared.f32 	%f3, [%rd1+8192];
	neg.s32 	%r1, %r10;
	mov.f32 	%f68, 0f00000000;
	setp.le.s32	%p1, %r1, %r10;
	@%p1 bra 	BB0_2;

	mov.f32 	%f67, %f68;
	mov.f32 	%f66, %f68;
	mov.f32 	%f65, %f68;
	bra.uni 	BB0_8;

BB0_2:
	mov.f32 	%f67, %f68;
	mov.f32 	%f66, %f68;
	mov.f32 	%f65, %f68;
	mov.u32 	%r40, %r1;

BB0_3:
	mov.u32 	%r39, %r1;

BB0_4:
	mov.u32 	%r4, %r39;
	add.s32 	%r22, %r40, %r17;
	setp.lt.s32	%p2, %r22, 32;
	setp.gt.s32	%p3, %r22, -1;
	add.s32 	%r5, %r4, %r13;
	setp.lt.u32	%p4, %r5, 32;
	and.pred  	%p5, %p4, %p3;
	and.pred  	%p6, %p5, %p2;
	@!%p6 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	mul.wide.s32 	%rd14, %r22, 128;
	add.s64 	%rd16, %rd8, %rd14;
	mul.wide.s32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f35, [%rd18];
	sub.f32 	%f36, %f35, %f1;
	ld.shared.f32 	%f37, [%rd18+4096];
	sub.f32 	%f38, %f37, %f2;
	mul.f32 	%f39, %f38, %f38;
	fma.rn.f32 	%f40, %f36, %f36, %f39;
	ld.shared.f32 	%f41, [%rd18+8192];
	sub.f32 	%f42, %f41, %f3;
	fma.rn.f32 	%f43, %f42, %f42, %f40;
	mul.lo.s32 	%r26, %r40, %r40;
	mad.lo.s32 	%r27, %r4, %r4, %r26;
	cvt.rn.f32.s32	%f44, %r27;
	mul.f32 	%f45, %f44, %f25;
	fma.rn.f32 	%f46, %f43, %f24, %f45;
	mul.f32 	%f47, %f46, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f48, %f47;
	mov.f32 	%f49, 0fBF317200;
	fma.rn.f32 	%f50, %f48, %f49, %f46;
	mov.f32 	%f51, 0fB5BFBE8E;
	fma.rn.f32 	%f52, %f48, %f51, %f50;
	mul.f32 	%f34, %f52, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f33,%f34;
	// inline asm
	add.f32 	%f53, %f48, 0f00000000;
	ex2.approx.f32 	%f54, %f53;
	mul.f32 	%f55, %f33, %f54;
	setp.lt.f32	%p7, %f46, 0fC2D20000;
	selp.f32	%f56, 0f00000000, %f55, %p7;
	setp.gt.f32	%p8, %f46, 0f42D20000;
	selp.f32	%f57, 0f7F800000, %f56, %p8;
	fma.rn.f32 	%f68, %f35, %f57, %f68;
	fma.rn.f32 	%f67, %f37, %f57, %f67;
	fma.rn.f32 	%f66, %f41, %f57, %f66;
	add.f32 	%f65, %f65, %f57;

BB0_6:
	add.s32 	%r6, %r4, 1;
	setp.le.s32	%p9, %r6, %r10;
	mov.u32 	%r39, %r6;
	@%p9 bra 	BB0_4;

	add.s32 	%r40, %r40, 1;
	setp.le.s32	%p10, %r40, %r10;
	@%p10 bra 	BB0_3;

BB0_8:
	cvta.to.global.u64 	%rd19, %rd2;
	mul.wide.s32 	%rd20, %r19, 4;
	add.s64 	%rd21, %rd19, %rd20;
	div.rn.f32 	%f62, %f68, %f65;
	st.global.f32 	[%rd21], %f62;
	mul.wide.s32 	%rd22, %r20, 4;
	add.s64 	%rd23, %rd21, %rd22;
	div.rn.f32 	%f63, %f67, %f65;
	st.global.f32 	[%rd23], %f63;
	add.s64 	%rd24, %rd23, %rd22;
	div.rn.f32 	%f64, %f66, %f65;
	st.global.f32 	[%rd24], %f64;
	ret;
}


