Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: addi $1,$0,-1
Expected:	Register Write to Reg: 0x01 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x01 Val: 0x0000FFFF
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: srl $2,$1,0
Expected:	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x02 Val: 0x0000FFFF
Incorrect write

Cycle: 2
MARS instruction number: 3	Instruction: srl $3,$1,1
Expected:	Register Write to Reg: 0x03 Val: 0x7FFFFFFF
Got     :	Register Write to Reg: 0x03 Val: 0x0001FFFE
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


