<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln23_fu_634_p2" SOURCE="bert_layer.cpp:23" VARIABLE="icmp_ln23" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_640_p2" SOURCE="bert_layer.cpp:23" VARIABLE="add_ln23_2" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_652_p2" SOURCE="bert_layer.cpp:23" VARIABLE="add_ln23" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_658_p2" SOURCE="bert_layer.cpp:24" VARIABLE="icmp_ln24" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_664_p3" SOURCE="bert_layer.cpp:23" VARIABLE="select_ln23" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U2" SOURCE="bert_layer.cpp:23" VARIABLE="v6_mid1" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U3" SOURCE="bert_layer.cpp:23" VARIABLE="v" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_3_fu_732_p3" SOURCE="bert_layer.cpp:23" VARIABLE="select_ln23_3" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_4_fu_740_p3" SOURCE="bert_layer.cpp:23" VARIABLE="select_ln23_4" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U4" SOURCE="bert_layer.cpp:26" VARIABLE="v5" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_891_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_905_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_915_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_943_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_33_fu_949_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_33" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_977_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_4_fu_984_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_4" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_989_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_764_p2" SOURCE="bert_layer.cpp:24" VARIABLE="add_ln24" MODULE="float_to_int8" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_285_p2" SOURCE="bert_layer.cpp:51" VARIABLE="icmp_ln51" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_291_p2" SOURCE="bert_layer.cpp:51" VARIABLE="add_ln51_1" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_303_p2" SOURCE="bert_layer.cpp:51" VARIABLE="add_ln51" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_309_p2" SOURCE="bert_layer.cpp:52" VARIABLE="icmp_ln52" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_315_p3" SOURCE="bert_layer.cpp:51" VARIABLE="select_ln51" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_323_p3" SOURCE="bert_layer.cpp:51" VARIABLE="select_ln51_1" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_336_p2" SOURCE="bert_layer.cpp:52" VARIABLE="add_ln52" MODULE="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1" LOOP="l_bias_i1_l_j1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_658_p2" SOURCE="gemm_systolic_array.cpp:25" VARIABLE="icmp_ln25" MODULE="init_block_AB_proc68_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_664_p2" SOURCE="gemm_systolic_array.cpp:25" VARIABLE="add_ln25" MODULE="init_block_AB_proc68_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_690_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="add_ln174" MODULE="init_block_AB_proc68_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln174_fu_383_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="sub_ln174" MODULE="init_block_AB_proc68" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_456_p2" SOURCE="systolic_array.cpp:45" VARIABLE="icmp_ln45" MODULE="systolic_array_k_768_3_Loop_data_load_proc13" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_6_fu_462_p2" SOURCE="systolic_array.cpp:45" VARIABLE="k_6" MODULE="systolic_array_k_768_3_Loop_data_load_proc13" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_435" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_266_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_266" MODULE="PE_8_4_435" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_435" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_435" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_435" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_436" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_265_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_265" MODULE="PE_8_4_436" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U219" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_436" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U219" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_436" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U219" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_436" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_437" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_264_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_264" MODULE="PE_8_4_437" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U224" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_437" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U224" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_437" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U224" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_437" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_438" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_263_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_263" MODULE="PE_8_4_438" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U229" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_438" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U229" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_438" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U229" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_438" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_439" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_262_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_262" MODULE="PE_8_4_439" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U234" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_439" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U234" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_439" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U234" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_439" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_440" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_260_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_260" MODULE="PE_8_4_440" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U239" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_440" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U239" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_440" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U239" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_440" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_441" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_259_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_259" MODULE="PE_8_4_441" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U244" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_441" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U244" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_441" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U244" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_441" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_442" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_258_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_258" MODULE="PE_8_4_442" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U249" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_442" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U249" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_442" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U249" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_442" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_443" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_257_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_257" MODULE="PE_8_4_443" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U254" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_443" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U254" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_443" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U254" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_443" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_444" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_256_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_256" MODULE="PE_8_4_444" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U259" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_444" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U259" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_444" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U259" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_444" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_445" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_255_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_255" MODULE="PE_8_4_445" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U264" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_445" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U264" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_445" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U264" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_445" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_446" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_254_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_254" MODULE="PE_8_4_446" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U269" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_446" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U269" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_446" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U269" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_446" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_447" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_253_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_253" MODULE="PE_8_4_447" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U274" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_447" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U274" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_447" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U274" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_447" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_448" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_252_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_252" MODULE="PE_8_4_448" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U279" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_448" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U279" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_448" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U279" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_448" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_449" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_251_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_251" MODULE="PE_8_4_449" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U284" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_449" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U284" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_449" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U284" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_449" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_450" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_249_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_249" MODULE="PE_8_4_450" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U289" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_450" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U289" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_450" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U289" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_450" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_451" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_248_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_248" MODULE="PE_8_4_451" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U294" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_451" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U294" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_451" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U294" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_451" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_452" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_247_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_247" MODULE="PE_8_4_452" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U299" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_452" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U299" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_452" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U299" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_452" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_453" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_246_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_246" MODULE="PE_8_4_453" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U304" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_453" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U304" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_453" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U304" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_453" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_454" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_245_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_245" MODULE="PE_8_4_454" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U309" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_454" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U309" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_454" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U309" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_454" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_455" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_244_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_244" MODULE="PE_8_4_455" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U314" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_455" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U314" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_455" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U314" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_455" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_456" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_243_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_243" MODULE="PE_8_4_456" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U319" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_456" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U319" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_456" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U319" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_456" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_457" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_242_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_242" MODULE="PE_8_4_457" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U324" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_457" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U324" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_457" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U324" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_457" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_458" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_241_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_241" MODULE="PE_8_4_458" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U329" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_458" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U329" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_458" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U329" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_458" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_459" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_240_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_240" MODULE="PE_8_4_459" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U334" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_459" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U334" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_459" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U334" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_459" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_460" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_238_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_238" MODULE="PE_8_4_460" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U339" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_460" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U339" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_460" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U339" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_460" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_461" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_237_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_237" MODULE="PE_8_4_461" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U344" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_461" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U344" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_461" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U344" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_461" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_462" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_236_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_236" MODULE="PE_8_4_462" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U349" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_462" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U349" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_462" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U349" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_462" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_463" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_235_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_235" MODULE="PE_8_4_463" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U354" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_463" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U354" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_463" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U354" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_463" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_464" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_234_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_234" MODULE="PE_8_4_464" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U359" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_464" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U359" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_464" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U359" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_464" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_465" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_233_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_233" MODULE="PE_8_4_465" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U364" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_465" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U364" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_465" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U364" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_465" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_466" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_232_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_232" MODULE="PE_8_4_466" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U369" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_466" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U369" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_466" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U369" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_466" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_467" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_231_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_231" MODULE="PE_8_4_467" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U374" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_467" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U374" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_467" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U374" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_467" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_468" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_230_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_230" MODULE="PE_8_4_468" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U379" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_468" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U379" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_468" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U379" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_468" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_469" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_229_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_229" MODULE="PE_8_4_469" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U384" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_469" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U384" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_469" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U384" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_469" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_470" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_227_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_227" MODULE="PE_8_4_470" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U389" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_470" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U389" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_470" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U389" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_470" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_471" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_226_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_226" MODULE="PE_8_4_471" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U394" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_471" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U394" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_471" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U394" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_471" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_472" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_225_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_225" MODULE="PE_8_4_472" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U399" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_472" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U399" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_472" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U399" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_472" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_473" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_224_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_224" MODULE="PE_8_4_473" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U404" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_473" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U404" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_473" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U404" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_473" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_474" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_223_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_223" MODULE="PE_8_4_474" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U409" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_474" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U409" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_474" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U409" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_474" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_475" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_222_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_222" MODULE="PE_8_4_475" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U414" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_475" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U414" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_475" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U414" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_475" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_476" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_221_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_221" MODULE="PE_8_4_476" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U419" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_476" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U419" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_476" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U419" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_476" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_477" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_220_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_220" MODULE="PE_8_4_477" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U424" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_477" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U424" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_477" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U424" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_477" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_478" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_219_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_219" MODULE="PE_8_4_478" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U429" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_478" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U429" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_478" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U429" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_478" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_479" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_218_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_218" MODULE="PE_8_4_479" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U434" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_479" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U434" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_479" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U434" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_479" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_480" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_216_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_216" MODULE="PE_8_4_480" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U439" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_480" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U439" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_480" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U439" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_480" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_481" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_215_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_215" MODULE="PE_8_4_481" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U444" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_481" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U444" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_481" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U444" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_481" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_482" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_214_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_214" MODULE="PE_8_4_482" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U449" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_482" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U449" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_482" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U449" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_482" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_483" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_213_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_213" MODULE="PE_8_4_483" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U454" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_483" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U454" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_483" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U454" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_483" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_484" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_212_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_212" MODULE="PE_8_4_484" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U459" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_484" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U459" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_484" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U459" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_484" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_485" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_211_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_211" MODULE="PE_8_4_485" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U464" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_485" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U464" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_485" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U464" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_485" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_486" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_210_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_210" MODULE="PE_8_4_486" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U469" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_486" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U469" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_486" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U469" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_486" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_487" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_209_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_209" MODULE="PE_8_4_487" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U474" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_487" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U474" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_487" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U474" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_487" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_488" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_208_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_208" MODULE="PE_8_4_488" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U479" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_488" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U479" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_488" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U479" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_488" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_489" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_207_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_207" MODULE="PE_8_4_489" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U484" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_489" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U484" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_489" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U484" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_489" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_490" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_205_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_205" MODULE="PE_8_4_490" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U489" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_490" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U489" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_490" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U489" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_490" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_491" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_204_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_204" MODULE="PE_8_4_491" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U494" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_491" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U494" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_491" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U494" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_491" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_492" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_203_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_203" MODULE="PE_8_4_492" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U499" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_492" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U499" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_492" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U499" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_492" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_493" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_202_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_202" MODULE="PE_8_4_493" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U504" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_493" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U504" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_493" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U504" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_493" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_494" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_201_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_201" MODULE="PE_8_4_494" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U509" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_494" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U509" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_494" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U509" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_494" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_495" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_200_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_200" MODULE="PE_8_4_495" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U514" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_495" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U514" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_495" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U514" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_495" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_496" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_199_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_199" MODULE="PE_8_4_496" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U519" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_496" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U519" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_496" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U519" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_496" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_497" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_198_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_198" MODULE="PE_8_4_497" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U524" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_497" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U524" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_497" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U524" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_497" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_498" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_197_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_197" MODULE="PE_8_4_498" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U529" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_498" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U529" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_498" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U529" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_498" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_499" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_196_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_196" MODULE="PE_8_4_499" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U534" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_499" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U534" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_499" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U534" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_499" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_500" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_193_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_193" MODULE="PE_8_4_500" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U539" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_500" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U539" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_500" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U539" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_500" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_501" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_192_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_192" MODULE="PE_8_4_501" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U544" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_501" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U544" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_501" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U544" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_501" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_502" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_191_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_191" MODULE="PE_8_4_502" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U549" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_502" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U549" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_502" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U549" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_502" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_503" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_190_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_190" MODULE="PE_8_4_503" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U554" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_503" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U554" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_503" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U554" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_503" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_504" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_189_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_189" MODULE="PE_8_4_504" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U559" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_504" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U559" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_504" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U559" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_504" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_505" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_188_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_188" MODULE="PE_8_4_505" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U564" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_505" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U564" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_505" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U564" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_505" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_506" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_187_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_187" MODULE="PE_8_4_506" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U569" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_506" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U569" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_506" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U569" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_506" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_507" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_186_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_186" MODULE="PE_8_4_507" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U574" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_507" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U574" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_507" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U574" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_507" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_508" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_185_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_185" MODULE="PE_8_4_508" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U579" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_508" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U579" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_508" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U579" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_508" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_509" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_184_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_184" MODULE="PE_8_4_509" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U584" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_509" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U584" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_509" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U584" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_509" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_510" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_182_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_182" MODULE="PE_8_4_510" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U589" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_510" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U589" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_510" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U589" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_510" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_511" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_181_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_181" MODULE="PE_8_4_511" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U594" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_511" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U594" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_511" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U594" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_511" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_512" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_180_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_180" MODULE="PE_8_4_512" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U599" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_512" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U599" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_512" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U599" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_512" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_513" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_179_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_179" MODULE="PE_8_4_513" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U604" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_513" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U604" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_513" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U604" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_513" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_514" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_178_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_178" MODULE="PE_8_4_514" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U609" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_514" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U609" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_514" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U609" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_514" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_515" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_177_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_177" MODULE="PE_8_4_515" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U614" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_515" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U614" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_515" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U614" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_515" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_516" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_176_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_176" MODULE="PE_8_4_516" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U619" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_516" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U619" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_516" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U619" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_516" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_517" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_175_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_175" MODULE="PE_8_4_517" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U624" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_517" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U624" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_517" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U624" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_517" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_518" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_174_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_174" MODULE="PE_8_4_518" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U629" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_518" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U629" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_518" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U629" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_518" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_519" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_173_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_173" MODULE="PE_8_4_519" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U634" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_519" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U634" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_519" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U634" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_519" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_520" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_171_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_171" MODULE="PE_8_4_520" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U639" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_520" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U639" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_520" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U639" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_520" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_521" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_170_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_170" MODULE="PE_8_4_521" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U644" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_521" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U644" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_521" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U644" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_521" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_522" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_169_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_169" MODULE="PE_8_4_522" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U649" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_522" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U649" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_522" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U649" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_522" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_523" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_168_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_168" MODULE="PE_8_4_523" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U654" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_523" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U654" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_523" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U654" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_523" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_524" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_167_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_167" MODULE="PE_8_4_524" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U659" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_524" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U659" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_524" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U659" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_524" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_525" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_166_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_166" MODULE="PE_8_4_525" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U664" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_525" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U664" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_525" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U664" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_525" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_526" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_165_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_165" MODULE="PE_8_4_526" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U669" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_526" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U669" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_526" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U669" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_526" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_527" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_164_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_164" MODULE="PE_8_4_527" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U674" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_527" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U674" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_527" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U674" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_527" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_528" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_163_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_163" MODULE="PE_8_4_528" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U679" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_528" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U679" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_528" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U679" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_528" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_529" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_162_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_162" MODULE="PE_8_4_529" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U684" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_529" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U684" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_529" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U684" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_529" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_530" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_160_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_160" MODULE="PE_8_4_530" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U689" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_530" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U689" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_530" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U689" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_530" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_531" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_159_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_159" MODULE="PE_8_4_531" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U694" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_531" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U694" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_531" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U694" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_531" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_532" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_158_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_158" MODULE="PE_8_4_532" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U699" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_532" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U699" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_532" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U699" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_532" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_533" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_157_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_157" MODULE="PE_8_4_533" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U704" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_533" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U704" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_533" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U704" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_533" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_534" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_156_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_156" MODULE="PE_8_4_534" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U709" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_534" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U709" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_534" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U709" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_534" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_535" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_155_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_155" MODULE="PE_8_4_535" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U714" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_535" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U714" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_535" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U714" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_535" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_536" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_154_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_154" MODULE="PE_8_4_536" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U719" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_536" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U719" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_536" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U719" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_536" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_537" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_153_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_153" MODULE="PE_8_4_537" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U724" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_537" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U724" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_537" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U724" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_537" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_538" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_152_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_152" MODULE="PE_8_4_538" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U729" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_538" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U729" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_538" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U729" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_538" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_539" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_151_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_151" MODULE="PE_8_4_539" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U734" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_539" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U734" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_539" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U734" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_539" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_540" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_149_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_149" MODULE="PE_8_4_540" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U739" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_540" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U739" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_540" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U739" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_540" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_541" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_148_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_148" MODULE="PE_8_4_541" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U744" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_541" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U744" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_541" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U744" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_541" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_542" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_147_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_147" MODULE="PE_8_4_542" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U749" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_542" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U749" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_542" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U749" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_542" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_543" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_146_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_146" MODULE="PE_8_4_543" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U754" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_543" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U754" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_543" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U754" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_543" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_544" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_145_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_145" MODULE="PE_8_4_544" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U759" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_544" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U759" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_544" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U759" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_544" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_545" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_144_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_144" MODULE="PE_8_4_545" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U764" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_545" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U764" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_545" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U764" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_545" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_546" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_143_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_143" MODULE="PE_8_4_546" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U769" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_546" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U769" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_546" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U769" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_546" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_547" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_142_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_142" MODULE="PE_8_4_547" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U774" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_547" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U774" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_547" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U774" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_547" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_548" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_141_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_141" MODULE="PE_8_4_548" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U779" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_548" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U779" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_548" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U779" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_548" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_549" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_140_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_140" MODULE="PE_8_4_549" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U784" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_549" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U784" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_549" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U784" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_549" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_550" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_138_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_138" MODULE="PE_8_4_550" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U789" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_550" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U789" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_550" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U789" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_550" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_551" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_137_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_137" MODULE="PE_8_4_551" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U794" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_551" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U794" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_551" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U794" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_551" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_552" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_136_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_136" MODULE="PE_8_4_552" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U799" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_552" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U799" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_552" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U799" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_552" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_553" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_135_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_135" MODULE="PE_8_4_553" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U804" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_553" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U804" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_553" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U804" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_553" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_554" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_134_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_134" MODULE="PE_8_4_554" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U809" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_554" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U809" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_554" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U809" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_554" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_555" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_133_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_133" MODULE="PE_8_4_555" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U814" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_555" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U814" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_555" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U814" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_555" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_556" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_132_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_132" MODULE="PE_8_4_556" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U819" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_556" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U819" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_556" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U819" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_556" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_557" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_131_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_131" MODULE="PE_8_4_557" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U824" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_557" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U824" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_557" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U824" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_557" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_558" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_130_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_130" MODULE="PE_8_4_558" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U829" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_558" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U829" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_558" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U829" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_558" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_559" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_129_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_129" MODULE="PE_8_4_559" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U834" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_559" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U834" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_559" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U834" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_559" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_560" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_127_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_127" MODULE="PE_8_4_560" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U839" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_560" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U839" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_560" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U839" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_560" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_561" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_126_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_126" MODULE="PE_8_4_561" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U844" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_561" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U844" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_561" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U844" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_561" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_562" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_125_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_125" MODULE="PE_8_4_562" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U849" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_562" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U849" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_562" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U849" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_562" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_563" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_124_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_124" MODULE="PE_8_4_563" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U854" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_563" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U854" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_563" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U854" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_563" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_564" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_123_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_123" MODULE="PE_8_4_564" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U859" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_564" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U859" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_564" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U859" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_564" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_565" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_122_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_122" MODULE="PE_8_4_565" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U864" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_565" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U864" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_565" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U864" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_565" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_566" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_121_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_121" MODULE="PE_8_4_566" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U869" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_566" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U869" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_566" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U869" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_566" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_567" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_120_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_120" MODULE="PE_8_4_567" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U874" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_567" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U874" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_567" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U874" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_567" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_568" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_119_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_119" MODULE="PE_8_4_568" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U879" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_568" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U879" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_568" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U879" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_568" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_569" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_118_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_118" MODULE="PE_8_4_569" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U884" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_569" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U884" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_569" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U884" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_569" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_570" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_116_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_116" MODULE="PE_8_4_570" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U889" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_570" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U889" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_570" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U889" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_570" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_571" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_115_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_115" MODULE="PE_8_4_571" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U894" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_571" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U894" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_571" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U894" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_571" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_572" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_114_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_114" MODULE="PE_8_4_572" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U899" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_572" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U899" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_572" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U899" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_572" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_573" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_113_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_113" MODULE="PE_8_4_573" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U904" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_573" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U904" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_573" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U904" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_573" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_574" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_112_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_112" MODULE="PE_8_4_574" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U909" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_574" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U909" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_574" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U909" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_574" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_575" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_111_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_111" MODULE="PE_8_4_575" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U914" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_575" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U914" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_575" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U914" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_575" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_576" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_110_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_110" MODULE="PE_8_4_576" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U919" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_576" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U919" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_576" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U919" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_576" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_577" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_109_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_109" MODULE="PE_8_4_577" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U924" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_577" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U924" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_577" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U924" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_577" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_578" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_108_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_108" MODULE="PE_8_4_578" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U929" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_578" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U929" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_578" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U929" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_578" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_236_p2" SOURCE="systolic_array.cpp:63" VARIABLE="icmp_ln63" MODULE="systolic_array_k_768_3_Loop_data_drain_AB_proc14" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_7_fu_242_p2" SOURCE="systolic_array.cpp:63" VARIABLE="k_7" MODULE="systolic_array_k_768_3_Loop_data_drain_AB_proc14" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln73_fu_1306_p2" SOURCE="systolic_array.cpp:73" VARIABLE="icmp_ln73" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1312_p2" SOURCE="systolic_array.cpp:73" VARIABLE="add_ln73" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1102" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1103" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_12_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1104" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_13_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1105" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_14_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1106" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_15_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1107" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_16_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1108" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_17_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1109" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_18_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1110" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_19_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1111" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_20_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1112" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_21_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U1113" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_22_i" MODULE="systolic_array_k_768_3_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_0_U" SOURCE="" VARIABLE="A_fifo_0_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_1_U" SOURCE="" VARIABLE="A_fifo_0_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_2_U" SOURCE="" VARIABLE="A_fifo_0_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_3_U" SOURCE="" VARIABLE="A_fifo_0_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_4_U" SOURCE="" VARIABLE="A_fifo_0_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_5_U" SOURCE="" VARIABLE="A_fifo_0_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_6_U" SOURCE="" VARIABLE="A_fifo_0_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_7_U" SOURCE="" VARIABLE="A_fifo_0_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_8_U" SOURCE="" VARIABLE="A_fifo_0_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_9_U" SOURCE="" VARIABLE="A_fifo_0_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_10_U" SOURCE="" VARIABLE="A_fifo_0_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_11_U" SOURCE="" VARIABLE="A_fifo_0_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_12_U" SOURCE="" VARIABLE="A_fifo_0_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_0_U" SOURCE="" VARIABLE="A_fifo_1_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_1_U" SOURCE="" VARIABLE="A_fifo_1_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_2_U" SOURCE="" VARIABLE="A_fifo_1_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_3_U" SOURCE="" VARIABLE="A_fifo_1_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_4_U" SOURCE="" VARIABLE="A_fifo_1_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_5_U" SOURCE="" VARIABLE="A_fifo_1_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_6_U" SOURCE="" VARIABLE="A_fifo_1_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_7_U" SOURCE="" VARIABLE="A_fifo_1_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_8_U" SOURCE="" VARIABLE="A_fifo_1_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_9_U" SOURCE="" VARIABLE="A_fifo_1_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_10_U" SOURCE="" VARIABLE="A_fifo_1_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_11_U" SOURCE="" VARIABLE="A_fifo_1_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_12_U" SOURCE="" VARIABLE="A_fifo_1_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_0_U" SOURCE="" VARIABLE="A_fifo_2_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_1_U" SOURCE="" VARIABLE="A_fifo_2_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_2_U" SOURCE="" VARIABLE="A_fifo_2_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_3_U" SOURCE="" VARIABLE="A_fifo_2_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_4_U" SOURCE="" VARIABLE="A_fifo_2_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_5_U" SOURCE="" VARIABLE="A_fifo_2_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_6_U" SOURCE="" VARIABLE="A_fifo_2_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_7_U" SOURCE="" VARIABLE="A_fifo_2_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_8_U" SOURCE="" VARIABLE="A_fifo_2_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_9_U" SOURCE="" VARIABLE="A_fifo_2_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_10_U" SOURCE="" VARIABLE="A_fifo_2_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_11_U" SOURCE="" VARIABLE="A_fifo_2_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_12_U" SOURCE="" VARIABLE="A_fifo_2_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_0_U" SOURCE="" VARIABLE="A_fifo_3_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_1_U" SOURCE="" VARIABLE="A_fifo_3_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_2_U" SOURCE="" VARIABLE="A_fifo_3_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_3_U" SOURCE="" VARIABLE="A_fifo_3_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_4_U" SOURCE="" VARIABLE="A_fifo_3_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_5_U" SOURCE="" VARIABLE="A_fifo_3_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_6_U" SOURCE="" VARIABLE="A_fifo_3_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_7_U" SOURCE="" VARIABLE="A_fifo_3_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_8_U" SOURCE="" VARIABLE="A_fifo_3_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_9_U" SOURCE="" VARIABLE="A_fifo_3_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_10_U" SOURCE="" VARIABLE="A_fifo_3_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_11_U" SOURCE="" VARIABLE="A_fifo_3_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_12_U" SOURCE="" VARIABLE="A_fifo_3_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_0_U" SOURCE="" VARIABLE="A_fifo_4_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_1_U" SOURCE="" VARIABLE="A_fifo_4_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_2_U" SOURCE="" VARIABLE="A_fifo_4_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_3_U" SOURCE="" VARIABLE="A_fifo_4_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_4_U" SOURCE="" VARIABLE="A_fifo_4_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_5_U" SOURCE="" VARIABLE="A_fifo_4_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_6_U" SOURCE="" VARIABLE="A_fifo_4_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_7_U" SOURCE="" VARIABLE="A_fifo_4_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_8_U" SOURCE="" VARIABLE="A_fifo_4_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_9_U" SOURCE="" VARIABLE="A_fifo_4_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_10_U" SOURCE="" VARIABLE="A_fifo_4_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_11_U" SOURCE="" VARIABLE="A_fifo_4_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_12_U" SOURCE="" VARIABLE="A_fifo_4_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_0_U" SOURCE="" VARIABLE="A_fifo_5_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_1_U" SOURCE="" VARIABLE="A_fifo_5_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_2_U" SOURCE="" VARIABLE="A_fifo_5_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_3_U" SOURCE="" VARIABLE="A_fifo_5_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_4_U" SOURCE="" VARIABLE="A_fifo_5_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_5_U" SOURCE="" VARIABLE="A_fifo_5_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_6_U" SOURCE="" VARIABLE="A_fifo_5_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_7_U" SOURCE="" VARIABLE="A_fifo_5_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_8_U" SOURCE="" VARIABLE="A_fifo_5_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_9_U" SOURCE="" VARIABLE="A_fifo_5_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_10_U" SOURCE="" VARIABLE="A_fifo_5_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_11_U" SOURCE="" VARIABLE="A_fifo_5_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_12_U" SOURCE="" VARIABLE="A_fifo_5_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_0_U" SOURCE="" VARIABLE="A_fifo_6_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_1_U" SOURCE="" VARIABLE="A_fifo_6_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_2_U" SOURCE="" VARIABLE="A_fifo_6_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_3_U" SOURCE="" VARIABLE="A_fifo_6_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_4_U" SOURCE="" VARIABLE="A_fifo_6_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_5_U" SOURCE="" VARIABLE="A_fifo_6_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_6_U" SOURCE="" VARIABLE="A_fifo_6_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_7_U" SOURCE="" VARIABLE="A_fifo_6_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_8_U" SOURCE="" VARIABLE="A_fifo_6_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_9_U" SOURCE="" VARIABLE="A_fifo_6_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_10_U" SOURCE="" VARIABLE="A_fifo_6_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_11_U" SOURCE="" VARIABLE="A_fifo_6_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_12_U" SOURCE="" VARIABLE="A_fifo_6_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_0_U" SOURCE="" VARIABLE="A_fifo_7_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_1_U" SOURCE="" VARIABLE="A_fifo_7_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_2_U" SOURCE="" VARIABLE="A_fifo_7_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_3_U" SOURCE="" VARIABLE="A_fifo_7_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_4_U" SOURCE="" VARIABLE="A_fifo_7_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_5_U" SOURCE="" VARIABLE="A_fifo_7_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_6_U" SOURCE="" VARIABLE="A_fifo_7_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_7_U" SOURCE="" VARIABLE="A_fifo_7_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_8_U" SOURCE="" VARIABLE="A_fifo_7_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_9_U" SOURCE="" VARIABLE="A_fifo_7_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_10_U" SOURCE="" VARIABLE="A_fifo_7_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_11_U" SOURCE="" VARIABLE="A_fifo_7_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_12_U" SOURCE="" VARIABLE="A_fifo_7_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_0_U" SOURCE="" VARIABLE="A_fifo_8_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_1_U" SOURCE="" VARIABLE="A_fifo_8_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_2_U" SOURCE="" VARIABLE="A_fifo_8_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_3_U" SOURCE="" VARIABLE="A_fifo_8_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_4_U" SOURCE="" VARIABLE="A_fifo_8_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_5_U" SOURCE="" VARIABLE="A_fifo_8_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_6_U" SOURCE="" VARIABLE="A_fifo_8_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_7_U" SOURCE="" VARIABLE="A_fifo_8_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_8_U" SOURCE="" VARIABLE="A_fifo_8_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_9_U" SOURCE="" VARIABLE="A_fifo_8_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_10_U" SOURCE="" VARIABLE="A_fifo_8_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_11_U" SOURCE="" VARIABLE="A_fifo_8_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_12_U" SOURCE="" VARIABLE="A_fifo_8_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_0_U" SOURCE="" VARIABLE="A_fifo_9_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_1_U" SOURCE="" VARIABLE="A_fifo_9_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_2_U" SOURCE="" VARIABLE="A_fifo_9_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_3_U" SOURCE="" VARIABLE="A_fifo_9_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_4_U" SOURCE="" VARIABLE="A_fifo_9_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_5_U" SOURCE="" VARIABLE="A_fifo_9_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_6_U" SOURCE="" VARIABLE="A_fifo_9_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_7_U" SOURCE="" VARIABLE="A_fifo_9_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_8_U" SOURCE="" VARIABLE="A_fifo_9_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_9_U" SOURCE="" VARIABLE="A_fifo_9_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_10_U" SOURCE="" VARIABLE="A_fifo_9_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_11_U" SOURCE="" VARIABLE="A_fifo_9_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_12_U" SOURCE="" VARIABLE="A_fifo_9_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_0_U" SOURCE="" VARIABLE="A_fifo_10_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_1_U" SOURCE="" VARIABLE="A_fifo_10_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_2_U" SOURCE="" VARIABLE="A_fifo_10_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_3_U" SOURCE="" VARIABLE="A_fifo_10_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_4_U" SOURCE="" VARIABLE="A_fifo_10_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_5_U" SOURCE="" VARIABLE="A_fifo_10_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_6_U" SOURCE="" VARIABLE="A_fifo_10_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_7_U" SOURCE="" VARIABLE="A_fifo_10_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_8_U" SOURCE="" VARIABLE="A_fifo_10_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_9_U" SOURCE="" VARIABLE="A_fifo_10_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_10_U" SOURCE="" VARIABLE="A_fifo_10_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_11_U" SOURCE="" VARIABLE="A_fifo_10_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_12_U" SOURCE="" VARIABLE="A_fifo_10_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_0_U" SOURCE="" VARIABLE="A_fifo_11_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_1_U" SOURCE="" VARIABLE="A_fifo_11_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_2_U" SOURCE="" VARIABLE="A_fifo_11_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_3_U" SOURCE="" VARIABLE="A_fifo_11_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_4_U" SOURCE="" VARIABLE="A_fifo_11_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_5_U" SOURCE="" VARIABLE="A_fifo_11_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_6_U" SOURCE="" VARIABLE="A_fifo_11_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_7_U" SOURCE="" VARIABLE="A_fifo_11_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_8_U" SOURCE="" VARIABLE="A_fifo_11_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_9_U" SOURCE="" VARIABLE="A_fifo_11_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_10_U" SOURCE="" VARIABLE="A_fifo_11_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_11_U" SOURCE="" VARIABLE="A_fifo_11_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_12_U" SOURCE="" VARIABLE="A_fifo_11_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_0_U" SOURCE="" VARIABLE="B_fifo_0_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_1_U" SOURCE="" VARIABLE="B_fifo_0_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_2_U" SOURCE="" VARIABLE="B_fifo_0_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_3_U" SOURCE="" VARIABLE="B_fifo_0_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_4_U" SOURCE="" VARIABLE="B_fifo_0_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_5_U" SOURCE="" VARIABLE="B_fifo_0_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_6_U" SOURCE="" VARIABLE="B_fifo_0_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_7_U" SOURCE="" VARIABLE="B_fifo_0_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_8_U" SOURCE="" VARIABLE="B_fifo_0_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_9_U" SOURCE="" VARIABLE="B_fifo_0_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_10_U" SOURCE="" VARIABLE="B_fifo_0_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_11_U" SOURCE="" VARIABLE="B_fifo_0_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_12_U" SOURCE="" VARIABLE="B_fifo_0_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_0_U" SOURCE="" VARIABLE="B_fifo_1_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_1_U" SOURCE="" VARIABLE="B_fifo_1_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_2_U" SOURCE="" VARIABLE="B_fifo_1_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_3_U" SOURCE="" VARIABLE="B_fifo_1_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_4_U" SOURCE="" VARIABLE="B_fifo_1_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_5_U" SOURCE="" VARIABLE="B_fifo_1_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_6_U" SOURCE="" VARIABLE="B_fifo_1_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_7_U" SOURCE="" VARIABLE="B_fifo_1_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_8_U" SOURCE="" VARIABLE="B_fifo_1_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_9_U" SOURCE="" VARIABLE="B_fifo_1_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_10_U" SOURCE="" VARIABLE="B_fifo_1_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_11_U" SOURCE="" VARIABLE="B_fifo_1_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_12_U" SOURCE="" VARIABLE="B_fifo_1_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_0_U" SOURCE="" VARIABLE="B_fifo_2_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_1_U" SOURCE="" VARIABLE="B_fifo_2_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_2_U" SOURCE="" VARIABLE="B_fifo_2_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_3_U" SOURCE="" VARIABLE="B_fifo_2_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_4_U" SOURCE="" VARIABLE="B_fifo_2_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_5_U" SOURCE="" VARIABLE="B_fifo_2_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_6_U" SOURCE="" VARIABLE="B_fifo_2_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_7_U" SOURCE="" VARIABLE="B_fifo_2_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_8_U" SOURCE="" VARIABLE="B_fifo_2_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_9_U" SOURCE="" VARIABLE="B_fifo_2_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_10_U" SOURCE="" VARIABLE="B_fifo_2_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_11_U" SOURCE="" VARIABLE="B_fifo_2_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_12_U" SOURCE="" VARIABLE="B_fifo_2_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_0_U" SOURCE="" VARIABLE="B_fifo_3_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_1_U" SOURCE="" VARIABLE="B_fifo_3_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_2_U" SOURCE="" VARIABLE="B_fifo_3_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_3_U" SOURCE="" VARIABLE="B_fifo_3_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_4_U" SOURCE="" VARIABLE="B_fifo_3_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_5_U" SOURCE="" VARIABLE="B_fifo_3_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_6_U" SOURCE="" VARIABLE="B_fifo_3_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_7_U" SOURCE="" VARIABLE="B_fifo_3_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_8_U" SOURCE="" VARIABLE="B_fifo_3_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_9_U" SOURCE="" VARIABLE="B_fifo_3_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_10_U" SOURCE="" VARIABLE="B_fifo_3_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_11_U" SOURCE="" VARIABLE="B_fifo_3_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_12_U" SOURCE="" VARIABLE="B_fifo_3_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_0_U" SOURCE="" VARIABLE="B_fifo_4_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_1_U" SOURCE="" VARIABLE="B_fifo_4_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_2_U" SOURCE="" VARIABLE="B_fifo_4_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_3_U" SOURCE="" VARIABLE="B_fifo_4_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_4_U" SOURCE="" VARIABLE="B_fifo_4_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_5_U" SOURCE="" VARIABLE="B_fifo_4_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_6_U" SOURCE="" VARIABLE="B_fifo_4_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_7_U" SOURCE="" VARIABLE="B_fifo_4_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_8_U" SOURCE="" VARIABLE="B_fifo_4_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_9_U" SOURCE="" VARIABLE="B_fifo_4_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_10_U" SOURCE="" VARIABLE="B_fifo_4_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_11_U" SOURCE="" VARIABLE="B_fifo_4_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_12_U" SOURCE="" VARIABLE="B_fifo_4_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_0_U" SOURCE="" VARIABLE="B_fifo_5_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_1_U" SOURCE="" VARIABLE="B_fifo_5_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_2_U" SOURCE="" VARIABLE="B_fifo_5_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_3_U" SOURCE="" VARIABLE="B_fifo_5_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_4_U" SOURCE="" VARIABLE="B_fifo_5_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_5_U" SOURCE="" VARIABLE="B_fifo_5_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_6_U" SOURCE="" VARIABLE="B_fifo_5_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_7_U" SOURCE="" VARIABLE="B_fifo_5_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_8_U" SOURCE="" VARIABLE="B_fifo_5_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_9_U" SOURCE="" VARIABLE="B_fifo_5_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_10_U" SOURCE="" VARIABLE="B_fifo_5_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_11_U" SOURCE="" VARIABLE="B_fifo_5_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_12_U" SOURCE="" VARIABLE="B_fifo_5_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_0_U" SOURCE="" VARIABLE="B_fifo_6_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_1_U" SOURCE="" VARIABLE="B_fifo_6_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_2_U" SOURCE="" VARIABLE="B_fifo_6_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_3_U" SOURCE="" VARIABLE="B_fifo_6_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_4_U" SOURCE="" VARIABLE="B_fifo_6_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_5_U" SOURCE="" VARIABLE="B_fifo_6_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_6_U" SOURCE="" VARIABLE="B_fifo_6_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_7_U" SOURCE="" VARIABLE="B_fifo_6_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_8_U" SOURCE="" VARIABLE="B_fifo_6_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_9_U" SOURCE="" VARIABLE="B_fifo_6_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_10_U" SOURCE="" VARIABLE="B_fifo_6_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_11_U" SOURCE="" VARIABLE="B_fifo_6_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_12_U" SOURCE="" VARIABLE="B_fifo_6_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_0_U" SOURCE="" VARIABLE="B_fifo_7_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_1_U" SOURCE="" VARIABLE="B_fifo_7_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_2_U" SOURCE="" VARIABLE="B_fifo_7_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_3_U" SOURCE="" VARIABLE="B_fifo_7_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_4_U" SOURCE="" VARIABLE="B_fifo_7_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_5_U" SOURCE="" VARIABLE="B_fifo_7_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_6_U" SOURCE="" VARIABLE="B_fifo_7_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_7_U" SOURCE="" VARIABLE="B_fifo_7_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_8_U" SOURCE="" VARIABLE="B_fifo_7_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_9_U" SOURCE="" VARIABLE="B_fifo_7_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_10_U" SOURCE="" VARIABLE="B_fifo_7_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_11_U" SOURCE="" VARIABLE="B_fifo_7_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_12_U" SOURCE="" VARIABLE="B_fifo_7_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_0_U" SOURCE="" VARIABLE="B_fifo_8_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_1_U" SOURCE="" VARIABLE="B_fifo_8_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_2_U" SOURCE="" VARIABLE="B_fifo_8_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_3_U" SOURCE="" VARIABLE="B_fifo_8_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_4_U" SOURCE="" VARIABLE="B_fifo_8_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_5_U" SOURCE="" VARIABLE="B_fifo_8_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_6_U" SOURCE="" VARIABLE="B_fifo_8_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_7_U" SOURCE="" VARIABLE="B_fifo_8_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_8_U" SOURCE="" VARIABLE="B_fifo_8_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_9_U" SOURCE="" VARIABLE="B_fifo_8_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_10_U" SOURCE="" VARIABLE="B_fifo_8_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_11_U" SOURCE="" VARIABLE="B_fifo_8_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_12_U" SOURCE="" VARIABLE="B_fifo_8_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_0_U" SOURCE="" VARIABLE="B_fifo_9_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_1_U" SOURCE="" VARIABLE="B_fifo_9_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_2_U" SOURCE="" VARIABLE="B_fifo_9_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_3_U" SOURCE="" VARIABLE="B_fifo_9_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_4_U" SOURCE="" VARIABLE="B_fifo_9_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_5_U" SOURCE="" VARIABLE="B_fifo_9_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_6_U" SOURCE="" VARIABLE="B_fifo_9_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_7_U" SOURCE="" VARIABLE="B_fifo_9_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_8_U" SOURCE="" VARIABLE="B_fifo_9_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_9_U" SOURCE="" VARIABLE="B_fifo_9_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_10_U" SOURCE="" VARIABLE="B_fifo_9_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_11_U" SOURCE="" VARIABLE="B_fifo_9_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_12_U" SOURCE="" VARIABLE="B_fifo_9_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_0_U" SOURCE="" VARIABLE="B_fifo_10_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_1_U" SOURCE="" VARIABLE="B_fifo_10_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_2_U" SOURCE="" VARIABLE="B_fifo_10_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_3_U" SOURCE="" VARIABLE="B_fifo_10_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_4_U" SOURCE="" VARIABLE="B_fifo_10_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_5_U" SOURCE="" VARIABLE="B_fifo_10_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_6_U" SOURCE="" VARIABLE="B_fifo_10_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_7_U" SOURCE="" VARIABLE="B_fifo_10_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_8_U" SOURCE="" VARIABLE="B_fifo_10_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_9_U" SOURCE="" VARIABLE="B_fifo_10_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_10_U" SOURCE="" VARIABLE="B_fifo_10_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_11_U" SOURCE="" VARIABLE="B_fifo_10_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_12_U" SOURCE="" VARIABLE="B_fifo_10_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_0_U" SOURCE="" VARIABLE="B_fifo_11_0" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_1_U" SOURCE="" VARIABLE="B_fifo_11_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_2_U" SOURCE="" VARIABLE="B_fifo_11_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_3_U" SOURCE="" VARIABLE="B_fifo_11_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_4_U" SOURCE="" VARIABLE="B_fifo_11_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_5_U" SOURCE="" VARIABLE="B_fifo_11_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_6_U" SOURCE="" VARIABLE="B_fifo_11_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_7_U" SOURCE="" VARIABLE="B_fifo_11_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_8_U" SOURCE="" VARIABLE="B_fifo_11_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_9_U" SOURCE="" VARIABLE="B_fifo_11_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_10_U" SOURCE="" VARIABLE="B_fifo_11_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_11_U" SOURCE="" VARIABLE="B_fifo_11_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_12_U" SOURCE="" VARIABLE="B_fifo_11_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_1_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_1" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_2_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_2" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_3_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_3" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_4_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_4" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_5_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_5" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_6_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_6" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_7_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_7" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_8_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_8" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_9_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_9" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_10_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_10" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_11_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_11" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_12_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_12" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_13_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_13" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_14_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_14" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_15_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_15" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_16_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_16" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_17_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_17" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_18_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_18" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_19_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_19" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_20_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_20" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_21_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_21" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_22_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_22" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_23_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_23" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_24_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_24" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_25_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_25" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_26_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_26" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_27_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_27" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_28_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_28" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_29_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_29" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_30_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_30" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_31_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_31" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_32_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_32" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_33_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_33" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_34_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_34" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_35_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_35" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_36_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_36" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_37_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_37" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_38_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_38" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_39_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_39" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_40_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_40" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_41_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_41" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_42_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_42" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_43_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_43" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_44_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_44" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_45_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_45" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_46_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_46" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_47_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_47" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_48_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_48" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_49_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_49" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_50_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_50" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_51_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_51" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_52_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_52" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_53_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_53" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_54_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_54" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_55_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_55" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_56_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_56" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_57_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_57" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_58_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_58" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_59_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_59" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_60_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_60" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_61_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_61" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_62_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_62" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_63_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_63" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_64_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_64" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_65_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_65" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_66_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_66" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_67_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_67" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_68_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_68" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_69_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_69" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_70_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_70" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_71_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_71" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_72_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_72" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_73_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_73" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_74_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_74" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_75_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_75" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_76_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_76" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_77_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_77" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_78_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_78" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_79_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_79" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_80_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_80" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_81_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_81" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_82_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_82" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_83_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_83" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_84_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_84" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_85_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_85" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_86_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_86" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_87_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_87" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_88_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_88" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_89_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_89" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_90_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_90" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_91_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_91" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_92_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_92" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_93_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_93" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_94_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_94" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_95_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_95" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_96_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_96" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_97_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_97" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_98_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_98" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_99_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_99" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_100_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_100" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_101_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_101" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_102_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_102" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_103_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_103" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_104_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_104" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_105_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_105" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_106_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_106" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_107_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_107" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_108_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_108" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_109_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_109" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_110_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_110" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_111_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_111" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_112_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_112" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_113_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_113" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_114_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_114" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_115_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_115" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_116_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_116" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_117_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_117" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_118_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_118" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_119_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_119" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_120_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_120" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_121_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_121" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_122_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_122" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_123_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_123" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_124_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_124" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_125_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_125" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_126_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_126" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_127_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_127" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_128_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_128" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_129_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_129" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_130_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_130" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_131_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_131" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_132_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_132" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_133_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_133" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_134_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_134" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_135_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_135" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_136_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_136" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_137_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_137" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_138_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_138" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_139_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_139" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_140_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_140" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_141_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_141" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_142_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_142" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_143_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_143" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_1_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_1_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_2_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_2_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_3_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_3_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_4_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_4_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_5_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_5_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_6_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_6_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_7_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_7_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_8_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_8_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_9_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_9_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_10_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_10_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_11_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_11_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_12_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_12_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_13_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_13_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_14_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_14_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_15_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_15_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_16_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_16_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_17_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_17_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_18_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_18_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_19_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_19_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_20_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_20_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_21_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_21_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_22_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_22_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_23_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_23_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_24_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_24_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_25_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_25_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_26_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_26_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_27_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_27_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_28_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_28_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_29_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_29_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_30_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_30_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_31_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_31_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_32_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_32_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_33_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_33_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_34_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_34_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_35_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_35_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_36_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_36_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_37_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_37_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_38_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_38_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_39_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_39_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_40_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_40_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_41_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_41_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_42_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_42_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_43_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_43_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_44_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_44_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_45_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_45_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_46_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_46_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_47_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_47_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_48_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_48_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_49_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_49_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_50_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_50_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_51_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_51_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_52_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_52_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_53_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_53_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_54_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_54_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_55_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_55_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_56_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_56_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_57_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_57_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_58_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_58_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_59_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_59_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_60_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_60_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_61_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_61_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_62_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_62_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_63_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_63_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_64_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_64_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_65_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_65_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_66_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_66_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_67_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_67_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_68_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_68_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_69_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_69_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_70_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_70_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_71_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_71_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_72_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_72_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_73_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_73_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_74_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_74_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_75_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_75_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_76_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_76_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_77_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_77_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_78_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_78_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_79_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_79_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_80_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_80_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_81_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_81_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_82_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_82_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_83_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_83_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_84_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_84_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_85_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_85_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_86_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_86_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_87_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_87_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_88_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_88_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_89_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_89_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_90_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_90_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_91_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_91_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_92_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_92_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_93_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_93_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_94_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_94_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_95_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_95_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_96_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_96_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_97_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_97_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_98_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_98_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_99_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_99_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_100_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_100_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_101_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_101_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_102_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_102_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_103_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_103_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_104_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_104_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_105_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_105_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_106_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_106_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_107_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_107_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_108_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_108_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_109_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_109_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_110_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_110_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_111_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_111_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_112_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_112_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_113_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_113_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_114_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_114_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_115_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_115_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_116_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_116_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_117_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_117_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_118_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_118_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_119_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_119_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_120_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_120_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_121_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_121_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_122_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_122_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_123_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_123_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_124_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_124_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_125_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_125_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_126_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_126_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_127_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_127_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_128_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_128_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_129_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_129_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_130_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_130_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_131_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_131_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_132_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_132_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_133_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_133_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_134_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_134_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_135_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_135_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_136_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_136_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_137_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_137_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_138_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_138_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_139_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_139_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_140_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_140_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_141_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_141_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_142_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_142_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_143_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_143_load_loc_channel" MODULE="systolic_array_k_768_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc69_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc69" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc70" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc71_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc71" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc72" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc73_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc73" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc74_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc74" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc75_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc75" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc76_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc76" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc77_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc77" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc78_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc78" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_81_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="icmp_ln40" MODULE="VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_87_p2" SOURCE="gemm_systolic_array.cpp:40" VARIABLE="add_ln40" MODULE="VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_97_p2" SOURCE="gemm_systolic_array.cpp:42" VARIABLE="add_ln42" MODULE="VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_40_4_proc79_Pipeline_VITIS_LOOP_40_4" LOOP="VITIS_LOOP_40_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_40_4_proc79" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c11_U" SOURCE="" VARIABLE="jj_c11" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c10_U" SOURCE="" VARIABLE="jj_c10" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c9_U" SOURCE="" VARIABLE="jj_c9" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c8_U" SOURCE="" VARIABLE="jj_c8" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c7_U" SOURCE="" VARIABLE="jj_c7" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c6_U" SOURCE="" VARIABLE="jj_c6" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c5_U" SOURCE="" VARIABLE="jj_c5" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c4_U" SOURCE="" VARIABLE="jj_c4" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c3_U" SOURCE="" VARIABLE="jj_c3" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c2_U" SOURCE="" VARIABLE="jj_c2" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c1_U" SOURCE="" VARIABLE="jj_c1" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c_U" SOURCE="" VARIABLE="jj_c" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_01_U" SOURCE="" VARIABLE="block_A_loader_01" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_12_U" SOURCE="" VARIABLE="block_A_loader_12" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_23_U" SOURCE="" VARIABLE="block_A_loader_23" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_34_U" SOURCE="" VARIABLE="block_A_loader_34" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_45_U" SOURCE="" VARIABLE="block_A_loader_45" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_56_U" SOURCE="" VARIABLE="block_A_loader_56" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_67_U" SOURCE="" VARIABLE="block_A_loader_67" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_78_U" SOURCE="" VARIABLE="block_A_loader_78" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_89_U" SOURCE="" VARIABLE="block_A_loader_89" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_910_U" SOURCE="" VARIABLE="block_A_loader_910" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1011_U" SOURCE="" VARIABLE="block_A_loader_1011" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1112_U" SOURCE="" VARIABLE="block_A_loader_1112" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_013_U" SOURCE="" VARIABLE="block_B_loader_013" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_114_U" SOURCE="" VARIABLE="block_B_loader_114" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_215_U" SOURCE="" VARIABLE="block_B_loader_215" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_316_U" SOURCE="" VARIABLE="block_B_loader_316" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_417_U" SOURCE="" VARIABLE="block_B_loader_417" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_518_U" SOURCE="" VARIABLE="block_B_loader_518" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_619_U" SOURCE="" VARIABLE="block_B_loader_619" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_720_U" SOURCE="" VARIABLE="block_B_loader_720" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_821_U" SOURCE="" VARIABLE="block_B_loader_821" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_922_U" SOURCE="" VARIABLE="block_B_loader_922" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1023_U" SOURCE="" VARIABLE="block_B_loader_1023" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1124_U" SOURCE="" VARIABLE="block_B_loader_1124" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_025_U" SOURCE="" VARIABLE="block_C_drainer_025" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_126_U" SOURCE="" VARIABLE="block_C_drainer_126" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_227_U" SOURCE="" VARIABLE="block_C_drainer_227" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_328_U" SOURCE="" VARIABLE="block_C_drainer_328" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_429_U" SOURCE="" VARIABLE="block_C_drainer_429" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_530_U" SOURCE="" VARIABLE="block_C_drainer_530" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_631_U" SOURCE="" VARIABLE="block_C_drainer_631" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_732_U" SOURCE="" VARIABLE="block_C_drainer_732" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_833_U" SOURCE="" VARIABLE="block_C_drainer_833" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_934_U" SOURCE="" VARIABLE="block_C_drainer_934" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1035_U" SOURCE="" VARIABLE="block_C_drainer_1035" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1136_U" SOURCE="" VARIABLE="block_C_drainer_1136" MODULE="dataflow_in_loop_VITIS_LOOP_20_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_506_p2" SOURCE="bert_layer.cpp:62" VARIABLE="icmp_ln62" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_512_p2" SOURCE="bert_layer.cpp:62" VARIABLE="add_ln62_1" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_570_p2" SOURCE="bert_layer.cpp:62" VARIABLE="add_ln62" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_521_p2" SOURCE="bert_layer.cpp:63" VARIABLE="icmp_ln63" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln62_fu_527_p3" SOURCE="bert_layer.cpp:62" VARIABLE="select_ln62" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v32_V_fu_583_p13" SOURCE="bert_layer.cpp:62" VARIABLE="select_ln62_1" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U2248" SOURCE="bert_layer.cpp:65" VARIABLE="v32_V" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitofp" ID="" IMPL="auto" LATENCY="5" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U2247" SOURCE="bert_layer.cpp:67" VARIABLE="v34" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2246" SOURCE="bert_layer.cpp:68" VARIABLE="v35" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_659_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_673_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_683_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_711_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_53_fu_717_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_53" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_745_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_11_fu_752_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_11" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_757_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_551_p2" SOURCE="bert_layer.cpp:63" VARIABLE="add_ln63" MODULE="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3" LOOP="l_scale_outp_i3_l_j3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_1_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_1" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_2_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_2" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_3_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_3" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_4_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_4" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_5_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_5" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_6_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_6" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_7_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_7" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_8_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_8" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_9_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_9" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_10_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_10" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp_V_11_U" SOURCE="bert_layer.cpp:48" VARIABLE="acc_outp_V_11" MODULE="Linear_layer_qkv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln210_fu_820_p2" SOURCE="bert_layer.cpp:210" VARIABLE="icmp_ln210" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_826_p2" SOURCE="bert_layer.cpp:210" VARIABLE="add_ln210_1" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_919_p2" SOURCE="bert_layer.cpp:210" VARIABLE="add_ln210" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln211_fu_835_p2" SOURCE="bert_layer.cpp:211" VARIABLE="icmp_ln211" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln210_fu_841_p3" SOURCE="bert_layer.cpp:210" VARIABLE="select_ln210" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln210_1_fu_925_p3" SOURCE="bert_layer.cpp:210" VARIABLE="select_ln210_1" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_1051_p2" SOURCE="bert_layer.cpp:214" VARIABLE="add_ln214" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_868_p2" SOURCE="bert_layer.cpp:213" VARIABLE="add_ln213" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_8_1_1_U2314" SOURCE="bert_layer.cpp:213" VARIABLE="v120" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_8_1_1_U2315" SOURCE="bert_layer.cpp:215" VARIABLE="v121" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_8_1_1_U2316" SOURCE="bert_layer.cpp:217" VARIABLE="v122" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_849_p2" SOURCE="bert_layer.cpp:211" VARIABLE="add_ln211" MODULE="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s" LOOP="l_mh_separate_i_s_l_j_s" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln90_fu_144_p2" SOURCE="bert_layer.cpp:90" VARIABLE="icmp_ln90" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_150_p2" SOURCE="bert_layer.cpp:90" VARIABLE="add_ln90_1" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_162_p2" SOURCE="bert_layer.cpp:90" VARIABLE="add_ln90" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln91_fu_168_p2" SOURCE="bert_layer.cpp:91" VARIABLE="icmp_ln91" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_174_p3" SOURCE="bert_layer.cpp:90" VARIABLE="select_ln90" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_1_fu_182_p3" SOURCE="bert_layer.cpp:90" VARIABLE="select_ln90_1" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln93_fu_243_p2" SOURCE="bert_layer.cpp:93" VARIABLE="sub_ln93" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln93_fu_252_p2" SOURCE="bert_layer.cpp:93" VARIABLE="add_ln93" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_204_p2" SOURCE="bert_layer.cpp:91" VARIABLE="add_ln91" MODULE="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2" LOOP="VITIS_LOOP_90_1_VITIS_LOOP_91_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_262_p2" SOURCE="gemm_systolic_array.cpp:71" VARIABLE="icmp_ln71" MODULE="init_block_AB_proc_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_268_p2" SOURCE="gemm_systolic_array.cpp:71" VARIABLE="add_ln71" MODULE="init_block_AB_proc_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_278_p2" SOURCE="gemm_systolic_array.cpp:74" VARIABLE="add_ln74" MODULE="init_block_AB_proc_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_292_p2" SOURCE="gemm_systolic_array.cpp:77" VARIABLE="add_ln77" MODULE="init_block_AB_proc_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln147_fu_180_p2" SOURCE="systolic_array.cpp:147" VARIABLE="icmp_ln147" MODULE="systolic_array_k_64_Loop_data_load_proc15" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_13_fu_186_p2" SOURCE="systolic_array.cpp:147" VARIABLE="k_13" MODULE="systolic_array_k_64_Loop_data_load_proc15" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_61_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_61" MODULE="PE_8_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2431" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2431" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_64" MODULE="PE_8_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2431" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_579" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_60_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_60" MODULE="PE_8_8_579" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2437" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_579" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2437" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_62" MODULE="PE_8_8_579" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2437" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_579" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_580" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_59_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_59" MODULE="PE_8_8_580" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2442" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_580" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2442" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_60" MODULE="PE_8_8_580" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2442" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_580" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_581" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_58_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_58" MODULE="PE_8_8_581" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2447" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_581" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2447" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_58" MODULE="PE_8_8_581" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2447" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_581" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_582" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_57_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_57" MODULE="PE_8_8_582" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2452" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_582" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2452" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_56" MODULE="PE_8_8_582" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2452" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_582" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_583" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_56_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_56" MODULE="PE_8_8_583" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2457" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_583" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2457" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_54" MODULE="PE_8_8_583" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2457" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_583" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_584" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_55_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_55" MODULE="PE_8_8_584" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2462" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_584" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2462" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_52" MODULE="PE_8_8_584" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2462" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_584" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_585" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_54_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_54" MODULE="PE_8_8_585" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2467" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_585" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2467" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_50" MODULE="PE_8_8_585" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2467" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_585" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_586" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_53_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_53" MODULE="PE_8_8_586" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2472" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_586" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2472" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_48" MODULE="PE_8_8_586" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2472" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_586" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_587" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_52_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_52" MODULE="PE_8_8_587" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2477" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_587" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2477" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_46" MODULE="PE_8_8_587" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2477" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_587" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_588" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_51_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_51" MODULE="PE_8_8_588" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2482" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_588" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2482" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_44" MODULE="PE_8_8_588" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2482" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_588" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_589" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_50_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_50" MODULE="PE_8_8_589" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2487" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_589" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2487" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_42" MODULE="PE_8_8_589" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2487" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_589" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_590" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_49_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_49" MODULE="PE_8_8_590" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2492" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_590" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2492" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_40" MODULE="PE_8_8_590" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2492" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_590" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_591" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_48_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_48" MODULE="PE_8_8_591" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2497" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_591" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2497" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_38" MODULE="PE_8_8_591" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2497" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_591" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_592" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_47_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_47" MODULE="PE_8_8_592" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2502" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_592" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2502" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_36" MODULE="PE_8_8_592" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2502" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_592" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_593" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_46_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_46" MODULE="PE_8_8_593" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2507" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_593" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2507" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_34" MODULE="PE_8_8_593" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2507" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_593" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln165_fu_106_p2" SOURCE="systolic_array.cpp:165" VARIABLE="icmp_ln165" MODULE="systolic_array_k_64_Loop_data_drain_AB_proc16" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_15_fu_112_p2" SOURCE="systolic_array.cpp:165" VARIABLE="k_15" MODULE="systolic_array_k_64_Loop_data_drain_AB_proc16" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln175_fu_210_p2" SOURCE="systolic_array.cpp:175" VARIABLE="icmp_ln175" MODULE="systolic_array_k_64_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_216_p2" SOURCE="systolic_array.cpp:175" VARIABLE="add_ln175" MODULE="systolic_array_k_64_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2536" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_i" MODULE="systolic_array_k_64_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2537" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_45_i" MODULE="systolic_array_k_64_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2538" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_46_i" MODULE="systolic_array_k_64_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2539" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_47_i" MODULE="systolic_array_k_64_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_0_U" SOURCE="" VARIABLE="A_fifo_0_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_1_U" SOURCE="" VARIABLE="A_fifo_0_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_2_U" SOURCE="" VARIABLE="A_fifo_0_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_3_U" SOURCE="" VARIABLE="A_fifo_0_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_4_U" SOURCE="" VARIABLE="A_fifo_0_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_0_U" SOURCE="" VARIABLE="A_fifo_1_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_1_U" SOURCE="" VARIABLE="A_fifo_1_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_2_U" SOURCE="" VARIABLE="A_fifo_1_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_3_U" SOURCE="" VARIABLE="A_fifo_1_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_4_U" SOURCE="" VARIABLE="A_fifo_1_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_0_U" SOURCE="" VARIABLE="A_fifo_2_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_1_U" SOURCE="" VARIABLE="A_fifo_2_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_2_U" SOURCE="" VARIABLE="A_fifo_2_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_3_U" SOURCE="" VARIABLE="A_fifo_2_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_4_U" SOURCE="" VARIABLE="A_fifo_2_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_0_U" SOURCE="" VARIABLE="A_fifo_3_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_1_U" SOURCE="" VARIABLE="A_fifo_3_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_2_U" SOURCE="" VARIABLE="A_fifo_3_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_3_U" SOURCE="" VARIABLE="A_fifo_3_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_4_U" SOURCE="" VARIABLE="A_fifo_3_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_0_U" SOURCE="" VARIABLE="B_fifo_0_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_1_U" SOURCE="" VARIABLE="B_fifo_0_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_2_U" SOURCE="" VARIABLE="B_fifo_0_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_3_U" SOURCE="" VARIABLE="B_fifo_0_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_4_U" SOURCE="" VARIABLE="B_fifo_0_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_0_U" SOURCE="" VARIABLE="B_fifo_1_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_1_U" SOURCE="" VARIABLE="B_fifo_1_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_2_U" SOURCE="" VARIABLE="B_fifo_1_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_3_U" SOURCE="" VARIABLE="B_fifo_1_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_4_U" SOURCE="" VARIABLE="B_fifo_1_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_0_U" SOURCE="" VARIABLE="B_fifo_2_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_1_U" SOURCE="" VARIABLE="B_fifo_2_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_2_U" SOURCE="" VARIABLE="B_fifo_2_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_3_U" SOURCE="" VARIABLE="B_fifo_2_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_4_U" SOURCE="" VARIABLE="B_fifo_2_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_0_U" SOURCE="" VARIABLE="B_fifo_3_0" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_1_U" SOURCE="" VARIABLE="B_fifo_3_1" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_2_U" SOURCE="" VARIABLE="B_fifo_3_2" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_3_U" SOURCE="" VARIABLE="B_fifo_3_3" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_4_U" SOURCE="" VARIABLE="B_fifo_3_4" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_430_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_430" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_431_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_431" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_432_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_432" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_433_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_433" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_434_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_434" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_435_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_435" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_436_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_436" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_437_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_437" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_438_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_438" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_439_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_439" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_440_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_440" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_441_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_441" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_442_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_442" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_443_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_443" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_444_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_444" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_430_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_430_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_431_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_431_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_432_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_432_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_433_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_433_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_434_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_434_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_435_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_435_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_436_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_436_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_437_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_437_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_438_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_438_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_439_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_439_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_440_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_440_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_441_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_441_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_442_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_442_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_443_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_443_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_444_load_loc_channel_U" SOURCE="systolic_array.cpp:161" VARIABLE="C_V_444_load_loc_channel" MODULE="systolic_array_k_64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_91_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="icmp_ln86" MODULE="VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_97_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="add_ln86" MODULE="VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_111_p2" SOURCE="gemm_systolic_array.cpp:88" VARIABLE="add_ln88" MODULE="VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_1_fu_120_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886_1" MODULE="VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C_0_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_fu_90_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sub_ln886" MODULE="VITIS_LOOP_86_4_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_91_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="icmp_ln86" MODULE="VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_97_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="add_ln86" MODULE="VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_111_p2" SOURCE="gemm_systolic_array.cpp:88" VARIABLE="add_ln88" MODULE="VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_3_fu_120_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886_3" MODULE="VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C_1_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_86_4_proc25_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_fu_90_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sub_ln886" MODULE="VITIS_LOOP_86_4_proc25" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_91_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="icmp_ln86" MODULE="VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_97_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="add_ln86" MODULE="VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_111_p2" SOURCE="gemm_systolic_array.cpp:88" VARIABLE="add_ln88" MODULE="VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_2_fu_120_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886_2" MODULE="VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C_2_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_86_4_proc26_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_fu_90_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sub_ln886" MODULE="VITIS_LOOP_86_4_proc26" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_91_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="icmp_ln86" MODULE="VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_97_p2" SOURCE="gemm_systolic_array.cpp:86" VARIABLE="add_ln86" MODULE="VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_111_p2" SOURCE="gemm_systolic_array.cpp:88" VARIABLE="add_ln88" MODULE="VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_1_fu_120_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886_1" MODULE="VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C_3_d0" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_86_4_proc27_Pipeline_VITIS_LOOP_86_4" LOOP="VITIS_LOOP_86_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_fu_90_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sub_ln886" MODULE="VITIS_LOOP_86_4_proc27" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c6_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="jj_c6" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c5_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="jj_c5" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c4_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="jj_c4" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="jj_c" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c3_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="ii_c3" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c2_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="ii_c2" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c1_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="ii_c1" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c_U" SOURCE="gemm_systolic_array.cpp:68" VARIABLE="ii_c" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_01_U" SOURCE="" VARIABLE="block_A_loader_01" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_12_U" SOURCE="" VARIABLE="block_A_loader_12" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_23_U" SOURCE="" VARIABLE="block_A_loader_23" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_34_U" SOURCE="" VARIABLE="block_A_loader_34" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_05_U" SOURCE="" VARIABLE="block_B_loader_05" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_16_U" SOURCE="" VARIABLE="block_B_loader_16" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_27_U" SOURCE="" VARIABLE="block_B_loader_27" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_38_U" SOURCE="" VARIABLE="block_B_loader_38" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_09_U" SOURCE="" VARIABLE="block_C_drainer_09" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_110_U" SOURCE="" VARIABLE="block_C_drainer_110" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_211_U" SOURCE="" VARIABLE="block_C_drainer_211" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_312_U" SOURCE="" VARIABLE="block_C_drainer_312" MODULE="dataflow_in_loop_VITIS_LOOP_66_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln99_fu_231_p2" SOURCE="bert_layer.cpp:99" VARIABLE="icmp_ln99" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_237_p2" SOURCE="bert_layer.cpp:99" VARIABLE="add_ln99_1" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_249_p2" SOURCE="bert_layer.cpp:99" VARIABLE="add_ln99" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln100_fu_255_p2" SOURCE="bert_layer.cpp:100" VARIABLE="icmp_ln100" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_fu_261_p3" SOURCE="bert_layer.cpp:99" VARIABLE="select_ln99" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln99_1_fu_269_p3" SOURCE="bert_layer.cpp:99" VARIABLE="select_ln99_1" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln102_fu_330_p2" SOURCE="bert_layer.cpp:102" VARIABLE="sub_ln102" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_fu_339_p2" SOURCE="bert_layer.cpp:102" VARIABLE="add_ln102" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_24_1_1_U2757" SOURCE="bert_layer.cpp:102" VARIABLE="v57_V" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_291_p2" SOURCE="bert_layer.cpp:100" VARIABLE="add_ln100" MODULE="Self_attention_Pipeline_l_norm_i5_l_j5" LOOP="l_norm_i5_l_j5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln122_fu_54_p2" SOURCE="bert_layer.cpp:122" VARIABLE="icmp_ln122" MODULE="Self_attention_Pipeline_VITIS_LOOP_122_1" LOOP="VITIS_LOOP_122_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_60_p2" SOURCE="bert_layer.cpp:122" VARIABLE="add_ln122" MODULE="Self_attention_Pipeline_VITIS_LOOP_122_1" LOOP="VITIS_LOOP_122_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln127_fu_199_p2" SOURCE="bert_layer.cpp:127" VARIABLE="icmp_ln127" MODULE="Self_attention_Pipeline_l_j6" LOOP="l_j6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_205_p2" SOURCE="bert_layer.cpp:127" VARIABLE="add_ln127" MODULE="Self_attention_Pipeline_l_j6" LOOP="l_j6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_215_p2" SOURCE="bert_layer.cpp:129" VARIABLE="add_ln129" MODULE="Self_attention_Pipeline_l_j6" LOOP="l_j6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U2771" SOURCE="bert_layer.cpp:129" VARIABLE="v69" MODULE="Self_attention_Pipeline_l_j6" LOOP="l_j6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fexp" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U2770" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" VARIABLE="v71" MODULE="Self_attention_Pipeline_l_j6" LOOP="l_j6" BUNDLEDNAME="" DSP="7" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln127_1_fu_229_p2" SOURCE="bert_layer.cpp:127" VARIABLE="icmp_ln127_1" MODULE="Self_attention_Pipeline_l_j6" LOOP="l_j6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln138_fu_270_p2" SOURCE="bert_layer.cpp:138" VARIABLE="icmp_ln138" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_276_p2" SOURCE="bert_layer.cpp:138" VARIABLE="add_ln138_1" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_288_p2" SOURCE="bert_layer.cpp:138" VARIABLE="add_ln138" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln139_fu_294_p2" SOURCE="bert_layer.cpp:139" VARIABLE="icmp_ln139" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_fu_300_p3" SOURCE="bert_layer.cpp:138" VARIABLE="select_ln138" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_1_fu_308_p3" SOURCE="bert_layer.cpp:138" VARIABLE="select_ln138_1" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln141_fu_373_p2" SOURCE="bert_layer.cpp:141" VARIABLE="sub_ln141" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln141_fu_382_p2" SOURCE="bert_layer.cpp:141" VARIABLE="add_ln141" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_32_1_1_U2785" SOURCE="bert_layer.cpp:141" VARIABLE="v76" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_446_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_460_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_470_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_498_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_51_fu_504_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_51" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_532_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_5_fu_539_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_5" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_544_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_330_p2" SOURCE="bert_layer.cpp:139" VARIABLE="add_ln139" MODULE="Self_attention_Pipeline_l_update_i7_l_j7" LOOP="l_update_i7_l_j7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln167_fu_148_p2" SOURCE="bert_layer.cpp:167" VARIABLE="icmp_ln167" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_154_p2" SOURCE="bert_layer.cpp:167" VARIABLE="add_ln167_1" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_166_p2" SOURCE="bert_layer.cpp:167" VARIABLE="add_ln167" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln168_fu_172_p2" SOURCE="bert_layer.cpp:168" VARIABLE="icmp_ln168" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln167_fu_178_p3" SOURCE="bert_layer.cpp:167" VARIABLE="select_ln167" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln167_1_fu_186_p3" SOURCE="bert_layer.cpp:167" VARIABLE="select_ln167_1" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_220_p2" SOURCE="bert_layer.cpp:170" VARIABLE="add_ln170" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_226_p2" SOURCE="bert_layer.cpp:168" VARIABLE="add_ln168" MODULE="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2" LOOP="VITIS_LOOP_167_1_VITIS_LOOP_168_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln117_fu_266_p2" SOURCE="gemm_systolic_array.cpp:117" VARIABLE="icmp_ln117" MODULE="init_block_AB_proc28_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_272_p2" SOURCE="gemm_systolic_array.cpp:117" VARIABLE="add_ln117" MODULE="init_block_AB_proc28_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_282_p2" SOURCE="gemm_systolic_array.cpp:120" VARIABLE="add_ln120" MODULE="init_block_AB_proc28_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_224_p2" SOURCE="gemm_systolic_array.cpp:120" VARIABLE="sub_ln120" MODULE="init_block_AB_proc28" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln198_fu_180_p2" SOURCE="systolic_array.cpp:198" VARIABLE="icmp_ln198" MODULE="systolic_array_k_12_Loop_data_load_proc17" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_21_fu_186_p2" SOURCE="systolic_array.cpp:198" VARIABLE="k_21" MODULE="systolic_array_k_12_Loop_data_load_proc17" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_594" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_45_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_45" MODULE="PE_8_8_594" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2860" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_594" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2860" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_32" MODULE="PE_8_8_594" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2860" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_594" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_595" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_44_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_44" MODULE="PE_8_8_595" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2865" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_595" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2865" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_30" MODULE="PE_8_8_595" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2865" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_595" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_596" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_43_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_43" MODULE="PE_8_8_596" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2870" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_596" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2870" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_28" MODULE="PE_8_8_596" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2870" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_596" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_597" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_42_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_42" MODULE="PE_8_8_597" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2875" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_597" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2875" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_26" MODULE="PE_8_8_597" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2875" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_597" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_598" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_41_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_41" MODULE="PE_8_8_598" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2880" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_598" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2880" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_24" MODULE="PE_8_8_598" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2880" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_598" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_599" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_40_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_40" MODULE="PE_8_8_599" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2885" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_599" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2885" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_22" MODULE="PE_8_8_599" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2885" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_599" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_600" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_39_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_39" MODULE="PE_8_8_600" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2890" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_600" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2890" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_20" MODULE="PE_8_8_600" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2890" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_600" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_601" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_38_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_38" MODULE="PE_8_8_601" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2895" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_601" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2895" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_18" MODULE="PE_8_8_601" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2895" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_601" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_602" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_37_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_37" MODULE="PE_8_8_602" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2900" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_602" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2900" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_16" MODULE="PE_8_8_602" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2900" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_602" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_603" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_36_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_36" MODULE="PE_8_8_603" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2905" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_603" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2905" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_14" MODULE="PE_8_8_603" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2905" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_603" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_604" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_35_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_35" MODULE="PE_8_8_604" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2910" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_604" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2910" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_12" MODULE="PE_8_8_604" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2910" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_604" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_605" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_34_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_34" MODULE="PE_8_8_605" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2915" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_605" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2915" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_10" MODULE="PE_8_8_605" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2915" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_605" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_606" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_33_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_33" MODULE="PE_8_8_606" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2920" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_606" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2920" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_8" MODULE="PE_8_8_606" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2920" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_606" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_607" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_32_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_32" MODULE="PE_8_8_607" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2925" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_607" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2925" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_6" MODULE="PE_8_8_607" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2925" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_607" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_608" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_31_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_31" MODULE="PE_8_8_608" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2930" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_608" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2930" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_4" MODULE="PE_8_8_608" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2930" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_608" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_84_p2" SOURCE="systolic_array.cpp:21" VARIABLE="icmp_ln21" MODULE="PE_8_8_609" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_30_fu_90_p2" SOURCE="systolic_array.cpp:21" VARIABLE="k_30" MODULE="PE_8_8_609" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2935" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="mul_ln886" MODULE="PE_8_8_609" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2935" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886_2" MODULE="PE_8_8_609" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_24s_24_4_1_U2935" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_8_609" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln216_fu_106_p2" SOURCE="systolic_array.cpp:216" VARIABLE="icmp_ln216" MODULE="systolic_array_k_12_Loop_data_drain_AB_proc18" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_23_fu_112_p2" SOURCE="systolic_array.cpp:216" VARIABLE="k_23" MODULE="systolic_array_k_12_Loop_data_drain_AB_proc18" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln226_fu_210_p2" SOURCE="systolic_array.cpp:226" VARIABLE="icmp_ln226" MODULE="systolic_array_k_12_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_216_p2" SOURCE="systolic_array.cpp:226" VARIABLE="add_ln226" MODULE="systolic_array_k_12_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2964" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_i" MODULE="systolic_array_k_12_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2965" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_63_i" MODULE="systolic_array_k_12_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2966" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_64_i" MODULE="systolic_array_k_12_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_43_24_1_1_U2967" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_65_i" MODULE="systolic_array_k_12_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_0_U" SOURCE="" VARIABLE="A_fifo_0_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_1_U" SOURCE="" VARIABLE="A_fifo_0_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_2_U" SOURCE="" VARIABLE="A_fifo_0_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_3_U" SOURCE="" VARIABLE="A_fifo_0_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_4_U" SOURCE="" VARIABLE="A_fifo_0_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_0_U" SOURCE="" VARIABLE="A_fifo_1_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_1_U" SOURCE="" VARIABLE="A_fifo_1_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_2_U" SOURCE="" VARIABLE="A_fifo_1_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_3_U" SOURCE="" VARIABLE="A_fifo_1_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_4_U" SOURCE="" VARIABLE="A_fifo_1_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_0_U" SOURCE="" VARIABLE="A_fifo_2_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_1_U" SOURCE="" VARIABLE="A_fifo_2_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_2_U" SOURCE="" VARIABLE="A_fifo_2_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_3_U" SOURCE="" VARIABLE="A_fifo_2_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_4_U" SOURCE="" VARIABLE="A_fifo_2_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_0_U" SOURCE="" VARIABLE="A_fifo_3_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_1_U" SOURCE="" VARIABLE="A_fifo_3_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_2_U" SOURCE="" VARIABLE="A_fifo_3_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_3_U" SOURCE="" VARIABLE="A_fifo_3_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_4_U" SOURCE="" VARIABLE="A_fifo_3_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_0_U" SOURCE="" VARIABLE="B_fifo_0_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_1_U" SOURCE="" VARIABLE="B_fifo_0_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_2_U" SOURCE="" VARIABLE="B_fifo_0_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_3_U" SOURCE="" VARIABLE="B_fifo_0_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_4_U" SOURCE="" VARIABLE="B_fifo_0_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_0_U" SOURCE="" VARIABLE="B_fifo_1_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_1_U" SOURCE="" VARIABLE="B_fifo_1_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_2_U" SOURCE="" VARIABLE="B_fifo_1_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_3_U" SOURCE="" VARIABLE="B_fifo_1_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_4_U" SOURCE="" VARIABLE="B_fifo_1_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_0_U" SOURCE="" VARIABLE="B_fifo_2_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_1_U" SOURCE="" VARIABLE="B_fifo_2_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_2_U" SOURCE="" VARIABLE="B_fifo_2_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_3_U" SOURCE="" VARIABLE="B_fifo_2_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_4_U" SOURCE="" VARIABLE="B_fifo_2_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_0_U" SOURCE="" VARIABLE="B_fifo_3_0" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_1_U" SOURCE="" VARIABLE="B_fifo_3_1" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_2_U" SOURCE="" VARIABLE="B_fifo_3_2" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_3_U" SOURCE="" VARIABLE="B_fifo_3_3" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_4_U" SOURCE="" VARIABLE="B_fifo_3_4" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_588_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_588" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_589_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_589" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_590_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_590" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_591_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_591" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_592_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_592" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_593_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_593" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_594_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_594" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_595_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_595" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_596_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_596" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_597_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_597" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_598_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_598" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_599_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_599" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_600_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_600" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_601_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_601" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_602_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_602" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_588_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_588_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_589_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_589_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_590_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_590_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_591_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_591_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_592_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_592_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_593_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_593_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_594_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_594_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_595_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_595_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_596_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_596_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_597_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_597_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_598_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_598_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_599_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_599_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_600_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_600_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_601_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_601_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_602_load_loc_channel_U" SOURCE="systolic_array.cpp:212" VARIABLE="C_V_602_load_loc_channel" MODULE="systolic_array_k_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln132_fu_93_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="icmp_ln132" MODULE="VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_99_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="add_ln132" MODULE="VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_109_p2" SOURCE="gemm_systolic_array.cpp:134" VARIABLE="add_ln134" MODULE="VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_133_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln132_fu_93_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="icmp_ln132" MODULE="VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_99_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="add_ln132" MODULE="VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_109_p2" SOURCE="gemm_systolic_array.cpp:134" VARIABLE="add_ln134" MODULE="VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_133_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_132_4_proc29_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln132_fu_93_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="icmp_ln132" MODULE="VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_99_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="add_ln132" MODULE="VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_109_p2" SOURCE="gemm_systolic_array.cpp:134" VARIABLE="add_ln134" MODULE="VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_133_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_132_4_proc30_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln132_fu_93_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="icmp_ln132" MODULE="VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_99_p2" SOURCE="gemm_systolic_array.cpp:132" VARIABLE="add_ln132" MODULE="VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_109_p2" SOURCE="gemm_systolic_array.cpp:134" VARIABLE="add_ln134" MODULE="VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_133_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4" LOOP="VITIS_LOOP_132_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c6_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="jj_c6" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c5_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="jj_c5" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c4_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="jj_c4" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="jj_c" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c3_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="ii_c3" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c2_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="ii_c2" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c1_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="ii_c1" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="ii_c_U" SOURCE="gemm_systolic_array.cpp:114" VARIABLE="ii_c" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_01_U" SOURCE="" VARIABLE="block_A_loader_01" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_12_U" SOURCE="" VARIABLE="block_A_loader_12" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_23_U" SOURCE="" VARIABLE="block_A_loader_23" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_34_U" SOURCE="" VARIABLE="block_A_loader_34" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_05_U" SOURCE="" VARIABLE="block_B_loader_05" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_16_U" SOURCE="" VARIABLE="block_B_loader_16" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_27_U" SOURCE="" VARIABLE="block_B_loader_27" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_38_U" SOURCE="" VARIABLE="block_B_loader_38" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_09_U" SOURCE="" VARIABLE="block_C_drainer_09" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_110_U" SOURCE="" VARIABLE="block_C_drainer_110" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_211_U" SOURCE="" VARIABLE="block_C_drainer_211" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_312_U" SOURCE="" VARIABLE="block_C_drainer_312" MODULE="dataflow_in_loop_VITIS_LOOP_112_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln176_fu_260_p2" SOURCE="bert_layer.cpp:176" VARIABLE="icmp_ln176" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_266_p2" SOURCE="bert_layer.cpp:176" VARIABLE="add_ln176_1" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_278_p2" SOURCE="bert_layer.cpp:176" VARIABLE="add_ln176" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln177_fu_284_p2" SOURCE="bert_layer.cpp:177" VARIABLE="icmp_ln177" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_fu_290_p3" SOURCE="bert_layer.cpp:176" VARIABLE="select_ln176" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_1_fu_298_p3" SOURCE="bert_layer.cpp:176" VARIABLE="select_ln176_1" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_332_p2" SOURCE="bert_layer.cpp:179" VARIABLE="add_ln179" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_24_1_1_U3183" SOURCE="bert_layer.cpp:179" VARIABLE="v102_V" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_424_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_438_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_448_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_476_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_52_fu_482_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_52" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_510_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_9_fu_517_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_9" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_522_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_338_p2" SOURCE="bert_layer.cpp:177" VARIABLE="add_ln177" MODULE="Self_attention_Pipeline_l_scale_outp_i9_l_j9" LOOP="l_scale_outp_i9_l_j9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln227_fu_346_p2" SOURCE="bert_layer.cpp:227" VARIABLE="icmp_ln227" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_1_fu_352_p2" SOURCE="bert_layer.cpp:227" VARIABLE="add_ln227_1" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_364_p2" SOURCE="bert_layer.cpp:227" VARIABLE="add_ln227" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln228_fu_370_p2" SOURCE="bert_layer.cpp:228" VARIABLE="icmp_ln228" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln227_fu_376_p3" SOURCE="bert_layer.cpp:227" VARIABLE="select_ln227" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln227_1_fu_384_p3" SOURCE="bert_layer.cpp:227" VARIABLE="select_ln227_1" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_437_p2" SOURCE="bert_layer.cpp:230" VARIABLE="add_ln230" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_42_8_1_1_U3193" SOURCE="bert_layer.cpp:230" VARIABLE="v128" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_467_p2" SOURCE="bert_layer.cpp:231" VARIABLE="add_ln231" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_406_p2" SOURCE="bert_layer.cpp:228" VARIABLE="add_ln228" MODULE="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m" LOOP="l_mh_merge_i_m_l_j_m" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp2_V_U" SOURCE="bert_layer.cpp:164" VARIABLE="acc_outp2_V" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp2_V_1_U" SOURCE="bert_layer.cpp:164" VARIABLE="acc_outp2_V_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp2_V_2_U" SOURCE="bert_layer.cpp:164" VARIABLE="acc_outp2_V_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp2_V_3_U" SOURCE="bert_layer.cpp:164" VARIABLE="acc_outp2_V_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_sumRow_U" SOURCE="bert_layer.cpp:121" VARIABLE="inp_sumRow" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp1_V_U" SOURCE="bert_layer.cpp:87" VARIABLE="acc_outp1_V" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp1_V_1_U" SOURCE="bert_layer.cpp:87" VARIABLE="acc_outp1_V_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp1_V_2_U" SOURCE="bert_layer.cpp:87" VARIABLE="acc_outp1_V_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp1_V_3_U" SOURCE="bert_layer.cpp:87" VARIABLE="acc_outp1_V_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_h_U" SOURCE="bert_layer.cpp:207" VARIABLE="Q_h" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_h_1_U" SOURCE="bert_layer.cpp:207" VARIABLE="Q_h_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_h_2_U" SOURCE="bert_layer.cpp:207" VARIABLE="Q_h_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_h_3_U" SOURCE="bert_layer.cpp:207" VARIABLE="Q_h_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_h_U" SOURCE="bert_layer.cpp:208" VARIABLE="K_h" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_h_1_U" SOURCE="bert_layer.cpp:208" VARIABLE="K_h_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_h_2_U" SOURCE="bert_layer.cpp:208" VARIABLE="K_h_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_h_3_U" SOURCE="bert_layer.cpp:208" VARIABLE="K_h_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_h_U" SOURCE="bert_layer.cpp:209" VARIABLE="V_h" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_h_1_U" SOURCE="bert_layer.cpp:209" VARIABLE="V_h_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_h_2_U" SOURCE="bert_layer.cpp:209" VARIABLE="V_h_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_h_3_U" SOURCE="bert_layer.cpp:209" VARIABLE="V_h_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v123_U" SOURCE="bert_layer.cpp:221" VARIABLE="v123" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v123_1_U" SOURCE="bert_layer.cpp:221" VARIABLE="v123_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v123_2_U" SOURCE="bert_layer.cpp:221" VARIABLE="v123_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v123_3_U" SOURCE="bert_layer.cpp:221" VARIABLE="v123_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v124_U" SOURCE="bert_layer.cpp:223" VARIABLE="v124" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v124_1_U" SOURCE="bert_layer.cpp:223" VARIABLE="v124_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v124_2_U" SOURCE="bert_layer.cpp:223" VARIABLE="v124_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v124_3_U" SOURCE="bert_layer.cpp:223" VARIABLE="v124_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v125_U" SOURCE="bert_layer.cpp:225" VARIABLE="v125" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v125_1_U" SOURCE="bert_layer.cpp:225" VARIABLE="v125_1" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v125_2_U" SOURCE="bert_layer.cpp:225" VARIABLE="v125_2" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v125_3_U" SOURCE="bert_layer.cpp:225" VARIABLE="v125_3" MODULE="Self_attention" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln206_fu_572_p2" SOURCE="bert_layer.cpp:206" VARIABLE="icmp_ln206" MODULE="Self_attention" LOOP="l_S_h_0_h" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_578_p2" SOURCE="bert_layer.cpp:206" VARIABLE="add_ln206" MODULE="Self_attention" LOOP="l_S_h_0_h" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln126_fu_593_p2" SOURCE="bert_layer.cpp:126" VARIABLE="icmp_ln126" MODULE="Self_attention" LOOP="l_exp_sum_i6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_599_p2" SOURCE="bert_layer.cpp:126" VARIABLE="add_ln126" MODULE="Self_attention" LOOP="l_exp_sum_i6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_fu_649_p2" SOURCE="bert_layer.cpp:129" VARIABLE="sub_ln129" MODULE="Self_attention" LOOP="l_exp_sum_i6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln253_fu_285_p2" SOURCE="bert_layer.cpp:253" VARIABLE="icmp_ln253" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_1_fu_291_p2" SOURCE="bert_layer.cpp:253" VARIABLE="add_ln253_1" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_303_p2" SOURCE="bert_layer.cpp:253" VARIABLE="add_ln253" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln254_fu_309_p2" SOURCE="bert_layer.cpp:254" VARIABLE="icmp_ln254" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln253_fu_315_p3" SOURCE="bert_layer.cpp:253" VARIABLE="select_ln253" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln253_1_fu_323_p3" SOURCE="bert_layer.cpp:253" VARIABLE="select_ln253_1" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_336_p2" SOURCE="bert_layer.cpp:254" VARIABLE="add_ln254" MODULE="Bert_layer_Pipeline_l_bias_i10_l_j10" LOOP="l_bias_i10_l_j10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_fu_658_p2" SOURCE="gemm_systolic_array.cpp:163" VARIABLE="icmp_ln163" MODULE="init_block_AB_proc32_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_664_p2" SOURCE="gemm_systolic_array.cpp:163" VARIABLE="add_ln163" MODULE="init_block_AB_proc32_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_690_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="add_ln174" MODULE="init_block_AB_proc32_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln174_fu_383_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="sub_ln174" MODULE="init_block_AB_proc32" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_456_p2" SOURCE="systolic_array.cpp:45" VARIABLE="icmp_ln45" MODULE="systolic_array_k_768_Loop_data_load_proc19" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_2_fu_462_p2" SOURCE="systolic_array.cpp:45" VARIABLE="k_2" MODULE="systolic_array_k_768_Loop_data_load_proc19" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_637_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_637" MODULE="PE_8_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3445" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3445" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3445" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_306_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_306" MODULE="PE_8_4_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3450" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3450" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3450" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_4" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_5" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_195_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_195" MODULE="PE_8_4_5" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3455" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_5" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3455" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_5" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3455" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_5" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_6" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_105_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_105" MODULE="PE_8_4_6" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3460" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_6" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3460" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_6" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3460" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_6" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_7" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_94_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_94" MODULE="PE_8_4_7" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3465" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_7" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3465" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_7" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3465" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_7" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_83_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_83" MODULE="PE_8_4_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3470" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3470" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3470" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_8" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_9" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_72_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_72" MODULE="PE_8_4_9" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3475" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_9" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3475" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_9" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3475" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_9" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_10" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_636_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_636" MODULE="PE_8_4_10" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3480" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_10" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3480" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_10" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3480" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_10" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_11" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_625_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_625" MODULE="PE_8_4_11" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3485" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_11" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3485" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_11" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3485" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_11" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_12" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_614_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_614" MODULE="PE_8_4_12" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3490" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_12" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3490" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_12" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3490" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_12" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_13" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_603_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_603" MODULE="PE_8_4_13" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3495" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_13" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3495" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_13" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3495" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_13" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_14" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_592_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_592" MODULE="PE_8_4_14" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3500" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_14" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3500" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_14" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3500" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_14" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_15" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_581_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_581" MODULE="PE_8_4_15" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3505" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_15" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3505" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_15" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3505" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_15" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_16" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_570_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_570" MODULE="PE_8_4_16" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3510" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_16" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3510" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_16" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3510" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_16" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_17" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_559_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_559" MODULE="PE_8_4_17" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3515" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_17" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3515" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_17" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3515" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_17" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_18" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_548_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_548" MODULE="PE_8_4_18" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3520" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_18" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3520" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_18" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3520" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_18" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_19" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_537_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_537" MODULE="PE_8_4_19" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3525" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_19" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3525" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_19" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3525" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_19" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_20" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_526_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_526" MODULE="PE_8_4_20" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3530" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_20" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3530" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_20" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3530" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_20" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_21" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_515_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_515" MODULE="PE_8_4_21" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3535" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_21" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3535" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_21" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3535" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_21" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_22" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_504_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_504" MODULE="PE_8_4_22" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3540" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_22" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3540" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_22" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3540" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_22" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_23" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_493_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_493" MODULE="PE_8_4_23" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3545" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_23" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3545" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_23" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3545" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_23" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_24" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_482_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_482" MODULE="PE_8_4_24" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3550" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_24" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3550" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_24" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3550" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_24" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_25" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_471_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_471" MODULE="PE_8_4_25" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3555" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_25" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3555" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_25" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3555" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_25" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_26" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_460_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_460" MODULE="PE_8_4_26" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3560" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_26" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3560" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_26" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3560" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_26" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_27" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_449_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_449" MODULE="PE_8_4_27" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3565" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_27" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3565" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_27" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3565" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_27" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_28" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_438_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_438" MODULE="PE_8_4_28" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3570" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_28" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3570" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_28" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3570" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_28" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_29" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_427_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_427" MODULE="PE_8_4_29" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3575" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_29" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3575" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_29" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3575" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_29" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_30" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_416_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_416" MODULE="PE_8_4_30" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3580" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_30" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3580" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_30" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3580" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_30" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_31" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_405_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_405" MODULE="PE_8_4_31" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3585" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_31" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3585" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_31" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3585" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_31" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_32" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_394_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_394" MODULE="PE_8_4_32" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3590" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_32" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3590" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_32" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3590" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_32" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_33" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_383_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_383" MODULE="PE_8_4_33" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3595" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_33" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3595" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_33" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3595" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_33" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_34" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_372_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_372" MODULE="PE_8_4_34" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3600" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_34" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3600" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_34" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3600" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_34" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_35" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_361_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_361" MODULE="PE_8_4_35" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3605" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_35" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3605" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_35" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3605" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_35" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_36" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_350_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_350" MODULE="PE_8_4_36" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3610" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_36" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3610" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_36" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3610" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_36" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_37" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_339_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_339" MODULE="PE_8_4_37" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3615" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_37" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3615" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_37" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3615" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_37" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_38" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_328_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_328" MODULE="PE_8_4_38" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3620" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_38" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3620" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_38" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3620" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_38" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_39" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_317_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_317" MODULE="PE_8_4_39" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3625" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_39" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3625" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_39" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3625" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_39" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_40" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_305_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_305" MODULE="PE_8_4_40" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3630" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_40" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3630" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_40" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3630" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_40" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_41" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_294_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_294" MODULE="PE_8_4_41" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3635" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_41" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3635" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_41" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3635" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_41" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_42" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_283_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_283" MODULE="PE_8_4_42" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3640" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_42" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3640" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_42" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3640" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_42" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_43" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_272_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_272" MODULE="PE_8_4_43" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3645" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_43" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3645" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_43" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3645" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_43" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_44" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_261_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_261" MODULE="PE_8_4_44" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3650" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_44" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3650" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_44" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3650" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_44" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_45" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_250_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_250" MODULE="PE_8_4_45" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3655" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_45" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3655" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_45" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3655" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_45" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_46" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_239_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_239" MODULE="PE_8_4_46" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3660" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_46" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3660" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_46" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3660" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_46" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_47" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_228_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_228" MODULE="PE_8_4_47" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3665" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_47" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3665" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_47" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3665" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_47" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_48" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_217_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_217" MODULE="PE_8_4_48" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3670" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_48" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3670" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_48" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3670" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_48" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_49" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_206_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_206" MODULE="PE_8_4_49" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3675" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_49" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3675" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_49" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3675" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_49" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_50" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_194_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_194" MODULE="PE_8_4_50" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3680" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_50" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3680" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_50" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3680" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_50" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_51" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_183_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_183" MODULE="PE_8_4_51" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3685" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_51" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3685" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_51" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3685" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_51" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_52" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_172_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_172" MODULE="PE_8_4_52" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3690" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_52" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3690" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_52" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3690" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_52" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_53" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_161_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_161" MODULE="PE_8_4_53" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3695" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_53" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3695" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_53" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3695" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_53" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_54" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_150_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_150" MODULE="PE_8_4_54" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3700" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_54" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3700" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_54" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3700" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_54" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_55" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_139_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_139" MODULE="PE_8_4_55" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3705" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_55" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3705" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_55" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3705" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_55" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_56" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_128_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_128" MODULE="PE_8_4_56" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3710" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_56" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3710" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_56" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3710" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_56" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_57" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_117_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_117" MODULE="PE_8_4_57" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3715" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_57" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3715" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_57" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3715" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_57" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_58" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_107_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_107" MODULE="PE_8_4_58" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3720" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_58" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3720" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_58" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3720" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_58" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_59" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_106_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_106" MODULE="PE_8_4_59" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3725" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_59" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3725" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_59" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3725" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_59" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_60" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_104_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_104" MODULE="PE_8_4_60" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3730" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_60" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3730" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_60" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3730" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_60" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_61" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_103_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_103" MODULE="PE_8_4_61" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3735" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_61" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3735" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_61" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3735" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_61" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_62" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_102_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_102" MODULE="PE_8_4_62" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3740" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_62" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3740" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_62" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3740" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_62" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_63" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_101_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_101" MODULE="PE_8_4_63" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3745" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_63" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3745" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_63" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3745" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_63" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_64" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_100_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_100" MODULE="PE_8_4_64" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3750" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_64" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3750" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_64" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3750" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_64" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_65" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_99_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_99" MODULE="PE_8_4_65" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3755" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_65" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3755" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_65" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3755" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_65" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_66" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_98_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_98" MODULE="PE_8_4_66" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3760" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_66" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3760" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_66" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3760" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_66" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_67" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_97_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_97" MODULE="PE_8_4_67" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3765" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_67" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3765" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_67" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3765" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_67" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_68" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_96_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_96" MODULE="PE_8_4_68" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3770" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_68" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3770" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_68" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3770" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_68" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_69" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_95_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_95" MODULE="PE_8_4_69" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3775" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_69" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3775" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_69" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3775" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_69" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_70" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_93_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_93" MODULE="PE_8_4_70" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3780" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_70" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3780" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_70" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3780" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_70" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_71" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_92_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_92" MODULE="PE_8_4_71" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3785" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_71" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3785" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_71" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3785" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_71" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_72" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_91_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_91" MODULE="PE_8_4_72" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3790" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_72" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3790" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_72" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3790" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_72" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_73" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_90_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_90" MODULE="PE_8_4_73" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3795" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_73" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3795" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_73" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3795" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_73" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_74" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_89_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_89" MODULE="PE_8_4_74" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3800" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_74" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3800" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_74" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3800" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_74" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_75" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_88_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_88" MODULE="PE_8_4_75" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3805" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_75" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3805" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_75" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3805" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_75" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_76" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_87_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_87" MODULE="PE_8_4_76" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3810" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_76" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3810" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_76" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3810" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_76" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_77" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_86_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_86" MODULE="PE_8_4_77" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3815" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_77" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3815" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_77" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3815" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_77" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_78" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_85_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_85" MODULE="PE_8_4_78" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3820" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_78" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3820" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_78" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3820" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_78" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_79" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_84_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_84" MODULE="PE_8_4_79" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3825" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_79" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3825" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_79" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3825" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_79" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_80" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_82_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_82" MODULE="PE_8_4_80" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3830" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_80" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3830" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_80" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3830" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_80" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_81" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_81_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_81" MODULE="PE_8_4_81" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3835" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_81" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3835" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_81" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3835" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_81" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_82" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_80_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_80" MODULE="PE_8_4_82" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3840" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_82" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3840" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_82" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3840" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_82" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_83" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_79_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_79" MODULE="PE_8_4_83" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3845" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_83" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3845" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_83" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3845" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_83" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_84" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_78_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_78" MODULE="PE_8_4_84" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3850" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_84" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3850" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_84" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3850" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_84" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_85" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_77_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_77" MODULE="PE_8_4_85" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3855" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_85" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3855" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_85" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3855" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_85" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_86" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_76_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_76" MODULE="PE_8_4_86" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3860" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_86" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3860" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_86" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3860" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_86" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_87" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_75_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_75" MODULE="PE_8_4_87" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3865" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_87" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3865" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_87" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3865" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_87" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_88" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_74_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_74" MODULE="PE_8_4_88" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3870" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_88" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3870" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_88" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3870" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_88" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_89" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_73_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_73" MODULE="PE_8_4_89" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3875" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_89" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3875" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_89" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3875" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_89" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_90" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_71_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_71" MODULE="PE_8_4_90" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3880" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_90" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3880" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_90" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3880" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_90" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_91" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_70_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_70" MODULE="PE_8_4_91" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3885" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_91" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3885" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_91" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3885" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_91" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_92" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_69_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_69" MODULE="PE_8_4_92" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3890" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_92" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3890" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_92" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3890" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_92" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_93" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_68_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_68" MODULE="PE_8_4_93" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3895" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_93" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3895" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_93" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3895" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_93" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_94" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_67_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_67" MODULE="PE_8_4_94" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3900" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_94" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3900" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_94" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3900" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_94" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_95" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_66_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_66" MODULE="PE_8_4_95" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3905" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_95" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3905" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_95" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3905" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_95" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_96" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_65_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_65" MODULE="PE_8_4_96" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3910" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_96" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3910" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_96" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3910" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_96" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_97" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_64_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_64" MODULE="PE_8_4_97" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3915" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_97" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3915" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_97" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3915" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_97" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_98" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_63_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_63" MODULE="PE_8_4_98" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3920" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_98" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3920" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_98" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3920" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_98" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_99" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_62_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_62" MODULE="PE_8_4_99" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3925" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_99" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3925" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_99" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3925" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_99" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_100" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_635_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_635" MODULE="PE_8_4_100" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3930" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_100" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3930" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_100" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3930" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_100" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_101" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_634_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_634" MODULE="PE_8_4_101" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3935" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_101" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3935" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_101" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3935" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_101" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_102" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_633_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_633" MODULE="PE_8_4_102" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3940" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_102" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3940" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_102" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3940" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_102" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_103" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_632_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_632" MODULE="PE_8_4_103" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3945" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_103" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3945" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_103" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3945" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_103" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_104" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_631_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_631" MODULE="PE_8_4_104" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3950" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_104" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3950" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_104" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3950" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_104" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_105" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_630_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_630" MODULE="PE_8_4_105" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3955" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_105" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3955" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_105" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3955" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_105" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_106" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_629_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_629" MODULE="PE_8_4_106" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3960" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_106" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3960" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_106" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3960" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_106" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_107" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_628_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_628" MODULE="PE_8_4_107" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3965" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_107" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3965" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_107" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3965" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_107" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_108" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_627_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_627" MODULE="PE_8_4_108" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3970" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_108" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3970" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_108" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3970" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_108" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_109" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_626_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_626" MODULE="PE_8_4_109" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3975" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_109" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3975" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_109" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3975" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_109" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_110" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_624_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_624" MODULE="PE_8_4_110" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3980" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_110" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3980" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_110" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3980" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_110" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_111" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_623_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_623" MODULE="PE_8_4_111" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3985" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_111" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3985" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_111" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3985" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_111" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_112" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_622_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_622" MODULE="PE_8_4_112" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3990" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_112" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3990" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_112" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3990" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_112" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_113" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_621_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_621" MODULE="PE_8_4_113" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3995" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_113" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3995" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_113" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U3995" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_113" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_114" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_620_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_620" MODULE="PE_8_4_114" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4000" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_114" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4000" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_114" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4000" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_114" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_115" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_619_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_619" MODULE="PE_8_4_115" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4005" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_115" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4005" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_115" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4005" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_115" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_116" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_618_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_618" MODULE="PE_8_4_116" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4010" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_116" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4010" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_116" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4010" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_116" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_117" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_617_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_617" MODULE="PE_8_4_117" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4015" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_117" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4015" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_117" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4015" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_117" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_118" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_616_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_616" MODULE="PE_8_4_118" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4020" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_118" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4020" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_118" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4020" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_118" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_119" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_615_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_615" MODULE="PE_8_4_119" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4025" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_119" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4025" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_119" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4025" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_119" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_120" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_613_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_613" MODULE="PE_8_4_120" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4030" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_120" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4030" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_120" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4030" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_120" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_121" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_612_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_612" MODULE="PE_8_4_121" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4035" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_121" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4035" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_121" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4035" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_121" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_122" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_611_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_611" MODULE="PE_8_4_122" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4040" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_122" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4040" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_122" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4040" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_122" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_123" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_610_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_610" MODULE="PE_8_4_123" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4045" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_123" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4045" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_123" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4045" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_123" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_124" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_609_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_609" MODULE="PE_8_4_124" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4050" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_124" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4050" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_124" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4050" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_124" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_125" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_608_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_608" MODULE="PE_8_4_125" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4055" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_125" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4055" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_125" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4055" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_125" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_126" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_607_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_607" MODULE="PE_8_4_126" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4060" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_126" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4060" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_126" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4060" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_126" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_127" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_606_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_606" MODULE="PE_8_4_127" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4065" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_127" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4065" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_127" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4065" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_127" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_128" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_605_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_605" MODULE="PE_8_4_128" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4070" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_128" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4070" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_128" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4070" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_128" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_129" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_604_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_604" MODULE="PE_8_4_129" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4075" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_129" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4075" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_129" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4075" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_129" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_130" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_602_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_602" MODULE="PE_8_4_130" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4080" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_130" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4080" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_130" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4080" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_130" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_131" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_601_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_601" MODULE="PE_8_4_131" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4085" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_131" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4085" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_131" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4085" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_131" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_132" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_600_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_600" MODULE="PE_8_4_132" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4090" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_132" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4090" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_132" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4090" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_132" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_133" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_599_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_599" MODULE="PE_8_4_133" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4095" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_133" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4095" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_133" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4095" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_133" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_134" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_598_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_598" MODULE="PE_8_4_134" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4100" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_134" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4100" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_134" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4100" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_134" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_135" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_597_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_597" MODULE="PE_8_4_135" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4105" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_135" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4105" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_135" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4105" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_135" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_136" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_596_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_596" MODULE="PE_8_4_136" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4110" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_136" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4110" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_136" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4110" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_136" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_137" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_595_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_595" MODULE="PE_8_4_137" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_137" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_137" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4115" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_137" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_138" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_594_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_594" MODULE="PE_8_4_138" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4120" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_138" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4120" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_138" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4120" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_138" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_139" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_593_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_593" MODULE="PE_8_4_139" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4125" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_139" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4125" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_139" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4125" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_139" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_140" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_591_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_591" MODULE="PE_8_4_140" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4130" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_140" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4130" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_140" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4130" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_140" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_141" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_590_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_590" MODULE="PE_8_4_141" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4135" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_141" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4135" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_141" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4135" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_141" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_142" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_589_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_589" MODULE="PE_8_4_142" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4140" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_142" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4140" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_142" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4140" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_142" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_143" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_588_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_588" MODULE="PE_8_4_143" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4145" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_143" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4145" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_143" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4145" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_143" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_144" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_587_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_587" MODULE="PE_8_4_144" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4150" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_144" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4150" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_144" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4150" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_144" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_145" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_586_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_586" MODULE="PE_8_4_145" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4155" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_145" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4155" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_145" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4155" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_145" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_146" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_585_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_585" MODULE="PE_8_4_146" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4160" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_146" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4160" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_146" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U4160" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_146" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_236_p2" SOURCE="systolic_array.cpp:63" VARIABLE="icmp_ln63" MODULE="systolic_array_k_768_Loop_data_drain_AB_proc20" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_242_p2" SOURCE="systolic_array.cpp:63" VARIABLE="k_4" MODULE="systolic_array_k_768_Loop_data_drain_AB_proc20" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln73_fu_1306_p2" SOURCE="systolic_array.cpp:73" VARIABLE="icmp_ln73" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1312_p2" SOURCE="systolic_array.cpp:73" VARIABLE="add_ln73" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4334" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_34_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4335" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_35_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4336" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_36_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4337" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_37_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_38_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4339" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_39_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4340" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_40_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4341" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_41_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4342" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_42_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_43_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U4344" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_44_i" MODULE="systolic_array_k_768_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_0_U" SOURCE="" VARIABLE="A_fifo_0_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_1_U" SOURCE="" VARIABLE="A_fifo_0_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_2_U" SOURCE="" VARIABLE="A_fifo_0_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_3_U" SOURCE="" VARIABLE="A_fifo_0_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_4_U" SOURCE="" VARIABLE="A_fifo_0_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_5_U" SOURCE="" VARIABLE="A_fifo_0_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_6_U" SOURCE="" VARIABLE="A_fifo_0_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_7_U" SOURCE="" VARIABLE="A_fifo_0_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_8_U" SOURCE="" VARIABLE="A_fifo_0_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_9_U" SOURCE="" VARIABLE="A_fifo_0_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_10_U" SOURCE="" VARIABLE="A_fifo_0_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_11_U" SOURCE="" VARIABLE="A_fifo_0_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_12_U" SOURCE="" VARIABLE="A_fifo_0_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_0_U" SOURCE="" VARIABLE="A_fifo_1_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_1_U" SOURCE="" VARIABLE="A_fifo_1_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_2_U" SOURCE="" VARIABLE="A_fifo_1_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_3_U" SOURCE="" VARIABLE="A_fifo_1_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_4_U" SOURCE="" VARIABLE="A_fifo_1_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_5_U" SOURCE="" VARIABLE="A_fifo_1_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_6_U" SOURCE="" VARIABLE="A_fifo_1_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_7_U" SOURCE="" VARIABLE="A_fifo_1_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_8_U" SOURCE="" VARIABLE="A_fifo_1_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_9_U" SOURCE="" VARIABLE="A_fifo_1_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_10_U" SOURCE="" VARIABLE="A_fifo_1_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_11_U" SOURCE="" VARIABLE="A_fifo_1_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_12_U" SOURCE="" VARIABLE="A_fifo_1_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_0_U" SOURCE="" VARIABLE="A_fifo_2_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_1_U" SOURCE="" VARIABLE="A_fifo_2_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_2_U" SOURCE="" VARIABLE="A_fifo_2_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_3_U" SOURCE="" VARIABLE="A_fifo_2_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_4_U" SOURCE="" VARIABLE="A_fifo_2_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_5_U" SOURCE="" VARIABLE="A_fifo_2_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_6_U" SOURCE="" VARIABLE="A_fifo_2_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_7_U" SOURCE="" VARIABLE="A_fifo_2_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_8_U" SOURCE="" VARIABLE="A_fifo_2_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_9_U" SOURCE="" VARIABLE="A_fifo_2_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_10_U" SOURCE="" VARIABLE="A_fifo_2_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_11_U" SOURCE="" VARIABLE="A_fifo_2_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_12_U" SOURCE="" VARIABLE="A_fifo_2_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_0_U" SOURCE="" VARIABLE="A_fifo_3_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_1_U" SOURCE="" VARIABLE="A_fifo_3_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_2_U" SOURCE="" VARIABLE="A_fifo_3_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_3_U" SOURCE="" VARIABLE="A_fifo_3_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_4_U" SOURCE="" VARIABLE="A_fifo_3_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_5_U" SOURCE="" VARIABLE="A_fifo_3_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_6_U" SOURCE="" VARIABLE="A_fifo_3_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_7_U" SOURCE="" VARIABLE="A_fifo_3_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_8_U" SOURCE="" VARIABLE="A_fifo_3_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_9_U" SOURCE="" VARIABLE="A_fifo_3_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_10_U" SOURCE="" VARIABLE="A_fifo_3_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_11_U" SOURCE="" VARIABLE="A_fifo_3_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_12_U" SOURCE="" VARIABLE="A_fifo_3_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_0_U" SOURCE="" VARIABLE="A_fifo_4_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_1_U" SOURCE="" VARIABLE="A_fifo_4_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_2_U" SOURCE="" VARIABLE="A_fifo_4_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_3_U" SOURCE="" VARIABLE="A_fifo_4_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_4_U" SOURCE="" VARIABLE="A_fifo_4_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_5_U" SOURCE="" VARIABLE="A_fifo_4_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_6_U" SOURCE="" VARIABLE="A_fifo_4_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_7_U" SOURCE="" VARIABLE="A_fifo_4_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_8_U" SOURCE="" VARIABLE="A_fifo_4_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_9_U" SOURCE="" VARIABLE="A_fifo_4_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_10_U" SOURCE="" VARIABLE="A_fifo_4_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_11_U" SOURCE="" VARIABLE="A_fifo_4_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_12_U" SOURCE="" VARIABLE="A_fifo_4_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_0_U" SOURCE="" VARIABLE="A_fifo_5_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_1_U" SOURCE="" VARIABLE="A_fifo_5_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_2_U" SOURCE="" VARIABLE="A_fifo_5_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_3_U" SOURCE="" VARIABLE="A_fifo_5_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_4_U" SOURCE="" VARIABLE="A_fifo_5_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_5_U" SOURCE="" VARIABLE="A_fifo_5_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_6_U" SOURCE="" VARIABLE="A_fifo_5_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_7_U" SOURCE="" VARIABLE="A_fifo_5_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_8_U" SOURCE="" VARIABLE="A_fifo_5_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_9_U" SOURCE="" VARIABLE="A_fifo_5_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_10_U" SOURCE="" VARIABLE="A_fifo_5_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_11_U" SOURCE="" VARIABLE="A_fifo_5_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_12_U" SOURCE="" VARIABLE="A_fifo_5_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_0_U" SOURCE="" VARIABLE="A_fifo_6_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_1_U" SOURCE="" VARIABLE="A_fifo_6_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_2_U" SOURCE="" VARIABLE="A_fifo_6_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_3_U" SOURCE="" VARIABLE="A_fifo_6_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_4_U" SOURCE="" VARIABLE="A_fifo_6_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_5_U" SOURCE="" VARIABLE="A_fifo_6_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_6_U" SOURCE="" VARIABLE="A_fifo_6_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_7_U" SOURCE="" VARIABLE="A_fifo_6_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_8_U" SOURCE="" VARIABLE="A_fifo_6_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_9_U" SOURCE="" VARIABLE="A_fifo_6_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_10_U" SOURCE="" VARIABLE="A_fifo_6_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_11_U" SOURCE="" VARIABLE="A_fifo_6_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_12_U" SOURCE="" VARIABLE="A_fifo_6_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_0_U" SOURCE="" VARIABLE="A_fifo_7_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_1_U" SOURCE="" VARIABLE="A_fifo_7_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_2_U" SOURCE="" VARIABLE="A_fifo_7_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_3_U" SOURCE="" VARIABLE="A_fifo_7_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_4_U" SOURCE="" VARIABLE="A_fifo_7_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_5_U" SOURCE="" VARIABLE="A_fifo_7_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_6_U" SOURCE="" VARIABLE="A_fifo_7_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_7_U" SOURCE="" VARIABLE="A_fifo_7_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_8_U" SOURCE="" VARIABLE="A_fifo_7_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_9_U" SOURCE="" VARIABLE="A_fifo_7_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_10_U" SOURCE="" VARIABLE="A_fifo_7_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_11_U" SOURCE="" VARIABLE="A_fifo_7_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_12_U" SOURCE="" VARIABLE="A_fifo_7_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_0_U" SOURCE="" VARIABLE="A_fifo_8_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_1_U" SOURCE="" VARIABLE="A_fifo_8_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_2_U" SOURCE="" VARIABLE="A_fifo_8_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_3_U" SOURCE="" VARIABLE="A_fifo_8_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_4_U" SOURCE="" VARIABLE="A_fifo_8_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_5_U" SOURCE="" VARIABLE="A_fifo_8_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_6_U" SOURCE="" VARIABLE="A_fifo_8_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_7_U" SOURCE="" VARIABLE="A_fifo_8_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_8_U" SOURCE="" VARIABLE="A_fifo_8_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_9_U" SOURCE="" VARIABLE="A_fifo_8_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_10_U" SOURCE="" VARIABLE="A_fifo_8_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_11_U" SOURCE="" VARIABLE="A_fifo_8_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_12_U" SOURCE="" VARIABLE="A_fifo_8_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_0_U" SOURCE="" VARIABLE="A_fifo_9_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_1_U" SOURCE="" VARIABLE="A_fifo_9_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_2_U" SOURCE="" VARIABLE="A_fifo_9_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_3_U" SOURCE="" VARIABLE="A_fifo_9_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_4_U" SOURCE="" VARIABLE="A_fifo_9_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_5_U" SOURCE="" VARIABLE="A_fifo_9_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_6_U" SOURCE="" VARIABLE="A_fifo_9_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_7_U" SOURCE="" VARIABLE="A_fifo_9_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_8_U" SOURCE="" VARIABLE="A_fifo_9_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_9_U" SOURCE="" VARIABLE="A_fifo_9_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_10_U" SOURCE="" VARIABLE="A_fifo_9_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_11_U" SOURCE="" VARIABLE="A_fifo_9_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_12_U" SOURCE="" VARIABLE="A_fifo_9_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_0_U" SOURCE="" VARIABLE="A_fifo_10_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_1_U" SOURCE="" VARIABLE="A_fifo_10_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_2_U" SOURCE="" VARIABLE="A_fifo_10_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_3_U" SOURCE="" VARIABLE="A_fifo_10_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_4_U" SOURCE="" VARIABLE="A_fifo_10_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_5_U" SOURCE="" VARIABLE="A_fifo_10_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_6_U" SOURCE="" VARIABLE="A_fifo_10_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_7_U" SOURCE="" VARIABLE="A_fifo_10_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_8_U" SOURCE="" VARIABLE="A_fifo_10_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_9_U" SOURCE="" VARIABLE="A_fifo_10_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_10_U" SOURCE="" VARIABLE="A_fifo_10_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_11_U" SOURCE="" VARIABLE="A_fifo_10_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_12_U" SOURCE="" VARIABLE="A_fifo_10_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_0_U" SOURCE="" VARIABLE="A_fifo_11_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_1_U" SOURCE="" VARIABLE="A_fifo_11_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_2_U" SOURCE="" VARIABLE="A_fifo_11_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_3_U" SOURCE="" VARIABLE="A_fifo_11_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_4_U" SOURCE="" VARIABLE="A_fifo_11_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_5_U" SOURCE="" VARIABLE="A_fifo_11_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_6_U" SOURCE="" VARIABLE="A_fifo_11_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_7_U" SOURCE="" VARIABLE="A_fifo_11_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_8_U" SOURCE="" VARIABLE="A_fifo_11_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_9_U" SOURCE="" VARIABLE="A_fifo_11_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_10_U" SOURCE="" VARIABLE="A_fifo_11_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_11_U" SOURCE="" VARIABLE="A_fifo_11_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_12_U" SOURCE="" VARIABLE="A_fifo_11_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_0_U" SOURCE="" VARIABLE="B_fifo_0_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_1_U" SOURCE="" VARIABLE="B_fifo_0_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_2_U" SOURCE="" VARIABLE="B_fifo_0_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_3_U" SOURCE="" VARIABLE="B_fifo_0_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_4_U" SOURCE="" VARIABLE="B_fifo_0_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_5_U" SOURCE="" VARIABLE="B_fifo_0_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_6_U" SOURCE="" VARIABLE="B_fifo_0_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_7_U" SOURCE="" VARIABLE="B_fifo_0_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_8_U" SOURCE="" VARIABLE="B_fifo_0_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_9_U" SOURCE="" VARIABLE="B_fifo_0_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_10_U" SOURCE="" VARIABLE="B_fifo_0_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_11_U" SOURCE="" VARIABLE="B_fifo_0_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_12_U" SOURCE="" VARIABLE="B_fifo_0_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_0_U" SOURCE="" VARIABLE="B_fifo_1_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_1_U" SOURCE="" VARIABLE="B_fifo_1_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_2_U" SOURCE="" VARIABLE="B_fifo_1_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_3_U" SOURCE="" VARIABLE="B_fifo_1_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_4_U" SOURCE="" VARIABLE="B_fifo_1_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_5_U" SOURCE="" VARIABLE="B_fifo_1_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_6_U" SOURCE="" VARIABLE="B_fifo_1_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_7_U" SOURCE="" VARIABLE="B_fifo_1_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_8_U" SOURCE="" VARIABLE="B_fifo_1_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_9_U" SOURCE="" VARIABLE="B_fifo_1_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_10_U" SOURCE="" VARIABLE="B_fifo_1_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_11_U" SOURCE="" VARIABLE="B_fifo_1_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_12_U" SOURCE="" VARIABLE="B_fifo_1_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_0_U" SOURCE="" VARIABLE="B_fifo_2_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_1_U" SOURCE="" VARIABLE="B_fifo_2_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_2_U" SOURCE="" VARIABLE="B_fifo_2_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_3_U" SOURCE="" VARIABLE="B_fifo_2_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_4_U" SOURCE="" VARIABLE="B_fifo_2_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_5_U" SOURCE="" VARIABLE="B_fifo_2_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_6_U" SOURCE="" VARIABLE="B_fifo_2_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_7_U" SOURCE="" VARIABLE="B_fifo_2_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_8_U" SOURCE="" VARIABLE="B_fifo_2_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_9_U" SOURCE="" VARIABLE="B_fifo_2_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_10_U" SOURCE="" VARIABLE="B_fifo_2_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_11_U" SOURCE="" VARIABLE="B_fifo_2_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_12_U" SOURCE="" VARIABLE="B_fifo_2_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_0_U" SOURCE="" VARIABLE="B_fifo_3_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_1_U" SOURCE="" VARIABLE="B_fifo_3_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_2_U" SOURCE="" VARIABLE="B_fifo_3_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_3_U" SOURCE="" VARIABLE="B_fifo_3_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_4_U" SOURCE="" VARIABLE="B_fifo_3_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_5_U" SOURCE="" VARIABLE="B_fifo_3_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_6_U" SOURCE="" VARIABLE="B_fifo_3_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_7_U" SOURCE="" VARIABLE="B_fifo_3_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_8_U" SOURCE="" VARIABLE="B_fifo_3_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_9_U" SOURCE="" VARIABLE="B_fifo_3_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_10_U" SOURCE="" VARIABLE="B_fifo_3_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_11_U" SOURCE="" VARIABLE="B_fifo_3_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_12_U" SOURCE="" VARIABLE="B_fifo_3_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_0_U" SOURCE="" VARIABLE="B_fifo_4_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_1_U" SOURCE="" VARIABLE="B_fifo_4_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_2_U" SOURCE="" VARIABLE="B_fifo_4_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_3_U" SOURCE="" VARIABLE="B_fifo_4_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_4_U" SOURCE="" VARIABLE="B_fifo_4_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_5_U" SOURCE="" VARIABLE="B_fifo_4_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_6_U" SOURCE="" VARIABLE="B_fifo_4_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_7_U" SOURCE="" VARIABLE="B_fifo_4_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_8_U" SOURCE="" VARIABLE="B_fifo_4_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_9_U" SOURCE="" VARIABLE="B_fifo_4_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_10_U" SOURCE="" VARIABLE="B_fifo_4_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_11_U" SOURCE="" VARIABLE="B_fifo_4_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_12_U" SOURCE="" VARIABLE="B_fifo_4_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_0_U" SOURCE="" VARIABLE="B_fifo_5_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_1_U" SOURCE="" VARIABLE="B_fifo_5_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_2_U" SOURCE="" VARIABLE="B_fifo_5_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_3_U" SOURCE="" VARIABLE="B_fifo_5_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_4_U" SOURCE="" VARIABLE="B_fifo_5_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_5_U" SOURCE="" VARIABLE="B_fifo_5_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_6_U" SOURCE="" VARIABLE="B_fifo_5_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_7_U" SOURCE="" VARIABLE="B_fifo_5_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_8_U" SOURCE="" VARIABLE="B_fifo_5_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_9_U" SOURCE="" VARIABLE="B_fifo_5_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_10_U" SOURCE="" VARIABLE="B_fifo_5_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_11_U" SOURCE="" VARIABLE="B_fifo_5_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_12_U" SOURCE="" VARIABLE="B_fifo_5_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_0_U" SOURCE="" VARIABLE="B_fifo_6_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_1_U" SOURCE="" VARIABLE="B_fifo_6_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_2_U" SOURCE="" VARIABLE="B_fifo_6_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_3_U" SOURCE="" VARIABLE="B_fifo_6_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_4_U" SOURCE="" VARIABLE="B_fifo_6_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_5_U" SOURCE="" VARIABLE="B_fifo_6_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_6_U" SOURCE="" VARIABLE="B_fifo_6_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_7_U" SOURCE="" VARIABLE="B_fifo_6_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_8_U" SOURCE="" VARIABLE="B_fifo_6_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_9_U" SOURCE="" VARIABLE="B_fifo_6_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_10_U" SOURCE="" VARIABLE="B_fifo_6_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_11_U" SOURCE="" VARIABLE="B_fifo_6_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_12_U" SOURCE="" VARIABLE="B_fifo_6_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_0_U" SOURCE="" VARIABLE="B_fifo_7_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_1_U" SOURCE="" VARIABLE="B_fifo_7_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_2_U" SOURCE="" VARIABLE="B_fifo_7_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_3_U" SOURCE="" VARIABLE="B_fifo_7_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_4_U" SOURCE="" VARIABLE="B_fifo_7_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_5_U" SOURCE="" VARIABLE="B_fifo_7_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_6_U" SOURCE="" VARIABLE="B_fifo_7_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_7_U" SOURCE="" VARIABLE="B_fifo_7_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_8_U" SOURCE="" VARIABLE="B_fifo_7_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_9_U" SOURCE="" VARIABLE="B_fifo_7_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_10_U" SOURCE="" VARIABLE="B_fifo_7_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_11_U" SOURCE="" VARIABLE="B_fifo_7_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_12_U" SOURCE="" VARIABLE="B_fifo_7_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_0_U" SOURCE="" VARIABLE="B_fifo_8_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_1_U" SOURCE="" VARIABLE="B_fifo_8_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_2_U" SOURCE="" VARIABLE="B_fifo_8_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_3_U" SOURCE="" VARIABLE="B_fifo_8_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_4_U" SOURCE="" VARIABLE="B_fifo_8_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_5_U" SOURCE="" VARIABLE="B_fifo_8_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_6_U" SOURCE="" VARIABLE="B_fifo_8_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_7_U" SOURCE="" VARIABLE="B_fifo_8_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_8_U" SOURCE="" VARIABLE="B_fifo_8_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_9_U" SOURCE="" VARIABLE="B_fifo_8_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_10_U" SOURCE="" VARIABLE="B_fifo_8_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_11_U" SOURCE="" VARIABLE="B_fifo_8_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_12_U" SOURCE="" VARIABLE="B_fifo_8_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_0_U" SOURCE="" VARIABLE="B_fifo_9_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_1_U" SOURCE="" VARIABLE="B_fifo_9_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_2_U" SOURCE="" VARIABLE="B_fifo_9_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_3_U" SOURCE="" VARIABLE="B_fifo_9_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_4_U" SOURCE="" VARIABLE="B_fifo_9_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_5_U" SOURCE="" VARIABLE="B_fifo_9_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_6_U" SOURCE="" VARIABLE="B_fifo_9_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_7_U" SOURCE="" VARIABLE="B_fifo_9_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_8_U" SOURCE="" VARIABLE="B_fifo_9_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_9_U" SOURCE="" VARIABLE="B_fifo_9_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_10_U" SOURCE="" VARIABLE="B_fifo_9_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_11_U" SOURCE="" VARIABLE="B_fifo_9_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_12_U" SOURCE="" VARIABLE="B_fifo_9_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_0_U" SOURCE="" VARIABLE="B_fifo_10_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_1_U" SOURCE="" VARIABLE="B_fifo_10_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_2_U" SOURCE="" VARIABLE="B_fifo_10_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_3_U" SOURCE="" VARIABLE="B_fifo_10_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_4_U" SOURCE="" VARIABLE="B_fifo_10_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_5_U" SOURCE="" VARIABLE="B_fifo_10_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_6_U" SOURCE="" VARIABLE="B_fifo_10_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_7_U" SOURCE="" VARIABLE="B_fifo_10_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_8_U" SOURCE="" VARIABLE="B_fifo_10_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_9_U" SOURCE="" VARIABLE="B_fifo_10_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_10_U" SOURCE="" VARIABLE="B_fifo_10_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_11_U" SOURCE="" VARIABLE="B_fifo_10_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_12_U" SOURCE="" VARIABLE="B_fifo_10_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_0_U" SOURCE="" VARIABLE="B_fifo_11_0" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_1_U" SOURCE="" VARIABLE="B_fifo_11_1" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_2_U" SOURCE="" VARIABLE="B_fifo_11_2" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_3_U" SOURCE="" VARIABLE="B_fifo_11_3" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_4_U" SOURCE="" VARIABLE="B_fifo_11_4" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_5_U" SOURCE="" VARIABLE="B_fifo_11_5" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_6_U" SOURCE="" VARIABLE="B_fifo_11_6" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_7_U" SOURCE="" VARIABLE="B_fifo_11_7" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_8_U" SOURCE="" VARIABLE="B_fifo_11_8" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_9_U" SOURCE="" VARIABLE="B_fifo_11_9" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_10_U" SOURCE="" VARIABLE="B_fifo_11_10" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_11_U" SOURCE="" VARIABLE="B_fifo_11_11" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_12_U" SOURCE="" VARIABLE="B_fifo_11_12" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_287_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_287" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_288_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_288" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_289_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_289" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_290_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_290" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_291_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_291" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_292_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_292" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_293_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_293" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_294_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_294" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_295_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_295" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_296_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_296" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_297_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_297" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_298_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_298" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_299_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_299" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_300_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_300" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_301_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_301" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_302_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_302" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_303_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_303" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_304_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_304" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_305_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_305" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_306_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_306" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_307_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_307" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_308_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_308" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_309_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_309" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_310_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_310" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_311_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_311" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_312_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_312" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_313_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_313" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_314_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_314" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_315_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_315" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_316_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_316" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_317_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_317" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_318_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_318" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_319_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_319" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_320_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_320" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_321_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_321" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_322_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_322" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_323_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_323" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_324_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_324" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_325_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_325" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_326_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_326" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_327_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_327" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_328_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_328" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_329_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_329" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_330_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_330" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_331_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_331" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_332_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_332" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_333_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_333" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_334_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_334" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_335_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_335" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_336_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_336" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_337_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_337" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_338_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_338" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_339_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_339" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_340_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_340" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_341_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_341" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_342_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_342" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_343_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_343" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_344_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_344" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_345_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_345" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_346_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_346" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_347_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_347" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_348_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_348" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_349_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_349" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_350_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_350" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_351_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_351" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_352_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_352" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_353_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_353" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_354_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_354" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_355_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_355" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_356_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_356" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_357_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_357" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_358_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_358" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_359_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_359" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_360_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_360" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_361_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_361" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_362_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_362" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_363_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_363" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_364_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_364" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_365_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_365" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_366_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_366" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_367_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_367" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_368_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_368" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_369_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_369" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_370_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_370" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_371_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_371" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_372_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_372" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_373_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_373" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_374_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_374" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_375_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_375" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_376_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_376" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_377_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_377" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_378_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_378" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_379_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_379" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_380_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_380" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_381_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_381" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_382_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_382" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_383_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_383" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_384_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_384" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_385_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_385" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_386_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_386" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_387_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_387" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_388_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_388" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_389_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_389" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_390_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_390" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_391_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_391" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_392_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_392" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_393_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_393" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_394_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_394" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_395_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_395" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_396_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_396" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_397_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_397" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_398_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_398" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_399_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_399" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_400_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_400" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_401_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_401" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_402_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_402" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_403_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_403" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_404_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_404" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_405_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_405" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_406_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_406" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_407_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_407" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_408_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_408" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_409_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_409" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_410_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_410" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_411_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_411" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_412_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_412" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_413_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_413" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_414_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_414" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_415_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_415" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_416_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_416" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_417_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_417" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_418_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_418" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_419_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_419" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_420_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_420" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_421_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_421" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_422_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_422" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_423_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_423" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_424_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_424" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_425_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_425" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_426_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_426" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_427_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_427" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_428_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_428" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_429_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_429" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_287_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_287_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_288_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_288_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_289_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_289_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_290_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_290_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_291_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_291_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_292_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_292_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_293_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_293_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_294_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_294_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_295_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_295_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_296_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_296_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_297_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_297_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_298_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_298_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_299_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_299_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_300_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_300_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_301_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_301_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_302_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_302_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_303_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_303_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_304_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_304_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_305_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_305_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_306_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_306_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_307_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_307_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_308_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_308_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_309_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_309_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_310_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_310_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_311_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_311_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_312_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_312_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_313_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_313_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_314_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_314_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_315_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_315_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_316_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_316_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_317_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_317_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_318_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_318_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_319_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_319_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_320_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_320_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_321_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_321_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_322_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_322_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_323_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_323_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_324_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_324_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_325_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_325_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_326_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_326_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_327_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_327_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_328_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_328_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_329_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_329_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_330_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_330_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_331_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_331_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_332_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_332_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_333_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_333_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_334_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_334_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_335_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_335_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_336_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_336_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_337_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_337_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_338_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_338_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_339_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_339_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_340_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_340_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_341_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_341_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_342_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_342_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_343_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_343_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_344_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_344_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_345_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_345_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_346_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_346_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_347_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_347_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_348_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_348_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_349_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_349_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_350_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_350_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_351_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_351_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_352_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_352_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_353_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_353_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_354_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_354_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_355_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_355_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_356_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_356_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_357_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_357_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_358_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_358_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_359_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_359_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_360_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_360_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_361_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_361_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_362_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_362_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_363_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_363_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_364_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_364_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_365_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_365_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_366_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_366_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_367_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_367_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_368_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_368_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_369_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_369_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_370_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_370_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_371_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_371_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_372_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_372_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_373_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_373_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_374_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_374_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_375_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_375_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_376_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_376_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_377_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_377_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_378_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_378_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_379_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_379_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_380_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_380_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_381_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_381_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_382_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_382_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_383_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_383_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_384_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_384_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_385_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_385_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_386_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_386_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_387_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_387_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_388_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_388_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_389_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_389_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_390_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_390_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_391_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_391_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_392_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_392_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_393_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_393_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_394_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_394_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_395_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_395_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_396_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_396_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_397_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_397_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_398_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_398_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_399_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_399_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_400_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_400_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_401_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_401_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_402_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_402_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_403_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_403_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_404_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_404_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_405_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_405_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_406_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_406_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_407_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_407_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_408_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_408_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_409_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_409_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_410_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_410_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_411_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_411_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_412_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_412_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_413_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_413_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_414_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_414_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_415_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_415_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_416_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_416_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_417_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_417_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_418_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_418_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_419_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_419_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_420_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_420_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_421_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_421_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_422_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_422_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_423_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_423_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_424_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_424_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_425_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_425_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_426_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_426_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_427_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_427_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_428_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_428_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_429_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_429_load_loc_channel" MODULE="systolic_array_k_768" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc33_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc33" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc34_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc34" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc35_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc35" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc36_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc36" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc37_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc37" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc38_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc38" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc39" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc40_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc40" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc41_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc41" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc42_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc42" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln179_fu_81_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="icmp_ln179" MODULE="VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_87_p2" SOURCE="gemm_systolic_array.cpp:179" VARIABLE="add_ln179" MODULE="VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_97_p2" SOURCE="gemm_systolic_array.cpp:181" VARIABLE="add_ln181" MODULE="VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_179_4_proc43_Pipeline_VITIS_LOOP_179_4" LOOP="VITIS_LOOP_179_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_179_4_proc43" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c11_U" SOURCE="" VARIABLE="jj_c11" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c10_U" SOURCE="" VARIABLE="jj_c10" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c9_U" SOURCE="" VARIABLE="jj_c9" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c8_U" SOURCE="" VARIABLE="jj_c8" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c7_U" SOURCE="" VARIABLE="jj_c7" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c6_U" SOURCE="" VARIABLE="jj_c6" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c5_U" SOURCE="" VARIABLE="jj_c5" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c4_U" SOURCE="" VARIABLE="jj_c4" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c3_U" SOURCE="" VARIABLE="jj_c3" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c2_U" SOURCE="" VARIABLE="jj_c2" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c1_U" SOURCE="" VARIABLE="jj_c1" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c_U" SOURCE="" VARIABLE="jj_c" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_01_U" SOURCE="" VARIABLE="block_A_loader_01" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_12_U" SOURCE="" VARIABLE="block_A_loader_12" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_23_U" SOURCE="" VARIABLE="block_A_loader_23" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_34_U" SOURCE="" VARIABLE="block_A_loader_34" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_45_U" SOURCE="" VARIABLE="block_A_loader_45" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_56_U" SOURCE="" VARIABLE="block_A_loader_56" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_67_U" SOURCE="" VARIABLE="block_A_loader_67" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_78_U" SOURCE="" VARIABLE="block_A_loader_78" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_89_U" SOURCE="" VARIABLE="block_A_loader_89" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_910_U" SOURCE="" VARIABLE="block_A_loader_910" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1011_U" SOURCE="" VARIABLE="block_A_loader_1011" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1112_U" SOURCE="" VARIABLE="block_A_loader_1112" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_013_U" SOURCE="" VARIABLE="block_B_loader_013" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_114_U" SOURCE="" VARIABLE="block_B_loader_114" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_215_U" SOURCE="" VARIABLE="block_B_loader_215" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_316_U" SOURCE="" VARIABLE="block_B_loader_316" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_417_U" SOURCE="" VARIABLE="block_B_loader_417" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_518_U" SOURCE="" VARIABLE="block_B_loader_518" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_619_U" SOURCE="" VARIABLE="block_B_loader_619" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_720_U" SOURCE="" VARIABLE="block_B_loader_720" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_821_U" SOURCE="" VARIABLE="block_B_loader_821" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_922_U" SOURCE="" VARIABLE="block_B_loader_922" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1023_U" SOURCE="" VARIABLE="block_B_loader_1023" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1124_U" SOURCE="" VARIABLE="block_B_loader_1124" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_025_U" SOURCE="" VARIABLE="block_C_drainer_025" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_126_U" SOURCE="" VARIABLE="block_C_drainer_126" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_227_U" SOURCE="" VARIABLE="block_C_drainer_227" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_328_U" SOURCE="" VARIABLE="block_C_drainer_328" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_429_U" SOURCE="" VARIABLE="block_C_drainer_429" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_530_U" SOURCE="" VARIABLE="block_C_drainer_530" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_631_U" SOURCE="" VARIABLE="block_C_drainer_631" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_732_U" SOURCE="" VARIABLE="block_C_drainer_732" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_833_U" SOURCE="" VARIABLE="block_C_drainer_833" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_934_U" SOURCE="" VARIABLE="block_C_drainer_934" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1035_U" SOURCE="" VARIABLE="block_C_drainer_1035" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1136_U" SOURCE="" VARIABLE="block_C_drainer_1136" MODULE="dataflow_in_loop_VITIS_LOOP_158_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln264_fu_474_p2" SOURCE="bert_layer.cpp:264" VARIABLE="icmp_ln264" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_1_fu_480_p2" SOURCE="bert_layer.cpp:264" VARIABLE="add_ln264_1" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_538_p2" SOURCE="bert_layer.cpp:264" VARIABLE="add_ln264" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln265_fu_489_p2" SOURCE="bert_layer.cpp:265" VARIABLE="icmp_ln265" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln264_fu_495_p3" SOURCE="bert_layer.cpp:264" VARIABLE="select_ln264" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v152_V_fu_551_p13" SOURCE="bert_layer.cpp:264" VARIABLE="select_ln264_1" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U5478" SOURCE="bert_layer.cpp:267" VARIABLE="v152_V" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_519_p2" SOURCE="bert_layer.cpp:265" VARIABLE="add_ln265" MODULE="Bert_layer_Pipeline_l_scale_outp_i12_l_j12" LOOP="l_scale_outp_i12_l_j12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln287_fu_636_p2" SOURCE="bert_layer.cpp:287" VARIABLE="icmp_ln287" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_1_fu_642_p2" SOURCE="bert_layer.cpp:287" VARIABLE="add_ln287_1" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_712_p2" SOURCE="bert_layer.cpp:287" VARIABLE="add_ln287" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln288_fu_651_p2" SOURCE="bert_layer.cpp:288" VARIABLE="icmp_ln288" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_fu_657_p3" SOURCE="bert_layer.cpp:287" VARIABLE="select_ln287" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_1_fu_718_p3" SOURCE="bert_layer.cpp:287" VARIABLE="select_ln287_1" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5505" SOURCE="bert_layer.cpp:290" VARIABLE="v161" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5506" SOURCE="bert_layer.cpp:291" VARIABLE="v162" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_fu_693_p2" SOURCE="bert_layer.cpp:288" VARIABLE="add_ln288" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13" LOOP="l_S_i_j_0_i13_l_j13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln309_fu_54_p2" SOURCE="bert_layer.cpp:309" VARIABLE="icmp_ln309" MODULE="Bert_layer_Pipeline_VITIS_LOOP_309_1" LOOP="VITIS_LOOP_309_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_60_p2" SOURCE="bert_layer.cpp:309" VARIABLE="add_ln309" MODULE="Bert_layer_Pipeline_VITIS_LOOP_309_1" LOOP="VITIS_LOOP_309_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln314_fu_54_p2" SOURCE="bert_layer.cpp:314" VARIABLE="icmp_ln314" MODULE="Bert_layer_Pipeline_VITIS_LOOP_314_2" LOOP="VITIS_LOOP_314_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln314_fu_60_p2" SOURCE="bert_layer.cpp:314" VARIABLE="add_ln314" MODULE="Bert_layer_Pipeline_VITIS_LOOP_314_2" LOOP="VITIS_LOOP_314_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln320_fu_320_p2" SOURCE="bert_layer.cpp:320" VARIABLE="icmp_ln320" MODULE="Bert_layer_Pipeline_l_j14" LOOP="l_j14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_326_p2" SOURCE="bert_layer.cpp:320" VARIABLE="add_ln320" MODULE="Bert_layer_Pipeline_l_j14" LOOP="l_j14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5547" SOURCE="bert_layer.cpp:322" VARIABLE="v175" MODULE="Bert_layer_Pipeline_l_j14" LOOP="l_j14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln320_1_fu_348_p2" SOURCE="bert_layer.cpp:320" VARIABLE="icmp_ln320_1" MODULE="Bert_layer_Pipeline_l_j14" LOOP="l_j14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln333_fu_109_p2" SOURCE="bert_layer.cpp:333" VARIABLE="icmp_ln333" MODULE="Bert_layer_Pipeline_l_mean_var_i15" LOOP="l_mean_var_i15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_115_p2" SOURCE="bert_layer.cpp:333" VARIABLE="add_ln333" MODULE="Bert_layer_Pipeline_l_mean_var_i15" LOOP="l_mean_var_i15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln348_fu_500_p2" SOURCE="bert_layer.cpp:348" VARIABLE="icmp_ln348" MODULE="Bert_layer_Pipeline_l_j15" LOOP="l_j15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_506_p2" SOURCE="bert_layer.cpp:348" VARIABLE="add_ln348" MODULE="Bert_layer_Pipeline_l_j15" LOOP="l_j15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5577" SOURCE="bert_layer.cpp:351" VARIABLE="v194" MODULE="Bert_layer_Pipeline_l_j15" LOOP="l_j15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln23_fu_628_p2" SOURCE="bert_layer.cpp:23" VARIABLE="icmp_ln23" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_634_p2" SOURCE="bert_layer.cpp:23" VARIABLE="add_ln23_1" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_646_p2" SOURCE="bert_layer.cpp:23" VARIABLE="add_ln23" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_652_p2" SOURCE="bert_layer.cpp:24" VARIABLE="icmp_ln24" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_658_p3" SOURCE="bert_layer.cpp:23" VARIABLE="select_ln23" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5608" SOURCE="bert_layer.cpp:23" VARIABLE="v6_mid1" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5609" SOURCE="bert_layer.cpp:23" VARIABLE="v" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_1_fu_726_p3" SOURCE="bert_layer.cpp:23" VARIABLE="select_ln23_1" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_2_fu_734_p3" SOURCE="bert_layer.cpp:23" VARIABLE="select_ln23_2" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U5610" SOURCE="bert_layer.cpp:26" VARIABLE="v5" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_837_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_851_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_861_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_889_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_32_fu_895_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_32" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_923_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_930_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_2" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_935_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_758_p2" SOURCE="bert_layer.cpp:24" VARIABLE="add_ln24" MODULE="float_to_int8_1" LOOP="l_scale_outp_i_l_j" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln382_fu_285_p2" SOURCE="bert_layer.cpp:382" VARIABLE="icmp_ln382" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_1_fu_291_p2" SOURCE="bert_layer.cpp:382" VARIABLE="add_ln382_1" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_303_p2" SOURCE="bert_layer.cpp:382" VARIABLE="add_ln382" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln383_fu_309_p2" SOURCE="bert_layer.cpp:383" VARIABLE="icmp_ln383" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln382_fu_315_p3" SOURCE="bert_layer.cpp:382" VARIABLE="select_ln382" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln382_1_fu_323_p3" SOURCE="bert_layer.cpp:382" VARIABLE="select_ln382_1" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln383_fu_336_p2" SOURCE="bert_layer.cpp:383" VARIABLE="add_ln383" MODULE="Bert_layer_Pipeline_l_bias_i17_l_j16" LOOP="l_bias_i17_l_j16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln210_fu_658_p2" SOURCE="gemm_systolic_array.cpp:210" VARIABLE="icmp_ln210" MODULE="init_block_AB_proc44_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_664_p2" SOURCE="gemm_systolic_array.cpp:210" VARIABLE="add_ln210" MODULE="init_block_AB_proc44_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_690_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="add_ln174" MODULE="init_block_AB_proc44_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln174_fu_383_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="sub_ln174" MODULE="init_block_AB_proc44" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_456_p2" SOURCE="systolic_array.cpp:45" VARIABLE="icmp_ln45" MODULE="systolic_array_k_768_2_Loop_data_load_proc21" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_9_fu_462_p2" SOURCE="systolic_array.cpp:45" VARIABLE="k_9" MODULE="systolic_array_k_768_2_Loop_data_load_proc21" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_147" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_584_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_584" MODULE="PE_8_4_147" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5818" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_147" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5818" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_147" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5818" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_147" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_148" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_583_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_583" MODULE="PE_8_4_148" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5823" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_148" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5823" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_148" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5823" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_148" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_149" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_582_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_582" MODULE="PE_8_4_149" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5828" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_149" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5828" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_149" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5828" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_149" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_150" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_580_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_580" MODULE="PE_8_4_150" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5833" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_150" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5833" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_150" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5833" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_150" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_151" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_579_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_579" MODULE="PE_8_4_151" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5838" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_151" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5838" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_151" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5838" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_151" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_152" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_578_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_578" MODULE="PE_8_4_152" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5843" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_152" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5843" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_152" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5843" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_152" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_153" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_577_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_577" MODULE="PE_8_4_153" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5848" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_153" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5848" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_153" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5848" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_153" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_154" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_576_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_576" MODULE="PE_8_4_154" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5853" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_154" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5853" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_154" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5853" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_154" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_155" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_575_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_575" MODULE="PE_8_4_155" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5858" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_155" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5858" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_155" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5858" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_155" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_156" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_574_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_574" MODULE="PE_8_4_156" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5863" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_156" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5863" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_156" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5863" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_156" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_157" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_573_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_573" MODULE="PE_8_4_157" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5868" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_157" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5868" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_157" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5868" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_157" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_158" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_572_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_572" MODULE="PE_8_4_158" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5873" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_158" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5873" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_158" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5873" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_158" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_159" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_571_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_571" MODULE="PE_8_4_159" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5878" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_159" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5878" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_159" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5878" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_159" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_160" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_569_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_569" MODULE="PE_8_4_160" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5883" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_160" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5883" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_160" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5883" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_160" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_161" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_568_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_568" MODULE="PE_8_4_161" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5888" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_161" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5888" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_161" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5888" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_161" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_162" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_567_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_567" MODULE="PE_8_4_162" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5893" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_162" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5893" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_162" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5893" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_162" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_163" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_566_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_566" MODULE="PE_8_4_163" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5898" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_163" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5898" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_163" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5898" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_163" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_164" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_565_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_565" MODULE="PE_8_4_164" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5903" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_164" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5903" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_164" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5903" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_164" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_165" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_564_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_564" MODULE="PE_8_4_165" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5908" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_165" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5908" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_165" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5908" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_165" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_166" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_563_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_563" MODULE="PE_8_4_166" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5913" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_166" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5913" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_166" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5913" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_166" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_167" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_562_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_562" MODULE="PE_8_4_167" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5918" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_167" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5918" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_167" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5918" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_167" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_168" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_561_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_561" MODULE="PE_8_4_168" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5923" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_168" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5923" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_168" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5923" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_168" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_169" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_560_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_560" MODULE="PE_8_4_169" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5928" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_169" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5928" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_169" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5928" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_169" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_170" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_558_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_558" MODULE="PE_8_4_170" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5933" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_170" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5933" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_170" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5933" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_170" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_171" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_557_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_557" MODULE="PE_8_4_171" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5938" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_171" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5938" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_171" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5938" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_171" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_172" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_556_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_556" MODULE="PE_8_4_172" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5943" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_172" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5943" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_172" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5943" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_172" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_173" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_555_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_555" MODULE="PE_8_4_173" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5948" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_173" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5948" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_173" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5948" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_173" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_174" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_554_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_554" MODULE="PE_8_4_174" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5953" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_174" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5953" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_174" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5953" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_174" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_175" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_553_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_553" MODULE="PE_8_4_175" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5958" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_175" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5958" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_175" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5958" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_175" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_176" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_552_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_552" MODULE="PE_8_4_176" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5963" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_176" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5963" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_176" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5963" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_176" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_177" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_551_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_551" MODULE="PE_8_4_177" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5968" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_177" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5968" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_177" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5968" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_177" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_178" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_550_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_550" MODULE="PE_8_4_178" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5973" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_178" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5973" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_178" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5973" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_178" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_179" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_549_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_549" MODULE="PE_8_4_179" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5978" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_179" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5978" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_179" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5978" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_179" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_180" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_547_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_547" MODULE="PE_8_4_180" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5983" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_180" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5983" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_180" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5983" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_180" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_181" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_546_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_546" MODULE="PE_8_4_181" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5988" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_181" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5988" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_181" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5988" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_181" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_182" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_545_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_545" MODULE="PE_8_4_182" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5993" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_182" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5993" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_182" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5993" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_182" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_183" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_544_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_544" MODULE="PE_8_4_183" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5998" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_183" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5998" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_183" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U5998" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_183" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_184" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_543_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_543" MODULE="PE_8_4_184" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6003" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_184" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6003" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_184" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6003" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_184" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_185" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_542_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_542" MODULE="PE_8_4_185" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6008" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_185" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6008" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_185" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6008" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_185" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_186" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_541_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_541" MODULE="PE_8_4_186" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6013" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_186" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6013" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_186" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6013" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_186" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_187" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_540_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_540" MODULE="PE_8_4_187" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6018" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_187" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6018" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_187" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6018" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_187" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_188" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_539_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_539" MODULE="PE_8_4_188" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6023" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_188" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6023" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_188" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6023" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_188" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_189" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_538_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_538" MODULE="PE_8_4_189" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6028" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_189" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6028" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_189" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6028" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_189" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_190" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_536_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_536" MODULE="PE_8_4_190" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6033" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_190" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6033" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_190" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6033" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_190" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_191" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_535_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_535" MODULE="PE_8_4_191" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6038" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_191" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6038" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_191" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6038" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_191" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_192" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_534_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_534" MODULE="PE_8_4_192" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6043" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_192" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6043" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_192" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6043" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_192" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_193" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_533_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_533" MODULE="PE_8_4_193" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6048" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_193" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6048" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_193" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6048" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_193" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_194" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_532_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_532" MODULE="PE_8_4_194" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6053" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_194" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6053" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_194" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6053" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_194" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_195" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_531_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_531" MODULE="PE_8_4_195" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6058" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_195" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6058" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_195" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6058" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_195" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_196" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_530_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_530" MODULE="PE_8_4_196" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6063" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_196" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6063" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_196" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6063" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_196" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_197" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_529_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_529" MODULE="PE_8_4_197" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6068" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_197" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6068" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_197" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6068" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_197" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_198" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_528_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_528" MODULE="PE_8_4_198" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6073" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_198" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6073" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_198" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6073" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_198" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_199" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_527_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_527" MODULE="PE_8_4_199" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6078" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_199" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6078" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_199" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6078" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_199" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_200" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_525_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_525" MODULE="PE_8_4_200" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6083" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_200" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6083" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_200" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6083" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_200" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_201" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_524_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_524" MODULE="PE_8_4_201" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6088" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_201" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6088" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_201" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6088" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_201" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_202" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_523_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_523" MODULE="PE_8_4_202" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6093" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_202" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6093" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_202" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6093" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_202" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_203" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_522_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_522" MODULE="PE_8_4_203" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6098" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_203" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6098" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_203" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6098" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_203" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_204" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_521_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_521" MODULE="PE_8_4_204" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6103" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_204" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6103" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_204" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6103" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_204" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_205" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_520_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_520" MODULE="PE_8_4_205" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6108" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_205" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6108" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_205" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6108" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_205" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_206" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_519_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_519" MODULE="PE_8_4_206" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6113" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_206" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6113" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_206" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6113" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_206" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_207" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_518_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_518" MODULE="PE_8_4_207" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6118" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_207" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6118" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_207" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6118" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_207" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_208" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_517_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_517" MODULE="PE_8_4_208" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6123" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_208" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6123" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_208" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6123" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_208" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_209" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_516_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_516" MODULE="PE_8_4_209" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6128" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_209" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6128" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_209" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6128" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_209" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_210" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_514_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_514" MODULE="PE_8_4_210" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6133" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_210" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6133" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_210" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6133" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_210" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_211" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_513_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_513" MODULE="PE_8_4_211" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6138" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_211" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6138" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_211" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6138" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_211" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_212" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_512_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_512" MODULE="PE_8_4_212" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6143" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_212" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6143" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_212" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6143" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_212" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_213" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_511_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_511" MODULE="PE_8_4_213" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6148" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_213" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6148" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_213" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6148" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_213" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_214" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_510_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_510" MODULE="PE_8_4_214" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6153" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_214" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6153" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_214" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6153" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_214" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_215" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_509_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_509" MODULE="PE_8_4_215" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6158" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_215" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6158" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_215" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6158" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_215" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_216" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_508_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_508" MODULE="PE_8_4_216" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6163" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_216" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6163" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_216" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6163" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_216" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_217" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_507_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_507" MODULE="PE_8_4_217" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6168" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_217" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6168" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_217" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6168" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_217" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_218" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_506_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_506" MODULE="PE_8_4_218" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6173" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_218" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6173" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_218" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6173" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_218" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_219" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_505_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_505" MODULE="PE_8_4_219" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6178" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_219" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6178" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_219" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6178" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_219" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_220" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_503_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_503" MODULE="PE_8_4_220" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6183" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_220" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6183" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_220" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6183" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_220" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_221" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_502_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_502" MODULE="PE_8_4_221" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6188" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_221" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6188" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_221" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6188" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_221" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_222" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_501_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_501" MODULE="PE_8_4_222" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6193" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_222" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6193" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_222" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6193" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_222" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_223" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_500_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_500" MODULE="PE_8_4_223" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6198" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_223" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6198" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_223" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6198" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_223" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_224" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_499_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_499" MODULE="PE_8_4_224" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6203" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_224" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6203" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_224" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6203" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_224" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_225" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_498_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_498" MODULE="PE_8_4_225" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6208" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_225" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6208" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_225" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6208" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_225" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_226" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_497_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_497" MODULE="PE_8_4_226" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_226" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_226" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_226" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_227" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_496_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_496" MODULE="PE_8_4_227" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6218" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_227" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6218" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_227" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6218" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_227" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_228" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_495_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_495" MODULE="PE_8_4_228" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6223" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_228" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6223" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_228" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6223" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_228" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_229" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_494_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_494" MODULE="PE_8_4_229" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6228" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_229" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6228" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_229" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6228" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_229" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_230" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_492_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_492" MODULE="PE_8_4_230" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6233" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_230" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6233" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_230" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6233" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_230" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_231" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_491_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_491" MODULE="PE_8_4_231" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6238" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_231" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6238" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_231" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6238" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_231" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_232" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_490_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_490" MODULE="PE_8_4_232" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6243" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_232" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6243" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_232" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6243" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_232" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_233" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_489_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_489" MODULE="PE_8_4_233" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6248" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_233" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6248" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_233" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6248" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_233" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_234" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_488_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_488" MODULE="PE_8_4_234" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6253" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_234" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6253" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_234" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6253" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_234" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_235" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_487_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_487" MODULE="PE_8_4_235" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6258" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_235" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6258" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_235" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6258" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_235" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_236" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_486_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_486" MODULE="PE_8_4_236" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6263" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_236" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6263" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_236" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6263" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_236" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_237" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_485_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_485" MODULE="PE_8_4_237" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6268" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_237" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6268" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_237" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6268" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_237" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_238" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_484_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_484" MODULE="PE_8_4_238" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6273" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_238" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6273" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_238" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6273" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_238" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_239" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_483_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_483" MODULE="PE_8_4_239" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6278" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_239" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6278" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_239" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6278" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_239" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_240" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_481_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_481" MODULE="PE_8_4_240" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6283" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_240" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6283" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_240" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6283" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_240" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_241" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_480_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_480" MODULE="PE_8_4_241" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6288" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_241" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6288" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_241" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6288" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_241" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_242" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_479_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_479" MODULE="PE_8_4_242" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6293" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_242" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6293" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_242" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6293" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_242" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_243" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_478_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_478" MODULE="PE_8_4_243" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6298" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_243" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6298" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_243" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6298" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_243" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_244" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_477_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_477" MODULE="PE_8_4_244" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6303" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_244" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6303" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_244" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6303" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_244" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_245" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_476_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_476" MODULE="PE_8_4_245" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6308" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_245" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6308" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_245" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6308" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_245" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_246" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_475_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_475" MODULE="PE_8_4_246" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6313" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_246" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6313" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_246" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6313" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_246" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_247" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_474_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_474" MODULE="PE_8_4_247" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6318" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_247" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6318" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_247" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6318" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_247" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_248" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_473_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_473" MODULE="PE_8_4_248" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6323" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_248" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6323" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_248" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6323" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_248" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_249" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_472_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_472" MODULE="PE_8_4_249" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6328" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_249" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6328" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_249" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6328" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_249" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_250" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_470_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_470" MODULE="PE_8_4_250" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_250" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_250" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_250" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_251" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_469_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_469" MODULE="PE_8_4_251" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_251" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_251" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_251" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_252" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_468_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_468" MODULE="PE_8_4_252" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_252" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_252" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_252" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_253" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_467_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_467" MODULE="PE_8_4_253" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6348" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_253" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6348" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_253" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6348" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_253" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_254" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_466_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_466" MODULE="PE_8_4_254" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6353" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_254" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6353" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_254" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6353" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_254" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_255" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_465_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_465" MODULE="PE_8_4_255" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6358" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_255" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6358" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_255" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6358" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_255" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_256" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_464_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_464" MODULE="PE_8_4_256" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6363" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_256" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6363" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_256" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6363" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_256" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_257" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_463_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_463" MODULE="PE_8_4_257" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6368" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_257" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6368" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_257" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6368" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_257" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_258" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_462_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_462" MODULE="PE_8_4_258" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6373" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_258" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6373" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_258" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6373" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_258" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_259" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_461_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_461" MODULE="PE_8_4_259" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_259" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_259" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_259" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_260" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_459_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_459" MODULE="PE_8_4_260" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_260" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_260" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_260" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_261" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_458_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_458" MODULE="PE_8_4_261" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_261" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_261" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_261" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_262" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_457_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_457" MODULE="PE_8_4_262" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_262" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_262" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_262" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_263" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_456_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_456" MODULE="PE_8_4_263" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_263" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_263" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_263" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_264" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_455_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_455" MODULE="PE_8_4_264" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_264" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_264" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_264" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_265" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_454_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_454" MODULE="PE_8_4_265" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_265" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_265" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_265" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_266" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_453_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_453" MODULE="PE_8_4_266" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_266" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_266" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_266" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_267" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_452_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_452" MODULE="PE_8_4_267" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_267" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_267" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_267" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_268" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_451_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_451" MODULE="PE_8_4_268" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_268" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_268" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_268" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_269" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_450_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_450" MODULE="PE_8_4_269" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_269" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_269" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_269" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_270" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_448_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_448" MODULE="PE_8_4_270" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_270" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_270" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_270" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_271" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_447_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_447" MODULE="PE_8_4_271" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_271" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_271" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_271" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_272" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_446_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_446" MODULE="PE_8_4_272" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6443" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_272" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6443" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_272" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6443" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_272" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_273" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_445_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_445" MODULE="PE_8_4_273" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6448" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_273" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6448" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_273" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6448" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_273" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_274" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_444_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_444" MODULE="PE_8_4_274" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6453" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_274" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6453" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_274" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6453" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_274" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_275" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_443_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_443" MODULE="PE_8_4_275" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6458" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_275" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6458" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_275" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6458" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_275" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_276" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_442_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_442" MODULE="PE_8_4_276" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6463" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_276" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6463" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_276" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6463" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_276" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_277" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_441_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_441" MODULE="PE_8_4_277" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6468" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_277" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6468" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_277" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6468" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_277" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_278" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_440_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_440" MODULE="PE_8_4_278" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6473" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_278" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6473" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_278" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6473" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_278" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_279" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_439_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_439" MODULE="PE_8_4_279" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6478" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_279" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6478" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_279" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6478" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_279" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_280" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_437_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_437" MODULE="PE_8_4_280" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6483" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_280" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6483" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_280" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6483" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_280" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_281" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_436_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_436" MODULE="PE_8_4_281" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6488" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_281" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6488" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_281" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6488" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_281" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_282" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_435_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_435" MODULE="PE_8_4_282" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6493" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_282" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6493" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_282" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6493" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_282" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_283" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_434_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_434" MODULE="PE_8_4_283" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6498" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_283" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6498" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_283" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6498" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_283" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_284" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_433_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_433" MODULE="PE_8_4_284" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6503" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_284" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6503" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_284" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6503" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_284" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_285" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_432_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_432" MODULE="PE_8_4_285" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6508" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_285" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6508" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_285" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6508" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_285" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_286" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_431_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_431" MODULE="PE_8_4_286" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6513" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_286" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6513" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_286" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6513" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_286" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_287" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_430_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_430" MODULE="PE_8_4_287" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6518" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_287" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6518" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_287" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6518" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_287" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_288" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_429_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_429" MODULE="PE_8_4_288" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6523" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_288" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6523" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_288" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6523" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_288" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_289" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_428_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_428" MODULE="PE_8_4_289" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6528" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_289" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6528" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_289" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6528" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_289" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_290" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_426_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_426" MODULE="PE_8_4_290" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6533" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_290" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6533" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_290" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U6533" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_290" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_236_p2" SOURCE="systolic_array.cpp:63" VARIABLE="icmp_ln63" MODULE="systolic_array_k_768_2_Loop_data_drain_AB_proc22" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_11_fu_242_p2" SOURCE="systolic_array.cpp:63" VARIABLE="k_11" MODULE="systolic_array_k_768_2_Loop_data_drain_AB_proc22" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln73_fu_1306_p2" SOURCE="systolic_array.cpp:73" VARIABLE="icmp_ln73" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1312_p2" SOURCE="systolic_array.cpp:73" VARIABLE="add_ln73" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6706" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6707" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_23_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6708" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_24_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6709" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_25_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6710" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_26_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6711" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_27_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6712" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_28_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6713" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_29_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6714" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_30_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6715" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_31_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6716" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_32_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U6717" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_33_i" MODULE="systolic_array_k_768_2_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_0_U" SOURCE="" VARIABLE="A_fifo_0_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_1_U" SOURCE="" VARIABLE="A_fifo_0_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_2_U" SOURCE="" VARIABLE="A_fifo_0_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_3_U" SOURCE="" VARIABLE="A_fifo_0_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_4_U" SOURCE="" VARIABLE="A_fifo_0_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_5_U" SOURCE="" VARIABLE="A_fifo_0_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_6_U" SOURCE="" VARIABLE="A_fifo_0_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_7_U" SOURCE="" VARIABLE="A_fifo_0_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_8_U" SOURCE="" VARIABLE="A_fifo_0_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_9_U" SOURCE="" VARIABLE="A_fifo_0_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_10_U" SOURCE="" VARIABLE="A_fifo_0_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_11_U" SOURCE="" VARIABLE="A_fifo_0_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_12_U" SOURCE="" VARIABLE="A_fifo_0_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_0_U" SOURCE="" VARIABLE="A_fifo_1_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_1_U" SOURCE="" VARIABLE="A_fifo_1_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_2_U" SOURCE="" VARIABLE="A_fifo_1_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_3_U" SOURCE="" VARIABLE="A_fifo_1_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_4_U" SOURCE="" VARIABLE="A_fifo_1_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_5_U" SOURCE="" VARIABLE="A_fifo_1_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_6_U" SOURCE="" VARIABLE="A_fifo_1_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_7_U" SOURCE="" VARIABLE="A_fifo_1_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_8_U" SOURCE="" VARIABLE="A_fifo_1_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_9_U" SOURCE="" VARIABLE="A_fifo_1_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_10_U" SOURCE="" VARIABLE="A_fifo_1_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_11_U" SOURCE="" VARIABLE="A_fifo_1_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_12_U" SOURCE="" VARIABLE="A_fifo_1_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_0_U" SOURCE="" VARIABLE="A_fifo_2_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_1_U" SOURCE="" VARIABLE="A_fifo_2_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_2_U" SOURCE="" VARIABLE="A_fifo_2_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_3_U" SOURCE="" VARIABLE="A_fifo_2_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_4_U" SOURCE="" VARIABLE="A_fifo_2_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_5_U" SOURCE="" VARIABLE="A_fifo_2_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_6_U" SOURCE="" VARIABLE="A_fifo_2_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_7_U" SOURCE="" VARIABLE="A_fifo_2_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_8_U" SOURCE="" VARIABLE="A_fifo_2_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_9_U" SOURCE="" VARIABLE="A_fifo_2_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_10_U" SOURCE="" VARIABLE="A_fifo_2_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_11_U" SOURCE="" VARIABLE="A_fifo_2_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_12_U" SOURCE="" VARIABLE="A_fifo_2_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_0_U" SOURCE="" VARIABLE="A_fifo_3_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_1_U" SOURCE="" VARIABLE="A_fifo_3_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_2_U" SOURCE="" VARIABLE="A_fifo_3_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_3_U" SOURCE="" VARIABLE="A_fifo_3_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_4_U" SOURCE="" VARIABLE="A_fifo_3_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_5_U" SOURCE="" VARIABLE="A_fifo_3_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_6_U" SOURCE="" VARIABLE="A_fifo_3_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_7_U" SOURCE="" VARIABLE="A_fifo_3_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_8_U" SOURCE="" VARIABLE="A_fifo_3_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_9_U" SOURCE="" VARIABLE="A_fifo_3_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_10_U" SOURCE="" VARIABLE="A_fifo_3_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_11_U" SOURCE="" VARIABLE="A_fifo_3_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_12_U" SOURCE="" VARIABLE="A_fifo_3_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_0_U" SOURCE="" VARIABLE="A_fifo_4_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_1_U" SOURCE="" VARIABLE="A_fifo_4_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_2_U" SOURCE="" VARIABLE="A_fifo_4_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_3_U" SOURCE="" VARIABLE="A_fifo_4_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_4_U" SOURCE="" VARIABLE="A_fifo_4_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_5_U" SOURCE="" VARIABLE="A_fifo_4_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_6_U" SOURCE="" VARIABLE="A_fifo_4_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_7_U" SOURCE="" VARIABLE="A_fifo_4_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_8_U" SOURCE="" VARIABLE="A_fifo_4_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_9_U" SOURCE="" VARIABLE="A_fifo_4_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_10_U" SOURCE="" VARIABLE="A_fifo_4_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_11_U" SOURCE="" VARIABLE="A_fifo_4_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_12_U" SOURCE="" VARIABLE="A_fifo_4_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_0_U" SOURCE="" VARIABLE="A_fifo_5_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_1_U" SOURCE="" VARIABLE="A_fifo_5_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_2_U" SOURCE="" VARIABLE="A_fifo_5_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_3_U" SOURCE="" VARIABLE="A_fifo_5_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_4_U" SOURCE="" VARIABLE="A_fifo_5_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_5_U" SOURCE="" VARIABLE="A_fifo_5_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_6_U" SOURCE="" VARIABLE="A_fifo_5_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_7_U" SOURCE="" VARIABLE="A_fifo_5_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_8_U" SOURCE="" VARIABLE="A_fifo_5_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_9_U" SOURCE="" VARIABLE="A_fifo_5_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_10_U" SOURCE="" VARIABLE="A_fifo_5_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_11_U" SOURCE="" VARIABLE="A_fifo_5_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_12_U" SOURCE="" VARIABLE="A_fifo_5_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_0_U" SOURCE="" VARIABLE="A_fifo_6_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_1_U" SOURCE="" VARIABLE="A_fifo_6_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_2_U" SOURCE="" VARIABLE="A_fifo_6_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_3_U" SOURCE="" VARIABLE="A_fifo_6_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_4_U" SOURCE="" VARIABLE="A_fifo_6_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_5_U" SOURCE="" VARIABLE="A_fifo_6_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_6_U" SOURCE="" VARIABLE="A_fifo_6_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_7_U" SOURCE="" VARIABLE="A_fifo_6_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_8_U" SOURCE="" VARIABLE="A_fifo_6_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_9_U" SOURCE="" VARIABLE="A_fifo_6_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_10_U" SOURCE="" VARIABLE="A_fifo_6_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_11_U" SOURCE="" VARIABLE="A_fifo_6_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_12_U" SOURCE="" VARIABLE="A_fifo_6_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_0_U" SOURCE="" VARIABLE="A_fifo_7_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_1_U" SOURCE="" VARIABLE="A_fifo_7_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_2_U" SOURCE="" VARIABLE="A_fifo_7_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_3_U" SOURCE="" VARIABLE="A_fifo_7_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_4_U" SOURCE="" VARIABLE="A_fifo_7_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_5_U" SOURCE="" VARIABLE="A_fifo_7_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_6_U" SOURCE="" VARIABLE="A_fifo_7_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_7_U" SOURCE="" VARIABLE="A_fifo_7_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_8_U" SOURCE="" VARIABLE="A_fifo_7_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_9_U" SOURCE="" VARIABLE="A_fifo_7_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_10_U" SOURCE="" VARIABLE="A_fifo_7_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_11_U" SOURCE="" VARIABLE="A_fifo_7_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_12_U" SOURCE="" VARIABLE="A_fifo_7_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_0_U" SOURCE="" VARIABLE="A_fifo_8_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_1_U" SOURCE="" VARIABLE="A_fifo_8_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_2_U" SOURCE="" VARIABLE="A_fifo_8_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_3_U" SOURCE="" VARIABLE="A_fifo_8_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_4_U" SOURCE="" VARIABLE="A_fifo_8_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_5_U" SOURCE="" VARIABLE="A_fifo_8_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_6_U" SOURCE="" VARIABLE="A_fifo_8_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_7_U" SOURCE="" VARIABLE="A_fifo_8_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_8_U" SOURCE="" VARIABLE="A_fifo_8_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_9_U" SOURCE="" VARIABLE="A_fifo_8_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_10_U" SOURCE="" VARIABLE="A_fifo_8_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_11_U" SOURCE="" VARIABLE="A_fifo_8_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_12_U" SOURCE="" VARIABLE="A_fifo_8_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_0_U" SOURCE="" VARIABLE="A_fifo_9_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_1_U" SOURCE="" VARIABLE="A_fifo_9_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_2_U" SOURCE="" VARIABLE="A_fifo_9_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_3_U" SOURCE="" VARIABLE="A_fifo_9_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_4_U" SOURCE="" VARIABLE="A_fifo_9_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_5_U" SOURCE="" VARIABLE="A_fifo_9_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_6_U" SOURCE="" VARIABLE="A_fifo_9_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_7_U" SOURCE="" VARIABLE="A_fifo_9_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_8_U" SOURCE="" VARIABLE="A_fifo_9_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_9_U" SOURCE="" VARIABLE="A_fifo_9_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_10_U" SOURCE="" VARIABLE="A_fifo_9_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_11_U" SOURCE="" VARIABLE="A_fifo_9_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_12_U" SOURCE="" VARIABLE="A_fifo_9_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_0_U" SOURCE="" VARIABLE="A_fifo_10_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_1_U" SOURCE="" VARIABLE="A_fifo_10_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_2_U" SOURCE="" VARIABLE="A_fifo_10_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_3_U" SOURCE="" VARIABLE="A_fifo_10_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_4_U" SOURCE="" VARIABLE="A_fifo_10_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_5_U" SOURCE="" VARIABLE="A_fifo_10_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_6_U" SOURCE="" VARIABLE="A_fifo_10_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_7_U" SOURCE="" VARIABLE="A_fifo_10_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_8_U" SOURCE="" VARIABLE="A_fifo_10_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_9_U" SOURCE="" VARIABLE="A_fifo_10_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_10_U" SOURCE="" VARIABLE="A_fifo_10_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_11_U" SOURCE="" VARIABLE="A_fifo_10_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_12_U" SOURCE="" VARIABLE="A_fifo_10_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_0_U" SOURCE="" VARIABLE="A_fifo_11_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_1_U" SOURCE="" VARIABLE="A_fifo_11_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_2_U" SOURCE="" VARIABLE="A_fifo_11_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_3_U" SOURCE="" VARIABLE="A_fifo_11_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_4_U" SOURCE="" VARIABLE="A_fifo_11_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_5_U" SOURCE="" VARIABLE="A_fifo_11_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_6_U" SOURCE="" VARIABLE="A_fifo_11_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_7_U" SOURCE="" VARIABLE="A_fifo_11_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_8_U" SOURCE="" VARIABLE="A_fifo_11_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_9_U" SOURCE="" VARIABLE="A_fifo_11_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_10_U" SOURCE="" VARIABLE="A_fifo_11_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_11_U" SOURCE="" VARIABLE="A_fifo_11_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_12_U" SOURCE="" VARIABLE="A_fifo_11_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_0_U" SOURCE="" VARIABLE="B_fifo_0_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_1_U" SOURCE="" VARIABLE="B_fifo_0_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_2_U" SOURCE="" VARIABLE="B_fifo_0_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_3_U" SOURCE="" VARIABLE="B_fifo_0_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_4_U" SOURCE="" VARIABLE="B_fifo_0_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_5_U" SOURCE="" VARIABLE="B_fifo_0_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_6_U" SOURCE="" VARIABLE="B_fifo_0_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_7_U" SOURCE="" VARIABLE="B_fifo_0_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_8_U" SOURCE="" VARIABLE="B_fifo_0_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_9_U" SOURCE="" VARIABLE="B_fifo_0_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_10_U" SOURCE="" VARIABLE="B_fifo_0_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_11_U" SOURCE="" VARIABLE="B_fifo_0_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_12_U" SOURCE="" VARIABLE="B_fifo_0_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_0_U" SOURCE="" VARIABLE="B_fifo_1_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_1_U" SOURCE="" VARIABLE="B_fifo_1_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_2_U" SOURCE="" VARIABLE="B_fifo_1_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_3_U" SOURCE="" VARIABLE="B_fifo_1_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_4_U" SOURCE="" VARIABLE="B_fifo_1_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_5_U" SOURCE="" VARIABLE="B_fifo_1_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_6_U" SOURCE="" VARIABLE="B_fifo_1_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_7_U" SOURCE="" VARIABLE="B_fifo_1_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_8_U" SOURCE="" VARIABLE="B_fifo_1_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_9_U" SOURCE="" VARIABLE="B_fifo_1_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_10_U" SOURCE="" VARIABLE="B_fifo_1_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_11_U" SOURCE="" VARIABLE="B_fifo_1_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_12_U" SOURCE="" VARIABLE="B_fifo_1_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_0_U" SOURCE="" VARIABLE="B_fifo_2_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_1_U" SOURCE="" VARIABLE="B_fifo_2_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_2_U" SOURCE="" VARIABLE="B_fifo_2_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_3_U" SOURCE="" VARIABLE="B_fifo_2_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_4_U" SOURCE="" VARIABLE="B_fifo_2_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_5_U" SOURCE="" VARIABLE="B_fifo_2_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_6_U" SOURCE="" VARIABLE="B_fifo_2_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_7_U" SOURCE="" VARIABLE="B_fifo_2_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_8_U" SOURCE="" VARIABLE="B_fifo_2_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_9_U" SOURCE="" VARIABLE="B_fifo_2_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_10_U" SOURCE="" VARIABLE="B_fifo_2_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_11_U" SOURCE="" VARIABLE="B_fifo_2_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_12_U" SOURCE="" VARIABLE="B_fifo_2_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_0_U" SOURCE="" VARIABLE="B_fifo_3_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_1_U" SOURCE="" VARIABLE="B_fifo_3_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_2_U" SOURCE="" VARIABLE="B_fifo_3_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_3_U" SOURCE="" VARIABLE="B_fifo_3_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_4_U" SOURCE="" VARIABLE="B_fifo_3_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_5_U" SOURCE="" VARIABLE="B_fifo_3_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_6_U" SOURCE="" VARIABLE="B_fifo_3_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_7_U" SOURCE="" VARIABLE="B_fifo_3_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_8_U" SOURCE="" VARIABLE="B_fifo_3_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_9_U" SOURCE="" VARIABLE="B_fifo_3_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_10_U" SOURCE="" VARIABLE="B_fifo_3_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_11_U" SOURCE="" VARIABLE="B_fifo_3_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_12_U" SOURCE="" VARIABLE="B_fifo_3_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_0_U" SOURCE="" VARIABLE="B_fifo_4_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_1_U" SOURCE="" VARIABLE="B_fifo_4_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_2_U" SOURCE="" VARIABLE="B_fifo_4_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_3_U" SOURCE="" VARIABLE="B_fifo_4_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_4_U" SOURCE="" VARIABLE="B_fifo_4_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_5_U" SOURCE="" VARIABLE="B_fifo_4_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_6_U" SOURCE="" VARIABLE="B_fifo_4_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_7_U" SOURCE="" VARIABLE="B_fifo_4_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_8_U" SOURCE="" VARIABLE="B_fifo_4_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_9_U" SOURCE="" VARIABLE="B_fifo_4_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_10_U" SOURCE="" VARIABLE="B_fifo_4_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_11_U" SOURCE="" VARIABLE="B_fifo_4_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_12_U" SOURCE="" VARIABLE="B_fifo_4_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_0_U" SOURCE="" VARIABLE="B_fifo_5_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_1_U" SOURCE="" VARIABLE="B_fifo_5_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_2_U" SOURCE="" VARIABLE="B_fifo_5_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_3_U" SOURCE="" VARIABLE="B_fifo_5_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_4_U" SOURCE="" VARIABLE="B_fifo_5_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_5_U" SOURCE="" VARIABLE="B_fifo_5_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_6_U" SOURCE="" VARIABLE="B_fifo_5_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_7_U" SOURCE="" VARIABLE="B_fifo_5_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_8_U" SOURCE="" VARIABLE="B_fifo_5_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_9_U" SOURCE="" VARIABLE="B_fifo_5_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_10_U" SOURCE="" VARIABLE="B_fifo_5_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_11_U" SOURCE="" VARIABLE="B_fifo_5_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_12_U" SOURCE="" VARIABLE="B_fifo_5_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_0_U" SOURCE="" VARIABLE="B_fifo_6_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_1_U" SOURCE="" VARIABLE="B_fifo_6_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_2_U" SOURCE="" VARIABLE="B_fifo_6_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_3_U" SOURCE="" VARIABLE="B_fifo_6_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_4_U" SOURCE="" VARIABLE="B_fifo_6_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_5_U" SOURCE="" VARIABLE="B_fifo_6_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_6_U" SOURCE="" VARIABLE="B_fifo_6_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_7_U" SOURCE="" VARIABLE="B_fifo_6_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_8_U" SOURCE="" VARIABLE="B_fifo_6_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_9_U" SOURCE="" VARIABLE="B_fifo_6_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_10_U" SOURCE="" VARIABLE="B_fifo_6_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_11_U" SOURCE="" VARIABLE="B_fifo_6_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_12_U" SOURCE="" VARIABLE="B_fifo_6_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_0_U" SOURCE="" VARIABLE="B_fifo_7_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_1_U" SOURCE="" VARIABLE="B_fifo_7_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_2_U" SOURCE="" VARIABLE="B_fifo_7_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_3_U" SOURCE="" VARIABLE="B_fifo_7_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_4_U" SOURCE="" VARIABLE="B_fifo_7_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_5_U" SOURCE="" VARIABLE="B_fifo_7_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_6_U" SOURCE="" VARIABLE="B_fifo_7_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_7_U" SOURCE="" VARIABLE="B_fifo_7_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_8_U" SOURCE="" VARIABLE="B_fifo_7_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_9_U" SOURCE="" VARIABLE="B_fifo_7_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_10_U" SOURCE="" VARIABLE="B_fifo_7_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_11_U" SOURCE="" VARIABLE="B_fifo_7_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_12_U" SOURCE="" VARIABLE="B_fifo_7_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_0_U" SOURCE="" VARIABLE="B_fifo_8_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_1_U" SOURCE="" VARIABLE="B_fifo_8_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_2_U" SOURCE="" VARIABLE="B_fifo_8_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_3_U" SOURCE="" VARIABLE="B_fifo_8_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_4_U" SOURCE="" VARIABLE="B_fifo_8_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_5_U" SOURCE="" VARIABLE="B_fifo_8_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_6_U" SOURCE="" VARIABLE="B_fifo_8_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_7_U" SOURCE="" VARIABLE="B_fifo_8_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_8_U" SOURCE="" VARIABLE="B_fifo_8_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_9_U" SOURCE="" VARIABLE="B_fifo_8_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_10_U" SOURCE="" VARIABLE="B_fifo_8_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_11_U" SOURCE="" VARIABLE="B_fifo_8_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_12_U" SOURCE="" VARIABLE="B_fifo_8_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_0_U" SOURCE="" VARIABLE="B_fifo_9_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_1_U" SOURCE="" VARIABLE="B_fifo_9_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_2_U" SOURCE="" VARIABLE="B_fifo_9_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_3_U" SOURCE="" VARIABLE="B_fifo_9_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_4_U" SOURCE="" VARIABLE="B_fifo_9_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_5_U" SOURCE="" VARIABLE="B_fifo_9_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_6_U" SOURCE="" VARIABLE="B_fifo_9_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_7_U" SOURCE="" VARIABLE="B_fifo_9_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_8_U" SOURCE="" VARIABLE="B_fifo_9_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_9_U" SOURCE="" VARIABLE="B_fifo_9_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_10_U" SOURCE="" VARIABLE="B_fifo_9_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_11_U" SOURCE="" VARIABLE="B_fifo_9_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_12_U" SOURCE="" VARIABLE="B_fifo_9_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_0_U" SOURCE="" VARIABLE="B_fifo_10_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_1_U" SOURCE="" VARIABLE="B_fifo_10_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_2_U" SOURCE="" VARIABLE="B_fifo_10_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_3_U" SOURCE="" VARIABLE="B_fifo_10_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_4_U" SOURCE="" VARIABLE="B_fifo_10_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_5_U" SOURCE="" VARIABLE="B_fifo_10_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_6_U" SOURCE="" VARIABLE="B_fifo_10_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_7_U" SOURCE="" VARIABLE="B_fifo_10_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_8_U" SOURCE="" VARIABLE="B_fifo_10_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_9_U" SOURCE="" VARIABLE="B_fifo_10_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_10_U" SOURCE="" VARIABLE="B_fifo_10_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_11_U" SOURCE="" VARIABLE="B_fifo_10_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_12_U" SOURCE="" VARIABLE="B_fifo_10_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_0_U" SOURCE="" VARIABLE="B_fifo_11_0" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_1_U" SOURCE="" VARIABLE="B_fifo_11_1" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_2_U" SOURCE="" VARIABLE="B_fifo_11_2" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_3_U" SOURCE="" VARIABLE="B_fifo_11_3" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_4_U" SOURCE="" VARIABLE="B_fifo_11_4" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_5_U" SOURCE="" VARIABLE="B_fifo_11_5" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_6_U" SOURCE="" VARIABLE="B_fifo_11_6" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_7_U" SOURCE="" VARIABLE="B_fifo_11_7" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_8_U" SOURCE="" VARIABLE="B_fifo_11_8" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_9_U" SOURCE="" VARIABLE="B_fifo_11_9" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_10_U" SOURCE="" VARIABLE="B_fifo_11_10" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_11_U" SOURCE="" VARIABLE="B_fifo_11_11" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_12_U" SOURCE="" VARIABLE="B_fifo_11_12" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_144_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_144" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_145_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_145" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_146_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_146" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_147_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_147" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_148_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_148" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_149_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_149" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_150_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_150" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_151_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_151" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_152_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_152" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_153_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_153" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_154_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_154" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_155_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_155" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_156_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_156" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_157_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_157" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_158_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_158" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_159_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_159" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_160_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_160" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_161_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_161" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_162_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_162" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_163_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_163" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_164_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_164" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_165_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_165" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_166_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_166" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_167_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_167" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_168_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_168" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_169_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_169" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_170_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_170" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_171_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_171" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_172_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_172" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_173_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_173" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_174_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_174" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_175_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_175" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_176_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_176" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_177_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_177" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_178_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_178" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_179_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_179" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_180_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_180" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_181_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_181" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_182_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_182" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_183_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_183" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_184_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_184" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_185_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_185" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_186_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_186" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_187_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_187" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_188_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_188" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_189_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_189" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_190_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_190" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_191_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_191" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_192_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_192" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_193_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_193" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_194_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_194" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_195_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_195" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_196_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_196" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_197_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_197" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_198_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_198" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_199_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_199" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_200_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_200" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_201_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_201" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_202_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_202" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_203_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_203" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_204_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_204" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_205_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_205" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_206_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_206" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_207_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_207" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_208_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_208" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_209_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_209" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_210_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_210" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_211_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_211" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_212_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_212" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_213_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_213" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_214_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_214" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_215_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_215" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_216_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_216" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_217_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_217" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_218_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_218" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_219_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_219" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_220_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_220" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_221_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_221" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_222_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_222" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_223_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_223" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_224_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_224" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_225_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_225" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_226_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_226" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_227_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_227" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_228_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_228" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_229_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_229" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_230_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_230" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_231_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_231" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_232_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_232" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_233_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_233" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_234_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_234" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_235_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_235" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_236_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_236" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_237_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_237" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_238_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_238" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_239_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_239" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_240_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_240" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_241_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_241" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_242_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_242" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_243_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_243" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_244_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_244" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_245_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_245" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_246_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_246" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_247_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_247" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_248_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_248" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_249_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_249" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_250_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_250" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_251_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_251" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_252_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_252" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_253_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_253" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_254_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_254" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_255_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_255" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_256_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_256" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_257_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_257" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_258_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_258" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_259_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_259" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_260_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_260" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_261_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_261" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_262_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_262" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_263_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_263" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_264_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_264" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_265_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_265" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_266_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_266" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_267_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_267" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_268_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_268" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_269_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_269" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_270_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_270" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_271_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_271" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_272_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_272" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_273_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_273" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_274_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_274" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_275_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_275" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_276_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_276" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_277_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_277" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_278_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_278" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_279_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_279" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_280_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_280" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_281_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_281" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_282_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_282" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_283_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_283" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_284_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_284" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_285_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_285" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_286_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_286" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_144_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_144_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_145_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_145_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_146_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_146_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_147_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_147_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_148_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_148_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_149_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_149_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_150_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_150_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_151_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_151_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_152_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_152_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_153_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_153_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_154_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_154_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_155_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_155_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_156_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_156_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_157_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_157_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_158_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_158_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_159_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_159_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_160_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_160_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_161_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_161_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_162_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_162_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_163_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_163_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_164_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_164_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_165_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_165_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_166_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_166_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_167_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_167_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_168_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_168_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_169_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_169_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_170_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_170_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_171_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_171_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_172_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_172_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_173_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_173_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_174_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_174_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_175_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_175_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_176_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_176_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_177_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_177_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_178_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_178_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_179_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_179_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_180_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_180_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_181_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_181_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_182_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_182_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_183_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_183_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_184_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_184_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_185_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_185_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_186_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_186_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_187_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_187_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_188_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_188_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_189_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_189_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_190_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_190_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_191_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_191_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_192_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_192_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_193_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_193_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_194_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_194_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_195_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_195_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_196_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_196_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_197_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_197_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_198_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_198_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_199_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_199_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_200_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_200_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_201_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_201_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_202_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_202_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_203_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_203_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_204_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_204_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_205_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_205_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_206_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_206_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_207_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_207_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_208_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_208_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_209_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_209_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_210_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_210_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_211_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_211_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_212_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_212_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_213_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_213_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_214_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_214_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_215_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_215_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_216_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_216_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_217_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_217_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_218_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_218_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_219_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_219_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_220_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_220_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_221_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_221_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_222_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_222_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_223_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_223_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_224_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_224_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_225_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_225_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_226_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_226_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_227_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_227_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_228_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_228_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_229_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_229_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_230_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_230_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_231_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_231_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_232_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_232_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_233_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_233_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_234_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_234_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_235_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_235_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_236_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_236_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_237_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_237_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_238_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_238_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_239_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_239_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_240_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_240_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_241_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_241_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_242_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_242_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_243_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_243_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_244_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_244_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_245_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_245_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_246_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_246_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_247_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_247_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_248_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_248_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_249_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_249_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_250_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_250_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_251_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_251_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_252_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_252_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_253_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_253_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_254_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_254_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_255_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_255_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_256_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_256_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_257_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_257_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_258_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_258_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_259_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_259_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_260_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_260_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_261_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_261_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_262_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_262_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_263_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_263_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_264_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_264_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_265_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_265_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_266_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_266_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_267_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_267_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_268_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_268_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_269_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_269_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_270_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_270_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_271_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_271_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_272_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_272_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_273_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_273_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_274_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_274_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_275_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_275_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_276_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_276_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_277_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_277_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_278_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_278_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_279_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_279_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_280_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_280_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_281_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_281_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_282_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_282_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_283_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_283_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_284_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_284_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_285_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_285_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_286_load_loc_channel_U" SOURCE="systolic_array.cpp:59" VARIABLE="C_V_286_load_loc_channel" MODULE="systolic_array_k_768_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc45_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc45" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc46_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc46" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc47_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc47" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc48_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc48" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc49_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc49" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc50" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc51_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc51" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc52_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc52" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc53_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc53" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc54_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc54" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_81_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="icmp_ln225" MODULE="VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_87_p2" SOURCE="gemm_systolic_array.cpp:225" VARIABLE="add_ln225" MODULE="VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_97_p2" SOURCE="gemm_systolic_array.cpp:227" VARIABLE="add_ln227" MODULE="VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_225_4_proc55_Pipeline_VITIS_LOOP_225_4" LOOP="VITIS_LOOP_225_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_225_4_proc55" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c11_U" SOURCE="" VARIABLE="jj_c11" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c10_U" SOURCE="" VARIABLE="jj_c10" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c9_U" SOURCE="" VARIABLE="jj_c9" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c8_U" SOURCE="" VARIABLE="jj_c8" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c7_U" SOURCE="" VARIABLE="jj_c7" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c6_U" SOURCE="" VARIABLE="jj_c6" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c5_U" SOURCE="" VARIABLE="jj_c5" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c4_U" SOURCE="" VARIABLE="jj_c4" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c3_U" SOURCE="" VARIABLE="jj_c3" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c2_U" SOURCE="" VARIABLE="jj_c2" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c1_U" SOURCE="" VARIABLE="jj_c1" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c_U" SOURCE="" VARIABLE="jj_c" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_01_U" SOURCE="" VARIABLE="block_A_loader_01" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_12_U" SOURCE="" VARIABLE="block_A_loader_12" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_23_U" SOURCE="" VARIABLE="block_A_loader_23" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_34_U" SOURCE="" VARIABLE="block_A_loader_34" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_45_U" SOURCE="" VARIABLE="block_A_loader_45" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_56_U" SOURCE="" VARIABLE="block_A_loader_56" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_67_U" SOURCE="" VARIABLE="block_A_loader_67" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_78_U" SOURCE="" VARIABLE="block_A_loader_78" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_89_U" SOURCE="" VARIABLE="block_A_loader_89" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_910_U" SOURCE="" VARIABLE="block_A_loader_910" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1011_U" SOURCE="" VARIABLE="block_A_loader_1011" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1112_U" SOURCE="" VARIABLE="block_A_loader_1112" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_013_U" SOURCE="" VARIABLE="block_B_loader_013" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_114_U" SOURCE="" VARIABLE="block_B_loader_114" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_215_U" SOURCE="" VARIABLE="block_B_loader_215" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_316_U" SOURCE="" VARIABLE="block_B_loader_316" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_417_U" SOURCE="" VARIABLE="block_B_loader_417" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_518_U" SOURCE="" VARIABLE="block_B_loader_518" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_619_U" SOURCE="" VARIABLE="block_B_loader_619" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_720_U" SOURCE="" VARIABLE="block_B_loader_720" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_821_U" SOURCE="" VARIABLE="block_B_loader_821" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_922_U" SOURCE="" VARIABLE="block_B_loader_922" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1023_U" SOURCE="" VARIABLE="block_B_loader_1023" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1124_U" SOURCE="" VARIABLE="block_B_loader_1124" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_025_U" SOURCE="" VARIABLE="block_C_drainer_025" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_126_U" SOURCE="" VARIABLE="block_C_drainer_126" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_227_U" SOURCE="" VARIABLE="block_C_drainer_227" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_328_U" SOURCE="" VARIABLE="block_C_drainer_328" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_429_U" SOURCE="" VARIABLE="block_C_drainer_429" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_530_U" SOURCE="" VARIABLE="block_C_drainer_530" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_631_U" SOURCE="" VARIABLE="block_C_drainer_631" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_732_U" SOURCE="" VARIABLE="block_C_drainer_732" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_833_U" SOURCE="" VARIABLE="block_C_drainer_833" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_934_U" SOURCE="" VARIABLE="block_C_drainer_934" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1035_U" SOURCE="" VARIABLE="block_C_drainer_1035" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1136_U" SOURCE="" VARIABLE="block_C_drainer_1136" MODULE="dataflow_in_loop_VITIS_LOOP_205_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln393_fu_474_p2" SOURCE="bert_layer.cpp:393" VARIABLE="icmp_ln393" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_1_fu_480_p2" SOURCE="bert_layer.cpp:393" VARIABLE="add_ln393_1" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_538_p2" SOURCE="bert_layer.cpp:393" VARIABLE="add_ln393" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln394_fu_489_p2" SOURCE="bert_layer.cpp:394" VARIABLE="icmp_ln394" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln393_fu_495_p3" SOURCE="bert_layer.cpp:393" VARIABLE="select_ln393" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v227_V_fu_551_p13" SOURCE="bert_layer.cpp:393" VARIABLE="select_ln393_1" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U7851" SOURCE="bert_layer.cpp:396" VARIABLE="v227_V" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_519_p2" SOURCE="bert_layer.cpp:394" VARIABLE="add_ln394" MODULE="Bert_layer_Pipeline_l_scale_outp_i19_l_j18" LOOP="l_scale_outp_i19_l_j18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_636_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" VARIABLE="b_exp" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln369_fu_642_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369" VARIABLE="icmp_ln369" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_600_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_1_fu_648_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369" VARIABLE="x_is_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln970_fu_653_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_ref.h:970" VARIABLE="xor_ln970" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_p1_fu_658_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370" VARIABLE="x_is_p1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_1_fu_664_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1023_fu_669_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1023" VARIABLE="xor_ln1023" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_674_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="x_is_NaN" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="x_is_0_fu_680_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="x_is_0" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_704_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="x_is_inf" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_fu_708_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="or_ln386" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_fu_713_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="xor_ln386" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_neg_fu_719_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" VARIABLE="x_is_neg" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln407_fu_685_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407" VARIABLE="or_ln407" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln407_fu_2131_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407" VARIABLE="select_ln407" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_691_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515" VARIABLE="b_exp_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_754_p0" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513" VARIABLE="b_frac_V_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="b_exp_2_fu_697_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513" VARIABLE="b_exp_2" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_5_1_U7885" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="Elog2_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_5_1_U7877" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838" VARIABLE="mul_ln838" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1488_fu_865_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="select_ln1488" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_23_fu_883_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_23" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_5_1_U7878" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_22" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_2_fu_892_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_2" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_24_fu_966_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_24" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_73ns_79_5_1_U7879" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_23" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_4_fu_983_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_4" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_25_fu_1047_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_25" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_5_1_U7880" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_24" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_6_fu_1064_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_6" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_26_fu_1138_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_26" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_92ns_98_5_1_U7881" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_25" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_8_fu_1155_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_8" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_27_fu_1225_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_27" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_87ns_93_5_1_U7882" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_26" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_10_fu_1242_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_10" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_28_fu_1312_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_28" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_82ns_88_5_1_U7883" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_27" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_12_fu_1329_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_12" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_29_fu_1416_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_29" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_77ns_83_5_1_U7884" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_28" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_14_fu_1433_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V_14" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_fu_1533_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1502_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_2_fu_1541_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_2" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_3_fu_1547_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_3" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1508_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_4" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_5_fu_1556_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_5" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="log_sum_V_1_fu_1595_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="log_sum_V_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_80_2_1_U7886" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_29" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1576_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" VARIABLE="ret_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1347_fu_1603_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="add_ln1347" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_1619_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_15" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_54ns_130_5_1_U7887" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="m_frac_l_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="9" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_55ns_130_5_1_U7888" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="r_V_30" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="9" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U7893" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_31" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U7893" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_30" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1003_fu_1737_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1003" VARIABLE="icmp_ln1003" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_1743_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" VARIABLE="ret_V_17" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1002_fu_1749_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1002" VARIABLE="select_ln1002" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ret_V_31_fu_1757_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1002" VARIABLE="ret_V_31" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U7889" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_15" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_1784_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="m_diff_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_32_fu_1859_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_32" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U7890" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_17" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1906_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_7" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_1915_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="exp_Z2P_m_1_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U7891" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_19" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1983_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_9" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_1992_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="exp_Z1P_m_1_l_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_fu_2030_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_34" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U7892" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_22_fu_2073_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_22" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_6_fu_2079_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="add_ln1347_6" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_7_fu_2085_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="add_ln1347_7" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_2099_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" VARIABLE="r_exp_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_V_2_fu_2104_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651" VARIABLE="r_exp_V_2" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1654_fu_1702_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1654" VARIABLE="icmp_ln1654" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_fu_2121_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="icmp_ln1035" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln657_fu_2159_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" VARIABLE="or_ln657" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln182_fu_2163_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_ref.h:182" VARIABLE="xor_ln182" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1039_fu_2168_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="icmp_ln1039" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_72_fu_2191_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651" VARIABLE="tmp_72" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_2198_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" VARIABLE="out_exp_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln407_fu_760_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407" VARIABLE="xor_ln407" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln371_fu_765_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371" VARIABLE="and_ln371" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln371_1_fu_770_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371" VARIABLE="and_ln371_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln371_fu_775_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371" VARIABLE="or_ln371" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln371_fu_779_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371" VARIABLE="xor_ln371" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_785_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="and_ln18" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_791_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="or_ln18" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_2212_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" VARIABLE="xor_ln18" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1019_fu_2217_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="and_ln1019" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1019_fu_2222_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="or_ln1019" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1019_fu_2226_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="xor_ln1019" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln657_fu_2232_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" VARIABLE="and_ln657" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln182_fu_2238_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_ref.h:182" VARIABLE="and_ln182" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln182_1_fu_2244_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_ref.h:182" VARIABLE="and_ln182_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln657_1_fu_2249_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" VARIABLE="or_ln657_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln657_fu_2255_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" VARIABLE="xor_ln657" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1039_fu_2261_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="and_ln1039" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1039_fu_2267_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="or_ln1039" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1039_fu_2273_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="select_ln1039" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1039_1_fu_2281_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="or_ln1039_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1039_1_fu_2287_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="select_ln1039_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1039_2_fu_795_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="or_ln1039_2" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1039_2_fu_2294_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="select_ln1039_2" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1039_3_fu_2302_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="or_ln1039_3" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1039_3_fu_2308_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="select_ln1039_3" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1039_4_fu_2315_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="select_ln1039_4" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407" VARIABLE="select_ln407_1" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" MODULE="pow_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_285_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_6_fu_291_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019_6" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1023_fu_907_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1023" VARIABLE="xor_ln1023" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_912_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" VARIABLE="x_is_NaN" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln970_fu_917_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_ref.h:970" VARIABLE="xor_ln970" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln211_fu_922_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211" VARIABLE="and_ln211" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="x_is_pinf_fu_927_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211" VARIABLE="x_is_pinf" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln214_fu_932_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214" VARIABLE="or_ln214" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln214_fu_938_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214" VARIABLE="select_ln214" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln214_1_fu_946_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214" VARIABLE="select_ln214_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_301_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" VARIABLE="m_exp" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_323_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="e_frac_V_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln253_fu_329_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253" VARIABLE="select_ln253" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_345_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_355_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="r_V_fu_387_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_36_fu_393_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_36" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_V_48_fu_399_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="r_V_48" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_38_fu_445_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_38" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="r_V_39_fu_450_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V_39" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U7928" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_49" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U7928" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_41" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1003_fu_505_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1003" VARIABLE="icmp_ln1003" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_511_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" VARIABLE="ret_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1002_fu_517_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1002" VARIABLE="select_ln1002" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ret_V_42_fu_525_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1002" VARIABLE="ret_V_42" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U7924" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_43" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_559_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="m_diff_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_43_fu_635_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_43" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U7925" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_45" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_682_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_691_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="exp_Z2P_m_1_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U7926" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_46" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_759_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="add_ln813_12" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_768_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="exp_Z1P_m_1_l_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_45_fu_806_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_45" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U7927" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" VARIABLE="r_V_50" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_40_fu_849_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="ret_V_40" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_8_fu_855_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="add_ln1347_8" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_9_fu_861_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" VARIABLE="add_ln1347_9" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_875_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" VARIABLE="r_exp_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_V_4_fu_880_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332" VARIABLE="r_exp_V_4" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln338_fu_363_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338" VARIABLE="icmp_ln338" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_fu_897_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="icmp_ln1035" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1523_fu_455_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1523" VARIABLE="select_ln1523" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1654_fu_470_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1654" VARIABLE="icmp_ln1654" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln338_fu_954_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338" VARIABLE="or_ln338" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln339_fu_965_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339" VARIABLE="select_ln339" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1039_fu_973_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1039" VARIABLE="icmp_ln1039" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_978_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" VARIABLE="out_exp_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_Result_32_fu_1001_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332" VARIABLE="p_Result_32" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln338_fu_1022_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338" VARIABLE="and_ln338" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln338_fu_1027_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338" VARIABLE="xor_ln338" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1035_fu_1032_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="and_ln1035" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1035_fu_1037_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="or_ln1035" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1019_fu_1043_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="xor_ln1019" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1035_1_fu_1048_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="and_ln1035_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1035_fu_1054_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="select_ln1035" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1019_fu_1062_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="select_ln1019" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln338_1_fu_1069_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338" VARIABLE="xor_ln338_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln338_1_fu_1075_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338" VARIABLE="and_ln338_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1035_1_fu_1080_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="or_ln1035_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1035_fu_1084_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="xor_ln1035" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1035_2_fu_1090_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="or_ln1035_2" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1035_2_fu_1096_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="and_ln1035_2" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1035_3_fu_1102_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="and_ln1035_3" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="select_ln1035_1" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" MODULE="exp_generic_double_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_195_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_fu_201_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="icmp_ln1035" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_3_fu_207_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019_3" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_4_fu_213_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019_4" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln75_fu_219_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75" VARIABLE="and_ln75" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_246_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80" VARIABLE="icmp_ln80" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_1_fu_225_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80" VARIABLE="icmp_ln80_1" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_252_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80" VARIABLE="or_ln80" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U7939" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80" VARIABLE="tmp_3" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_257_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80" VARIABLE="and_ln80" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_1_fu_263_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1035" VARIABLE="icmp_ln1035_1" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U7931" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84" VARIABLE="x" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U7932" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87" VARIABLE="x_1" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="x_3_fu_278_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83" VARIABLE="x_3" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_5_fu_298_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1019" VARIABLE="icmp_ln1019_5" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_304_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U7938" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11" VARIABLE="xd" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_U7940" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" VARIABLE="sub_i" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U7937" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" VARIABLE="conv6_i" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U7933" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" VARIABLE="add2" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fdiv" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U7936" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" VARIABLE="div" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U7934" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" VARIABLE="resultf_2" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_fu_314_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95" VARIABLE="xor_ln95" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fdiv" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U7936" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95" VARIABLE="resultf_1" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U7930" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" VARIABLE="add" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U7935" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" VARIABLE="resultf" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1023_fu_231_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:1023" VARIABLE="icmp_ln1023" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_325_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67" VARIABLE="select_ln67" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln112_fu_343_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112" VARIABLE="xor_ln112" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:108" VARIABLE="select_ln108" MODULE="generic_tanh_float_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln414_fu_631_p2" SOURCE="bert_layer.cpp:414" VARIABLE="icmp_ln414" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln414_1_fu_637_p2" SOURCE="bert_layer.cpp:414" VARIABLE="add_ln414_1" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln414_fu_695_p2" SOURCE="bert_layer.cpp:414" VARIABLE="add_ln414" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln415_fu_646_p2" SOURCE="bert_layer.cpp:415" VARIABLE="icmp_ln415" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln414_fu_652_p3" SOURCE="bert_layer.cpp:414" VARIABLE="select_ln414" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v236_fu_708_p13" SOURCE="bert_layer.cpp:414" VARIABLE="select_ln414_1" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U7963" SOURCE="bert_layer.cpp:418" VARIABLE="v236" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_x_U7959" SOURCE="bert_layer.cpp:420" VARIABLE="conv9_i" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U7961" SOURCE="bert_layer.cpp:420" VARIABLE="mul10_i" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="11" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_x_U7956" SOURCE="bert_layer.cpp:420" VARIABLE="v239" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_x_U7960" SOURCE="bert_layer.cpp:422" VARIABLE="conv12_i" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="6" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U7962" SOURCE="bert_layer.cpp:422" VARIABLE="mul13_i" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="11" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_x_U7957" SOURCE="bert_layer.cpp:422" VARIABLE="v241" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7954" SOURCE="bert_layer.cpp:427" VARIABLE="v246" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_780_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_794_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_804_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_832_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_54_fu_838_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_54" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_866_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_13_fu_873_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_13" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_878_p3" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_676_p2" SOURCE="bert_layer.cpp:415" VARIABLE="add_ln415" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19" LOOP="l_S_i_j_0_i20_l_j19" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln450_fu_285_p2" SOURCE="bert_layer.cpp:450" VARIABLE="icmp_ln450" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln450_1_fu_291_p2" SOURCE="bert_layer.cpp:450" VARIABLE="add_ln450_1" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln450_fu_303_p2" SOURCE="bert_layer.cpp:450" VARIABLE="add_ln450" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln451_fu_309_p2" SOURCE="bert_layer.cpp:451" VARIABLE="icmp_ln451" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln450_fu_315_p3" SOURCE="bert_layer.cpp:450" VARIABLE="select_ln450" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln450_1_fu_323_p3" SOURCE="bert_layer.cpp:450" VARIABLE="select_ln450_1" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_336_p2" SOURCE="bert_layer.cpp:451" VARIABLE="add_ln451" MODULE="Bert_layer_Pipeline_l_bias_i21_l_j20" LOOP="l_bias_i21_l_j20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln256_fu_658_p2" SOURCE="gemm_systolic_array.cpp:256" VARIABLE="icmp_ln256" MODULE="init_block_AB_proc56_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_664_p2" SOURCE="gemm_systolic_array.cpp:256" VARIABLE="add_ln256" MODULE="init_block_AB_proc56_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_690_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="add_ln174" MODULE="init_block_AB_proc56_Pipeline_init_block_AB" LOOP="init_block_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln174_fu_383_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="sub_ln174" MODULE="init_block_AB_proc56" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln96_fu_456_p2" SOURCE="systolic_array.cpp:96" VARIABLE="icmp_ln96" MODULE="systolic_array_k_3072_Loop_data_load_proc23" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_17_fu_462_p2" SOURCE="systolic_array.cpp:96" VARIABLE="k_17" MODULE="systolic_array_k_3072_Loop_data_load_proc23" LOOP="data_load" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_291" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_425_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_425" MODULE="PE_8_4_291" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8163" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_291" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8163" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_291" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8163" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_291" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_292" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_424_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_424" MODULE="PE_8_4_292" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8168" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_292" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8168" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_292" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8168" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_292" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_293" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_423_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_423" MODULE="PE_8_4_293" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8173" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_293" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8173" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_293" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8173" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_293" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_294" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_422_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_422" MODULE="PE_8_4_294" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8178" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_294" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8178" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_294" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8178" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_294" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_295" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_421_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_421" MODULE="PE_8_4_295" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8183" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_295" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8183" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_295" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8183" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_295" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_296" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_420_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_420" MODULE="PE_8_4_296" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8188" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_296" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8188" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_296" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8188" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_296" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_297" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_419_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_419" MODULE="PE_8_4_297" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8193" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_297" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8193" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_297" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8193" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_297" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_298" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_418_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_418" MODULE="PE_8_4_298" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8198" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_298" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8198" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_298" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8198" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_298" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_299" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_417_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_417" MODULE="PE_8_4_299" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8203" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_299" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8203" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_299" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8203" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_299" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_300" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_415_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_415" MODULE="PE_8_4_300" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8208" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_300" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8208" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_300" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8208" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_300" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_301" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_414_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_414" MODULE="PE_8_4_301" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_301" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_301" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8213" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_301" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_302" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_413_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_413" MODULE="PE_8_4_302" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8218" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_302" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8218" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_302" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8218" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_302" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_303" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_412_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_412" MODULE="PE_8_4_303" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8223" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_303" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8223" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_303" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8223" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_303" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_304" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_411_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_411" MODULE="PE_8_4_304" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8228" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_304" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8228" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_304" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8228" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_304" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_305" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_410_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_410" MODULE="PE_8_4_305" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8233" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_305" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8233" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_305" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8233" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_305" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_306" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_409_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_409" MODULE="PE_8_4_306" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8238" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_306" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8238" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_306" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8238" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_306" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_307" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_408_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_408" MODULE="PE_8_4_307" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8243" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_307" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8243" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_307" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8243" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_307" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_308" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_407_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_407" MODULE="PE_8_4_308" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8248" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_308" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8248" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_308" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8248" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_308" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_309" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_406_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_406" MODULE="PE_8_4_309" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8253" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_309" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8253" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_309" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8253" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_309" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_310" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_404_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_404" MODULE="PE_8_4_310" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8258" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_310" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8258" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_310" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8258" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_310" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_311" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_403_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_403" MODULE="PE_8_4_311" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8263" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_311" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8263" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_311" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8263" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_311" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_312" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_402_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_402" MODULE="PE_8_4_312" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8268" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_312" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8268" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_312" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8268" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_312" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_313" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_401_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_401" MODULE="PE_8_4_313" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8273" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_313" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8273" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_313" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8273" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_313" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_314" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_400_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_400" MODULE="PE_8_4_314" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8278" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_314" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8278" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_314" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8278" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_314" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_315" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_399_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_399" MODULE="PE_8_4_315" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8283" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_315" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8283" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_315" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8283" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_315" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_316" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_398_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_398" MODULE="PE_8_4_316" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8288" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_316" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8288" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_316" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8288" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_316" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_317" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_397_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_397" MODULE="PE_8_4_317" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8293" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_317" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8293" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_317" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8293" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_317" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_318" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_396_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_396" MODULE="PE_8_4_318" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8298" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_318" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8298" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_318" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8298" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_318" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_319" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_395_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_395" MODULE="PE_8_4_319" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8303" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_319" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8303" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_319" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8303" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_319" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_320" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_393_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_393" MODULE="PE_8_4_320" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8308" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_320" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8308" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_320" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8308" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_320" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_321" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_392_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_392" MODULE="PE_8_4_321" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8313" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_321" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8313" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_321" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8313" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_321" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_322" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_391_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_391" MODULE="PE_8_4_322" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8318" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_322" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8318" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_322" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8318" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_322" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_323" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_390_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_390" MODULE="PE_8_4_323" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8323" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_323" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8323" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_323" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8323" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_323" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_324" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_389_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_389" MODULE="PE_8_4_324" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8328" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_324" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8328" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_324" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8328" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_324" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_325" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_388_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_388" MODULE="PE_8_4_325" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_325" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_325" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8333" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_325" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_326" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_387_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_387" MODULE="PE_8_4_326" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_326" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_326" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8338" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_326" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_327" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_386_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_386" MODULE="PE_8_4_327" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_327" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_327" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8343" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_327" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_328" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_385_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_385" MODULE="PE_8_4_328" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8348" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_328" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8348" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_328" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8348" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_328" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_329" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_384_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_384" MODULE="PE_8_4_329" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8353" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_329" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8353" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_329" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8353" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_329" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_330" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_382_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_382" MODULE="PE_8_4_330" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8358" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_330" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8358" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_330" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8358" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_330" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_331" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_381_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_381" MODULE="PE_8_4_331" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8363" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_331" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8363" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_331" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8363" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_331" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_332" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_380_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_380" MODULE="PE_8_4_332" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8368" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_332" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8368" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_332" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8368" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_332" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_333" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_379_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_379" MODULE="PE_8_4_333" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8373" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_333" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8373" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_333" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8373" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_333" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_334" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_378_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_378" MODULE="PE_8_4_334" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_334" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_334" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8378" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_334" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_335" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_377_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_377" MODULE="PE_8_4_335" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_335" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_335" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8383" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_335" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_336" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_376_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_376" MODULE="PE_8_4_336" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_336" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_336" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8388" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_336" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_337" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_375_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_375" MODULE="PE_8_4_337" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_337" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_337" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8393" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_337" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_338" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_374_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_374" MODULE="PE_8_4_338" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_338" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_338" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8398" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_338" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_339" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_373_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_373" MODULE="PE_8_4_339" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_339" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_339" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8403" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_339" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_340" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_371_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_371" MODULE="PE_8_4_340" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_340" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_340" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8408" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_340" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_341" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_370_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_370" MODULE="PE_8_4_341" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_341" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_341" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8413" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_341" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_342" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_369_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_369" MODULE="PE_8_4_342" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_342" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_342" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8418" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_342" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_343" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_368_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_368" MODULE="PE_8_4_343" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_343" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_343" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8423" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_343" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_344" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_367_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_367" MODULE="PE_8_4_344" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_344" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_344" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8428" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_344" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_345" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_366_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_366" MODULE="PE_8_4_345" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_345" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_345" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8433" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_345" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_346" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_365_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_365" MODULE="PE_8_4_346" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_346" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_346" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8438" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_346" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_347" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_364_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_364" MODULE="PE_8_4_347" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8443" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_347" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8443" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_347" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8443" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_347" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_348" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_363_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_363" MODULE="PE_8_4_348" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8448" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_348" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8448" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_348" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8448" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_348" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_349" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_362_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_362" MODULE="PE_8_4_349" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8453" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_349" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8453" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_349" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8453" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_349" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_350" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_360_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_360" MODULE="PE_8_4_350" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8458" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_350" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8458" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_350" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8458" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_350" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_351" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_359_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_359" MODULE="PE_8_4_351" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8463" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_351" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8463" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_351" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8463" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_351" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_352" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_358_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_358" MODULE="PE_8_4_352" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8468" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_352" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8468" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_352" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8468" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_352" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_353" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_357_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_357" MODULE="PE_8_4_353" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8473" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_353" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8473" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_353" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8473" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_353" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_354" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_356_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_356" MODULE="PE_8_4_354" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8478" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_354" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8478" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_354" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8478" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_354" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_355" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_355_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_355" MODULE="PE_8_4_355" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8483" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_355" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8483" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_355" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8483" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_355" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_356" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_354_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_354" MODULE="PE_8_4_356" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8488" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_356" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8488" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_356" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8488" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_356" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_357" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_353_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_353" MODULE="PE_8_4_357" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8493" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_357" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8493" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_357" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8493" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_357" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_358" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_352_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_352" MODULE="PE_8_4_358" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8498" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_358" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8498" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_358" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8498" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_358" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_359" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_351_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_351" MODULE="PE_8_4_359" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8503" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_359" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8503" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_359" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8503" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_359" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_360" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_349_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_349" MODULE="PE_8_4_360" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8508" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_360" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8508" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_360" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8508" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_360" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_361" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_348_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_348" MODULE="PE_8_4_361" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8513" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_361" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8513" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_361" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8513" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_361" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_362" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_347_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_347" MODULE="PE_8_4_362" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8518" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_362" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8518" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_362" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8518" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_362" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_363" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_346_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_346" MODULE="PE_8_4_363" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8523" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_363" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8523" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_363" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8523" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_363" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_364" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_345_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_345" MODULE="PE_8_4_364" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8528" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_364" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8528" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_364" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8528" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_364" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_365" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_344_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_344" MODULE="PE_8_4_365" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8533" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_365" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8533" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_365" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8533" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_365" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_366" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_343_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_343" MODULE="PE_8_4_366" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8538" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_366" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8538" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_366" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8538" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_366" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_367" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_342_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_342" MODULE="PE_8_4_367" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8543" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_367" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8543" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_367" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8543" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_367" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_368" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_341_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_341" MODULE="PE_8_4_368" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8548" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_368" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8548" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_368" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8548" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_368" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_369" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_340_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_340" MODULE="PE_8_4_369" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8553" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_369" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8553" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_369" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8553" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_369" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_370" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_338_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_338" MODULE="PE_8_4_370" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8558" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_370" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8558" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_370" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8558" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_370" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_371" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_337_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_337" MODULE="PE_8_4_371" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8563" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_371" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8563" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_371" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8563" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_371" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_372" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_336_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_336" MODULE="PE_8_4_372" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8568" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_372" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8568" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_372" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8568" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_372" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_373" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_335_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_335" MODULE="PE_8_4_373" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8573" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_373" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8573" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_373" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8573" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_373" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_374" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_334_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_334" MODULE="PE_8_4_374" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8578" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_374" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8578" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_374" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8578" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_374" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_375" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_333_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_333" MODULE="PE_8_4_375" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8583" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_375" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8583" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_375" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8583" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_375" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_376" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_332_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_332" MODULE="PE_8_4_376" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8588" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_376" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8588" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_376" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8588" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_376" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_377" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_331_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_331" MODULE="PE_8_4_377" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8593" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_377" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8593" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_377" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8593" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_377" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_378" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_330_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_330" MODULE="PE_8_4_378" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8598" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_378" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8598" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_378" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8598" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_378" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_379" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_329_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_329" MODULE="PE_8_4_379" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8603" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_379" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8603" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_379" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8603" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_379" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_380" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_327_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_327" MODULE="PE_8_4_380" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8608" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_380" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8608" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_380" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8608" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_380" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_381" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_326_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_326" MODULE="PE_8_4_381" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8613" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_381" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8613" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_381" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8613" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_381" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_382" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_325_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_325" MODULE="PE_8_4_382" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8618" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_382" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8618" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_382" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8618" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_382" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_383" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_324_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_324" MODULE="PE_8_4_383" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8623" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_383" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8623" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_383" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8623" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_383" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_384" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_323_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_323" MODULE="PE_8_4_384" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8628" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_384" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8628" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_384" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8628" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_384" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_385" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_322_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_322" MODULE="PE_8_4_385" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8633" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_385" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8633" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_385" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8633" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_385" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_386" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_321_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_321" MODULE="PE_8_4_386" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8638" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_386" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8638" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_386" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8638" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_386" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_387" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_320_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_320" MODULE="PE_8_4_387" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8643" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_387" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8643" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_387" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8643" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_387" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_388" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_319_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_319" MODULE="PE_8_4_388" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8648" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_388" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8648" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_388" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8648" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_388" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_389" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_318_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_318" MODULE="PE_8_4_389" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8653" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_389" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8653" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_389" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8653" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_389" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_390" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_316_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_316" MODULE="PE_8_4_390" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8658" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_390" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8658" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_390" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8658" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_390" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_391" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_315_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_315" MODULE="PE_8_4_391" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8663" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_391" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8663" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_391" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8663" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_391" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_392" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_314_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_314" MODULE="PE_8_4_392" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8668" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_392" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8668" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_392" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8668" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_392" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_393" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_313_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_313" MODULE="PE_8_4_393" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8673" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_393" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8673" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_393" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8673" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_393" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_394" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_312_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_312" MODULE="PE_8_4_394" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8678" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_394" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8678" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_394" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8678" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_394" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_395" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_311_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_311" MODULE="PE_8_4_395" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8683" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_395" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8683" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_395" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8683" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_395" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_396" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_310_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_310" MODULE="PE_8_4_396" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8688" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_396" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8688" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_396" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8688" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_396" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_397" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_309_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_309" MODULE="PE_8_4_397" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8693" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_397" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8693" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_397" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8693" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_397" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_398" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_308_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_308" MODULE="PE_8_4_398" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8698" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_398" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8698" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_398" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8698" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_398" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_399" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_307_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_307" MODULE="PE_8_4_399" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8703" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_399" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8703" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_399" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8703" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_399" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_400" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_304_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_304" MODULE="PE_8_4_400" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8708" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_400" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8708" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_400" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8708" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_400" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_401" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_303_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_303" MODULE="PE_8_4_401" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8713" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_401" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8713" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_401" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8713" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_401" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_402" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_302_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_302" MODULE="PE_8_4_402" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8718" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_402" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8718" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_402" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8718" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_402" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_403" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_301_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_301" MODULE="PE_8_4_403" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8723" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_403" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8723" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_403" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8723" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_403" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_404" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_300_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_300" MODULE="PE_8_4_404" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8728" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_404" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8728" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_404" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8728" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_404" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_405" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_299_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_299" MODULE="PE_8_4_405" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8733" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_405" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8733" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_405" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8733" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_405" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_406" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_298_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_298" MODULE="PE_8_4_406" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8738" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_406" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8738" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_406" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8738" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_406" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_407" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_297_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_297" MODULE="PE_8_4_407" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8743" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_407" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8743" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_407" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8743" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_407" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_408" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_296_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_296" MODULE="PE_8_4_408" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8748" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_408" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8748" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_408" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8748" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_408" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_409" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_295_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_295" MODULE="PE_8_4_409" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8753" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_409" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8753" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_409" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8753" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_409" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_410" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_293_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_293" MODULE="PE_8_4_410" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8758" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_410" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8758" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_410" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8758" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_410" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_411" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_292_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_292" MODULE="PE_8_4_411" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8763" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_411" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8763" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_411" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8763" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_411" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_412" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_291_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_291" MODULE="PE_8_4_412" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8768" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_412" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8768" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_412" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8768" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_412" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_413" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_290_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_290" MODULE="PE_8_4_413" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8773" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_413" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8773" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_413" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8773" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_413" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_414" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_289_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_289" MODULE="PE_8_4_414" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8778" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_414" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8778" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_414" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8778" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_414" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_415" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_288_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_288" MODULE="PE_8_4_415" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8783" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_415" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8783" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_415" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8783" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_415" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_416" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_287_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_287" MODULE="PE_8_4_416" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8788" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_416" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8788" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_416" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8788" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_416" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_417" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_286_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_286" MODULE="PE_8_4_417" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8793" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_417" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8793" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_417" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8793" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_417" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_418" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_285_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_285" MODULE="PE_8_4_418" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8798" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_418" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8798" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_418" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8798" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_418" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_419" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_284_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_284" MODULE="PE_8_4_419" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8803" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_419" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8803" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_419" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8803" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_419" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_420" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_282_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_282" MODULE="PE_8_4_420" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8808" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_420" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8808" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_420" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8808" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_420" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_421" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_281_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_281" MODULE="PE_8_4_421" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8813" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_421" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8813" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_421" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8813" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_421" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_422" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_280_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_280" MODULE="PE_8_4_422" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8818" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_422" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8818" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_422" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8818" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_422" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_423" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_279_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_279" MODULE="PE_8_4_423" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8823" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_423" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8823" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_423" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8823" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_423" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_424" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_278_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_278" MODULE="PE_8_4_424" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8828" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_424" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8828" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_424" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8828" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_424" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_425" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_277_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_277" MODULE="PE_8_4_425" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8833" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_425" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8833" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_425" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8833" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_425" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_426" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_276_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_276" MODULE="PE_8_4_426" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8838" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_426" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8838" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_426" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8838" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_426" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_427" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_275_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_275" MODULE="PE_8_4_427" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8843" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_427" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8843" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_427" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8843" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_427" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_428" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_274_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_274" MODULE="PE_8_4_428" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8848" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_428" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8848" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_428" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8848" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_428" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_429" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_273_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_273" MODULE="PE_8_4_429" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8853" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_429" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8853" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_429" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8853" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_429" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_430" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_271_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_271" MODULE="PE_8_4_430" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8858" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_430" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8858" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_430" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8858" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_430" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_431" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_270_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_270" MODULE="PE_8_4_431" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8863" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_431" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8863" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_431" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8863" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_431" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_432" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_269_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_269" MODULE="PE_8_4_432" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8868" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_432" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8868" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_432" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8868" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_432" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_433" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_268_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_268" MODULE="PE_8_4_433" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8873" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_433" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8873" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_433" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8873" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_433" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_88_p2" SOURCE="systolic_array.cpp:7" VARIABLE="icmp_ln7" MODULE="PE_8_4_434" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_267_fu_94_p2" SOURCE="systolic_array.cpp:7" VARIABLE="k_267" MODULE="PE_8_4_434" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8878" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret_V" MODULE="PE_8_4_434" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8878" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="sext_ln886" MODULE="PE_8_4_434" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_24s_24_4_1_U8878" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="PE_8_4_434" LOOP="PE_LOOP" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln114_fu_236_p2" SOURCE="systolic_array.cpp:114" VARIABLE="icmp_ln114" MODULE="systolic_array_k_3072_Loop_data_drain_AB_proc24" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_19_fu_242_p2" SOURCE="systolic_array.cpp:114" VARIABLE="k_19" MODULE="systolic_array_k_3072_Loop_data_drain_AB_proc24" LOOP="data_drain_AB" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln124_fu_1306_p2" SOURCE="systolic_array.cpp:124" VARIABLE="icmp_ln124" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_1312_p2" SOURCE="systolic_array.cpp:124" VARIABLE="add_ln124" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9051" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9052" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_52_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9053" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_53_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9054" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_54_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9055" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_55_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9056" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_56_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9057" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_57_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9058" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_58_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9059" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_59_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9060" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_60_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9061" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_61_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U9062" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174" VARIABLE="tmp_62_i" MODULE="systolic_array_k_3072_Loop_data_drain_C_proc" LOOP="data_drain_C" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_0_U" SOURCE="" VARIABLE="A_fifo_0_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_1_U" SOURCE="" VARIABLE="A_fifo_0_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_2_U" SOURCE="" VARIABLE="A_fifo_0_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_3_U" SOURCE="" VARIABLE="A_fifo_0_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_4_U" SOURCE="" VARIABLE="A_fifo_0_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_5_U" SOURCE="" VARIABLE="A_fifo_0_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_6_U" SOURCE="" VARIABLE="A_fifo_0_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_7_U" SOURCE="" VARIABLE="A_fifo_0_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_8_U" SOURCE="" VARIABLE="A_fifo_0_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_9_U" SOURCE="" VARIABLE="A_fifo_0_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_10_U" SOURCE="" VARIABLE="A_fifo_0_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_11_U" SOURCE="" VARIABLE="A_fifo_0_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_0_12_U" SOURCE="" VARIABLE="A_fifo_0_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_0_U" SOURCE="" VARIABLE="A_fifo_1_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_1_U" SOURCE="" VARIABLE="A_fifo_1_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_2_U" SOURCE="" VARIABLE="A_fifo_1_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_3_U" SOURCE="" VARIABLE="A_fifo_1_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_4_U" SOURCE="" VARIABLE="A_fifo_1_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_5_U" SOURCE="" VARIABLE="A_fifo_1_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_6_U" SOURCE="" VARIABLE="A_fifo_1_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_7_U" SOURCE="" VARIABLE="A_fifo_1_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_8_U" SOURCE="" VARIABLE="A_fifo_1_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_9_U" SOURCE="" VARIABLE="A_fifo_1_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_10_U" SOURCE="" VARIABLE="A_fifo_1_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_11_U" SOURCE="" VARIABLE="A_fifo_1_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_1_12_U" SOURCE="" VARIABLE="A_fifo_1_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_0_U" SOURCE="" VARIABLE="A_fifo_2_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_1_U" SOURCE="" VARIABLE="A_fifo_2_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_2_U" SOURCE="" VARIABLE="A_fifo_2_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_3_U" SOURCE="" VARIABLE="A_fifo_2_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_4_U" SOURCE="" VARIABLE="A_fifo_2_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_5_U" SOURCE="" VARIABLE="A_fifo_2_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_6_U" SOURCE="" VARIABLE="A_fifo_2_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_7_U" SOURCE="" VARIABLE="A_fifo_2_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_8_U" SOURCE="" VARIABLE="A_fifo_2_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_9_U" SOURCE="" VARIABLE="A_fifo_2_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_10_U" SOURCE="" VARIABLE="A_fifo_2_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_11_U" SOURCE="" VARIABLE="A_fifo_2_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_2_12_U" SOURCE="" VARIABLE="A_fifo_2_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_0_U" SOURCE="" VARIABLE="A_fifo_3_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_1_U" SOURCE="" VARIABLE="A_fifo_3_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_2_U" SOURCE="" VARIABLE="A_fifo_3_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_3_U" SOURCE="" VARIABLE="A_fifo_3_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_4_U" SOURCE="" VARIABLE="A_fifo_3_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_5_U" SOURCE="" VARIABLE="A_fifo_3_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_6_U" SOURCE="" VARIABLE="A_fifo_3_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_7_U" SOURCE="" VARIABLE="A_fifo_3_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_8_U" SOURCE="" VARIABLE="A_fifo_3_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_9_U" SOURCE="" VARIABLE="A_fifo_3_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_10_U" SOURCE="" VARIABLE="A_fifo_3_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_11_U" SOURCE="" VARIABLE="A_fifo_3_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_3_12_U" SOURCE="" VARIABLE="A_fifo_3_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_0_U" SOURCE="" VARIABLE="A_fifo_4_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_1_U" SOURCE="" VARIABLE="A_fifo_4_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_2_U" SOURCE="" VARIABLE="A_fifo_4_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_3_U" SOURCE="" VARIABLE="A_fifo_4_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_4_U" SOURCE="" VARIABLE="A_fifo_4_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_5_U" SOURCE="" VARIABLE="A_fifo_4_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_6_U" SOURCE="" VARIABLE="A_fifo_4_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_7_U" SOURCE="" VARIABLE="A_fifo_4_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_8_U" SOURCE="" VARIABLE="A_fifo_4_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_9_U" SOURCE="" VARIABLE="A_fifo_4_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_10_U" SOURCE="" VARIABLE="A_fifo_4_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_11_U" SOURCE="" VARIABLE="A_fifo_4_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_4_12_U" SOURCE="" VARIABLE="A_fifo_4_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_0_U" SOURCE="" VARIABLE="A_fifo_5_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_1_U" SOURCE="" VARIABLE="A_fifo_5_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_2_U" SOURCE="" VARIABLE="A_fifo_5_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_3_U" SOURCE="" VARIABLE="A_fifo_5_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_4_U" SOURCE="" VARIABLE="A_fifo_5_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_5_U" SOURCE="" VARIABLE="A_fifo_5_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_6_U" SOURCE="" VARIABLE="A_fifo_5_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_7_U" SOURCE="" VARIABLE="A_fifo_5_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_8_U" SOURCE="" VARIABLE="A_fifo_5_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_9_U" SOURCE="" VARIABLE="A_fifo_5_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_10_U" SOURCE="" VARIABLE="A_fifo_5_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_11_U" SOURCE="" VARIABLE="A_fifo_5_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_5_12_U" SOURCE="" VARIABLE="A_fifo_5_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_0_U" SOURCE="" VARIABLE="A_fifo_6_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_1_U" SOURCE="" VARIABLE="A_fifo_6_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_2_U" SOURCE="" VARIABLE="A_fifo_6_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_3_U" SOURCE="" VARIABLE="A_fifo_6_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_4_U" SOURCE="" VARIABLE="A_fifo_6_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_5_U" SOURCE="" VARIABLE="A_fifo_6_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_6_U" SOURCE="" VARIABLE="A_fifo_6_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_7_U" SOURCE="" VARIABLE="A_fifo_6_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_8_U" SOURCE="" VARIABLE="A_fifo_6_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_9_U" SOURCE="" VARIABLE="A_fifo_6_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_10_U" SOURCE="" VARIABLE="A_fifo_6_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_11_U" SOURCE="" VARIABLE="A_fifo_6_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_6_12_U" SOURCE="" VARIABLE="A_fifo_6_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_0_U" SOURCE="" VARIABLE="A_fifo_7_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_1_U" SOURCE="" VARIABLE="A_fifo_7_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_2_U" SOURCE="" VARIABLE="A_fifo_7_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_3_U" SOURCE="" VARIABLE="A_fifo_7_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_4_U" SOURCE="" VARIABLE="A_fifo_7_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_5_U" SOURCE="" VARIABLE="A_fifo_7_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_6_U" SOURCE="" VARIABLE="A_fifo_7_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_7_U" SOURCE="" VARIABLE="A_fifo_7_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_8_U" SOURCE="" VARIABLE="A_fifo_7_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_9_U" SOURCE="" VARIABLE="A_fifo_7_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_10_U" SOURCE="" VARIABLE="A_fifo_7_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_11_U" SOURCE="" VARIABLE="A_fifo_7_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_7_12_U" SOURCE="" VARIABLE="A_fifo_7_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_0_U" SOURCE="" VARIABLE="A_fifo_8_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_1_U" SOURCE="" VARIABLE="A_fifo_8_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_2_U" SOURCE="" VARIABLE="A_fifo_8_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_3_U" SOURCE="" VARIABLE="A_fifo_8_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_4_U" SOURCE="" VARIABLE="A_fifo_8_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_5_U" SOURCE="" VARIABLE="A_fifo_8_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_6_U" SOURCE="" VARIABLE="A_fifo_8_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_7_U" SOURCE="" VARIABLE="A_fifo_8_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_8_U" SOURCE="" VARIABLE="A_fifo_8_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_9_U" SOURCE="" VARIABLE="A_fifo_8_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_10_U" SOURCE="" VARIABLE="A_fifo_8_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_11_U" SOURCE="" VARIABLE="A_fifo_8_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_8_12_U" SOURCE="" VARIABLE="A_fifo_8_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_0_U" SOURCE="" VARIABLE="A_fifo_9_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_1_U" SOURCE="" VARIABLE="A_fifo_9_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_2_U" SOURCE="" VARIABLE="A_fifo_9_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_3_U" SOURCE="" VARIABLE="A_fifo_9_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_4_U" SOURCE="" VARIABLE="A_fifo_9_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_5_U" SOURCE="" VARIABLE="A_fifo_9_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_6_U" SOURCE="" VARIABLE="A_fifo_9_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_7_U" SOURCE="" VARIABLE="A_fifo_9_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_8_U" SOURCE="" VARIABLE="A_fifo_9_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_9_U" SOURCE="" VARIABLE="A_fifo_9_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_10_U" SOURCE="" VARIABLE="A_fifo_9_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_11_U" SOURCE="" VARIABLE="A_fifo_9_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_9_12_U" SOURCE="" VARIABLE="A_fifo_9_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_0_U" SOURCE="" VARIABLE="A_fifo_10_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_1_U" SOURCE="" VARIABLE="A_fifo_10_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_2_U" SOURCE="" VARIABLE="A_fifo_10_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_3_U" SOURCE="" VARIABLE="A_fifo_10_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_4_U" SOURCE="" VARIABLE="A_fifo_10_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_5_U" SOURCE="" VARIABLE="A_fifo_10_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_6_U" SOURCE="" VARIABLE="A_fifo_10_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_7_U" SOURCE="" VARIABLE="A_fifo_10_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_8_U" SOURCE="" VARIABLE="A_fifo_10_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_9_U" SOURCE="" VARIABLE="A_fifo_10_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_10_U" SOURCE="" VARIABLE="A_fifo_10_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_11_U" SOURCE="" VARIABLE="A_fifo_10_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_10_12_U" SOURCE="" VARIABLE="A_fifo_10_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_0_U" SOURCE="" VARIABLE="A_fifo_11_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_1_U" SOURCE="" VARIABLE="A_fifo_11_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_2_U" SOURCE="" VARIABLE="A_fifo_11_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_3_U" SOURCE="" VARIABLE="A_fifo_11_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_4_U" SOURCE="" VARIABLE="A_fifo_11_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_5_U" SOURCE="" VARIABLE="A_fifo_11_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_6_U" SOURCE="" VARIABLE="A_fifo_11_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_7_U" SOURCE="" VARIABLE="A_fifo_11_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_8_U" SOURCE="" VARIABLE="A_fifo_11_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_9_U" SOURCE="" VARIABLE="A_fifo_11_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_10_U" SOURCE="" VARIABLE="A_fifo_11_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_11_U" SOURCE="" VARIABLE="A_fifo_11_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="A_fifo_11_12_U" SOURCE="" VARIABLE="A_fifo_11_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_0_U" SOURCE="" VARIABLE="B_fifo_0_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_1_U" SOURCE="" VARIABLE="B_fifo_0_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_2_U" SOURCE="" VARIABLE="B_fifo_0_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_3_U" SOURCE="" VARIABLE="B_fifo_0_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_4_U" SOURCE="" VARIABLE="B_fifo_0_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_5_U" SOURCE="" VARIABLE="B_fifo_0_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_6_U" SOURCE="" VARIABLE="B_fifo_0_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_7_U" SOURCE="" VARIABLE="B_fifo_0_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_8_U" SOURCE="" VARIABLE="B_fifo_0_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_9_U" SOURCE="" VARIABLE="B_fifo_0_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_10_U" SOURCE="" VARIABLE="B_fifo_0_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_11_U" SOURCE="" VARIABLE="B_fifo_0_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_0_12_U" SOURCE="" VARIABLE="B_fifo_0_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_0_U" SOURCE="" VARIABLE="B_fifo_1_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_1_U" SOURCE="" VARIABLE="B_fifo_1_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_2_U" SOURCE="" VARIABLE="B_fifo_1_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_3_U" SOURCE="" VARIABLE="B_fifo_1_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_4_U" SOURCE="" VARIABLE="B_fifo_1_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_5_U" SOURCE="" VARIABLE="B_fifo_1_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_6_U" SOURCE="" VARIABLE="B_fifo_1_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_7_U" SOURCE="" VARIABLE="B_fifo_1_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_8_U" SOURCE="" VARIABLE="B_fifo_1_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_9_U" SOURCE="" VARIABLE="B_fifo_1_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_10_U" SOURCE="" VARIABLE="B_fifo_1_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_11_U" SOURCE="" VARIABLE="B_fifo_1_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_1_12_U" SOURCE="" VARIABLE="B_fifo_1_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_0_U" SOURCE="" VARIABLE="B_fifo_2_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_1_U" SOURCE="" VARIABLE="B_fifo_2_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_2_U" SOURCE="" VARIABLE="B_fifo_2_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_3_U" SOURCE="" VARIABLE="B_fifo_2_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_4_U" SOURCE="" VARIABLE="B_fifo_2_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_5_U" SOURCE="" VARIABLE="B_fifo_2_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_6_U" SOURCE="" VARIABLE="B_fifo_2_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_7_U" SOURCE="" VARIABLE="B_fifo_2_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_8_U" SOURCE="" VARIABLE="B_fifo_2_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_9_U" SOURCE="" VARIABLE="B_fifo_2_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_10_U" SOURCE="" VARIABLE="B_fifo_2_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_11_U" SOURCE="" VARIABLE="B_fifo_2_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_2_12_U" SOURCE="" VARIABLE="B_fifo_2_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_0_U" SOURCE="" VARIABLE="B_fifo_3_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_1_U" SOURCE="" VARIABLE="B_fifo_3_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_2_U" SOURCE="" VARIABLE="B_fifo_3_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_3_U" SOURCE="" VARIABLE="B_fifo_3_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_4_U" SOURCE="" VARIABLE="B_fifo_3_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_5_U" SOURCE="" VARIABLE="B_fifo_3_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_6_U" SOURCE="" VARIABLE="B_fifo_3_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_7_U" SOURCE="" VARIABLE="B_fifo_3_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_8_U" SOURCE="" VARIABLE="B_fifo_3_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_9_U" SOURCE="" VARIABLE="B_fifo_3_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_10_U" SOURCE="" VARIABLE="B_fifo_3_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_11_U" SOURCE="" VARIABLE="B_fifo_3_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_3_12_U" SOURCE="" VARIABLE="B_fifo_3_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_0_U" SOURCE="" VARIABLE="B_fifo_4_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_1_U" SOURCE="" VARIABLE="B_fifo_4_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_2_U" SOURCE="" VARIABLE="B_fifo_4_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_3_U" SOURCE="" VARIABLE="B_fifo_4_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_4_U" SOURCE="" VARIABLE="B_fifo_4_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_5_U" SOURCE="" VARIABLE="B_fifo_4_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_6_U" SOURCE="" VARIABLE="B_fifo_4_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_7_U" SOURCE="" VARIABLE="B_fifo_4_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_8_U" SOURCE="" VARIABLE="B_fifo_4_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_9_U" SOURCE="" VARIABLE="B_fifo_4_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_10_U" SOURCE="" VARIABLE="B_fifo_4_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_11_U" SOURCE="" VARIABLE="B_fifo_4_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_4_12_U" SOURCE="" VARIABLE="B_fifo_4_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_0_U" SOURCE="" VARIABLE="B_fifo_5_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_1_U" SOURCE="" VARIABLE="B_fifo_5_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_2_U" SOURCE="" VARIABLE="B_fifo_5_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_3_U" SOURCE="" VARIABLE="B_fifo_5_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_4_U" SOURCE="" VARIABLE="B_fifo_5_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_5_U" SOURCE="" VARIABLE="B_fifo_5_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_6_U" SOURCE="" VARIABLE="B_fifo_5_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_7_U" SOURCE="" VARIABLE="B_fifo_5_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_8_U" SOURCE="" VARIABLE="B_fifo_5_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_9_U" SOURCE="" VARIABLE="B_fifo_5_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_10_U" SOURCE="" VARIABLE="B_fifo_5_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_11_U" SOURCE="" VARIABLE="B_fifo_5_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_5_12_U" SOURCE="" VARIABLE="B_fifo_5_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_0_U" SOURCE="" VARIABLE="B_fifo_6_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_1_U" SOURCE="" VARIABLE="B_fifo_6_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_2_U" SOURCE="" VARIABLE="B_fifo_6_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_3_U" SOURCE="" VARIABLE="B_fifo_6_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_4_U" SOURCE="" VARIABLE="B_fifo_6_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_5_U" SOURCE="" VARIABLE="B_fifo_6_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_6_U" SOURCE="" VARIABLE="B_fifo_6_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_7_U" SOURCE="" VARIABLE="B_fifo_6_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_8_U" SOURCE="" VARIABLE="B_fifo_6_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_9_U" SOURCE="" VARIABLE="B_fifo_6_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_10_U" SOURCE="" VARIABLE="B_fifo_6_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_11_U" SOURCE="" VARIABLE="B_fifo_6_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_6_12_U" SOURCE="" VARIABLE="B_fifo_6_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_0_U" SOURCE="" VARIABLE="B_fifo_7_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_1_U" SOURCE="" VARIABLE="B_fifo_7_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_2_U" SOURCE="" VARIABLE="B_fifo_7_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_3_U" SOURCE="" VARIABLE="B_fifo_7_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_4_U" SOURCE="" VARIABLE="B_fifo_7_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_5_U" SOURCE="" VARIABLE="B_fifo_7_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_6_U" SOURCE="" VARIABLE="B_fifo_7_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_7_U" SOURCE="" VARIABLE="B_fifo_7_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_8_U" SOURCE="" VARIABLE="B_fifo_7_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_9_U" SOURCE="" VARIABLE="B_fifo_7_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_10_U" SOURCE="" VARIABLE="B_fifo_7_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_11_U" SOURCE="" VARIABLE="B_fifo_7_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_7_12_U" SOURCE="" VARIABLE="B_fifo_7_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_0_U" SOURCE="" VARIABLE="B_fifo_8_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_1_U" SOURCE="" VARIABLE="B_fifo_8_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_2_U" SOURCE="" VARIABLE="B_fifo_8_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_3_U" SOURCE="" VARIABLE="B_fifo_8_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_4_U" SOURCE="" VARIABLE="B_fifo_8_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_5_U" SOURCE="" VARIABLE="B_fifo_8_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_6_U" SOURCE="" VARIABLE="B_fifo_8_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_7_U" SOURCE="" VARIABLE="B_fifo_8_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_8_U" SOURCE="" VARIABLE="B_fifo_8_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_9_U" SOURCE="" VARIABLE="B_fifo_8_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_10_U" SOURCE="" VARIABLE="B_fifo_8_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_11_U" SOURCE="" VARIABLE="B_fifo_8_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_8_12_U" SOURCE="" VARIABLE="B_fifo_8_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_0_U" SOURCE="" VARIABLE="B_fifo_9_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_1_U" SOURCE="" VARIABLE="B_fifo_9_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_2_U" SOURCE="" VARIABLE="B_fifo_9_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_3_U" SOURCE="" VARIABLE="B_fifo_9_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_4_U" SOURCE="" VARIABLE="B_fifo_9_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_5_U" SOURCE="" VARIABLE="B_fifo_9_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_6_U" SOURCE="" VARIABLE="B_fifo_9_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_7_U" SOURCE="" VARIABLE="B_fifo_9_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_8_U" SOURCE="" VARIABLE="B_fifo_9_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_9_U" SOURCE="" VARIABLE="B_fifo_9_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_10_U" SOURCE="" VARIABLE="B_fifo_9_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_11_U" SOURCE="" VARIABLE="B_fifo_9_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_9_12_U" SOURCE="" VARIABLE="B_fifo_9_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_0_U" SOURCE="" VARIABLE="B_fifo_10_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_1_U" SOURCE="" VARIABLE="B_fifo_10_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_2_U" SOURCE="" VARIABLE="B_fifo_10_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_3_U" SOURCE="" VARIABLE="B_fifo_10_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_4_U" SOURCE="" VARIABLE="B_fifo_10_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_5_U" SOURCE="" VARIABLE="B_fifo_10_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_6_U" SOURCE="" VARIABLE="B_fifo_10_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_7_U" SOURCE="" VARIABLE="B_fifo_10_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_8_U" SOURCE="" VARIABLE="B_fifo_10_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_9_U" SOURCE="" VARIABLE="B_fifo_10_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_10_U" SOURCE="" VARIABLE="B_fifo_10_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_11_U" SOURCE="" VARIABLE="B_fifo_10_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_10_12_U" SOURCE="" VARIABLE="B_fifo_10_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_0_U" SOURCE="" VARIABLE="B_fifo_11_0" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_1_U" SOURCE="" VARIABLE="B_fifo_11_1" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_2_U" SOURCE="" VARIABLE="B_fifo_11_2" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_3_U" SOURCE="" VARIABLE="B_fifo_11_3" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_4_U" SOURCE="" VARIABLE="B_fifo_11_4" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_5_U" SOURCE="" VARIABLE="B_fifo_11_5" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_6_U" SOURCE="" VARIABLE="B_fifo_11_6" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_7_U" SOURCE="" VARIABLE="B_fifo_11_7" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_8_U" SOURCE="" VARIABLE="B_fifo_11_8" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_9_U" SOURCE="" VARIABLE="B_fifo_11_9" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_10_U" SOURCE="" VARIABLE="B_fifo_11_10" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_11_U" SOURCE="" VARIABLE="B_fifo_11_11" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="B_fifo_11_12_U" SOURCE="" VARIABLE="B_fifo_11_12" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_445_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_445" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_446_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_446" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_447_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_447" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_448_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_448" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_449_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_449" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_450_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_450" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_451_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_451" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_452_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_452" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_453_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_453" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_454_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_454" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_455_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_455" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_456_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_456" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_457_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_457" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_458_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_458" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_459_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_459" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_460_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_460" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_461_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_461" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_462_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_462" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_463_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_463" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_464_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_464" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_465_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_465" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_466_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_466" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_467_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_467" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_468_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_468" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_469_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_469" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_470_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_470" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_471_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_471" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_472_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_472" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_473_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_473" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_474_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_474" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_475_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_475" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_476_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_476" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_477_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_477" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_478_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_478" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_479_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_479" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_480_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_480" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_481_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_481" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_482_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_482" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_483_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_483" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_484_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_484" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_485_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_485" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_486_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_486" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_487_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_487" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_488_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_488" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_489_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_489" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_490_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_490" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_491_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_491" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_492_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_492" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_493_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_493" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_494_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_494" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_495_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_495" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_496_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_496" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_497_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_497" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_498_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_498" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_499_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_499" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_500_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_500" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_501_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_501" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_502_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_502" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_503_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_503" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_504_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_504" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_505_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_505" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_506_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_506" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_507_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_507" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_508_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_508" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_509_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_509" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_510_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_510" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_511_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_511" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_512_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_512" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_513_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_513" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_514_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_514" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_515_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_515" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_516_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_516" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_517_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_517" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_518_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_518" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_519_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_519" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_520_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_520" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_521_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_521" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_522_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_522" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_523_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_523" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_524_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_524" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_525_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_525" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_526_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_526" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_527_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_527" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_528_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_528" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_529_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_529" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_530_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_530" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_531_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_531" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_532_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_532" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_533_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_533" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_534_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_534" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_535_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_535" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_536_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_536" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_537_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_537" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_538_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_538" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_539_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_539" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_540_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_540" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_541_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_541" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_542_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_542" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_543_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_543" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_544_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_544" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_545_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_545" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_546_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_546" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_547_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_547" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_548_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_548" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_549_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_549" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_550_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_550" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_551_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_551" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_552_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_552" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_553_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_553" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_554_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_554" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_555_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_555" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_556_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_556" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_557_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_557" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_558_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_558" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_559_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_559" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_560_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_560" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_561_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_561" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_562_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_562" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_563_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_563" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_564_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_564" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_565_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_565" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_566_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_566" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_567_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_567" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_568_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_568" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_569_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_569" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_570_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_570" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_571_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_571" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_572_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_572" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_573_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_573" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_574_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_574" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_575_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_575" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_576_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_576" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_577_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_577" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_578_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_578" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_579_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_579" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_580_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_580" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_581_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_581" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_582_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_582" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_583_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_583" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_584_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_584" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_585_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_585" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_586_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_586" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_587_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_587" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_445_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_445_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_446_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_446_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_447_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_447_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_448_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_448_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_449_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_449_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_450_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_450_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_451_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_451_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_452_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_452_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_453_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_453_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_454_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_454_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_455_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_455_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_456_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_456_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_457_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_457_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_458_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_458_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_459_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_459_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_460_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_460_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_461_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_461_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_462_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_462_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_463_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_463_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_464_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_464_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_465_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_465_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_466_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_466_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_467_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_467_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_468_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_468_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_469_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_469_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_470_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_470_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_471_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_471_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_472_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_472_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_473_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_473_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_474_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_474_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_475_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_475_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_476_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_476_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_477_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_477_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_478_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_478_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_479_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_479_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_480_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_480_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_481_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_481_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_482_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_482_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_483_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_483_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_484_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_484_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_485_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_485_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_486_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_486_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_487_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_487_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_488_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_488_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_489_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_489_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_490_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_490_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_491_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_491_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_492_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_492_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_493_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_493_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_494_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_494_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_495_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_495_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_496_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_496_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_497_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_497_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_498_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_498_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_499_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_499_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_500_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_500_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_501_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_501_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_502_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_502_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_503_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_503_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_504_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_504_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_505_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_505_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_506_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_506_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_507_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_507_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_508_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_508_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_509_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_509_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_510_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_510_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_511_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_511_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_512_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_512_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_513_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_513_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_514_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_514_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_515_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_515_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_516_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_516_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_517_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_517_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_518_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_518_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_519_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_519_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_520_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_520_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_521_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_521_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_522_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_522_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_523_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_523_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_524_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_524_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_525_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_525_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_526_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_526_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_527_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_527_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_528_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_528_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_529_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_529_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_530_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_530_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_531_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_531_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_532_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_532_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_533_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_533_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_534_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_534_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_535_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_535_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_536_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_536_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_537_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_537_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_538_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_538_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_539_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_539_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_540_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_540_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_541_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_541_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_542_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_542_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_543_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_543_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_544_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_544_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_545_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_545_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_546_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_546_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_547_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_547_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_548_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_548_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_549_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_549_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_550_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_550_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_551_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_551_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_552_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_552_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_553_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_553_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_554_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_554_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_555_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_555_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_556_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_556_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_557_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_557_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_558_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_558_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_559_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_559_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_560_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_560_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_561_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_561_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_562_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_562_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_563_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_563_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_564_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_564_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_565_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_565_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_566_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_566_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_567_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_567_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_568_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_568_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_569_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_569_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_570_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_570_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_571_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_571_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_572_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_572_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_573_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_573_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_574_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_574_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_575_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_575_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_576_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_576_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_577_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_577_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_578_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_578_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_579_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_579_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_580_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_580_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_581_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_581_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_582_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_582_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_583_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_583_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_584_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_584_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_585_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_585_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_586_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_586_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="C_V_587_load_loc_channel_U" SOURCE="systolic_array.cpp:110" VARIABLE="C_V_587_load_loc_channel" MODULE="systolic_array_k_3072" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc57_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc57" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc58_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc58" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc59_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc59" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc60_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc60" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc61_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc61" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc62_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc62" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc63_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc63" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc64_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc64" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc65_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc65" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc66_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc66" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln271_fu_81_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="icmp_ln271" MODULE="VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_87_p2" SOURCE="gemm_systolic_array.cpp:271" VARIABLE="add_ln271" MODULE="VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_97_p2" SOURCE="gemm_systolic_array.cpp:273" VARIABLE="add_ln273" MODULE="VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_113_p2" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" VARIABLE="add_ln886" MODULE="VITIS_LOOP_271_4_proc67_Pipeline_VITIS_LOOP_271_4" LOOP="VITIS_LOOP_271_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="" VARIABLE="empty" MODULE="VITIS_LOOP_271_4_proc67" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c11_U" SOURCE="" VARIABLE="jj_c11" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c10_U" SOURCE="" VARIABLE="jj_c10" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c9_U" SOURCE="" VARIABLE="jj_c9" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c8_U" SOURCE="" VARIABLE="jj_c8" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c7_U" SOURCE="" VARIABLE="jj_c7" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c6_U" SOURCE="" VARIABLE="jj_c6" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c5_U" SOURCE="" VARIABLE="jj_c5" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c4_U" SOURCE="" VARIABLE="jj_c4" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c3_U" SOURCE="" VARIABLE="jj_c3" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c2_U" SOURCE="" VARIABLE="jj_c2" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c1_U" SOURCE="" VARIABLE="jj_c1" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="jj_c_U" SOURCE="" VARIABLE="jj_c" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_01_U" SOURCE="" VARIABLE="block_A_loader_01" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_12_U" SOURCE="" VARIABLE="block_A_loader_12" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_23_U" SOURCE="" VARIABLE="block_A_loader_23" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_34_U" SOURCE="" VARIABLE="block_A_loader_34" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_45_U" SOURCE="" VARIABLE="block_A_loader_45" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_56_U" SOURCE="" VARIABLE="block_A_loader_56" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_67_U" SOURCE="" VARIABLE="block_A_loader_67" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_78_U" SOURCE="" VARIABLE="block_A_loader_78" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_89_U" SOURCE="" VARIABLE="block_A_loader_89" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_910_U" SOURCE="" VARIABLE="block_A_loader_910" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1011_U" SOURCE="" VARIABLE="block_A_loader_1011" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_A_loader_1112_U" SOURCE="" VARIABLE="block_A_loader_1112" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_013_U" SOURCE="" VARIABLE="block_B_loader_013" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_114_U" SOURCE="" VARIABLE="block_B_loader_114" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_215_U" SOURCE="" VARIABLE="block_B_loader_215" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_316_U" SOURCE="" VARIABLE="block_B_loader_316" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_417_U" SOURCE="" VARIABLE="block_B_loader_417" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_518_U" SOURCE="" VARIABLE="block_B_loader_518" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_619_U" SOURCE="" VARIABLE="block_B_loader_619" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_720_U" SOURCE="" VARIABLE="block_B_loader_720" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_821_U" SOURCE="" VARIABLE="block_B_loader_821" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_922_U" SOURCE="" VARIABLE="block_B_loader_922" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1023_U" SOURCE="" VARIABLE="block_B_loader_1023" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_B_loader_1124_U" SOURCE="" VARIABLE="block_B_loader_1124" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_025_U" SOURCE="" VARIABLE="block_C_drainer_025" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_126_U" SOURCE="" VARIABLE="block_C_drainer_126" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_227_U" SOURCE="" VARIABLE="block_C_drainer_227" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_328_U" SOURCE="" VARIABLE="block_C_drainer_328" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_429_U" SOURCE="" VARIABLE="block_C_drainer_429" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_530_U" SOURCE="" VARIABLE="block_C_drainer_530" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_631_U" SOURCE="" VARIABLE="block_C_drainer_631" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_732_U" SOURCE="" VARIABLE="block_C_drainer_732" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_833_U" SOURCE="" VARIABLE="block_C_drainer_833" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_934_U" SOURCE="" VARIABLE="block_C_drainer_934" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1035_U" SOURCE="" VARIABLE="block_C_drainer_1035" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="block_C_drainer_1136_U" SOURCE="" VARIABLE="block_C_drainer_1136" MODULE="dataflow_in_loop_VITIS_LOOP_251_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln461_fu_474_p2" SOURCE="bert_layer.cpp:461" VARIABLE="icmp_ln461" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln461_1_fu_480_p2" SOURCE="bert_layer.cpp:461" VARIABLE="add_ln461_1" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln461_fu_538_p2" SOURCE="bert_layer.cpp:461" VARIABLE="add_ln461" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln462_fu_489_p2" SOURCE="bert_layer.cpp:462" VARIABLE="icmp_ln462" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln461_fu_495_p3" SOURCE="bert_layer.cpp:461" VARIABLE="select_ln461" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v271_V_fu_551_p13" SOURCE="bert_layer.cpp:461" VARIABLE="select_ln461_1" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_24_1_1_U10196" SOURCE="bert_layer.cpp:464" VARIABLE="v271_V" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln462_fu_519_p2" SOURCE="bert_layer.cpp:462" VARIABLE="add_ln462" MODULE="Bert_layer_Pipeline_l_scale_outp_i23_l_j22" LOOP="l_scale_outp_i23_l_j22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln484_fu_630_p2" SOURCE="bert_layer.cpp:484" VARIABLE="icmp_ln484" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_1_fu_636_p2" SOURCE="bert_layer.cpp:484" VARIABLE="add_ln484_1" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln484_fu_706_p2" SOURCE="bert_layer.cpp:484" VARIABLE="add_ln484" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln485_fu_645_p2" SOURCE="bert_layer.cpp:485" VARIABLE="icmp_ln485" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln484_fu_651_p3" SOURCE="bert_layer.cpp:484" VARIABLE="select_ln484" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln484_1_fu_712_p3" SOURCE="bert_layer.cpp:484" VARIABLE="select_ln484_1" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U10223" SOURCE="bert_layer.cpp:487" VARIABLE="v280" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U10224" SOURCE="bert_layer.cpp:488" VARIABLE="v281" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln485_fu_687_p2" SOURCE="bert_layer.cpp:485" VARIABLE="add_ln485" MODULE="Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23" LOOP="l_S_i_j_0_i24_l_j23" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln506_fu_54_p2" SOURCE="bert_layer.cpp:506" VARIABLE="icmp_ln506" MODULE="Bert_layer_Pipeline_VITIS_LOOP_506_1" LOOP="VITIS_LOOP_506_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln506_fu_60_p2" SOURCE="bert_layer.cpp:506" VARIABLE="add_ln506" MODULE="Bert_layer_Pipeline_VITIS_LOOP_506_1" LOOP="VITIS_LOOP_506_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln511_fu_54_p2" SOURCE="bert_layer.cpp:511" VARIABLE="icmp_ln511" MODULE="Bert_layer_Pipeline_VITIS_LOOP_511_2" LOOP="VITIS_LOOP_511_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln511_fu_60_p2" SOURCE="bert_layer.cpp:511" VARIABLE="add_ln511" MODULE="Bert_layer_Pipeline_VITIS_LOOP_511_2" LOOP="VITIS_LOOP_511_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln517_fu_320_p2" SOURCE="bert_layer.cpp:517" VARIABLE="icmp_ln517" MODULE="Bert_layer_Pipeline_l_j24" LOOP="l_j24" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln517_fu_326_p2" SOURCE="bert_layer.cpp:517" VARIABLE="add_ln517" MODULE="Bert_layer_Pipeline_l_j24" LOOP="l_j24" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U10265" SOURCE="bert_layer.cpp:519" VARIABLE="v294" MODULE="Bert_layer_Pipeline_l_j24" LOOP="l_j24" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln517_1_fu_348_p2" SOURCE="bert_layer.cpp:517" VARIABLE="icmp_ln517_1" MODULE="Bert_layer_Pipeline_l_j24" LOOP="l_j24" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln530_fu_109_p2" SOURCE="bert_layer.cpp:530" VARIABLE="icmp_ln530" MODULE="Bert_layer_Pipeline_l_mean_var_i26" LOOP="l_mean_var_i26" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln530_fu_115_p2" SOURCE="bert_layer.cpp:530" VARIABLE="add_ln530" MODULE="Bert_layer_Pipeline_l_mean_var_i26" LOOP="l_mean_var_i26" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln545_fu_500_p2" SOURCE="bert_layer.cpp:545" VARIABLE="icmp_ln545" MODULE="Bert_layer_Pipeline_l_j25" LOOP="l_j25" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln545_fu_506_p2" SOURCE="bert_layer.cpp:545" VARIABLE="add_ln545" MODULE="Bert_layer_Pipeline_l_j25" LOOP="l_j25" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_124_32_1_1_U10295" SOURCE="bert_layer.cpp:548" VARIABLE="v313" MODULE="Bert_layer_Pipeline_l_j25" LOOP="l_j25" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean1_U" SOURCE="bert_layer.cpp:505" VARIABLE="mean1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean21_U" SOURCE="bert_layer.cpp:510" VARIABLE="mean21" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var1_U" SOURCE="bert_layer.cpp:515" VARIABLE="var1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_1_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_2_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_3_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_4_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_5_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_6_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_7_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_8_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_9_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_10_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp5_V_11_U" SOURCE="bert_layer.cpp:447" VARIABLE="acc_outp5_V_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_1_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_2_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_3_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_4_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_5_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_6_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_7_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_8_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_9_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_10_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp4_V_11_U" SOURCE="bert_layer.cpp:379" VARIABLE="acc_outp4_V_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean_U" SOURCE="bert_layer.cpp:308" VARIABLE="mean" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="mean2_U" SOURCE="bert_layer.cpp:313" VARIABLE="mean2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="bert_layer.cpp:318" VARIABLE="var" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_1_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_2_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_3_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_4_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_5_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_6_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_7_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_8_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_9_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_10_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc_outp3_V_11_U" SOURCE="bert_layer.cpp:250" VARIABLE="acc_outp3_V_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_1_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_2_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_3_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_4_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_5_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_6_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_7_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_8_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_9_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_10_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v353_11_U" SOURCE="bert_layer.cpp:595" VARIABLE="v353_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_1_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_2_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_3_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_4_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_5_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_6_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_7_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_8_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_9_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_10_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v354_11_U" SOURCE="bert_layer.cpp:597" VARIABLE="v354_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_1_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_2_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_3_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_4_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_5_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_6_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_7_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_8_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_9_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_10_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v355_11_U" SOURCE="bert_layer.cpp:599" VARIABLE="v355_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_1_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_2_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_3_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_4_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_5_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_6_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_7_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_8_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_9_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_10_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v356_11_U" SOURCE="bert_layer.cpp:601" VARIABLE="v356_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_1_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_2_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_3_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_4_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_5_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_6_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_7_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_8_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_9_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_10_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v357_11_U" SOURCE="bert_layer.cpp:603" VARIABLE="v357_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_1_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_2_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_3_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_4_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_5_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_6_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_7_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_8_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_9_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_10_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v358_11_U" SOURCE="bert_layer.cpp:605" VARIABLE="v358_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_1_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_2_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_3_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_4_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_5_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_6_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_7_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_8_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_9_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_10_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v359_11_U" SOURCE="bert_layer.cpp:607" VARIABLE="v359_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_1_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_2_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_3_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_4_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_5_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_6_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_7_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_8_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_9_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_10_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v360_11_U" SOURCE="bert_layer.cpp:609" VARIABLE="v360_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_1_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_2_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_3_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_4_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_5_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_6_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_7_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_8_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_9_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_10_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v361_11_U" SOURCE="bert_layer.cpp:611" VARIABLE="v361_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_1_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_2_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_3_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_4_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_5_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_6_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_7_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_8_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_9_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_10_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v362_11_U" SOURCE="bert_layer.cpp:613" VARIABLE="v362_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_1_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_2_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_3_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_4_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_5_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_6_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_7_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_8_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_9_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_10_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v363_11_U" SOURCE="bert_layer.cpp:615" VARIABLE="v363_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_1_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_2_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_3_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_4_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_5_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_6_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_7_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_8_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_9_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_10_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v364_11_U" SOURCE="bert_layer.cpp:617" VARIABLE="v364_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_1_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_1" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_2_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_2" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_3_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_3" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_4_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_4" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_5_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_5" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_6_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_6" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_7_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_7" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_8_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_8" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_9_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_9" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_10_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_10" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v365_11_U" SOURCE="bert_layer.cpp:619" VARIABLE="v365_11" MODULE="Bert_layer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln319_fu_2407_p2" SOURCE="bert_layer.cpp:319" VARIABLE="icmp_ln319" MODULE="Bert_layer" LOOP="l_sum_i14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_fu_2413_p2" SOURCE="bert_layer.cpp:319" VARIABLE="add_ln319" MODULE="Bert_layer" LOOP="l_sum_i14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln347_fu_2438_p2" SOURCE="bert_layer.cpp:347" VARIABLE="icmp_ln347" MODULE="Bert_layer" LOOP="l_norm_i16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln347_fu_2444_p2" SOURCE="bert_layer.cpp:347" VARIABLE="add_ln347" MODULE="Bert_layer" LOOP="l_norm_i16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_x_U10326" SOURCE="bert_layer.cpp:347" VARIABLE="conv87_i" MODULE="Bert_layer" LOOP="l_norm_i16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_x_U10328" SOURCE="bert_layer.cpp:347" VARIABLE="add88_i" MODULE="Bert_layer" LOOP="l_norm_i16" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_x_U10325" SOURCE="bert_layer.cpp:347" VARIABLE="v" MODULE="Bert_layer" LOOP="l_norm_i16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsqrt" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_16_no_dsp_1_U10327" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464" VARIABLE="v1" MODULE="Bert_layer" LOOP="l_norm_i16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln516_fu_2469_p2" SOURCE="bert_layer.cpp:516" VARIABLE="icmp_ln516" MODULE="Bert_layer" LOOP="l_sum_i25" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln516_fu_2475_p2" SOURCE="bert_layer.cpp:516" VARIABLE="add_ln516" MODULE="Bert_layer" LOOP="l_sum_i25" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln544_fu_2500_p2" SOURCE="bert_layer.cpp:544" VARIABLE="icmp_ln544" MODULE="Bert_layer" LOOP="l_norm_i27" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln544_fu_2506_p2" SOURCE="bert_layer.cpp:544" VARIABLE="add_ln544" MODULE="Bert_layer" LOOP="l_norm_i27" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_x_U10326" SOURCE="bert_layer.cpp:544" VARIABLE="conv87_i1" MODULE="Bert_layer" LOOP="l_norm_i27" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="6" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_x_U10328" SOURCE="bert_layer.cpp:544" VARIABLE="add88_i1" MODULE="Bert_layer" LOOP="l_norm_i27" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_x_U10325" SOURCE="bert_layer.cpp:544" VARIABLE="v2" MODULE="Bert_layer" LOOP="l_norm_i27" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsqrt" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_16_no_dsp_1_U10327" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464" VARIABLE="v3" MODULE="Bert_layer" LOOP="l_norm_i27" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
