---
title: L1, L2 and L3 caches
---



## CPU information

```txt
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                4
On-line CPU(s) list:   0-3
Thread(s) per core:    2
Core(s) per socket:    2
NUMA node(s):          1
Vendor ID:             GenuineIntel
Model name:            Intel(R) Core(TM) i7-4510U CPU @ 2.00GHz
Stepping:              1
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              256K
L3 cache:              4096K
```


```cpp
#include "f_l1_l2.h"

namespace cache
{
    void touch_every(int *array, int size_array, int nb_touch, int step)
    {
        const int lengthMod = (size_array-1);
        for (int touch = 0; touch < nb_touch; touch++)
            array[(touch * step) & lengthMod]++;
    }
} 
```

![Impact of cache size on performance ](m_l1_l2.png)


# TODO 

![Impact of cache size on performance ](m_l1_l2_detail.png)

 | --------------------------------- | --------------------------------- | --------------------------------- |
|:--|:--:|--:|
| [Prev page](cache_lines.html) | [Main page](index.html) | [Next page](cache_associativity.html) |

