# --- ModelSim / QuestaSim junk ---
work/
rtl_work/
transcript
vsim.wlf
*.mpf
*.cr.mti
*.bak
*.log

# --- Compiled Binaries (The "Hard Disk" icons) ---
# These are generated by the compiler and don't belong on Git
baud_gen
uart_rx
uart_tx
uart_tb

# --- Quartus / FPGA Compile files ---
db/
incremental_db/
output_files/
*.jdi
*.sld
*.done
*.rpt