$date
	Thu Jan 20 20:47:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_memory_tb $end
$var wire 128 ! data_to_read [127:0] $end
$var reg 32 " addr [31:0] $end
$var reg 128 # data_to_write [127:0] $end
$var reg 1 $ reset $end
$var reg 1 % wrt_en $end
$scope module uut $end
$var wire 32 & addr [31:0] $end
$var wire 128 ' data_to_write [127:0] $end
$var wire 1 ( reset $end
$var wire 1 ) wrt_en $end
$var reg 128 * data_to_read [127:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
0)
0(
bx '
b0 &
0%
0$
bx #
b0 "
bx !
$end
#10
b101 "
b101 &
#20
b1001 "
b1001 &
#30
b1111 "
b1111 &
#40
b111111110101 "
b111111110101 &
#50
b0 "
b0 &
b0 #
b0 '
1%
1)
#60
b111111111111111111111111111111110000000000000000 #
b111111111111111111111111111111110000000000000000 '
