INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1/new/addsub3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Celaine_Hornsby1/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sim_3/new/as_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module as_test
