/*
  This file is part of Leela Chess Zero.
  Copyright (C) 2021-2023 The LCZero Authors

  Leela Chess is free software: you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation, either version 3 of the License, or
  (at your option) any later version.

  Leela Chess is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with Leela Chess.  If not, see <http://www.gnu.org/licenses/>.

  Additional permission under GNU GPL version 3 section 7

  If you modify this Program, or any covered work, by linking or
  combining it with NVIDIA Corporation's libraries from the NVIDIA CUDA
  Toolkit and the NVIDIA CUDA Deep Neural Network library (or a
  modified version of those libraries), containing parts covered by the
  terms of the respective license agreement, the licensors of this
  Program grant you additional permission to convey the resulting work.
*/

#include <algorithm>
#include <cassert>
#include <chrono>
#include <filesystem>
#include <fstream>
#include <iomanip>
#include <iterator>
#include <list>
#include <memory>
#include <sstream>
#include <string>
#include <vector>

#if __has_include("dml_provider_factory.h")
#include "dml_provider_factory.h"
#define USE_DML
#endif

#ifdef USE_ONNX_CUDART
#include "cuda_runtime.h"
#include "neural/backends/cuda/onnx_kernels.h"
#endif

#include "cpu_provider_factory.h"
#include "neural/factory.h"
#include "neural/loader.h"
#include "neural/network.h"
#include "neural/onnx/converter.h"
#include "onnxruntime_cxx_api.h"
#include "utils/bf16_utils.h"
#include "utils/bititer.h"
#include "utils/commandline.h"
#include "utils/exception.h"
#include "utils/fp16_utils.h"
#include "utils/logging.h"

namespace lczero {
namespace {

enum class OnnxProvider { CPU, CUDA, DML, ROCM, TRT };

class OnnxNetwork;

static constexpr int kNumOutputPolicy = 1858;

#ifdef USE_ONNX_CUDART
void CudaError(cudaError_t status, const char* file, int line) {
  if (status != cudaSuccess) {
    auto err = std::string("CUDA error: ") + cudaGetErrorString(status) + " (" +
               file + ":" + std::to_string(line) + ") ";
    throw Exception(err);
  }
}
#define ReportCUDAErrors(status) CudaError(status, __FILE__, __LINE__)
#endif

struct InputsOutputs {
  InputsOutputs(OnnxNetwork* network);
  ~InputsOutputs() {
    switch (provider_) {
      case OnnxProvider::CUDA:
      case OnnxProvider::TRT:
#ifdef USE_ONNX_CUDART
        ReportCUDAErrors(cudaEventDestroy(inputs_uploaded_event_));
        ReportCUDAErrors(cudaEventDestroy(inputs_processed_event_));
        ReportCUDAErrors(cudaEventDestroy(evaluation_done_event_));
        ReportCUDAErrors(cudaEventDestroy(outputs_download_event_));
        ReportCUDAErrors(cudaFree(input_tensor_upload_device_));
        ReportCUDAErrors(cudaFree(input_tensor_data_device_));
        for (void* ptr : output_tensors_data_device_) {
          ReportCUDAErrors(cudaFree(ptr));
        }
        ReportCUDAErrors(cudaFreeHost(input_tensor_data_));
        for (void* ptr : output_tensors_data_) {
          ReportCUDAErrors(cudaFreeHost(ptr));
        }
        break;
#endif
      default:
        free(input_tensor_data_);
        for (void* ptr : output_tensors_data_) {
          free(ptr);
        }
    }
  }
  OnnxProvider provider_;
  void* input_tensor_data_;
  void* input_tensor_upload_device_;
  void* input_tensor_data_device_;
  std::vector<void*> output_tensors_data_;
  std::vector<void*> output_tensors_data_device_;
  std::vector<size_t> output_tensors_step_;
  // To be removed when converting to new backend interface.
  std::vector<float> wdl_output_data_;
  Ort::MemoryInfo memory_info_{nullptr};
#if USE_ONNX_CUDART
  cudaEvent_t inputs_uploaded_event_ = nullptr;
  cudaEvent_t inputs_processed_event_ = nullptr;
  cudaEvent_t evaluation_done_event_ = nullptr;
  cudaEvent_t outputs_download_event_ = nullptr;
#endif
};

template <typename DataType>
class OnnxComputation final : public NetworkComputation {
 public:
  OnnxComputation(OnnxNetwork* network);
  ~OnnxComputation();
  void AddInput(InputPlanes&& input) override;
  int GetBatchSize() const override;
  void ComputeBlocking() override;
  float GetQVal(int sample) const override;
  float GetDVal(int sample) const override;
  float GetPVal(int sample, int move_id) const override;
  float GetMVal(int sample) const override;

 private:
  Ort::IoBinding PrepareInputs(int start, int batch_size, int step);

  OnnxNetwork* network_;
  std::vector<InputPlanes> raw_input_;
#if USE_ONNX_CUDART
  size_t input_size_ = 0;
#endif
  std::unique_ptr<InputsOutputs> inputs_outputs_;
};

class OnnxNetwork final : public Network {
 public:
  OnnxNetwork(const WeightsFile& file, const OptionsDict& options,
              OnnxProvider provider, bool cpu_wdl);
  ~OnnxNetwork();
  std::unique_ptr<NetworkComputation> NewComputation() override {
#if USE_ONNX_CUDART
    if (provider_ == OnnxProvider::CUDA || provider_ == OnnxProvider::TRT) {
      ReportCUDAErrors(cudaSetDevice(gpu_));
    }
#endif
    if (fp16_) {
      return std::make_unique<OnnxComputation<Ort::Float16_t>>(this);
    } else if (bf16_) {
      return std::make_unique<OnnxComputation<Ort::BFloat16_t>>(this);
    } else {
      return std::make_unique<OnnxComputation<float>>(this);
    }
  }
  const NetworkCapabilities& GetCapabilities() const override {
    return capabilities_;
  }
  int GetMiniBatchSize() const override {
    return batch_size_ == -1 ? Network::GetMiniBatchSize()
                             : batch_size_ * steps_;
  }
  bool IsCpu() const override { return provider_ == OnnxProvider::CPU; }

  Ort::SessionOptions GetOptions(int threads, int batch_size, uint64_t hash,
                                 int attempt);

  std::unique_ptr<InputsOutputs> GetInputsOutputs() {
    std::lock_guard<std::mutex> lock(inputs_outputs_lock_);
    if (free_inputs_outputs_.empty()) {
      return std::make_unique<InputsOutputs>(this);
    } else {
      std::unique_ptr<InputsOutputs> resource =
          std::move(free_inputs_outputs_.front());
      free_inputs_outputs_.pop_front();
      return resource;
    }
  }

  void ReleaseInputsOutputs(std::unique_ptr<InputsOutputs> resource) {
    std::lock_guard<std::mutex> lock(inputs_outputs_lock_);
    free_inputs_outputs_.push_back(std::move(resource));
  }

  std::string TRTCachePrefix(int batch_size, uint64_t hash);
  bool IsTRTEngineGood(std::filesystem::file_time_type start, int batch_size,
                       uint64_t hash, size_t onnx_model_size, int attempt);

  Ort::Env onnx_env_;
  // Prepare sessions for this many multiples of the batch size;
  int steps_;
  std::vector<Ort::Session> session_;
  std::vector<std::string> inputs_;
  std::vector<std::string> outputs_;
  // Indices in output_ vector.
  int policy_head_ = -1;
  int wdl_head_ = -1;
  int value_head_ = -1;
  int mlh_head_ = -1;
  NetworkCapabilities capabilities_;
  bool fp16_;
  bool bf16_;
  bool cpu_wdl_;
  // The batch size to use, or -1 for variable.
  int batch_size_;
  // The lower limit for variable batch size.
  int min_batch_size_;
  int gpu_;
  static constexpr int max_batch_size_ = 1024;
  // For conditional locking if running the DML/ROCM/TRT provider.
  OnnxProvider provider_;
  std::mutex lock_;
  // For shared device addresses.
#if USE_ONNX_CUDART
  cudaStream_t compute_stream_ = nullptr;
  cudaStream_t upload_stream_ = nullptr;
  cudaStream_t download_stream_ = nullptr;
#endif

 private:
  std::mutex inputs_outputs_lock_;
  std::list<std::unique_ptr<InputsOutputs>> free_inputs_outputs_;
};

InputsOutputs::InputsOutputs(OnnxNetwork* network)
    : provider_(network->provider_) {
  int max_batch_size = network->max_batch_size_;
  int value_head = network->value_head_;
  int wdl_head = network->wdl_head_;
  int policy_head = network->policy_head_;
  int mlh_head = network->mlh_head_;
  int data_size = (network->fp16_ | network->bf16_) ? 2 : 4;
  int outputs_size =
      std::max({value_head, wdl_head, policy_head, mlh_head}) + 1;
  output_tensors_data_.resize(outputs_size);
  output_tensors_data_device_.resize(outputs_size);
  output_tensors_step_.resize(outputs_size);
  if (wdl_head != -1) {
    wdl_output_data_.resize(3 * max_batch_size);
  }
  output_tensors_step_[policy_head] = kNumOutputPolicy;
  if (wdl_head != -1) {
    output_tensors_step_[wdl_head] = 3;
  }
  if (value_head != -1) {
    output_tensors_step_[value_head] = 1;
  }
  if (mlh_head != -1) {
    output_tensors_step_[mlh_head] = 1;
  }

  switch (provider_) {
    case OnnxProvider::CUDA:
    case OnnxProvider::TRT:
#ifdef USE_ONNX_CUDART
      ReportCUDAErrors(
          cudaEventCreate(&inputs_processed_event_, cudaEventDisableTiming));
      ReportCUDAErrors(
          cudaEventCreate(&inputs_uploaded_event_, cudaEventDisableTiming));
      ReportCUDAErrors(
          cudaEventCreate(&evaluation_done_event_, cudaEventDisableTiming));
      ReportCUDAErrors(
          cudaEventCreate(&outputs_download_event_, cudaEventDisableTiming));
      ReportCUDAErrors(
          cudaHostAlloc(&input_tensor_data_,
                        max_batch_size * kInputPlanes * sizeof(InputPlane), 0));
      for (int i = 0; i < outputs_size; i++) {
        ReportCUDAErrors(cudaHostAlloc(
            &output_tensors_data_[i],
            max_batch_size * output_tensors_step_[i] * data_size, 0));
      }

      output_tensors_data_device_.resize(outputs_size);
      ReportCUDAErrors(
          cudaMalloc(&input_tensor_upload_device_,
                     max_batch_size * kInputPlanes * sizeof(InputPlane)));
      ReportCUDAErrors(
          cudaMalloc(&input_tensor_data_device_,
                     max_batch_size * kInputPlanes * 8 * 8 * data_size));
      for (int i = 0; i < outputs_size; i++) {
        ReportCUDAErrors(
            cudaMalloc(&output_tensors_data_device_[i],
                       max_batch_size * output_tensors_step_[i] * data_size));
      }
      memory_info_ = Ort::MemoryInfo{"Cuda", OrtDeviceAllocator, network->gpu_,
                                     OrtMemTypeDefault};
      break;
#endif
    default:
      input_tensor_data_ =
          malloc(max_batch_size * kInputPlanes * 8 * 8 * data_size);
      for (int i = 0; i < outputs_size; i++) {
        output_tensors_data_[i] =
            malloc(max_batch_size * output_tensors_step_[i] * data_size);
      }
      input_tensor_data_device_ = input_tensor_data_;
      for (int i = 0; i < outputs_size; i++) {
        output_tensors_data_device_[i] = output_tensors_data_[i];
      }
      memory_info_ =
          Ort::MemoryInfo::CreateCpu(OrtArenaAllocator, OrtMemTypeDefault);
  }
}

OnnxNetwork::~OnnxNetwork() {
#ifdef USE_ONNX_CUDART
  if (provider_ == OnnxProvider::TRT || provider_ == OnnxProvider::CUDA) {
  }
#endif
}

template <typename DataType>
OnnxComputation<DataType>::OnnxComputation(OnnxNetwork* network)
    : network_(network) {
  inputs_outputs_ = network_->GetInputsOutputs();
}

template <typename DataType>
OnnxComputation<DataType>::~OnnxComputation() {
  network_->ReleaseInputsOutputs(std::move(inputs_outputs_));
}

void AsDataType(float x, float* y) { *y = x; }
void AsDataType(float x, Ort::Float16_t* y) {
  uint16_t tmp = FP32toFP16(x);
  std::memcpy(reinterpret_cast<uint16_t*>(y), &tmp, sizeof(uint16_t));
}
void AsDataType(float x, Ort::BFloat16_t* y) {
  uint16_t tmp = FP32toBF16(x);
  std::memcpy(reinterpret_cast<uint16_t*>(y), &tmp, sizeof(uint16_t));
}

template <typename DataType>
void OnnxComputation<DataType>::AddInput(InputPlanes&& input) {
#if USE_ONNX_CUDART
  if (network_->provider_ == OnnxProvider::CUDA ||
      network_->provider_ == OnnxProvider::TRT) {
    assert(input.size() == kInputPlanes);
    uint64_t* masks =
        static_cast<uint64_t*>(inputs_outputs_->input_tensor_data_) +
        input_size_ * kInputPlanes;
    uint64_t* mask_end =
        static_cast<uint64_t*>(inputs_outputs_->input_tensor_data_) +
        network_->max_batch_size_ * kInputPlanes;
    DataType* values =
        reinterpret_cast<DataType*>(mask_end) + input_size_ * kInputPlanes;
    for (size_t i = 0; i < kInputPlanes; i++) {
      masks[i] = input[i].mask;
      DataType value;
      AsDataType(input[i].value, &value);
      values[i] = value;
    }
    input_size_++;
    if (input_size_ > network_->max_batch_size_) {
      throw Exception("NN input exceeds max batch size of " +
                      std::to_string(network_->max_batch_size_) + ".");
    }
    return;
  }
#endif
  raw_input_.emplace_back(input);
  if (raw_input_.size() > network_->max_batch_size_) {
    throw Exception("NN input exceeds max batch size of " +
                    std::to_string(network_->max_batch_size_) + ".");
  }
}
template <typename DataType>
int OnnxComputation<DataType>::GetBatchSize() const {
#if USE_ONNX_CUDART
  if (network_->provider_ == OnnxProvider::CUDA ||
      network_->provider_ == OnnxProvider::TRT) {
    return input_size_;
  }
#endif
  return raw_input_.size();
}

float AsFloat(float x) { return x; }
float AsFloat(Ort::Float16_t x) {
  uint16_t tmp;
  std::memcpy(&tmp, reinterpret_cast<uint16_t*>(&x), sizeof(uint16_t));
  return FP16toFP32(tmp);
}
float AsFloat(Ort::BFloat16_t x) {
  uint16_t tmp;
  std::memcpy(&tmp, reinterpret_cast<uint16_t*>(&x), sizeof(uint16_t));
  return BF16toFP32(tmp);
}

template <typename DataType>
float OnnxComputation<DataType>::GetQVal(int sample) const {
  if (network_->wdl_head_ != -1) {
    return inputs_outputs_->wdl_output_data_[sample * 3 + 0] -
           inputs_outputs_->wdl_output_data_[sample * 3 + 2];
  } else {
    DataType* data = static_cast<DataType*>(
        inputs_outputs_->output_tensors_data_[network_->value_head_]);
    return AsFloat(data[sample]);
  }
}

template <typename DataType>
float OnnxComputation<DataType>::GetDVal(int sample) const {
  if (network_->wdl_head_ == -1) return 0.0f;
  return inputs_outputs_->wdl_output_data_[sample * 3 + 1];
}

template <typename DataType>
float OnnxComputation<DataType>::GetPVal(int sample, int move_id) const {
  DataType* data = static_cast<DataType*>(
      inputs_outputs_->output_tensors_data_[network_->policy_head_]);
  return AsFloat(data[sample * kNumOutputPolicy + move_id]);
}

template <typename DataType>
float OnnxComputation<DataType>::GetMVal(int sample) const {
  if (network_->mlh_head_ == -1) return 0.0f;
  DataType* data = static_cast<DataType*>(
      inputs_outputs_->output_tensors_data_[network_->mlh_head_]);
  return AsFloat(data[sample]);
}

template <typename DataType>
Ort::IoBinding OnnxComputation<DataType>::PrepareInputs(int start,
                                                        int batch_size,
                                                        int step) {
#if USE_ONNX_CUDART
  if (network_->provider_ != OnnxProvider::CUDA &&
      network_->provider_ != OnnxProvider::TRT)
#endif
  {
    DataType* iter =
        static_cast<DataType*>(inputs_outputs_->input_tensor_data_);
    iter += start * kInputPlanes * 8 * 8;
    std::memset(iter, 0, batch_size * kInputPlanes * 8 * 8 * sizeof(DataType));
    int end = std::min(start + batch_size, static_cast<int>(raw_input_.size()));
    for (int i = start; i < end; i++) {
      for (const auto& plane : raw_input_[i]) {
        DataType value;
        AsDataType(plane.value, &value);
        for (auto bit : IterateBits(plane.mask)) {
          *(iter + bit) = value;
        }
        iter += 64;
      }
    }
  }

  Ort::IoBinding binding{network_->session_[step - 1]};
  for (size_t i = 0; i < inputs_outputs_->output_tensors_step_.size(); i++) {
    int size = inputs_outputs_->output_tensors_step_[i];
    int64_t dims[] = {batch_size, size};
    binding.BindOutput(
        network_->outputs_[i].c_str(),
        Ort::Value::CreateTensor<DataType>(
            inputs_outputs_->memory_info_,
            static_cast<DataType*>(
                inputs_outputs_->output_tensors_data_device_[i]) +
                start * size,
            size * batch_size, dims, 2));
  }

  int64_t dims[] = {batch_size, kInputPlanes, 8, 8};
  binding.BindInput(
      network_->inputs_[0].c_str(),
      Ort::Value::CreateTensor<DataType>(
          inputs_outputs_->memory_info_,
          static_cast<DataType*>(inputs_outputs_->input_tensor_data_device_) +
              start * kInputPlanes * 8 * 8,
          batch_size * kInputPlanes * 8 * 8, dims, 4));
  return binding;
}

template <typename DataType>
void OnnxComputation<DataType>::ComputeBlocking() {
  int batch_size = network_->batch_size_;
  if (batch_size < 0) {
    batch_size =
        std::max(static_cast<int>(GetBatchSize()), network_->min_batch_size_);
  }
  for (size_t i = 0; i < (size_t)GetBatchSize();) {
    int step = (GetBatchSize() - i + batch_size - 1) / batch_size;
    if (step > network_->steps_) step = network_->steps_;
    int batch = batch_size * step;
    if (network_->provider_ == OnnxProvider::TRT && network_->batch_size_ > 0) {
      batch = std::min(GetBatchSize() - (int)i, batch);
    }

    auto binding = PrepareInputs(i, batch, step);

    // The DML onnxruntime execution provider is documented as not supporting
    // multi-threaded calls to Run on the same inference session. We found the
    // same to be true for the ROCm execution provider (at least for CNNs).
    // TODO: This may be a onnxruntime/ROCm bug, check onnxruntime 1.16 release.
    if (network_->provider_ == OnnxProvider::DML ||
        network_->provider_ == OnnxProvider::ROCM ||
        network_->provider_ == OnnxProvider::TRT) {
      network_->lock_.lock();
    }
    Ort::RunOptions options = {};
#ifdef USE_ONNX_CUDART
    if (network_->provider_ == OnnxProvider::TRT ||
        network_->provider_ == OnnxProvider::CUDA) {
      if (i == 0) {
        ReportCUDAErrors(
            cudaStreamWaitEvent(network_->upload_stream_,
                                inputs_outputs_->inputs_processed_event_));
      }
      const char* src_masks =
          static_cast<char*>(inputs_outputs_->input_tensor_data_);
      char* dst_masks =
          static_cast<char*>(inputs_outputs_->input_tensor_upload_device_);
      src_masks += i * kInputPlanes * sizeof(uint64_t);
      dst_masks += i * kInputPlanes * (sizeof(uint64_t) + sizeof(DataType));
      ReportCUDAErrors(cudaMemcpyAsync(
          dst_masks, src_masks, batch * kInputPlanes * sizeof(uint64_t),
          cudaMemcpyHostToDevice, network_->upload_stream_));
      char* src_values =
          static_cast<char*>(inputs_outputs_->input_tensor_data_);
      src_values += network_->max_batch_size_ * kInputPlanes * sizeof(uint64_t);
      src_values += i * kInputPlanes * sizeof(DataType);
      char* dst_values = dst_masks + batch * kInputPlanes * sizeof(uint64_t);
      ReportCUDAErrors(cudaMemcpyAsync(
          dst_values, src_values, batch * kInputPlanes * sizeof(DataType),
          cudaMemcpyHostToDevice, network_->upload_stream_));
      ReportCUDAErrors(cudaEventRecord(inputs_outputs_->inputs_uploaded_event_,
                                       network_->upload_stream_));
      ReportCUDAErrors(cudaStreamWaitEvent(
          network_->compute_stream_, inputs_outputs_->inputs_uploaded_event_));
      if (network_->fp16_) {
        half* dst =
            reinterpret_cast<half*>(inputs_outputs_->input_tensor_data_device_);
        dst += i * kInputPlanes * 8 * 8;
        cudnn_backend::expandPlanesOnnx(dst, dst_masks, batch * kInputPlanes,
                                        network_->compute_stream_);
      } else if (network_->bf16_) {
        __nv_bfloat16* dst = reinterpret_cast<__nv_bfloat16*>(
            inputs_outputs_->input_tensor_data_device_);
        dst += i * kInputPlanes * 8 * 8;
        cudnn_backend::expandPlanesOnnx(dst, dst_masks, batch * kInputPlanes,
                                        network_->compute_stream_);
      } else {
        float* dst = reinterpret_cast<float*>(
            inputs_outputs_->input_tensor_data_device_);
        dst += i * kInputPlanes * 8 * 8;
        cudnn_backend::expandPlanesOnnx(dst, dst_masks, batch * kInputPlanes,
                                        network_->compute_stream_);
      }

      ReportCUDAErrors(cudaEventRecord(inputs_outputs_->inputs_processed_event_,
                                       network_->upload_stream_));
      if (i == 0) {
        ReportCUDAErrors(
            cudaStreamWaitEvent(network_->compute_stream_,
                                inputs_outputs_->outputs_download_event_));
      }
      options.AddConfigEntry("disable_synchronize_execution_providers", "1");
    } else
#endif
    {
      binding.SynchronizeInputs();
    }
    network_->session_[step - 1].Run(options, binding);
#ifdef USE_ONNX_CUDART
    if (network_->provider_ == OnnxProvider::TRT ||
        network_->provider_ == OnnxProvider::CUDA) {
      for (size_t j = 0; j < inputs_outputs_->output_tensors_step_.size();
           j++) {
        ReportCUDAErrors(
            cudaEventRecord(inputs_outputs_->evaluation_done_event_,
                            network_->compute_stream_));
        ReportCUDAErrors(
            cudaStreamWaitEvent(network_->download_stream_,
                                inputs_outputs_->evaluation_done_event_));
        size_t offset = i * inputs_outputs_->output_tensors_step_[j];
        ReportCUDAErrors(cudaMemcpyAsync(
            static_cast<DataType*>(inputs_outputs_->output_tensors_data_[j]) +
                offset,
            static_cast<DataType*>(
                inputs_outputs_->output_tensors_data_device_[j]) +
                offset,
            batch * inputs_outputs_->output_tensors_step_[j] * sizeof(DataType),
            cudaMemcpyDeviceToHost, network_->download_stream_));
        ReportCUDAErrors(
            cudaEventRecord(inputs_outputs_->outputs_download_event_,
                            network_->download_stream_));
      }
    } else
#endif
    {
      binding.SynchronizeOutputs();
    }
    if (network_->provider_ == OnnxProvider::DML ||
        network_->provider_ == OnnxProvider::ROCM ||
        network_->provider_ == OnnxProvider::TRT) {
      network_->lock_.unlock();
    }
    i += batch;
  }
#ifdef USE_ONNX_CUDART
  if (network_->provider_ == OnnxProvider::TRT ||
      network_->provider_ == OnnxProvider::CUDA) {
    ReportCUDAErrors(
        cudaEventSynchronize(inputs_outputs_->outputs_download_event_));
  }
#endif
  if (network_->wdl_head_ != -1) {
    const DataType* data = static_cast<DataType*>(
        inputs_outputs_->output_tensors_data_[network_->wdl_head_]);
    for (size_t i = 0; i < (size_t)GetBatchSize(); i++) {
      float w = AsFloat(data[i * 3 + 0]);
      float d = AsFloat(data[i * 3 + 1]);
      float l = AsFloat(data[i * 3 + 2]);
      if (network_->cpu_wdl_) {
        // Value softmax done cpu side.
        float m = std::max({w, d, l});
        w = std::exp(w - m);
        d = std::exp(d - m);
        l = std::exp(l - m);
        float sum = w + d + l;
        w /= sum;
        l /= sum;
        d = 1.0f - w - l;
      }
      inputs_outputs_->wdl_output_data_[3 * i + 0] = w;
      inputs_outputs_->wdl_output_data_[3 * i + 1] = d;
      inputs_outputs_->wdl_output_data_[3 * i + 2] = l;
    }
  }
}

std::string OnnxNetwork::TRTCachePrefix(int batch_size, uint64_t hash) {
  std::ostringstream oss;
  oss << std::hex << hash;
  // We need the batch size as well as the hash, as it is set after
  // loading.
  return "Lc0_ONNX_TRT_ORT_" + Ort::GetVersionString() + "_batch_" +
         (batch_size < 0 ? std::to_string(batch_size) + "-" +
                               std::to_string(min_batch_size_) + "-" +
                               std::to_string(max_batch_size_)
                         : std::to_string(batch_size - batch_size_ + 1) + "-" +
                               std::to_string(batch_size)) +
         "_" + oss.str() + "_";
}

bool OnnxNetwork::IsTRTEngineGood(std::filesystem::file_time_type start, int batch_size, uint64_t hash,
                                  size_t onnx_model_size, int attempt) {
  std::filesystem::path cache_dir =
      CommandLine::BinaryDirectory() + "/trt_cache";
  const auto prefix = TRTCachePrefix(batch_size, hash);
  std::filesystem::file_time_type last_edit{};
  std::filesystem::directory_entry latest_matching{};
  std::filesystem::path timing_cache{};
  bool found = false;
  for (const auto& dir_entry : std::filesystem::directory_iterator(cache_dir)) {
    const auto& filename = dir_entry.path().filename().string();
    const auto& extension = dir_entry.path().extension();
    if (extension == ".timing") {
      timing_cache = dir_entry.path();
      continue;
    }
    if (dir_entry.is_regular_file() && filename.starts_with(prefix) &&
        extension == ".engine" &&
        (!found || last_edit < dir_entry.last_write_time())) {
      latest_matching = dir_entry;
      last_edit = dir_entry.last_write_time();
      found = true;
    }
  }
  if (!found || !latest_matching.exists()) {
    throw Exception("TRT engine cache file not found: " +
                    (cache_dir / prefix).string() + "*.engine");
  }
  if (latest_matching.last_write_time() < start) {
    // Reusing an engine. We don't know which one was used if there is more than
    // one.
    return true;
  }
  if (latest_matching.file_size() > onnx_model_size * 7 / 4) {
    CERR << "TRT engine is bad: " << latest_matching.path() << " size "
         << latest_matching.file_size() << " vs model size " << onnx_model_size;
    if (!std::filesystem::remove(latest_matching.path())) {
      throw Exception("Failed to remove slow TRT engine file: " +
                      latest_matching.path().string());
    }
    std::filesystem::path profile = latest_matching.path();
    profile.replace_extension(".profile");
    if (!std::filesystem::remove(profile)) {
      throw Exception("Failed to remove slow TRT profile file: " +
                      profile.string());
    }
    if (attempt < 3) {
      return false;
    }
    if (!std::filesystem::remove(timing_cache)) {
      throw Exception("Failed to remove TRT timing cache file: " +
                      timing_cache.string());
    }
    return false;
  }
  return true;
}

Ort::SessionOptions OnnxNetwork::GetOptions(int threads, int batch_size,
                                            uint64_t hash, int attempt) {
  Ort::SessionOptions options;
  options.SetIntraOpNumThreads(threads);
  options.SetGraphOptimizationLevel(GraphOptimizationLevel::ORT_ENABLE_ALL);

  if (batch_size > 0 && provider_ != OnnxProvider::TRT) {
    // Override the default (variable) batch size.
    Ort::ThrowOnError(
        OrtGetApiBase()
            ->GetApi(ORT_API_VERSION)
            ->AddFreeDimensionOverrideByName(options, "batch", batch_size));
  }

  switch (provider_) {
    case OnnxProvider::DML:
      options.SetExecutionMode(ExecutionMode::ORT_SEQUENTIAL);
      options.DisableMemPattern();
#ifdef USE_DML
      Ort::ThrowOnError(
          OrtSessionOptionsAppendExecutionProvider_DML(options, gpu_));
#else
      throw Exception("ONNX backend internal error.");
#endif
      break;
    case OnnxProvider::TRT: {
      options.SetExecutionMode(ExecutionMode::ORT_SEQUENTIAL);

      std::string cache_dir = CommandLine::BinaryDirectory() + "/trt_cache";
      std::map<std::string, std::string> trt_options;
      trt_options["device_id"] = std::to_string(gpu_);
      trt_options["trt_fp16_enable"] = fp16_ ? "1" : "0";
      trt_options["trt_int8_enable"] = "0";
      trt_options["trt_max_partition_iterations"] = "1000";
      trt_options["trt_min_subgraph_size"] = "1";
      trt_options["trt_engine_cache_enable"] = "1";
      trt_options["trt_engine_cache_prefix"] = TRTCachePrefix(batch_size, hash);
      trt_options["trt_engine_cache_path"] = cache_dir;
      trt_options["trt_timing_cache_enable"] = "1";
      trt_options["trt_timing_cache_path"] = cache_dir;
      trt_options["trt_layer_norm_fp32_fallback"] = "1";
      trt_options["trt_force_sequential_engine_build"] = "1";
      trt_options["trt_context_memory_sharing_enable"] = "1";
      trt_options["trt_builder_optimization_level"] = attempt < 2 ? "4" : "5";
      // Looks like we need I/O binding to enable this.
#if USE_ONNX_CUDART
      trt_options["has_user_compute_stream"] = "1";
#endif
      if (batch_size < 0) {
        trt_options["trt_profile_min_shapes"] =
            inputs_[0] + ":" + std::to_string(min_batch_size_) + "x112x8x8";
        trt_options["trt_profile_max_shapes"] =
            inputs_[0] + ":" + std::to_string(max_batch_size_) + "x112x8x8";
        trt_options["trt_profile_opt_shapes"] =
            inputs_[0] + ":" + std::to_string(max_batch_size_ / 4) + "x112x8x8";
      } else {
        trt_options["trt_profile_min_shapes"] =
            inputs_[0] + ":" + std::to_string(batch_size - batch_size_ + 1) +
            "x112x8x8";
        trt_options["trt_profile_max_shapes"] =
            inputs_[0] + ":" + std::to_string(batch_size) + "x112x8x8";
        trt_options["trt_profile_opt_shapes"] =
            inputs_[0] + ":" + std::to_string(batch_size) + "x112x8x8";
      }
      std::vector<const char*> keys;
      std::vector<const char*> values;
      for (const auto& [key, value] : trt_options) {
        keys.push_back(key.c_str());
        values.push_back(value.c_str());
      }

      const auto& api = Ort::GetApi();
      OrtTensorRTProviderOptionsV2* trt_options_v2;
      Ort::ThrowOnError(api.CreateTensorRTProviderOptions(&trt_options_v2));
      Ort::ThrowOnError(api.UpdateTensorRTProviderOptions(
          trt_options_v2, keys.data(), values.data(), keys.size()));
#if USE_ONNX_CUDART
      Ort::ThrowOnError(api.UpdateTensorRTProviderOptionsWithValue(
          trt_options_v2, "user_compute_stream", compute_stream_));
#endif
      options.AppendExecutionProvider_TensorRT_V2(*trt_options_v2);
      api.ReleaseTensorRTProviderOptions(trt_options_v2);
      break;
    }
    case OnnxProvider::ROCM: {
      OrtROCMProviderOptions rocm_options;
      rocm_options.device_id = gpu_;
      options.AppendExecutionProvider_ROCM(rocm_options);
      break;
    }
    case OnnxProvider::CUDA: {
      OrtCUDAProviderOptions cuda_options;
      cuda_options.device_id = gpu_;
#if USE_ONNX_CUDART
      cuda_options.has_user_compute_stream = true;
      cuda_options.user_compute_stream = compute_stream_;
#endif
      options.AppendExecutionProvider_CUDA(cuda_options);
      break;
    }
    case OnnxProvider::CPU:
      auto status = OrtSessionOptionsAppendExecutionProvider_CPU(options, 0);
      if (status) {
        std::string error_message = Ort::GetApi().GetErrorMessage(status);
        OrtErrorCode error_code = Ort::GetApi().GetErrorCode(status);
        Ort::GetApi().ReleaseStatus(status);
        throw Exception("ONNX CPU error " + std::to_string(error_code) + ": " +
                        error_message);
      }
      break;
  }
  return options;
}

OnnxNetwork::OnnxNetwork(const WeightsFile& file, const OptionsDict& opts,
                         OnnxProvider provider, bool cpu_wdl)
    : onnx_env_(ORT_LOGGING_LEVEL_WARNING, "lc0"),
      capabilities_{file.format().network_format().input(),
                    file.format().network_format().output(),
                    file.format().network_format().moves_left()},
      fp16_(file.onnx_model().data_type() == pblczero::OnnxModel::FLOAT16),
      bf16_(file.onnx_model().data_type() == pblczero::OnnxModel::BFLOAT16),
      cpu_wdl_(cpu_wdl),
      provider_(provider) {
  onnx_env_.DisableTelemetryEvents();

  gpu_ = opts.GetOrDefault<int>("gpu", 0);

#ifdef USE_ONNX_CUDART
  if (provider_ == OnnxProvider::CUDA || provider_ == OnnxProvider::TRT) {
    cudaDeviceProp deviceProp = {};
    if (!cudaGetDeviceProperties(&deviceProp, gpu_)) {
      CERR << "GPU: " << deviceProp.name;
      CERR << "GPU memory: " << deviceProp.totalGlobalMem / std::pow(2.0f, 30)
           << " Gb";
      int clockRate = 0;
      ReportCUDAErrors(
          cudaDeviceGetAttribute(&clockRate, cudaDevAttrClockRate, gpu_));
      CERR << "GPU clock frequency: " << clockRate / 1e3f << " MHz";
    }
#if CUDART_VERSION >= 12080
    int runtime_version;
    ReportCUDAErrors(cudaRuntimeGetVersion(&runtime_version));
    if (runtime_version >= 12080) {
      int attr;
      ReportCUDAErrors(
          cudaDeviceGetAttribute(&attr, cudaDevAttrGpuPciDeviceId, gpu_));
      uint32_t pci_device = attr;
      CERR << "GPU device ID: " << std::hex << (pci_device & 0xffff) << ":"
           << (pci_device >> 16);
      ReportCUDAErrors(
          cudaDeviceGetAttribute(&attr, cudaDevAttrGpuPciSubsystemId, gpu_));
      uint32_t pci_subsystem = attr;
      CERR << "GPU subsystem ID: " << std::hex << (pci_subsystem & 0xffff)
           << ":" << (pci_subsystem >> 16) << std::dec;
    }
#endif
  }
#endif

  int threads =
      opts.GetOrDefault<int>("threads", provider == OnnxProvider::CPU ? 1 : 0);

  batch_size_ =
      opts.GetOrDefault<int>("batch", provider == OnnxProvider::DML ? 16 : -1);
  steps_ =
      opts.GetOrDefault<int>("steps", provider == OnnxProvider::DML ? 4 : 1);
  min_batch_size_ = opts.GetOrDefault<int>(
      "min_batch", provider == OnnxProvider::TRT ? 4 : 1);

  // Sanity checks.
  if (batch_size_ <= 0) {
    batch_size_ = -1;  // Variable batch size.
    steps_ = 1;
  }
  if (batch_size_ * steps_ > max_batch_size_) {
    batch_size_ = max_batch_size_ / steps_;
  }

  const auto& md = file.onnx_model();
  if (!md.has_input_planes()) {
    throw Exception("NN doesn't have input planes defined.");
  }
  inputs_.emplace_back(md.input_planes());
  if (!md.has_output_policy()) {
    throw Exception("NN doesn't have policy head defined.");
  }
  policy_head_ = outputs_.size();
  outputs_.emplace_back(md.output_policy());
  if (md.has_output_wdl()) {
    wdl_head_ = outputs_.size();
    outputs_.emplace_back(md.output_wdl());
  } else if (md.has_output_value()) {
    value_head_ = outputs_.size();
    outputs_.emplace_back(md.output_value());
  } else {
    throw Exception("NN doesn't have value head.");
  }
  if (md.has_output_mlh()) {
    mlh_head_ = outputs_.size();
    outputs_.emplace_back(md.output_mlh());
  }
  uint64_t hash = 0;
  if (provider == OnnxProvider::TRT) {
    hash = std::hash<std::string_view>()(md.model());
  }
  switch (provider) {
    case OnnxProvider::TRT:
    case OnnxProvider::CUDA:
#if USE_ONNX_CUDART
      ReportCUDAErrors(cudaSetDevice(gpu_));
      ReportCUDAErrors(cudaStreamCreate(&compute_stream_));
      ReportCUDAErrors(cudaStreamCreate(&upload_stream_));
      ReportCUDAErrors(cudaStreamCreate(&download_stream_));
#else
      CERR << "WARNING: CUDA support missing. Enable plain_cuda build option "
              "for CUDA optimisations.";
#endif
      break;
    default:
      break;
  }

  int attempt = 0;
  std::filesystem::file_time_type start = std::chrono::file_clock::now();
  for (int step = 1; step <= steps_; step++) {
    int max_batch = batch_size_ > 0 ? batch_size_ * step : max_batch_size_;
    int min_batch =
        batch_size_ > 0 ? max_batch - batch_size_ + 1 : min_batch_size_;
    CERR << "Building engine for step " << step << " with batch size "
         << min_batch << "-" << max_batch << ".";
    session_.emplace_back(
        onnx_env_, file.onnx_model().model().data(),
        file.onnx_model().model().size(),
        GetOptions(threads, batch_size_ * step, hash, attempt++));

    if (provider == OnnxProvider::TRT && (fp16_ || bf16_)) {
      if (!IsTRTEngineGood(start, batch_size_ * step, hash,
                           file.onnx_model().model().size(), attempt)) {
        if (attempt > 3) {
          throw Exception("TensorRT failed to build a good engine after " +
                          std::to_string(attempt) + " attempts.");
        }
        CERR << "WARNING: TensorRT build a bad engine! Deleted the bad engine "
                "and retrying.";
        session_.pop_back();
        step--;
        continue;
      }
    }
    attempt = 0;
  }
}

template <OnnxProvider kProvider>
std::unique_ptr<Network> MakeOnnxNetwork(const std::optional<WeightsFile>& w,
                                         const OptionsDict& opts) {
  if (!w) throw Exception("The ONNX backend requires a network file.");

  if (w->has_onnx_model()) {
    return std::make_unique<OnnxNetwork>(*w, opts, kProvider, false);
  } else {
    WeightsToOnnxConverterOptions converter_options;
    converter_options.opset = opts.GetOrDefault<int>("opset", 17);
    converter_options.ir = opts.GetOrDefault<int>("ir", -1);
    converter_options.alt_mish = opts.GetOrDefault<bool>(
        "alt_mish", kProvider == OnnxProvider::CPU ? true : false);
    converter_options.alt_layernorm = opts.GetOrDefault<bool>(
        "alt_layernorm", kProvider == OnnxProvider::DML ? true : false);
    converter_options.no_shape = opts.GetOrDefault<bool>("no_shape", false);
    converter_options.policy_head =
        opts.GetOrDefault<std::string>("policy_head", "vanilla");
    converter_options.value_head =
        opts.GetOrDefault<std::string>("value_head", "winner");
    converter_options.no_wdl_softmax = true;

    std::string datatype;
    if (opts.Exists<std::string>("datatype")) {
      datatype = opts.Get<std::string>("datatype");
    } else {
      bool fp16 = opts.GetOrDefault<bool>(
          "fp16", kProvider == OnnxProvider::CPU ? false : true);
      datatype = fp16 ? "f16" : "f32";
    }
    converter_options.data_type =
        WeightsToOnnxConverterOptions::StringToDataType(datatype);

    auto converted = ConvertWeightsToOnnx(*w, converter_options);
    return std::make_unique<OnnxNetwork>(converted, opts, kProvider, true);
  }
}

#ifdef USE_ROCM
REGISTER_NETWORK("onnx-rocm", MakeOnnxNetwork<OnnxProvider::ROCM>, 64)
#endif
#ifdef USE_DML
REGISTER_NETWORK("onnx-dml", MakeOnnxNetwork<OnnxProvider::DML>, 63)
#endif
REGISTER_NETWORK("onnx-trt", MakeOnnxNetwork<OnnxProvider::TRT>, 60)
REGISTER_NETWORK("onnx-cuda", MakeOnnxNetwork<OnnxProvider::CUDA>, 61)
REGISTER_NETWORK("onnx-cpu", MakeOnnxNetwork<OnnxProvider::CPU>, 62)

}  // namespace
}  // namespace lczero
